
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e60 <.init>:
  401e60:	stp	x29, x30, [sp, #-16]!
  401e64:	mov	x29, sp
  401e68:	bl	402530 <ferror@plt+0x60>
  401e6c:	ldp	x29, x30, [sp], #16
  401e70:	ret

Disassembly of section .plt:

0000000000401e80 <memcpy@plt-0x20>:
  401e80:	stp	x16, x30, [sp, #-16]!
  401e84:	adrp	x16, 429000 <ferror@plt+0x26b30>
  401e88:	ldr	x17, [x16, #4088]
  401e8c:	add	x16, x16, #0xff8
  401e90:	br	x17
  401e94:	nop
  401e98:	nop
  401e9c:	nop

0000000000401ea0 <memcpy@plt>:
  401ea0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401ea4:	ldr	x17, [x16]
  401ea8:	add	x16, x16, #0x0
  401eac:	br	x17

0000000000401eb0 <freopen64@plt>:
  401eb0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401eb4:	ldr	x17, [x16, #8]
  401eb8:	add	x16, x16, #0x8
  401ebc:	br	x17

0000000000401ec0 <recvmsg@plt>:
  401ec0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401ec4:	ldr	x17, [x16, #16]
  401ec8:	add	x16, x16, #0x10
  401ecc:	br	x17

0000000000401ed0 <strtoul@plt>:
  401ed0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401ed4:	ldr	x17, [x16, #24]
  401ed8:	add	x16, x16, #0x18
  401edc:	br	x17

0000000000401ee0 <strlen@plt>:
  401ee0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401ee4:	ldr	x17, [x16, #32]
  401ee8:	add	x16, x16, #0x20
  401eec:	br	x17

0000000000401ef0 <fputs@plt>:
  401ef0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401ef4:	ldr	x17, [x16, #40]
  401ef8:	add	x16, x16, #0x28
  401efc:	br	x17

0000000000401f00 <exit@plt>:
  401f00:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f04:	ldr	x17, [x16, #48]
  401f08:	add	x16, x16, #0x30
  401f0c:	br	x17

0000000000401f10 <mount@plt>:
  401f10:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f14:	ldr	x17, [x16, #56]
  401f18:	add	x16, x16, #0x38
  401f1c:	br	x17

0000000000401f20 <perror@plt>:
  401f20:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f24:	ldr	x17, [x16, #64]
  401f28:	add	x16, x16, #0x40
  401f2c:	br	x17

0000000000401f30 <__cmsg_nxthdr@plt>:
  401f30:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f34:	ldr	x17, [x16, #72]
  401f38:	add	x16, x16, #0x48
  401f3c:	br	x17

0000000000401f40 <htonl@plt>:
  401f40:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f44:	ldr	x17, [x16, #80]
  401f48:	add	x16, x16, #0x50
  401f4c:	br	x17

0000000000401f50 <strtoll@plt>:
  401f50:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f54:	ldr	x17, [x16, #88]
  401f58:	add	x16, x16, #0x58
  401f5c:	br	x17

0000000000401f60 <strtod@plt>:
  401f60:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f64:	ldr	x17, [x16, #96]
  401f68:	add	x16, x16, #0x60
  401f6c:	br	x17

0000000000401f70 <geteuid@plt>:
  401f70:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f74:	ldr	x17, [x16, #104]
  401f78:	add	x16, x16, #0x68
  401f7c:	br	x17

0000000000401f80 <sethostent@plt>:
  401f80:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f84:	ldr	x17, [x16, #112]
  401f88:	add	x16, x16, #0x70
  401f8c:	br	x17

0000000000401f90 <bind@plt>:
  401f90:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401f94:	ldr	x17, [x16, #120]
  401f98:	add	x16, x16, #0x78
  401f9c:	br	x17

0000000000401fa0 <ntohl@plt>:
  401fa0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401fa4:	ldr	x17, [x16, #128]
  401fa8:	add	x16, x16, #0x80
  401fac:	br	x17

0000000000401fb0 <ftell@plt>:
  401fb0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401fb4:	ldr	x17, [x16, #136]
  401fb8:	add	x16, x16, #0x88
  401fbc:	br	x17

0000000000401fc0 <sprintf@plt>:
  401fc0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401fc4:	ldr	x17, [x16, #144]
  401fc8:	add	x16, x16, #0x90
  401fcc:	br	x17

0000000000401fd0 <getuid@plt>:
  401fd0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401fd4:	ldr	x17, [x16, #152]
  401fd8:	add	x16, x16, #0x98
  401fdc:	br	x17

0000000000401fe0 <putc@plt>:
  401fe0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401fe4:	ldr	x17, [x16, #160]
  401fe8:	add	x16, x16, #0xa0
  401fec:	br	x17

0000000000401ff0 <opendir@plt>:
  401ff0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  401ff4:	ldr	x17, [x16, #168]
  401ff8:	add	x16, x16, #0xa8
  401ffc:	br	x17

0000000000402000 <strftime@plt>:
  402000:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402004:	ldr	x17, [x16, #176]
  402008:	add	x16, x16, #0xb0
  40200c:	br	x17

0000000000402010 <unshare@plt>:
  402010:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402014:	ldr	x17, [x16, #184]
  402018:	add	x16, x16, #0xb8
  40201c:	br	x17

0000000000402020 <snprintf@plt>:
  402020:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402024:	ldr	x17, [x16, #192]
  402028:	add	x16, x16, #0xc0
  40202c:	br	x17

0000000000402030 <umount2@plt>:
  402030:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402034:	ldr	x17, [x16, #200]
  402038:	add	x16, x16, #0xc8
  40203c:	br	x17

0000000000402040 <fileno@plt>:
  402040:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402044:	ldr	x17, [x16, #208]
  402048:	add	x16, x16, #0xd0
  40204c:	br	x17

0000000000402050 <localtime@plt>:
  402050:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402054:	ldr	x17, [x16, #216]
  402058:	add	x16, x16, #0xd8
  40205c:	br	x17

0000000000402060 <fclose@plt>:
  402060:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402064:	ldr	x17, [x16, #224]
  402068:	add	x16, x16, #0xe0
  40206c:	br	x17

0000000000402070 <atoi@plt>:
  402070:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402074:	ldr	x17, [x16, #232]
  402078:	add	x16, x16, #0xe8
  40207c:	br	x17

0000000000402080 <time@plt>:
  402080:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402084:	ldr	x17, [x16, #240]
  402088:	add	x16, x16, #0xf0
  40208c:	br	x17

0000000000402090 <ntohs@plt>:
  402090:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402094:	ldr	x17, [x16, #248]
  402098:	add	x16, x16, #0xf8
  40209c:	br	x17

00000000004020a0 <malloc@plt>:
  4020a0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4020a4:	ldr	x17, [x16, #256]
  4020a8:	add	x16, x16, #0x100
  4020ac:	br	x17

00000000004020b0 <setsockopt@plt>:
  4020b0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4020b4:	ldr	x17, [x16, #264]
  4020b8:	add	x16, x16, #0x108
  4020bc:	br	x17

00000000004020c0 <__isoc99_fscanf@plt>:
  4020c0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4020c4:	ldr	x17, [x16, #272]
  4020c8:	add	x16, x16, #0x110
  4020cc:	br	x17

00000000004020d0 <__libc_start_main@plt>:
  4020d0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4020d4:	ldr	x17, [x16, #280]
  4020d8:	add	x16, x16, #0x118
  4020dc:	br	x17

00000000004020e0 <strcat@plt>:
  4020e0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4020e4:	ldr	x17, [x16, #288]
  4020e8:	add	x16, x16, #0x120
  4020ec:	br	x17

00000000004020f0 <if_indextoname@plt>:
  4020f0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4020f4:	ldr	x17, [x16, #296]
  4020f8:	add	x16, x16, #0x128
  4020fc:	br	x17

0000000000402100 <memset@plt>:
  402100:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402104:	ldr	x17, [x16, #304]
  402108:	add	x16, x16, #0x130
  40210c:	br	x17

0000000000402110 <gettimeofday@plt>:
  402110:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402114:	ldr	x17, [x16, #312]
  402118:	add	x16, x16, #0x138
  40211c:	br	x17

0000000000402120 <sendmsg@plt>:
  402120:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402124:	ldr	x17, [x16, #320]
  402128:	add	x16, x16, #0x140
  40212c:	br	x17

0000000000402130 <cap_get_flag@plt>:
  402130:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402134:	ldr	x17, [x16, #328]
  402138:	add	x16, x16, #0x148
  40213c:	br	x17

0000000000402140 <strcasecmp@plt>:
  402140:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402144:	ldr	x17, [x16, #336]
  402148:	add	x16, x16, #0x150
  40214c:	br	x17

0000000000402150 <realloc@plt>:
  402150:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402154:	ldr	x17, [x16, #344]
  402158:	add	x16, x16, #0x158
  40215c:	br	x17

0000000000402160 <htons@plt>:
  402160:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402164:	ldr	x17, [x16, #352]
  402168:	add	x16, x16, #0x160
  40216c:	br	x17

0000000000402170 <cap_set_proc@plt>:
  402170:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402174:	ldr	x17, [x16, #360]
  402178:	add	x16, x16, #0x168
  40217c:	br	x17

0000000000402180 <strdup@plt>:
  402180:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402184:	ldr	x17, [x16, #368]
  402188:	add	x16, x16, #0x170
  40218c:	br	x17

0000000000402190 <closedir@plt>:
  402190:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402194:	ldr	x17, [x16, #376]
  402198:	add	x16, x16, #0x178
  40219c:	br	x17

00000000004021a0 <strerror@plt>:
  4021a0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4021a4:	ldr	x17, [x16, #384]
  4021a8:	add	x16, x16, #0x180
  4021ac:	br	x17

00000000004021b0 <close@plt>:
  4021b0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4021b4:	ldr	x17, [x16, #392]
  4021b8:	add	x16, x16, #0x188
  4021bc:	br	x17

00000000004021c0 <strrchr@plt>:
  4021c0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4021c4:	ldr	x17, [x16, #400]
  4021c8:	add	x16, x16, #0x190
  4021cc:	br	x17

00000000004021d0 <recv@plt>:
  4021d0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4021d4:	ldr	x17, [x16, #408]
  4021d8:	add	x16, x16, #0x198
  4021dc:	br	x17

00000000004021e0 <__gmon_start__@plt>:
  4021e0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4021e4:	ldr	x17, [x16, #416]
  4021e8:	add	x16, x16, #0x1a0
  4021ec:	br	x17

00000000004021f0 <abort@plt>:
  4021f0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4021f4:	ldr	x17, [x16, #424]
  4021f8:	add	x16, x16, #0x1a8
  4021fc:	br	x17

0000000000402200 <feof@plt>:
  402200:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402204:	ldr	x17, [x16, #432]
  402208:	add	x16, x16, #0x1b0
  40220c:	br	x17

0000000000402210 <memcmp@plt>:
  402210:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402214:	ldr	x17, [x16, #440]
  402218:	add	x16, x16, #0x1b8
  40221c:	br	x17

0000000000402220 <strcmp@plt>:
  402220:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402224:	ldr	x17, [x16, #448]
  402228:	add	x16, x16, #0x1c0
  40222c:	br	x17

0000000000402230 <__ctype_b_loc@plt>:
  402230:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402234:	ldr	x17, [x16, #456]
  402238:	add	x16, x16, #0x1c8
  40223c:	br	x17

0000000000402240 <strtol@plt>:
  402240:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402244:	ldr	x17, [x16, #464]
  402248:	add	x16, x16, #0x1d0
  40224c:	br	x17

0000000000402250 <cap_get_proc@plt>:
  402250:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402254:	ldr	x17, [x16, #472]
  402258:	add	x16, x16, #0x1d8
  40225c:	br	x17

0000000000402260 <fread@plt>:
  402260:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402264:	ldr	x17, [x16, #480]
  402268:	add	x16, x16, #0x1e0
  40226c:	br	x17

0000000000402270 <getline@plt>:
  402270:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402274:	ldr	x17, [x16, #488]
  402278:	add	x16, x16, #0x1e8
  40227c:	br	x17

0000000000402280 <gethostbyaddr@plt>:
  402280:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402284:	ldr	x17, [x16, #496]
  402288:	add	x16, x16, #0x1f0
  40228c:	br	x17

0000000000402290 <statvfs64@plt>:
  402290:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402294:	ldr	x17, [x16, #504]
  402298:	add	x16, x16, #0x1f8
  40229c:	br	x17

00000000004022a0 <free@plt>:
  4022a0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4022a4:	ldr	x17, [x16, #512]
  4022a8:	add	x16, x16, #0x200
  4022ac:	br	x17

00000000004022b0 <inet_pton@plt>:
  4022b0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4022b4:	ldr	x17, [x16, #520]
  4022b8:	add	x16, x16, #0x208
  4022bc:	br	x17

00000000004022c0 <readdir64@plt>:
  4022c0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4022c4:	ldr	x17, [x16, #528]
  4022c8:	add	x16, x16, #0x210
  4022cc:	br	x17

00000000004022d0 <send@plt>:
  4022d0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4022d4:	ldr	x17, [x16, #536]
  4022d8:	add	x16, x16, #0x218
  4022dc:	br	x17

00000000004022e0 <strspn@plt>:
  4022e0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4022e4:	ldr	x17, [x16, #544]
  4022e8:	add	x16, x16, #0x220
  4022ec:	br	x17

00000000004022f0 <strchr@plt>:
  4022f0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4022f4:	ldr	x17, [x16, #552]
  4022f8:	add	x16, x16, #0x228
  4022fc:	br	x17

0000000000402300 <strtoull@plt>:
  402300:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402304:	ldr	x17, [x16, #560]
  402308:	add	x16, x16, #0x230
  40230c:	br	x17

0000000000402310 <fwrite@plt>:
  402310:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402314:	ldr	x17, [x16, #568]
  402318:	add	x16, x16, #0x238
  40231c:	br	x17

0000000000402320 <socket@plt>:
  402320:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402324:	ldr	x17, [x16, #576]
  402328:	add	x16, x16, #0x240
  40232c:	br	x17

0000000000402330 <fflush@plt>:
  402330:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402334:	ldr	x17, [x16, #584]
  402338:	add	x16, x16, #0x248
  40233c:	br	x17

0000000000402340 <strcpy@plt>:
  402340:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402344:	ldr	x17, [x16, #592]
  402348:	add	x16, x16, #0x250
  40234c:	br	x17

0000000000402350 <fopen64@plt>:
  402350:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402354:	ldr	x17, [x16, #600]
  402358:	add	x16, x16, #0x258
  40235c:	br	x17

0000000000402360 <setns@plt>:
  402360:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402364:	ldr	x17, [x16, #608]
  402368:	add	x16, x16, #0x260
  40236c:	br	x17

0000000000402370 <cap_clear@plt>:
  402370:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402374:	ldr	x17, [x16, #616]
  402378:	add	x16, x16, #0x268
  40237c:	br	x17

0000000000402380 <isatty@plt>:
  402380:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402384:	ldr	x17, [x16, #624]
  402388:	add	x16, x16, #0x270
  40238c:	br	x17

0000000000402390 <sysconf@plt>:
  402390:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402394:	ldr	x17, [x16, #632]
  402398:	add	x16, x16, #0x278
  40239c:	br	x17

00000000004023a0 <open64@plt>:
  4023a0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4023a4:	ldr	x17, [x16, #640]
  4023a8:	add	x16, x16, #0x280
  4023ac:	br	x17

00000000004023b0 <asctime@plt>:
  4023b0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4023b4:	ldr	x17, [x16, #648]
  4023b8:	add	x16, x16, #0x288
  4023bc:	br	x17

00000000004023c0 <cap_free@plt>:
  4023c0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4023c4:	ldr	x17, [x16, #656]
  4023c8:	add	x16, x16, #0x290
  4023cc:	br	x17

00000000004023d0 <if_nametoindex@plt>:
  4023d0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4023d4:	ldr	x17, [x16, #664]
  4023d8:	add	x16, x16, #0x298
  4023dc:	br	x17

00000000004023e0 <strchrnul@plt>:
  4023e0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4023e4:	ldr	x17, [x16, #672]
  4023e8:	add	x16, x16, #0x2a0
  4023ec:	br	x17

00000000004023f0 <strstr@plt>:
  4023f0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4023f4:	ldr	x17, [x16, #680]
  4023f8:	add	x16, x16, #0x2a8
  4023fc:	br	x17

0000000000402400 <__isoc99_sscanf@plt>:
  402400:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402404:	ldr	x17, [x16, #688]
  402408:	add	x16, x16, #0x2b0
  40240c:	br	x17

0000000000402410 <strncpy@plt>:
  402410:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402414:	ldr	x17, [x16, #696]
  402418:	add	x16, x16, #0x2b8
  40241c:	br	x17

0000000000402420 <strcspn@plt>:
  402420:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402424:	ldr	x17, [x16, #704]
  402428:	add	x16, x16, #0x2c0
  40242c:	br	x17

0000000000402430 <vfprintf@plt>:
  402430:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402434:	ldr	x17, [x16, #712]
  402438:	add	x16, x16, #0x2c8
  40243c:	br	x17

0000000000402440 <printf@plt>:
  402440:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402444:	ldr	x17, [x16, #720]
  402448:	add	x16, x16, #0x2d0
  40244c:	br	x17

0000000000402450 <__assert_fail@plt>:
  402450:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402454:	ldr	x17, [x16, #728]
  402458:	add	x16, x16, #0x2d8
  40245c:	br	x17

0000000000402460 <__errno_location@plt>:
  402460:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402464:	ldr	x17, [x16, #736]
  402468:	add	x16, x16, #0x2e0
  40246c:	br	x17

0000000000402470 <getenv@plt>:
  402470:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402474:	ldr	x17, [x16, #744]
  402478:	add	x16, x16, #0x2e8
  40247c:	br	x17

0000000000402480 <getsockname@plt>:
  402480:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402484:	ldr	x17, [x16, #752]
  402488:	add	x16, x16, #0x2f0
  40248c:	br	x17

0000000000402490 <getservbyname@plt>:
  402490:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  402494:	ldr	x17, [x16, #760]
  402498:	add	x16, x16, #0x2f8
  40249c:	br	x17

00000000004024a0 <fprintf@plt>:
  4024a0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4024a4:	ldr	x17, [x16, #768]
  4024a8:	add	x16, x16, #0x300
  4024ac:	br	x17

00000000004024b0 <fgets@plt>:
  4024b0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4024b4:	ldr	x17, [x16, #776]
  4024b8:	add	x16, x16, #0x308
  4024bc:	br	x17

00000000004024c0 <inet_ntop@plt>:
  4024c0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4024c4:	ldr	x17, [x16, #784]
  4024c8:	add	x16, x16, #0x310
  4024cc:	br	x17

00000000004024d0 <ferror@plt>:
  4024d0:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  4024d4:	ldr	x17, [x16, #792]
  4024d8:	add	x16, x16, #0x318
  4024dc:	br	x17

Disassembly of section .text:

00000000004024e0 <.text>:
  4024e0:	mov	x29, #0x0                   	// #0
  4024e4:	mov	x30, #0x0                   	// #0
  4024e8:	mov	x5, x0
  4024ec:	ldr	x1, [sp]
  4024f0:	add	x2, sp, #0x8
  4024f4:	mov	x6, sp
  4024f8:	movz	x0, #0x0, lsl #48
  4024fc:	movk	x0, #0x0, lsl #32
  402500:	movk	x0, #0x40, lsl #16
  402504:	movk	x0, #0x25ec
  402508:	movz	x3, #0x0, lsl #48
  40250c:	movk	x3, #0x0, lsl #32
  402510:	movk	x3, #0x41, lsl #16
  402514:	movk	x3, #0x7160
  402518:	movz	x4, #0x0, lsl #48
  40251c:	movk	x4, #0x0, lsl #32
  402520:	movk	x4, #0x41, lsl #16
  402524:	movk	x4, #0x71e0
  402528:	bl	4020d0 <__libc_start_main@plt>
  40252c:	bl	4021f0 <abort@plt>
  402530:	adrp	x0, 429000 <ferror@plt+0x26b30>
  402534:	ldr	x0, [x0, #4040]
  402538:	cbz	x0, 402540 <ferror@plt+0x70>
  40253c:	b	4021e0 <__gmon_start__@plt>
  402540:	ret
  402544:	nop
  402548:	adrp	x0, 42a000 <ferror@plt+0x27b30>
  40254c:	add	x0, x0, #0x3e8
  402550:	adrp	x1, 42a000 <ferror@plt+0x27b30>
  402554:	add	x1, x1, #0x3e8
  402558:	cmp	x1, x0
  40255c:	b.eq	402574 <ferror@plt+0xa4>  // b.none
  402560:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402564:	ldr	x1, [x1, #520]
  402568:	cbz	x1, 402574 <ferror@plt+0xa4>
  40256c:	mov	x16, x1
  402570:	br	x16
  402574:	ret
  402578:	adrp	x0, 42a000 <ferror@plt+0x27b30>
  40257c:	add	x0, x0, #0x3e8
  402580:	adrp	x1, 42a000 <ferror@plt+0x27b30>
  402584:	add	x1, x1, #0x3e8
  402588:	sub	x1, x1, x0
  40258c:	lsr	x2, x1, #63
  402590:	add	x1, x2, x1, asr #3
  402594:	cmp	xzr, x1, asr #1
  402598:	asr	x1, x1, #1
  40259c:	b.eq	4025b4 <ferror@plt+0xe4>  // b.none
  4025a0:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4025a4:	ldr	x2, [x2, #528]
  4025a8:	cbz	x2, 4025b4 <ferror@plt+0xe4>
  4025ac:	mov	x16, x2
  4025b0:	br	x16
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-32]!
  4025bc:	mov	x29, sp
  4025c0:	str	x19, [sp, #16]
  4025c4:	adrp	x19, 42a000 <ferror@plt+0x27b30>
  4025c8:	ldrb	w0, [x19, #1024]
  4025cc:	cbnz	w0, 4025dc <ferror@plt+0x10c>
  4025d0:	bl	402548 <ferror@plt+0x78>
  4025d4:	mov	w0, #0x1                   	// #1
  4025d8:	strb	w0, [x19, #1024]
  4025dc:	ldr	x19, [sp, #16]
  4025e0:	ldp	x29, x30, [sp], #32
  4025e4:	ret
  4025e8:	b	402578 <ferror@plt+0xa8>
  4025ec:	sub	sp, sp, #0x50
  4025f0:	stp	x29, x30, [sp, #64]
  4025f4:	add	x29, sp, #0x40
  4025f8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4025fc:	add	x8, x8, #0x410
  402600:	adrp	x9, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  402604:	add	x9, x9, #0xed4
  402608:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  40260c:	add	x10, x10, #0x408
  402610:	adrp	x11, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  402614:	add	x11, x11, #0xee4
  402618:	adrp	x12, 42a000 <ferror@plt+0x27b30>
  40261c:	add	x12, x12, #0x330
  402620:	stur	wzr, [x29, #-4]
  402624:	stur	w0, [x29, #-8]
  402628:	stur	x1, [x29, #-16]
  40262c:	str	x8, [sp, #32]
  402630:	str	x9, [sp, #24]
  402634:	str	x10, [sp, #16]
  402638:	str	x11, [sp, #8]
  40263c:	str	x12, [sp]
  402640:	ldur	w8, [x29, #-8]
  402644:	cmp	w8, #0x1
  402648:	b.le	402ab0 <ferror@plt+0x5e0>
  40264c:	ldur	x8, [x29, #-16]
  402650:	ldr	x8, [x8, #8]
  402654:	stur	x8, [x29, #-24]
  402658:	ldur	x0, [x29, #-24]
  40265c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402660:	add	x1, x1, #0x218
  402664:	bl	402220 <strcmp@plt>
  402668:	cbnz	w0, 402688 <ferror@plt+0x1b8>
  40266c:	ldur	w8, [x29, #-8]
  402670:	subs	w8, w8, #0x1
  402674:	stur	w8, [x29, #-8]
  402678:	ldur	x9, [x29, #-16]
  40267c:	add	x9, x9, #0x8
  402680:	stur	x9, [x29, #-16]
  402684:	b	402ab0 <ferror@plt+0x5e0>
  402688:	ldur	x8, [x29, #-24]
  40268c:	ldrb	w9, [x8]
  402690:	cmp	w9, #0x2d
  402694:	b.eq	40269c <ferror@plt+0x1cc>  // b.none
  402698:	b	402ab0 <ferror@plt+0x5e0>
  40269c:	ldur	x8, [x29, #-24]
  4026a0:	ldrb	w9, [x8, #1]
  4026a4:	cmp	w9, #0x2d
  4026a8:	b.ne	4026b8 <ferror@plt+0x1e8>  // b.any
  4026ac:	ldur	x8, [x29, #-24]
  4026b0:	add	x8, x8, #0x1
  4026b4:	stur	x8, [x29, #-24]
  4026b8:	ldur	x0, [x29, #-24]
  4026bc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4026c0:	add	x1, x1, #0x21b
  4026c4:	bl	40d114 <ferror@plt+0xac44>
  4026c8:	and	w8, w0, #0x1
  4026cc:	cbnz	w8, 4026d4 <ferror@plt+0x204>
  4026d0:	bl	402b8c <ferror@plt+0x6bc>
  4026d4:	ldur	x0, [x29, #-24]
  4026d8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4026dc:	add	x1, x1, #0x221
  4026e0:	bl	40d114 <ferror@plt+0xac44>
  4026e4:	and	w8, w0, #0x1
  4026e8:	cbnz	w8, 402704 <ferror@plt+0x234>
  4026ec:	adrp	x0, 417000 <ferror@plt+0x14b30>
  4026f0:	add	x0, x0, #0x22a
  4026f4:	bl	402440 <printf@plt>
  4026f8:	mov	w8, wzr
  4026fc:	mov	w0, w8
  402700:	bl	401f00 <exit@plt>
  402704:	ldur	x0, [x29, #-24]
  402708:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40270c:	add	x1, x1, #0x23f
  402710:	bl	40d114 <ferror@plt+0xac44>
  402714:	and	w8, w0, #0x1
  402718:	cbz	w8, 402734 <ferror@plt+0x264>
  40271c:	ldur	x0, [x29, #-24]
  402720:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402724:	add	x1, x1, #0x246
  402728:	bl	40d114 <ferror@plt+0xac44>
  40272c:	and	w8, w0, #0x1
  402730:	cbnz	w8, 40274c <ferror@plt+0x27c>
  402734:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  402738:	add	x8, x8, #0xee8
  40273c:	ldr	w9, [x8]
  402740:	add	w9, w9, #0x1
  402744:	str	w9, [x8]
  402748:	b	402a94 <ferror@plt+0x5c4>
  40274c:	ldur	x0, [x29, #-24]
  402750:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402754:	add	x1, x1, #0x252
  402758:	bl	40d114 <ferror@plt+0xac44>
  40275c:	and	w8, w0, #0x1
  402760:	cbnz	w8, 40277c <ferror@plt+0x2ac>
  402764:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  402768:	add	x8, x8, #0xed8
  40276c:	ldr	w9, [x8]
  402770:	add	w9, w9, #0x1
  402774:	str	w9, [x8]
  402778:	b	402a94 <ferror@plt+0x5c4>
  40277c:	ldur	x0, [x29, #-24]
  402780:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402784:	add	x1, x1, #0x25b
  402788:	bl	40d114 <ferror@plt+0xac44>
  40278c:	and	w8, w0, #0x1
  402790:	cbnz	w8, 4027a8 <ferror@plt+0x2d8>
  402794:	ldr	x8, [sp, #8]
  402798:	ldr	w9, [x8]
  40279c:	add	w9, w9, #0x1
  4027a0:	str	w9, [x8]
  4027a4:	b	402a94 <ferror@plt+0x5c4>
  4027a8:	ldur	x0, [x29, #-24]
  4027ac:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4027b0:	add	x1, x1, #0x264
  4027b4:	bl	40d114 <ferror@plt+0xac44>
  4027b8:	and	w8, w0, #0x1
  4027bc:	cbnz	w8, 4027d8 <ferror@plt+0x308>
  4027c0:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4027c4:	add	x8, x8, #0xed0
  4027c8:	ldr	w9, [x8]
  4027cc:	add	w9, w9, #0x1
  4027d0:	str	w9, [x8]
  4027d4:	b	402a94 <ferror@plt+0x5c4>
  4027d8:	ldur	x0, [x29, #-24]
  4027dc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4027e0:	add	x1, x1, #0x26f
  4027e4:	bl	40d114 <ferror@plt+0xac44>
  4027e8:	and	w8, w0, #0x1
  4027ec:	cbnz	w8, 40289c <ferror@plt+0x3cc>
  4027f0:	ldur	w8, [x29, #-8]
  4027f4:	subs	w8, w8, #0x1
  4027f8:	stur	w8, [x29, #-8]
  4027fc:	ldur	x9, [x29, #-16]
  402800:	add	x9, x9, #0x8
  402804:	stur	x9, [x29, #-16]
  402808:	ldur	w8, [x29, #-8]
  40280c:	cmp	w8, #0x1
  402810:	b.gt	402818 <ferror@plt+0x348>
  402814:	bl	402b8c <ferror@plt+0x6bc>
  402818:	ldur	x8, [x29, #-16]
  40281c:	ldr	x0, [x8, #8]
  402820:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402824:	add	x1, x1, #0x277
  402828:	bl	402220 <strcmp@plt>
  40282c:	cbnz	w0, 402840 <ferror@plt+0x370>
  402830:	mov	w8, #0x2                   	// #2
  402834:	ldr	x9, [sp, #16]
  402838:	str	w8, [x9]
  40283c:	b	402898 <ferror@plt+0x3c8>
  402840:	ldur	x8, [x29, #-16]
  402844:	ldr	x0, [x8, #8]
  402848:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40284c:	add	x1, x1, #0x27c
  402850:	bl	402220 <strcmp@plt>
  402854:	cbnz	w0, 402868 <ferror@plt+0x398>
  402858:	mov	w8, #0xa                   	// #10
  40285c:	ldr	x9, [sp, #16]
  402860:	str	w8, [x9]
  402864:	b	402898 <ferror@plt+0x3c8>
  402868:	ldur	x8, [x29, #-16]
  40286c:	ldr	x0, [x8, #8]
  402870:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402874:	add	x1, x1, #0x21c
  402878:	bl	402220 <strcmp@plt>
  40287c:	cbnz	w0, 402884 <ferror@plt+0x3b4>
  402880:	bl	402b8c <ferror@plt+0x6bc>
  402884:	ldur	x8, [x29, #-16]
  402888:	ldr	x1, [x8, #8]
  40288c:	adrp	x0, 417000 <ferror@plt+0x14b30>
  402890:	add	x0, x0, #0x282
  402894:	bl	40ce04 <ferror@plt+0xa934>
  402898:	b	402a94 <ferror@plt+0x5c4>
  40289c:	ldur	x0, [x29, #-24]
  4028a0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4028a4:	add	x1, x1, #0x29a
  4028a8:	bl	402220 <strcmp@plt>
  4028ac:	cbnz	w0, 4028c0 <ferror@plt+0x3f0>
  4028b0:	mov	w8, #0x2                   	// #2
  4028b4:	ldr	x9, [sp, #16]
  4028b8:	str	w8, [x9]
  4028bc:	b	402a94 <ferror@plt+0x5c4>
  4028c0:	ldur	x0, [x29, #-24]
  4028c4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4028c8:	add	x1, x1, #0x29d
  4028cc:	bl	402220 <strcmp@plt>
  4028d0:	cbnz	w0, 4028e4 <ferror@plt+0x414>
  4028d4:	mov	w8, #0xa                   	// #10
  4028d8:	ldr	x9, [sp, #16]
  4028dc:	str	w8, [x9]
  4028e0:	b	402a94 <ferror@plt+0x5c4>
  4028e4:	ldur	x0, [x29, #-24]
  4028e8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4028ec:	add	x1, x1, #0x2a0
  4028f0:	bl	40d114 <ferror@plt+0xac44>
  4028f4:	and	w8, w0, #0x1
  4028f8:	cbnz	w8, 402940 <ferror@plt+0x470>
  4028fc:	ldur	x8, [x29, #-16]
  402900:	add	x8, x8, #0x8
  402904:	stur	x8, [x29, #-16]
  402908:	ldur	w9, [x29, #-8]
  40290c:	subs	w9, w9, #0x1
  402910:	stur	w9, [x29, #-8]
  402914:	cmp	w9, #0x0
  402918:	cset	w9, gt
  40291c:	tbnz	w9, #0, 402924 <ferror@plt+0x454>
  402920:	bl	40cd88 <ferror@plt+0xa8b8>
  402924:	ldur	x8, [x29, #-16]
  402928:	ldr	x0, [x8, #8]
  40292c:	bl	4109bc <ferror@plt+0xe4ec>
  402930:	cbz	w0, 40293c <ferror@plt+0x46c>
  402934:	mov	w0, #0xffffffff            	// #-1
  402938:	bl	401f00 <exit@plt>
  40293c:	b	402a94 <ferror@plt+0x5c4>
  402940:	ldur	x0, [x29, #-24]
  402944:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402948:	add	x1, x1, #0x2a7
  40294c:	bl	40d114 <ferror@plt+0xac44>
  402950:	and	w8, w0, #0x1
  402954:	cbnz	w8, 402970 <ferror@plt+0x4a0>
  402958:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  40295c:	add	x8, x8, #0xedc
  402960:	ldr	w9, [x8]
  402964:	add	w9, w9, #0x1
  402968:	str	w9, [x8]
  40296c:	b	402a94 <ferror@plt+0x5c4>
  402970:	ldur	x0, [x29, #-24]
  402974:	adrp	x1, 42a000 <ferror@plt+0x27b30>
  402978:	add	x1, x1, #0x40c
  40297c:	bl	412118 <ferror@plt+0xfc48>
  402980:	tbnz	w0, #0, 402988 <ferror@plt+0x4b8>
  402984:	b	40298c <ferror@plt+0x4bc>
  402988:	b	402a94 <ferror@plt+0x5c4>
  40298c:	ldur	x0, [x29, #-24]
  402990:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402994:	add	x1, x1, #0x2b6
  402998:	bl	40d114 <ferror@plt+0xac44>
  40299c:	and	w8, w0, #0x1
  4029a0:	cbnz	w8, 4029bc <ferror@plt+0x4ec>
  4029a4:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4029a8:	add	x8, x8, #0xee0
  4029ac:	ldr	w9, [x8]
  4029b0:	add	w9, w9, #0x1
  4029b4:	str	w9, [x8]
  4029b8:	b	402a94 <ferror@plt+0x5c4>
  4029bc:	ldur	x0, [x29, #-24]
  4029c0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4029c4:	add	x1, x1, #0x2bd
  4029c8:	bl	40d114 <ferror@plt+0xac44>
  4029cc:	and	w8, w0, #0x1
  4029d0:	cbnz	w8, 4029e8 <ferror@plt+0x518>
  4029d4:	ldr	x8, [sp, #24]
  4029d8:	ldr	w9, [x8]
  4029dc:	add	w9, w9, #0x1
  4029e0:	str	w9, [x8]
  4029e4:	b	402a94 <ferror@plt+0x5c4>
  4029e8:	ldur	x0, [x29, #-24]
  4029ec:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4029f0:	add	x1, x1, #0x2c3
  4029f4:	bl	40d114 <ferror@plt+0xac44>
  4029f8:	and	w8, w0, #0x1
  4029fc:	cbnz	w8, 402a18 <ferror@plt+0x548>
  402a00:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  402a04:	add	x8, x8, #0xef8
  402a08:	ldr	w9, [x8]
  402a0c:	add	w9, w9, #0x1
  402a10:	str	w9, [x8]
  402a14:	b	402a94 <ferror@plt+0x5c4>
  402a18:	ldur	x0, [x29, #-24]
  402a1c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402a20:	add	x1, x1, #0x2cb
  402a24:	bl	40d114 <ferror@plt+0xac44>
  402a28:	and	w8, w0, #0x1
  402a2c:	cbnz	w8, 402a6c <ferror@plt+0x59c>
  402a30:	ldur	w8, [x29, #-8]
  402a34:	subs	w8, w8, #0x1
  402a38:	stur	w8, [x29, #-8]
  402a3c:	ldur	x9, [x29, #-16]
  402a40:	add	x9, x9, #0x8
  402a44:	stur	x9, [x29, #-16]
  402a48:	ldur	w8, [x29, #-8]
  402a4c:	cmp	w8, #0x1
  402a50:	b.gt	402a58 <ferror@plt+0x588>
  402a54:	bl	402b8c <ferror@plt+0x6bc>
  402a58:	ldur	x8, [x29, #-16]
  402a5c:	ldr	x8, [x8, #8]
  402a60:	ldr	x9, [sp, #32]
  402a64:	str	x8, [x9]
  402a68:	b	402a94 <ferror@plt+0x5c4>
  402a6c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  402a70:	add	x8, x8, #0x3e8
  402a74:	ldr	x0, [x8]
  402a78:	ldur	x2, [x29, #-24]
  402a7c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402a80:	add	x1, x1, #0x2d2
  402a84:	bl	4024a0 <fprintf@plt>
  402a88:	mov	w9, #0xffffffff            	// #-1
  402a8c:	mov	w0, w9
  402a90:	bl	401f00 <exit@plt>
  402a94:	ldur	w8, [x29, #-8]
  402a98:	subs	w8, w8, #0x1
  402a9c:	stur	w8, [x29, #-8]
  402aa0:	ldur	x9, [x29, #-16]
  402aa4:	add	x9, x9, #0x8
  402aa8:	stur	x9, [x29, #-16]
  402aac:	b	402640 <ferror@plt+0x170>
  402ab0:	ldr	x8, [sp, #8]
  402ab4:	ldr	w9, [x8]
  402ab8:	adrp	x10, 419000 <ferror@plt+0x16b30>
  402abc:	add	x10, x10, #0x2f1
  402ac0:	adrp	x11, 418000 <ferror@plt+0x15b30>
  402ac4:	add	x11, x11, #0xf37
  402ac8:	cmp	w9, #0x0
  402acc:	csel	x10, x11, x10, ne  // ne = any
  402ad0:	adrp	x11, 42a000 <ferror@plt+0x27b30>
  402ad4:	add	x11, x11, #0x3a0
  402ad8:	str	x10, [x11]
  402adc:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  402ae0:	add	x10, x10, #0x40c
  402ae4:	ldr	w0, [x10]
  402ae8:	ldr	x10, [sp, #24]
  402aec:	ldr	w1, [x10]
  402af0:	bl	412068 <ferror@plt+0xfb98>
  402af4:	ldr	x8, [sp, #32]
  402af8:	ldr	x10, [x8]
  402afc:	cbz	x10, 402b14 <ferror@plt+0x644>
  402b00:	ldr	x8, [sp, #32]
  402b04:	ldr	x0, [x8]
  402b08:	bl	402bc8 <ferror@plt+0x6f8>
  402b0c:	stur	w0, [x29, #-4]
  402b10:	b	402b7c <ferror@plt+0x6ac>
  402b14:	ldr	x0, [sp]
  402b18:	mov	w8, wzr
  402b1c:	mov	w1, w8
  402b20:	bl	413980 <ferror@plt+0x114b0>
  402b24:	cmp	w0, #0x0
  402b28:	cset	w8, ge  // ge = tcont
  402b2c:	tbnz	w8, #0, 402b38 <ferror@plt+0x668>
  402b30:	mov	w0, #0x1                   	// #1
  402b34:	bl	401f00 <exit@plt>
  402b38:	ldr	x0, [sp]
  402b3c:	bl	413600 <ferror@plt+0x11130>
  402b40:	ldur	w8, [x29, #-8]
  402b44:	cmp	w8, #0x1
  402b48:	b.le	402b70 <ferror@plt+0x6a0>
  402b4c:	ldur	x8, [x29, #-16]
  402b50:	ldr	x0, [x8, #8]
  402b54:	ldur	w9, [x29, #-8]
  402b58:	subs	w1, w9, #0x1
  402b5c:	ldur	x8, [x29, #-16]
  402b60:	add	x2, x8, #0x8
  402b64:	bl	402dd0 <ferror@plt+0x900>
  402b68:	stur	w0, [x29, #-4]
  402b6c:	b	402b7c <ferror@plt+0x6ac>
  402b70:	ldr	x0, [sp]
  402b74:	bl	4136a0 <ferror@plt+0x111d0>
  402b78:	bl	402b8c <ferror@plt+0x6bc>
  402b7c:	ldur	w0, [x29, #-4]
  402b80:	ldp	x29, x30, [sp, #64]
  402b84:	add	sp, sp, #0x50
  402b88:	ret
  402b8c:	sub	sp, sp, #0x20
  402b90:	stp	x29, x30, [sp, #16]
  402b94:	add	x29, sp, #0x10
  402b98:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  402b9c:	add	x8, x8, #0x3e8
  402ba0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402ba4:	add	x1, x1, #0x2fe
  402ba8:	mov	w0, #0xffffffff            	// #-1
  402bac:	ldr	x8, [x8]
  402bb0:	stur	w0, [x29, #-4]
  402bb4:	mov	x0, x8
  402bb8:	bl	4024a0 <fprintf@plt>
  402bbc:	ldur	w9, [x29, #-4]
  402bc0:	mov	w0, w9
  402bc4:	bl	401f00 <exit@plt>
  402bc8:	stp	x29, x30, [sp, #-32]!
  402bcc:	str	x28, [sp, #16]
  402bd0:	mov	x29, sp
  402bd4:	sub	sp, sp, #0x380
  402bd8:	sub	x8, x29, #0x20
  402bdc:	mov	x9, xzr
  402be0:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  402be4:	add	x10, x10, #0x330
  402be8:	adrp	x11, 42a000 <ferror@plt+0x27b30>
  402bec:	add	x11, x11, #0x3e8
  402bf0:	str	x0, [x8, #16]
  402bf4:	str	x9, [x8, #8]
  402bf8:	str	xzr, [x8]
  402bfc:	stur	wzr, [x29, #-36]
  402c00:	ldr	x9, [x8, #16]
  402c04:	str	x8, [sp, #40]
  402c08:	str	x10, [sp, #32]
  402c0c:	str	x11, [sp, #24]
  402c10:	cbz	x9, 402ca0 <ferror@plt+0x7d0>
  402c14:	ldr	x8, [sp, #40]
  402c18:	ldr	x0, [x8, #16]
  402c1c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402c20:	add	x1, x1, #0x219
  402c24:	bl	402220 <strcmp@plt>
  402c28:	cbz	w0, 402ca0 <ferror@plt+0x7d0>
  402c2c:	ldr	x8, [sp, #40]
  402c30:	ldr	x0, [x8, #16]
  402c34:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  402c38:	add	x9, x9, #0x3f8
  402c3c:	ldr	x2, [x9]
  402c40:	adrp	x1, 418000 <ferror@plt+0x15b30>
  402c44:	add	x1, x1, #0xf2e
  402c48:	bl	401eb0 <freopen64@plt>
  402c4c:	cbnz	x0, 402ca0 <ferror@plt+0x7d0>
  402c50:	ldr	x8, [sp, #24]
  402c54:	ldr	x0, [x8]
  402c58:	ldr	x9, [sp, #40]
  402c5c:	ldr	x2, [x9, #16]
  402c60:	str	x0, [sp, #16]
  402c64:	str	x2, [sp, #8]
  402c68:	bl	402460 <__errno_location@plt>
  402c6c:	ldr	w0, [x0]
  402c70:	bl	4021a0 <strerror@plt>
  402c74:	ldr	x8, [sp, #16]
  402c78:	str	x0, [sp]
  402c7c:	mov	x0, x8
  402c80:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402c84:	add	x1, x1, #0x430
  402c88:	ldr	x2, [sp, #8]
  402c8c:	ldr	x3, [sp]
  402c90:	bl	4024a0 <fprintf@plt>
  402c94:	mov	w10, #0x1                   	// #1
  402c98:	stur	w10, [x29, #-4]
  402c9c:	b	402dbc <ferror@plt+0x8ec>
  402ca0:	ldr	x0, [sp, #32]
  402ca4:	mov	w8, wzr
  402ca8:	mov	w1, w8
  402cac:	bl	413980 <ferror@plt+0x114b0>
  402cb0:	cmp	w0, #0x0
  402cb4:	cset	w8, ge  // ge = tcont
  402cb8:	tbnz	w8, #0, 402cdc <ferror@plt+0x80c>
  402cbc:	ldr	x8, [sp, #24]
  402cc0:	ldr	x0, [x8]
  402cc4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402cc8:	add	x1, x1, #0x457
  402ccc:	bl	4024a0 <fprintf@plt>
  402cd0:	mov	w9, #0x1                   	// #1
  402cd4:	stur	w9, [x29, #-4]
  402cd8:	b	402dbc <ferror@plt+0x8ec>
  402cdc:	ldr	x0, [sp, #32]
  402ce0:	bl	413600 <ferror@plt+0x11130>
  402ce4:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  402ce8:	add	x8, x8, #0xeec
  402cec:	str	wzr, [x8]
  402cf0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  402cf4:	add	x8, x8, #0x3f8
  402cf8:	ldr	x2, [x8]
  402cfc:	sub	x0, x29, #0x18
  402d00:	sub	x1, x29, #0x20
  402d04:	bl	40e398 <ferror@plt+0xbec8>
  402d08:	mov	x8, #0xffffffffffffffff    	// #-1
  402d0c:	cmp	x0, x8
  402d10:	b.eq	402d94 <ferror@plt+0x8c4>  // b.none
  402d14:	ldr	x8, [sp, #40]
  402d18:	ldr	x0, [x8, #8]
  402d1c:	add	x1, sp, #0x38
  402d20:	mov	w2, #0x64                  	// #100
  402d24:	bl	40e5a4 <ferror@plt+0xc0d4>
  402d28:	str	w0, [sp, #52]
  402d2c:	ldr	w9, [sp, #52]
  402d30:	cbnz	w9, 402d38 <ferror@plt+0x868>
  402d34:	b	402cf0 <ferror@plt+0x820>
  402d38:	add	x2, sp, #0x38
  402d3c:	ldr	x0, [sp, #56]
  402d40:	ldr	w1, [sp, #52]
  402d44:	bl	402dd0 <ferror@plt+0x900>
  402d48:	cbz	w0, 402d90 <ferror@plt+0x8c0>
  402d4c:	ldr	x8, [sp, #24]
  402d50:	ldr	x0, [x8]
  402d54:	ldr	x9, [sp, #40]
  402d58:	ldr	x2, [x9, #16]
  402d5c:	adrp	x10, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  402d60:	add	x10, x10, #0xeec
  402d64:	ldr	w3, [x10]
  402d68:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402d6c:	add	x1, x1, #0x46e
  402d70:	bl	4024a0 <fprintf@plt>
  402d74:	mov	w11, #0x1                   	// #1
  402d78:	stur	w11, [x29, #-36]
  402d7c:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  402d80:	add	x8, x8, #0xee0
  402d84:	ldr	w11, [x8]
  402d88:	cbnz	w11, 402d90 <ferror@plt+0x8c0>
  402d8c:	b	402d94 <ferror@plt+0x8c4>
  402d90:	b	402cf0 <ferror@plt+0x820>
  402d94:	ldr	x8, [sp, #40]
  402d98:	ldr	x9, [x8, #8]
  402d9c:	cbz	x9, 402dac <ferror@plt+0x8dc>
  402da0:	ldr	x8, [sp, #40]
  402da4:	ldr	x0, [x8, #8]
  402da8:	bl	4022a0 <free@plt>
  402dac:	ldr	x0, [sp, #32]
  402db0:	bl	4136a0 <ferror@plt+0x111d0>
  402db4:	ldur	w8, [x29, #-36]
  402db8:	stur	w8, [x29, #-4]
  402dbc:	ldur	w0, [x29, #-4]
  402dc0:	add	sp, sp, #0x380
  402dc4:	ldr	x28, [sp, #16]
  402dc8:	ldp	x29, x30, [sp], #32
  402dcc:	ret
  402dd0:	sub	sp, sp, #0x40
  402dd4:	stp	x29, x30, [sp, #48]
  402dd8:	add	x29, sp, #0x30
  402ddc:	adrp	x8, 417000 <ferror@plt+0x14b30>
  402de0:	add	x8, x8, #0x4c8
  402de4:	stur	x0, [x29, #-16]
  402de8:	stur	w1, [x29, #-20]
  402dec:	str	x2, [sp, #16]
  402df0:	str	x8, [sp, #8]
  402df4:	ldr	x8, [sp, #8]
  402df8:	ldr	x8, [x8]
  402dfc:	cbz	x8, 402e4c <ferror@plt+0x97c>
  402e00:	ldur	x0, [x29, #-16]
  402e04:	ldr	x8, [sp, #8]
  402e08:	ldr	x1, [x8]
  402e0c:	bl	40d114 <ferror@plt+0xac44>
  402e10:	and	w9, w0, #0x1
  402e14:	cbnz	w9, 402e3c <ferror@plt+0x96c>
  402e18:	ldr	x8, [sp, #8]
  402e1c:	ldr	x8, [x8, #8]
  402e20:	ldur	w9, [x29, #-20]
  402e24:	subs	w0, w9, #0x1
  402e28:	ldr	x10, [sp, #16]
  402e2c:	add	x1, x10, #0x8
  402e30:	blr	x8
  402e34:	stur	w0, [x29, #-4]
  402e38:	b	402e70 <ferror@plt+0x9a0>
  402e3c:	ldr	x8, [sp, #8]
  402e40:	add	x8, x8, #0x10
  402e44:	str	x8, [sp, #8]
  402e48:	b	402df4 <ferror@plt+0x924>
  402e4c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  402e50:	add	x8, x8, #0x3e8
  402e54:	ldr	x0, [x8]
  402e58:	ldur	x2, [x29, #-16]
  402e5c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402e60:	add	x1, x1, #0x484
  402e64:	bl	4024a0 <fprintf@plt>
  402e68:	mov	w9, #0xffffffff            	// #-1
  402e6c:	stur	w9, [x29, #-4]
  402e70:	ldur	w0, [x29, #-4]
  402e74:	ldp	x29, x30, [sp, #48]
  402e78:	add	sp, sp, #0x40
  402e7c:	ret
  402e80:	sub	sp, sp, #0x20
  402e84:	stp	x29, x30, [sp, #16]
  402e88:	add	x29, sp, #0x10
  402e8c:	stur	w0, [x29, #-4]
  402e90:	str	x1, [sp]
  402e94:	bl	402b8c <ferror@plt+0x6bc>
  402e98:	sub	sp, sp, #0x190
  402e9c:	stp	x29, x30, [sp, #368]
  402ea0:	str	x28, [sp, #384]
  402ea4:	add	x29, sp, #0x170
  402ea8:	sub	x8, x29, #0x28
  402eac:	mov	w9, #0x0                   	// #0
  402eb0:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  402eb4:	add	x10, x10, #0x418
  402eb8:	str	x0, [x8, #24]
  402ebc:	str	x1, [x8, #16]
  402ec0:	ldr	x11, [x8, #16]
  402ec4:	str	x11, [x8, #8]
  402ec8:	ldr	x11, [x8, #24]
  402ecc:	add	x11, x11, #0x10
  402ed0:	str	x11, [x8]
  402ed4:	ldr	x11, [x8, #24]
  402ed8:	ldr	w12, [x11]
  402edc:	stur	w12, [x29, #-44]
  402ee0:	sturh	w9, [x29, #-154]
  402ee4:	ldr	x11, [x8, #24]
  402ee8:	ldrh	w9, [x11, #4]
  402eec:	cmp	w9, #0x1c
  402ef0:	str	x8, [sp, #104]
  402ef4:	str	x10, [sp, #96]
  402ef8:	b.eq	402f4c <ferror@plt+0xa7c>  // b.none
  402efc:	ldr	x8, [sp, #104]
  402f00:	ldr	x9, [x8, #24]
  402f04:	ldrh	w10, [x9, #4]
  402f08:	cmp	w10, #0x1d
  402f0c:	b.eq	402f4c <ferror@plt+0xa7c>  // b.none
  402f10:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  402f14:	add	x8, x8, #0x3e8
  402f18:	ldr	x0, [x8]
  402f1c:	ldr	x8, [sp, #104]
  402f20:	ldr	x9, [x8, #24]
  402f24:	ldr	w2, [x9]
  402f28:	ldr	x9, [x8, #24]
  402f2c:	ldrh	w3, [x9, #4]
  402f30:	ldr	x9, [x8, #24]
  402f34:	ldrh	w4, [x9, #6]
  402f38:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402f3c:	add	x1, x1, #0x538
  402f40:	bl	4024a0 <fprintf@plt>
  402f44:	stur	wzr, [x29, #-4]
  402f48:	b	4034ac <ferror@plt+0xfdc>
  402f4c:	ldursw	x8, [x29, #-44]
  402f50:	subs	x8, x8, #0x1c
  402f54:	stur	w8, [x29, #-44]
  402f58:	ldur	w8, [x29, #-44]
  402f5c:	cmp	w8, #0x0
  402f60:	cset	w8, ge  // ge = tcont
  402f64:	tbnz	w8, #0, 402f90 <ferror@plt+0xac0>
  402f68:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  402f6c:	add	x8, x8, #0x3e8
  402f70:	ldr	x0, [x8]
  402f74:	ldur	w2, [x29, #-44]
  402f78:	adrp	x1, 417000 <ferror@plt+0x14b30>
  402f7c:	add	x1, x1, #0x55a
  402f80:	bl	4024a0 <fprintf@plt>
  402f84:	mov	w9, #0xffffffff            	// #-1
  402f88:	stur	w9, [x29, #-4]
  402f8c:	b	4034ac <ferror@plt+0xfdc>
  402f90:	ldr	x8, [sp, #104]
  402f94:	ldr	x9, [x8]
  402f98:	ldrb	w10, [x9]
  402f9c:	cmp	w10, #0x7
  402fa0:	b.eq	402fac <ferror@plt+0xadc>  // b.none
  402fa4:	stur	wzr, [x29, #-4]
  402fa8:	b	4034ac <ferror@plt+0xfdc>
  402fac:	ldr	x8, [sp, #96]
  402fb0:	ldr	w9, [x8]
  402fb4:	cbz	w9, 402fdc <ferror@plt+0xb0c>
  402fb8:	ldr	x8, [sp, #96]
  402fbc:	ldr	w9, [x8]
  402fc0:	ldr	x10, [sp, #104]
  402fc4:	ldr	x11, [x10]
  402fc8:	ldr	w12, [x11, #4]
  402fcc:	cmp	w9, w12
  402fd0:	b.eq	402fdc <ferror@plt+0xb0c>  // b.none
  402fd4:	stur	wzr, [x29, #-4]
  402fd8:	b	4034ac <ferror@plt+0xfdc>
  402fdc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  402fe0:	add	x8, x8, #0x41c
  402fe4:	ldr	w9, [x8]
  402fe8:	cbz	w9, 403014 <ferror@plt+0xb44>
  402fec:	ldr	x8, [sp, #104]
  402ff0:	ldr	x9, [x8]
  402ff4:	ldrh	w10, [x9, #8]
  402ff8:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  402ffc:	add	x9, x9, #0x41c
  403000:	ldr	w11, [x9]
  403004:	and	w10, w10, w11
  403008:	cbnz	w10, 403014 <ferror@plt+0xb44>
  40300c:	stur	wzr, [x29, #-4]
  403010:	b	4034ac <ferror@plt+0xfdc>
  403014:	ldr	x8, [sp, #104]
  403018:	ldr	x9, [x8]
  40301c:	add	x2, x9, #0xc
  403020:	ldr	x9, [x8, #24]
  403024:	ldr	w10, [x9]
  403028:	mov	w9, w10
  40302c:	subs	x9, x9, #0x1c
  403030:	sub	x11, x29, #0x98
  403034:	mov	x0, x11
  403038:	mov	w1, #0xc                   	// #12
  40303c:	mov	w3, w9
  403040:	str	x11, [sp, #88]
  403044:	bl	41659c <ferror@plt+0x140cc>
  403048:	ldr	x8, [sp, #88]
  40304c:	ldr	x11, [x8, #40]
  403050:	cbz	x11, 403064 <ferror@plt+0xb94>
  403054:	sub	x8, x29, #0x98
  403058:	ldr	x0, [x8, #40]
  40305c:	bl	4034c0 <ferror@plt+0xff0>
  403060:	sturh	w0, [x29, #-154]
  403064:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  403068:	add	x8, x8, #0x420
  40306c:	ldr	w9, [x8]
  403070:	cbz	w9, 403094 <ferror@plt+0xbc4>
  403074:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  403078:	add	x8, x8, #0x420
  40307c:	ldr	w9, [x8]
  403080:	ldurh	w10, [x29, #-154]
  403084:	cmp	w9, w10
  403088:	b.eq	403094 <ferror@plt+0xbc4>  // b.none
  40308c:	stur	wzr, [x29, #-4]
  403090:	b	4034ac <ferror@plt+0xfdc>
  403094:	mov	x8, xzr
  403098:	mov	x0, x8
  40309c:	bl	411150 <ferror@plt+0xec80>
  4030a0:	ldr	x8, [sp, #104]
  4030a4:	ldr	x9, [x8, #24]
  4030a8:	ldrh	w10, [x9, #4]
  4030ac:	cmp	w10, #0x1d
  4030b0:	b.ne	4030d4 <ferror@plt+0xc04>  // b.any
  4030b4:	mov	w0, #0x4                   	// #4
  4030b8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4030bc:	add	x1, x1, #0x573
  4030c0:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4030c4:	add	x2, x2, #0x57b
  4030c8:	mov	w8, #0x1                   	// #1
  4030cc:	and	w3, w8, #0x1
  4030d0:	bl	4034d8 <ferror@plt+0x1008>
  4030d4:	sub	x8, x29, #0x98
  4030d8:	ldr	x8, [x8, #16]
  4030dc:	cbz	x8, 403160 <ferror@plt+0xc90>
  4030e0:	sub	x8, x29, #0x98
  4030e4:	ldr	x9, [x8, #16]
  4030e8:	add	x0, x9, #0x4
  4030ec:	ldr	x8, [x8, #16]
  4030f0:	ldrh	w10, [x8]
  4030f4:	mov	w1, w10
  4030f8:	sxtw	x8, w1
  4030fc:	subs	x8, x8, #0x4
  403100:	ldr	x9, [sp, #104]
  403104:	ldr	x11, [x9]
  403108:	ldr	w10, [x11, #4]
  40310c:	str	x0, [sp, #80]
  403110:	mov	w0, w10
  403114:	str	w8, [sp, #76]
  403118:	bl	40fb68 <ferror@plt+0xd698>
  40311c:	ldr	x9, [sp, #80]
  403120:	str	w0, [sp, #72]
  403124:	mov	x0, x9
  403128:	ldr	w1, [sp, #76]
  40312c:	ldr	w2, [sp, #72]
  403130:	add	x3, sp, #0x88
  403134:	mov	w4, #0x40                  	// #64
  403138:	bl	410680 <ferror@plt+0xe1b0>
  40313c:	stur	x0, [x29, #-168]
  403140:	ldur	x4, [x29, #-168]
  403144:	mov	w0, #0x4                   	// #4
  403148:	mov	w1, #0x1                   	// #1
  40314c:	adrp	x2, 417000 <ferror@plt+0x14b30>
  403150:	add	x2, x2, #0x584
  403154:	adrp	x3, 417000 <ferror@plt+0x14b30>
  403158:	add	x3, x3, #0x5ef
  40315c:	bl	411bb4 <ferror@plt+0xf6e4>
  403160:	ldr	x8, [sp, #96]
  403164:	ldr	w9, [x8]
  403168:	cbnz	w9, 4031b8 <ferror@plt+0xce8>
  40316c:	ldr	x8, [sp, #104]
  403170:	ldr	x9, [x8]
  403174:	ldr	w10, [x9, #4]
  403178:	cbz	w10, 4031b8 <ferror@plt+0xce8>
  40317c:	ldr	x8, [sp, #104]
  403180:	ldr	x9, [x8]
  403184:	ldr	w0, [x9, #4]
  403188:	bl	40f8d4 <ferror@plt+0xd404>
  40318c:	mov	w10, #0x4                   	// #4
  403190:	str	x0, [sp, #64]
  403194:	mov	w0, w10
  403198:	mov	w10, wzr
  40319c:	mov	w1, w10
  4031a0:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4031a4:	add	x2, x2, #0x588
  4031a8:	adrp	x3, 417000 <ferror@plt+0x14b30>
  4031ac:	add	x3, x3, #0x58f
  4031b0:	ldr	x4, [sp, #64]
  4031b4:	bl	411bb4 <ferror@plt+0xf6e4>
  4031b8:	sub	x8, x29, #0x98
  4031bc:	ldr	x8, [x8, #8]
  4031c0:	cbz	x8, 403258 <ferror@plt+0xd88>
  4031c4:	mov	w8, #0x2                   	// #2
  4031c8:	str	w8, [sp, #132]
  4031cc:	sub	x9, x29, #0x98
  4031d0:	ldr	x9, [x9, #8]
  4031d4:	ldrh	w8, [x9]
  4031d8:	mov	w0, w8
  4031dc:	sxtw	x9, w0
  4031e0:	subs	x9, x9, #0x4
  4031e4:	cmp	x9, #0x10
  4031e8:	b.ne	4031f4 <ferror@plt+0xd24>  // b.any
  4031ec:	mov	w8, #0xa                   	// #10
  4031f0:	str	w8, [sp, #132]
  4031f4:	ldr	w0, [sp, #132]
  4031f8:	sub	x8, x29, #0x98
  4031fc:	ldr	x9, [x8, #8]
  403200:	ldrh	w10, [x9]
  403204:	mov	w1, w10
  403208:	sxtw	x9, w1
  40320c:	subs	x9, x9, #0x4
  403210:	ldr	x8, [x8, #8]
  403214:	add	x2, x8, #0x4
  403218:	mov	w1, w9
  40321c:	bl	40db50 <ferror@plt+0xb680>
  403220:	str	x0, [sp, #120]
  403224:	ldr	w9, [sp, #132]
  403228:	mov	w0, w9
  40322c:	bl	412460 <ferror@plt+0xff90>
  403230:	ldr	x4, [sp, #120]
  403234:	mov	w9, #0x4                   	// #4
  403238:	str	w0, [sp, #60]
  40323c:	mov	w0, w9
  403240:	ldr	w1, [sp, #60]
  403244:	adrp	x2, 417000 <ferror@plt+0x14b30>
  403248:	add	x2, x2, #0x597
  40324c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  403250:	add	x3, x3, #0x59b
  403254:	bl	411bb4 <ferror@plt+0xf6e4>
  403258:	ldurh	w8, [x29, #-154]
  40325c:	cbz	w8, 40327c <ferror@plt+0xdac>
  403260:	ldurh	w3, [x29, #-154]
  403264:	mov	w0, #0x4                   	// #4
  403268:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40326c:	add	x1, x1, #0x4b8
  403270:	adrp	x2, 417000 <ferror@plt+0x14b30>
  403274:	add	x2, x2, #0x5a3
  403278:	bl	403528 <ferror@plt+0x1058>
  40327c:	sub	x8, x29, #0x98
  403280:	ldr	x8, [x8, #48]
  403284:	cbz	x8, 4032b0 <ferror@plt+0xde0>
  403288:	sub	x8, x29, #0x98
  40328c:	ldr	x0, [x8, #48]
  403290:	bl	40356c <ferror@plt+0x109c>
  403294:	and	w3, w0, #0xffff
  403298:	mov	w0, #0x4                   	// #4
  40329c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4032a0:	add	x1, x1, #0xdb3
  4032a4:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4032a8:	add	x2, x2, #0x5ad
  4032ac:	bl	403528 <ferror@plt+0x1058>
  4032b0:	sub	x8, x29, #0x98
  4032b4:	ldr	x8, [x8, #56]
  4032b8:	cbz	x8, 4032ec <ferror@plt+0xe1c>
  4032bc:	sub	x8, x29, #0x98
  4032c0:	ldr	x0, [x8, #56]
  4032c4:	bl	403594 <ferror@plt+0x10c4>
  4032c8:	mov	w9, #0x4                   	// #4
  4032cc:	str	w0, [sp, #56]
  4032d0:	mov	w0, w9
  4032d4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4032d8:	add	x1, x1, #0x5ba
  4032dc:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4032e0:	add	x2, x2, #0x5c2
  4032e4:	ldr	w3, [sp, #56]
  4032e8:	bl	403528 <ferror@plt+0x1058>
  4032ec:	sub	x8, x29, #0x98
  4032f0:	ldr	x8, [x8, #88]
  4032f4:	cbz	x8, 403328 <ferror@plt+0xe58>
  4032f8:	sub	x8, x29, #0x98
  4032fc:	ldr	x0, [x8, #88]
  403300:	bl	403594 <ferror@plt+0x10c4>
  403304:	mov	w9, #0x4                   	// #4
  403308:	str	w0, [sp, #52]
  40330c:	mov	w0, w9
  403310:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403314:	add	x1, x1, #0x5b6
  403318:	adrp	x2, 417000 <ferror@plt+0x14b30>
  40331c:	add	x2, x2, #0x5be
  403320:	ldr	w3, [sp, #52]
  403324:	bl	403528 <ferror@plt+0x1058>
  403328:	sub	x8, x29, #0x98
  40332c:	ldr	x8, [x8, #64]
  403330:	cbz	x8, 4033a0 <ferror@plt+0xed0>
  403334:	sub	x8, x29, #0x98
  403338:	ldr	x0, [x8, #64]
  40333c:	str	x8, [sp, #40]
  403340:	bl	403594 <ferror@plt+0x10c4>
  403344:	str	w0, [sp, #116]
  403348:	ldr	x8, [sp, #40]
  40334c:	ldr	x9, [x8, #80]
  403350:	cbz	x9, 403374 <ferror@plt+0xea4>
  403354:	ldr	w3, [sp, #116]
  403358:	mov	w0, #0x4                   	// #4
  40335c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403360:	add	x1, x1, #0x5ca
  403364:	adrp	x2, 417000 <ferror@plt+0x14b30>
  403368:	add	x2, x2, #0x5d5
  40336c:	bl	403528 <ferror@plt+0x1058>
  403370:	b	4033a0 <ferror@plt+0xed0>
  403374:	ldr	w0, [sp, #116]
  403378:	bl	40f8d4 <ferror@plt+0xd404>
  40337c:	mov	w8, #0x4                   	// #4
  403380:	str	x0, [sp, #32]
  403384:	mov	w0, w8
  403388:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40338c:	add	x1, x1, #0x5e5
  403390:	adrp	x2, 417000 <ferror@plt+0x14b30>
  403394:	add	x2, x2, #0x5eb
  403398:	ldr	x3, [sp, #32]
  40339c:	bl	4035ac <ferror@plt+0x10dc>
  4033a0:	sub	x8, x29, #0x98
  4033a4:	ldr	x8, [x8, #80]
  4033a8:	cbz	x8, 4033dc <ferror@plt+0xf0c>
  4033ac:	sub	x8, x29, #0x98
  4033b0:	ldr	x0, [x8, #80]
  4033b4:	bl	403594 <ferror@plt+0x10c4>
  4033b8:	mov	w9, #0x4                   	// #4
  4033bc:	str	w0, [sp, #28]
  4033c0:	mov	w0, w9
  4033c4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4033c8:	add	x1, x1, #0x5f3
  4033cc:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4033d0:	add	x2, x2, #0x5ff
  4033d4:	ldr	w3, [sp, #28]
  4033d8:	bl	403528 <ferror@plt+0x1058>
  4033dc:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4033e0:	add	x8, x8, #0xee8
  4033e4:	ldr	w9, [x8]
  4033e8:	cbz	w9, 403410 <ferror@plt+0xf40>
  4033ec:	sub	x8, x29, #0x98
  4033f0:	ldr	x8, [x8, #24]
  4033f4:	cbz	x8, 403410 <ferror@plt+0xf40>
  4033f8:	ldr	x8, [sp, #104]
  4033fc:	ldr	x0, [x8, #8]
  403400:	sub	x9, x29, #0x98
  403404:	ldr	x9, [x9, #24]
  403408:	add	x1, x9, #0x4
  40340c:	bl	4035f0 <ferror@plt+0x1120>
  403410:	ldr	x8, [sp, #104]
  403414:	ldr	x0, [x8, #8]
  403418:	ldr	x9, [x8]
  40341c:	ldrb	w1, [x9, #10]
  403420:	bl	4036d4 <ferror@plt+0x1204>
  403424:	sub	x8, x29, #0x98
  403428:	ldr	x8, [x8, #72]
  40342c:	cbz	x8, 403464 <ferror@plt+0xf94>
  403430:	sub	x8, x29, #0x98
  403434:	ldr	x0, [x8, #72]
  403438:	bl	403594 <ferror@plt+0x10c4>
  40343c:	bl	40f8d4 <ferror@plt+0xd404>
  403440:	mov	w9, #0x4                   	// #4
  403444:	str	x0, [sp, #16]
  403448:	mov	w0, w9
  40344c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403450:	add	x1, x1, #0x610
  403454:	adrp	x2, 417000 <ferror@plt+0x14b30>
  403458:	add	x2, x2, #0x617
  40345c:	ldr	x3, [sp, #16]
  403460:	bl	4035ac <ferror@plt+0x10dc>
  403464:	ldr	x8, [sp, #104]
  403468:	ldr	x9, [x8]
  40346c:	ldrh	w0, [x9, #8]
  403470:	bl	40383c <ferror@plt+0x136c>
  403474:	mov	w10, #0x4                   	// #4
  403478:	str	x0, [sp, #8]
  40347c:	mov	w0, w10
  403480:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403484:	add	x1, x1, #0x822
  403488:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40348c:	add	x2, x2, #0xd30
  403490:	ldr	x3, [sp, #8]
  403494:	bl	4035ac <ferror@plt+0x10dc>
  403498:	bl	4111a4 <ferror@plt+0xecd4>
  40349c:	ldr	x8, [sp, #104]
  4034a0:	ldr	x0, [x8, #8]
  4034a4:	bl	402330 <fflush@plt>
  4034a8:	stur	wzr, [x29, #-4]
  4034ac:	ldur	w0, [x29, #-4]
  4034b0:	ldr	x28, [sp, #384]
  4034b4:	ldp	x29, x30, [sp, #368]
  4034b8:	add	sp, sp, #0x190
  4034bc:	ret
  4034c0:	sub	sp, sp, #0x10
  4034c4:	str	x0, [sp, #8]
  4034c8:	ldr	x8, [sp, #8]
  4034cc:	ldrh	w0, [x8, #4]
  4034d0:	add	sp, sp, #0x10
  4034d4:	ret
  4034d8:	sub	sp, sp, #0x30
  4034dc:	stp	x29, x30, [sp, #32]
  4034e0:	add	x29, sp, #0x20
  4034e4:	mov	w8, #0x6                   	// #6
  4034e8:	stur	w0, [x29, #-4]
  4034ec:	str	x1, [sp, #16]
  4034f0:	str	x2, [sp, #8]
  4034f4:	mov	w9, #0x1                   	// #1
  4034f8:	and	w9, w3, w9
  4034fc:	strb	w9, [sp, #7]
  403500:	ldur	w0, [x29, #-4]
  403504:	ldr	x2, [sp, #16]
  403508:	ldr	x3, [sp, #8]
  40350c:	ldrb	w9, [sp, #7]
  403510:	mov	w1, w8
  403514:	and	w4, w9, #0x1
  403518:	bl	411cb0 <ferror@plt+0xf7e0>
  40351c:	ldp	x29, x30, [sp, #32]
  403520:	add	sp, sp, #0x30
  403524:	ret
  403528:	sub	sp, sp, #0x30
  40352c:	stp	x29, x30, [sp, #32]
  403530:	add	x29, sp, #0x20
  403534:	mov	w8, #0x6                   	// #6
  403538:	stur	w0, [x29, #-4]
  40353c:	str	x1, [sp, #16]
  403540:	str	x2, [sp, #8]
  403544:	str	w3, [sp, #4]
  403548:	ldur	w0, [x29, #-4]
  40354c:	ldr	x2, [sp, #16]
  403550:	ldr	x3, [sp, #8]
  403554:	ldr	w4, [sp, #4]
  403558:	mov	w1, w8
  40355c:	bl	411654 <ferror@plt+0xf184>
  403560:	ldp	x29, x30, [sp, #32]
  403564:	add	sp, sp, #0x30
  403568:	ret
  40356c:	sub	sp, sp, #0x20
  403570:	stp	x29, x30, [sp, #16]
  403574:	add	x29, sp, #0x10
  403578:	str	x0, [sp, #8]
  40357c:	ldr	x0, [sp, #8]
  403580:	bl	4034c0 <ferror@plt+0xff0>
  403584:	bl	402090 <ntohs@plt>
  403588:	ldp	x29, x30, [sp, #16]
  40358c:	add	sp, sp, #0x20
  403590:	ret
  403594:	sub	sp, sp, #0x10
  403598:	str	x0, [sp, #8]
  40359c:	ldr	x8, [sp, #8]
  4035a0:	ldr	w0, [x8, #4]
  4035a4:	add	sp, sp, #0x10
  4035a8:	ret
  4035ac:	sub	sp, sp, #0x30
  4035b0:	stp	x29, x30, [sp, #32]
  4035b4:	add	x29, sp, #0x20
  4035b8:	mov	w8, #0x6                   	// #6
  4035bc:	stur	w0, [x29, #-4]
  4035c0:	str	x1, [sp, #16]
  4035c4:	str	x2, [sp, #8]
  4035c8:	str	x3, [sp]
  4035cc:	ldur	w0, [x29, #-4]
  4035d0:	ldr	x2, [sp, #16]
  4035d4:	ldr	x3, [sp, #8]
  4035d8:	ldr	x4, [sp]
  4035dc:	mov	w1, w8
  4035e0:	bl	411bb4 <ferror@plt+0xf6e4>
  4035e4:	ldp	x29, x30, [sp, #32]
  4035e8:	add	sp, sp, #0x30
  4035ec:	ret
  4035f0:	sub	sp, sp, #0x40
  4035f4:	stp	x29, x30, [sp, #48]
  4035f8:	add	x29, sp, #0x30
  4035fc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  403600:	add	x8, x8, #0x424
  403604:	stur	x0, [x29, #-8]
  403608:	stur	x1, [x29, #-16]
  40360c:	ldr	w9, [x8]
  403610:	str	x8, [sp, #24]
  403614:	cbnz	w9, 403624 <ferror@plt+0x1154>
  403618:	bl	404ff8 <ferror@plt+0x2b28>
  40361c:	ldr	x8, [sp, #24]
  403620:	str	w0, [x8]
  403624:	bl	411124 <ferror@plt+0xec54>
  403628:	tbnz	w0, #0, 403630 <ferror@plt+0x1160>
  40362c:	b	403694 <ferror@plt+0x11c4>
  403630:	ldur	x8, [x29, #-16]
  403634:	ldr	w9, [x8, #4]
  403638:	ldr	x8, [sp, #24]
  40363c:	ldr	w10, [x8]
  403640:	udiv	w3, w9, w10
  403644:	mov	w9, #0x2                   	// #2
  403648:	mov	w0, w9
  40364c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403650:	add	x1, x1, #0x67a
  403654:	mov	x11, xzr
  403658:	mov	x2, x11
  40365c:	str	w9, [sp, #20]
  403660:	str	x11, [sp, #8]
  403664:	bl	403528 <ferror@plt+0x1058>
  403668:	ldur	x8, [x29, #-16]
  40366c:	ldr	w9, [x8, #8]
  403670:	ldr	x8, [sp, #24]
  403674:	ldr	w10, [x8]
  403678:	udiv	w3, w9, w10
  40367c:	ldr	w0, [sp, #20]
  403680:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403684:	add	x1, x1, #0x67f
  403688:	ldr	x2, [sp, #8]
  40368c:	bl	403528 <ferror@plt+0x1058>
  403690:	b	4036c8 <ferror@plt+0x11f8>
  403694:	ldur	x0, [x29, #-8]
  403698:	ldur	x8, [x29, #-16]
  40369c:	ldr	w9, [x8, #4]
  4036a0:	ldr	x8, [sp, #24]
  4036a4:	ldr	w10, [x8]
  4036a8:	udiv	w2, w9, w10
  4036ac:	ldur	x11, [x29, #-16]
  4036b0:	ldr	w9, [x11, #8]
  4036b4:	ldr	w10, [x8]
  4036b8:	udiv	w3, w9, w10
  4036bc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4036c0:	add	x1, x1, #0x687
  4036c4:	bl	4024a0 <fprintf@plt>
  4036c8:	ldp	x29, x30, [sp, #48]
  4036cc:	add	sp, sp, #0x40
  4036d0:	ret
  4036d4:	sub	sp, sp, #0x40
  4036d8:	stp	x29, x30, [sp, #48]
  4036dc:	add	x29, sp, #0x30
  4036e0:	adrp	x8, 417000 <ferror@plt+0x14b30>
  4036e4:	add	x8, x8, #0x693
  4036e8:	adrp	x9, 419000 <ferror@plt+0x16b30>
  4036ec:	add	x9, x9, #0x2f2
  4036f0:	mov	w10, #0x2                   	// #2
  4036f4:	adrp	x11, 417000 <ferror@plt+0x14b30>
  4036f8:	add	x11, x11, #0x5ef
  4036fc:	stur	x0, [x29, #-8]
  403700:	stur	w1, [x29, #-12]
  403704:	str	x8, [sp, #24]
  403708:	str	x9, [sp, #16]
  40370c:	str	w10, [sp, #12]
  403710:	str	x11, [sp]
  403714:	bl	411124 <ferror@plt+0xec54>
  403718:	tst	w0, #0x1
  40371c:	ldr	x8, [sp, #24]
  403720:	ldr	x9, [sp, #16]
  403724:	csel	x1, x8, x9, ne  // ne = any
  403728:	ldr	w0, [sp, #12]
  40372c:	bl	4111d4 <ferror@plt+0xed04>
  403730:	ldur	w10, [x29, #-12]
  403734:	and	w10, w10, #0x2
  403738:	cbz	w10, 403758 <ferror@plt+0x1288>
  40373c:	mov	w0, #0x4                   	// #4
  403740:	mov	x8, xzr
  403744:	mov	x1, x8
  403748:	ldr	x2, [sp]
  40374c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  403750:	add	x3, x3, #0x699
  403754:	bl	4035ac <ferror@plt+0x10dc>
  403758:	ldur	w8, [x29, #-12]
  40375c:	and	w8, w8, #0x80
  403760:	cbz	w8, 403780 <ferror@plt+0x12b0>
  403764:	mov	w0, #0x4                   	// #4
  403768:	mov	x8, xzr
  40376c:	mov	x1, x8
  403770:	ldr	x2, [sp]
  403774:	adrp	x3, 417000 <ferror@plt+0x14b30>
  403778:	add	x3, x3, #0x69e
  40377c:	bl	4035ac <ferror@plt+0x10dc>
  403780:	ldur	w8, [x29, #-12]
  403784:	and	w8, w8, #0x10
  403788:	cbz	w8, 4037a8 <ferror@plt+0x12d8>
  40378c:	mov	w0, #0x4                   	// #4
  403790:	mov	x8, xzr
  403794:	mov	x1, x8
  403798:	ldr	x2, [sp]
  40379c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  4037a0:	add	x3, x3, #0x6a5
  4037a4:	bl	4035ac <ferror@plt+0x10dc>
  4037a8:	ldur	w8, [x29, #-12]
  4037ac:	and	w8, w8, #0x20
  4037b0:	cbz	w8, 4037d0 <ferror@plt+0x1300>
  4037b4:	mov	w0, #0x4                   	// #4
  4037b8:	mov	x8, xzr
  4037bc:	mov	x1, x8
  4037c0:	ldr	x2, [sp]
  4037c4:	adrp	x3, 417000 <ferror@plt+0x14b30>
  4037c8:	add	x3, x3, #0x6b2
  4037cc:	bl	4035ac <ferror@plt+0x10dc>
  4037d0:	ldur	w8, [x29, #-12]
  4037d4:	and	w8, w8, #0x4
  4037d8:	cbz	w8, 4037f8 <ferror@plt+0x1328>
  4037dc:	mov	w0, #0x4                   	// #4
  4037e0:	mov	x8, xzr
  4037e4:	mov	x1, x8
  4037e8:	ldr	x2, [sp]
  4037ec:	adrp	x3, 417000 <ferror@plt+0x14b30>
  4037f0:	add	x3, x3, #0x610
  4037f4:	bl	4035ac <ferror@plt+0x10dc>
  4037f8:	ldur	w8, [x29, #-12]
  4037fc:	and	w8, w8, #0x40
  403800:	cbz	w8, 403820 <ferror@plt+0x1350>
  403804:	mov	w0, #0x4                   	// #4
  403808:	mov	x8, xzr
  40380c:	mov	x1, x8
  403810:	ldr	x2, [sp]
  403814:	adrp	x3, 417000 <ferror@plt+0x14b30>
  403818:	add	x3, x3, #0x6ba
  40381c:	bl	4035ac <ferror@plt+0x10dc>
  403820:	mov	w0, #0x2                   	// #2
  403824:	mov	x8, xzr
  403828:	mov	x1, x8
  40382c:	bl	411280 <ferror@plt+0xedb0>
  403830:	ldp	x29, x30, [sp, #48]
  403834:	add	sp, sp, #0x40
  403838:	ret
  40383c:	sub	sp, sp, #0x30
  403840:	stp	x29, x30, [sp, #32]
  403844:	add	x29, sp, #0x20
  403848:	stur	w0, [x29, #-12]
  40384c:	ldur	w8, [x29, #-12]
  403850:	and	w8, w8, #0x80
  403854:	cbz	w8, 403868 <ferror@plt+0x1398>
  403858:	adrp	x8, 417000 <ferror@plt+0x14b30>
  40385c:	add	x8, x8, #0x6c1
  403860:	stur	x8, [x29, #-8]
  403864:	b	4038e4 <ferror@plt+0x1414>
  403868:	ldur	w8, [x29, #-12]
  40386c:	and	w8, w8, #0x40
  403870:	cbz	w8, 403884 <ferror@plt+0x13b4>
  403874:	adrp	x8, 417000 <ferror@plt+0x14b30>
  403878:	add	x8, x8, #0x6cb
  40387c:	stur	x8, [x29, #-8]
  403880:	b	4038e4 <ferror@plt+0x1414>
  403884:	ldur	w8, [x29, #-12]
  403888:	and	w8, w8, #0x4
  40388c:	cbz	w8, 4038a0 <ferror@plt+0x13d0>
  403890:	adrp	x8, 417000 <ferror@plt+0x14b30>
  403894:	add	x8, x8, #0x6d2
  403898:	stur	x8, [x29, #-8]
  40389c:	b	4038e4 <ferror@plt+0x1414>
  4038a0:	ldur	w8, [x29, #-12]
  4038a4:	and	w8, w8, #0x2
  4038a8:	cbz	w8, 4038bc <ferror@plt+0x13ec>
  4038ac:	adrp	x8, 419000 <ferror@plt+0x16b30>
  4038b0:	add	x8, x8, #0x2f2
  4038b4:	stur	x8, [x29, #-8]
  4038b8:	b	4038e4 <ferror@plt+0x1414>
  4038bc:	ldur	w2, [x29, #-12]
  4038c0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4038c4:	add	x8, x8, #0x428
  4038c8:	mov	x0, x8
  4038cc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4038d0:	add	x1, x1, #0x6d8
  4038d4:	str	x8, [sp, #8]
  4038d8:	bl	401fc0 <sprintf@plt>
  4038dc:	ldr	x8, [sp, #8]
  4038e0:	stur	x8, [x29, #-8]
  4038e4:	ldur	x0, [x29, #-8]
  4038e8:	ldp	x29, x30, [sp, #32]
  4038ec:	add	sp, sp, #0x30
  4038f0:	ret
  4038f4:	sub	sp, sp, #0x20
  4038f8:	stp	x29, x30, [sp, #16]
  4038fc:	add	x29, sp, #0x10
  403900:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  403904:	add	x8, x8, #0x330
  403908:	str	w0, [sp, #8]
  40390c:	str	x1, [sp]
  403910:	mov	x0, x8
  403914:	bl	40fe6c <ferror@plt+0xd99c>
  403918:	ldr	w9, [sp, #8]
  40391c:	cmp	w9, #0x0
  403920:	cset	w9, le
  403924:	tbnz	w9, #0, 403af8 <ferror@plt+0x1628>
  403928:	ldr	x8, [sp]
  40392c:	ldr	x0, [x8]
  403930:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403934:	add	x1, x1, #0x622
  403938:	bl	40d114 <ferror@plt+0xac44>
  40393c:	and	w9, w0, #0x1
  403940:	cbnz	w9, 403968 <ferror@plt+0x1498>
  403944:	ldr	w8, [sp, #8]
  403948:	subs	w2, w8, #0x1
  40394c:	ldr	x9, [sp]
  403950:	add	x3, x9, #0x8
  403954:	mov	w0, #0x1c                  	// #28
  403958:	mov	w1, #0x600                 	// #1536
  40395c:	bl	403b50 <ferror@plt+0x1680>
  403960:	stur	w0, [x29, #-4]
  403964:	b	403b40 <ferror@plt+0x1670>
  403968:	ldr	x8, [sp]
  40396c:	ldr	x0, [x8]
  403970:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403974:	add	x1, x1, #0x626
  403978:	bl	40d114 <ferror@plt+0xac44>
  40397c:	and	w9, w0, #0x1
  403980:	cbnz	w9, 4039a8 <ferror@plt+0x14d8>
  403984:	ldr	w8, [sp, #8]
  403988:	subs	w2, w8, #0x1
  40398c:	ldr	x9, [sp]
  403990:	add	x3, x9, #0x8
  403994:	mov	w0, #0x1c                  	// #28
  403998:	mov	w1, #0xc00                 	// #3072
  40399c:	bl	403b50 <ferror@plt+0x1680>
  4039a0:	stur	w0, [x29, #-4]
  4039a4:	b	403b40 <ferror@plt+0x1670>
  4039a8:	ldr	x8, [sp]
  4039ac:	ldr	x0, [x8]
  4039b0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4039b4:	add	x1, x1, #0x62d
  4039b8:	bl	40d114 <ferror@plt+0xac44>
  4039bc:	and	w9, w0, #0x1
  4039c0:	cbnz	w9, 4039e8 <ferror@plt+0x1518>
  4039c4:	ldr	w8, [sp, #8]
  4039c8:	subs	w2, w8, #0x1
  4039cc:	ldr	x9, [sp]
  4039d0:	add	x3, x9, #0x8
  4039d4:	mov	w0, #0x1c                  	// #28
  4039d8:	mov	w1, #0x500                 	// #1280
  4039dc:	bl	403b50 <ferror@plt+0x1680>
  4039e0:	stur	w0, [x29, #-4]
  4039e4:	b	403b40 <ferror@plt+0x1670>
  4039e8:	ldr	x8, [sp]
  4039ec:	ldr	x0, [x8]
  4039f0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4039f4:	add	x1, x1, #0x635
  4039f8:	bl	40d114 <ferror@plt+0xac44>
  4039fc:	and	w9, w0, #0x1
  403a00:	cbnz	w9, 403a2c <ferror@plt+0x155c>
  403a04:	ldr	w8, [sp, #8]
  403a08:	subs	w2, w8, #0x1
  403a0c:	ldr	x9, [sp]
  403a10:	add	x3, x9, #0x8
  403a14:	mov	w0, #0x1d                  	// #29
  403a18:	mov	w8, wzr
  403a1c:	mov	w1, w8
  403a20:	bl	403b50 <ferror@plt+0x1680>
  403a24:	stur	w0, [x29, #-4]
  403a28:	b	403b40 <ferror@plt+0x1670>
  403a2c:	ldr	x8, [sp]
  403a30:	ldr	x0, [x8]
  403a34:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403a38:	add	x1, x1, #0x63c
  403a3c:	bl	40d114 <ferror@plt+0xac44>
  403a40:	and	w9, w0, #0x1
  403a44:	cbnz	w9, 403a64 <ferror@plt+0x1594>
  403a48:	ldr	w8, [sp, #8]
  403a4c:	subs	w0, w8, #0x1
  403a50:	ldr	x9, [sp]
  403a54:	add	x1, x9, #0x8
  403a58:	bl	40460c <ferror@plt+0x213c>
  403a5c:	stur	w0, [x29, #-4]
  403a60:	b	403b40 <ferror@plt+0x1670>
  403a64:	ldr	x8, [sp]
  403a68:	ldr	x0, [x8]
  403a6c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  403a70:	add	x1, x1, #0x3c0
  403a74:	bl	40d114 <ferror@plt+0xac44>
  403a78:	and	w9, w0, #0x1
  403a7c:	cbz	w9, 403ab8 <ferror@plt+0x15e8>
  403a80:	ldr	x8, [sp]
  403a84:	ldr	x0, [x8]
  403a88:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403a8c:	add	x1, x1, #0x640
  403a90:	bl	40d114 <ferror@plt+0xac44>
  403a94:	and	w9, w0, #0x1
  403a98:	cbz	w9, 403ab8 <ferror@plt+0x15e8>
  403a9c:	ldr	x8, [sp]
  403aa0:	ldr	x0, [x8]
  403aa4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403aa8:	add	x1, x1, #0x644
  403aac:	bl	40d114 <ferror@plt+0xac44>
  403ab0:	and	w9, w0, #0x1
  403ab4:	cbnz	w9, 403ad4 <ferror@plt+0x1604>
  403ab8:	ldr	w8, [sp, #8]
  403abc:	subs	w0, w8, #0x1
  403ac0:	ldr	x9, [sp]
  403ac4:	add	x1, x9, #0x8
  403ac8:	bl	404c10 <ferror@plt+0x2740>
  403acc:	stur	w0, [x29, #-4]
  403ad0:	b	403b40 <ferror@plt+0x1670>
  403ad4:	ldr	x8, [sp]
  403ad8:	ldr	x0, [x8]
  403adc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403ae0:	add	x1, x1, #0x21c
  403ae4:	bl	40d114 <ferror@plt+0xac44>
  403ae8:	and	w9, w0, #0x1
  403aec:	cbnz	w9, 403af4 <ferror@plt+0x1624>
  403af0:	bl	404fbc <ferror@plt+0x2aec>
  403af4:	b	403b14 <ferror@plt+0x1644>
  403af8:	mov	w8, wzr
  403afc:	mov	w0, w8
  403b00:	mov	x9, xzr
  403b04:	mov	x1, x9
  403b08:	bl	404c10 <ferror@plt+0x2740>
  403b0c:	stur	w0, [x29, #-4]
  403b10:	b	403b40 <ferror@plt+0x1670>
  403b14:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  403b18:	add	x8, x8, #0x3e8
  403b1c:	ldr	x0, [x8]
  403b20:	ldr	x8, [sp]
  403b24:	ldr	x2, [x8]
  403b28:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403b2c:	add	x1, x1, #0x649
  403b30:	bl	4024a0 <fprintf@plt>
  403b34:	mov	w9, #0xffffffff            	// #-1
  403b38:	mov	w0, w9
  403b3c:	bl	401f00 <exit@plt>
  403b40:	ldur	w0, [x29, #-4]
  403b44:	ldp	x29, x30, [sp, #16]
  403b48:	add	sp, sp, #0x20
  403b4c:	ret
  403b50:	stp	x29, x30, [sp, #-32]!
  403b54:	str	x28, [sp, #16]
  403b58:	mov	x29, sp
  403b5c:	sub	sp, sp, #0x2e0
  403b60:	sub	x8, x29, #0x18
  403b64:	add	x9, sp, #0x18c
  403b68:	mov	x10, #0x11c                 	// #284
  403b6c:	mov	w11, #0x1c                  	// #28
  403b70:	mov	w12, #0x1                   	// #1
  403b74:	mov	w13, #0x7                   	// #7
  403b78:	mov	w14, #0x40                  	// #64
  403b7c:	mov	x15, xzr
  403b80:	mov	w16, wzr
  403b84:	mov	x17, #0xffffffffffffffff    	// #-1
  403b88:	mov	w18, #0xffff                	// #65535
  403b8c:	add	x4, sp, #0x1ac
  403b90:	str	w0, [x8, #16]
  403b94:	str	w1, [x8, #12]
  403b98:	str	w2, [x8, #8]
  403b9c:	str	x3, [x8]
  403ba0:	mov	x0, x4
  403ba4:	mov	w1, w16
  403ba8:	mov	x2, x10
  403bac:	str	x8, [sp, #56]
  403bb0:	str	x9, [sp, #48]
  403bb4:	str	w11, [sp, #44]
  403bb8:	str	w12, [sp, #40]
  403bbc:	str	w13, [sp, #36]
  403bc0:	str	w14, [sp, #32]
  403bc4:	str	x15, [sp, #24]
  403bc8:	str	x17, [sp, #16]
  403bcc:	str	w18, [sp, #12]
  403bd0:	str	x4, [sp]
  403bd4:	bl	402100 <memset@plt>
  403bd8:	ldr	w11, [sp, #44]
  403bdc:	ldr	x8, [sp, #48]
  403be0:	str	w11, [x8, #32]
  403be4:	ldr	x9, [sp, #56]
  403be8:	ldr	w12, [x9, #16]
  403bec:	ldr	x10, [sp]
  403bf0:	strh	w12, [x10, #4]
  403bf4:	ldr	w12, [x9, #12]
  403bf8:	ldr	w13, [sp, #40]
  403bfc:	orr	w12, w13, w12
  403c00:	strh	w12, [x10, #6]
  403c04:	ldr	w12, [sp, #36]
  403c08:	strb	w12, [x10, #16]
  403c0c:	ldr	w14, [sp, #32]
  403c10:	strh	w14, [x10, #24]
  403c14:	ldr	x15, [sp, #24]
  403c18:	stur	x15, [x8, #20]
  403c1c:	stur	x15, [x8, #12]
  403c20:	str	wzr, [x8]
  403c24:	str	xzr, [sp, #120]
  403c28:	ldr	x17, [sp, #16]
  403c2c:	str	x17, [sp, #112]
  403c30:	str	x17, [sp, #104]
  403c34:	str	wzr, [sp, #100]
  403c38:	ldr	w16, [sp, #12]
  403c3c:	strh	w16, [sp, #86]
  403c40:	ldr	x8, [sp, #56]
  403c44:	ldr	w9, [x8, #8]
  403c48:	cmp	w9, #0x0
  403c4c:	cset	w9, le
  403c50:	tbnz	w9, #0, 4043a4 <ferror@plt+0x1ed4>
  403c54:	ldr	x8, [sp, #56]
  403c58:	ldr	x9, [x8]
  403c5c:	ldr	x0, [x9]
  403c60:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403c64:	add	x1, x1, #0x6e2
  403c68:	bl	402220 <strcmp@plt>
  403c6c:	cbnz	w0, 403cb4 <ferror@plt+0x17e4>
  403c70:	ldr	x8, [sp, #56]
  403c74:	ldr	x9, [x8]
  403c78:	add	x9, x9, #0x8
  403c7c:	str	x9, [x8]
  403c80:	ldr	w10, [x8, #8]
  403c84:	subs	w10, w10, #0x1
  403c88:	str	w10, [x8, #8]
  403c8c:	cmp	w10, #0x0
  403c90:	cset	w10, gt
  403c94:	tbnz	w10, #0, 403c9c <ferror@plt+0x17cc>
  403c98:	bl	40cd88 <ferror@plt+0xa8b8>
  403c9c:	ldr	x8, [sp, #56]
  403ca0:	ldr	x9, [x8]
  403ca4:	ldr	x9, [x9]
  403ca8:	ldr	x10, [sp, #48]
  403cac:	stur	x9, [x10, #12]
  403cb0:	b	404384 <ferror@plt+0x1eb4>
  403cb4:	ldr	x8, [sp, #56]
  403cb8:	ldr	x9, [x8]
  403cbc:	ldr	x0, [x9]
  403cc0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403cc4:	add	x1, x1, #0x597
  403cc8:	bl	402220 <strcmp@plt>
  403ccc:	cbnz	w0, 403d50 <ferror@plt+0x1880>
  403cd0:	ldr	x8, [sp, #56]
  403cd4:	ldr	x9, [x8]
  403cd8:	add	x9, x9, #0x8
  403cdc:	str	x9, [x8]
  403ce0:	ldr	w10, [x8, #8]
  403ce4:	subs	w10, w10, #0x1
  403ce8:	str	w10, [x8, #8]
  403cec:	cmp	w10, #0x0
  403cf0:	cset	w10, gt
  403cf4:	tbnz	w10, #0, 403cfc <ferror@plt+0x182c>
  403cf8:	bl	40cd88 <ferror@plt+0xa8b8>
  403cfc:	ldr	x8, [sp, #48]
  403d00:	ldr	w9, [x8]
  403d04:	cbz	w9, 403d20 <ferror@plt+0x1850>
  403d08:	ldr	x8, [sp, #56]
  403d0c:	ldr	x9, [x8]
  403d10:	ldr	x1, [x9]
  403d14:	adrp	x0, 417000 <ferror@plt+0x14b30>
  403d18:	add	x0, x0, #0x597
  403d1c:	bl	40ce9c <ferror@plt+0xa9cc>
  403d20:	ldr	x8, [sp, #56]
  403d24:	ldr	x9, [x8]
  403d28:	ldr	x1, [x9]
  403d2c:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  403d30:	add	x9, x9, #0x408
  403d34:	ldr	w2, [x9]
  403d38:	add	x0, sp, #0x84
  403d3c:	bl	40ca08 <ferror@plt+0xa538>
  403d40:	mov	w10, #0x1                   	// #1
  403d44:	ldr	x8, [sp, #48]
  403d48:	str	w10, [x8]
  403d4c:	b	404384 <ferror@plt+0x1eb4>
  403d50:	ldr	x8, [sp, #56]
  403d54:	ldr	x9, [x8]
  403d58:	ldr	x0, [x9]
  403d5c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403d60:	add	x1, x1, #0xdb3
  403d64:	bl	402220 <strcmp@plt>
  403d68:	cbnz	w0, 403e54 <ferror@plt+0x1984>
  403d6c:	ldr	x8, [sp, #56]
  403d70:	ldr	x9, [x8]
  403d74:	add	x9, x9, #0x8
  403d78:	str	x9, [x8]
  403d7c:	ldr	w10, [x8, #8]
  403d80:	subs	w10, w10, #0x1
  403d84:	str	w10, [x8, #8]
  403d88:	cmp	w10, #0x0
  403d8c:	cset	w10, gt
  403d90:	tbnz	w10, #0, 403d98 <ferror@plt+0x18c8>
  403d94:	bl	40cd88 <ferror@plt+0xa8b8>
  403d98:	ldr	x8, [sp, #56]
  403d9c:	ldr	x9, [x8]
  403da0:	ldr	x0, [x9]
  403da4:	add	x1, sp, #0x58
  403da8:	mov	w10, wzr
  403dac:	mov	w2, w10
  403db0:	bl	401ed0 <strtoul@plt>
  403db4:	str	x0, [sp, #120]
  403db8:	ldr	x8, [sp, #88]
  403dbc:	cbz	x8, 403e28 <ferror@plt+0x1958>
  403dc0:	ldr	x8, [sp, #88]
  403dc4:	ldrb	w9, [x8]
  403dc8:	cbz	w9, 403e28 <ferror@plt+0x1958>
  403dcc:	ldr	x8, [sp, #56]
  403dd0:	ldr	x9, [x8]
  403dd4:	ldr	x0, [x9]
  403dd8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403ddc:	add	x1, x1, #0x6e6
  403de0:	bl	402490 <getservbyname@plt>
  403de4:	str	x0, [sp, #72]
  403de8:	ldr	x8, [sp, #72]
  403dec:	cbnz	x8, 403e08 <ferror@plt+0x1938>
  403df0:	ldr	x8, [sp, #56]
  403df4:	ldr	x9, [x8]
  403df8:	ldr	x1, [x9]
  403dfc:	adrp	x0, 417000 <ferror@plt+0x14b30>
  403e00:	add	x0, x0, #0x6ea
  403e04:	bl	40ce04 <ferror@plt+0xa934>
  403e08:	ldr	x8, [sp, #72]
  403e0c:	ldr	w9, [x8, #16]
  403e10:	mov	w0, w9
  403e14:	bl	402090 <ntohs@plt>
  403e18:	mov	w1, w0
  403e1c:	and	x8, x1, #0xffff
  403e20:	str	x8, [sp, #120]
  403e24:	b	403e50 <ferror@plt+0x1980>
  403e28:	ldr	x8, [sp, #120]
  403e2c:	mov	x9, #0xffff                	// #65535
  403e30:	cmp	x8, x9
  403e34:	b.ls	403e50 <ferror@plt+0x1980>  // b.plast
  403e38:	ldr	x8, [sp, #56]
  403e3c:	ldr	x9, [x8]
  403e40:	ldr	x1, [x9]
  403e44:	adrp	x0, 417000 <ferror@plt+0x14b30>
  403e48:	add	x0, x0, #0x6ea
  403e4c:	bl	40ce04 <ferror@plt+0xa934>
  403e50:	b	404384 <ferror@plt+0x1eb4>
  403e54:	ldr	x8, [sp, #56]
  403e58:	ldr	x9, [x8]
  403e5c:	ldr	x0, [x9]
  403e60:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403e64:	add	x1, x1, #0x5ba
  403e68:	bl	402220 <strcmp@plt>
  403e6c:	cbnz	w0, 403f08 <ferror@plt+0x1a38>
  403e70:	ldr	x8, [sp, #56]
  403e74:	ldr	x9, [x8]
  403e78:	add	x9, x9, #0x8
  403e7c:	str	x9, [x8]
  403e80:	ldr	w10, [x8, #8]
  403e84:	subs	w10, w10, #0x1
  403e88:	str	w10, [x8, #8]
  403e8c:	cmp	w10, #0x0
  403e90:	cset	w10, gt
  403e94:	tbnz	w10, #0, 403e9c <ferror@plt+0x19cc>
  403e98:	bl	40cd88 <ferror@plt+0xa8b8>
  403e9c:	ldr	x8, [sp, #56]
  403ea0:	ldr	x9, [x8]
  403ea4:	ldr	x0, [x9]
  403ea8:	add	x1, sp, #0x58
  403eac:	mov	w10, wzr
  403eb0:	mov	w2, w10
  403eb4:	bl	401ed0 <strtoul@plt>
  403eb8:	str	x0, [sp, #112]
  403ebc:	ldr	x8, [sp, #88]
  403ec0:	cbz	x8, 403ed0 <ferror@plt+0x1a00>
  403ec4:	ldr	x8, [sp, #88]
  403ec8:	ldrb	w9, [x8]
  403ecc:	cbnz	w9, 403eec <ferror@plt+0x1a1c>
  403ed0:	ldr	x8, [sp, #112]
  403ed4:	lsr	x8, x8, #24
  403ed8:	cbnz	x8, 403eec <ferror@plt+0x1a1c>
  403edc:	ldr	x8, [sp, #112]
  403ee0:	mov	x9, #0xffffffffffffffff    	// #-1
  403ee4:	cmp	x8, x9
  403ee8:	b.ne	403f04 <ferror@plt+0x1a34>  // b.any
  403eec:	ldr	x8, [sp, #56]
  403ef0:	ldr	x9, [x8]
  403ef4:	ldr	x1, [x9]
  403ef8:	adrp	x0, 417000 <ferror@plt+0x14b30>
  403efc:	add	x0, x0, #0x6f8
  403f00:	bl	40ce04 <ferror@plt+0xa934>
  403f04:	b	404384 <ferror@plt+0x1eb4>
  403f08:	ldr	x8, [sp, #56]
  403f0c:	ldr	x9, [x8]
  403f10:	ldr	x0, [x9]
  403f14:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403f18:	add	x1, x1, #0x5b6
  403f1c:	bl	402220 <strcmp@plt>
  403f20:	cbnz	w0, 403fbc <ferror@plt+0x1aec>
  403f24:	ldr	x8, [sp, #56]
  403f28:	ldr	x9, [x8]
  403f2c:	add	x9, x9, #0x8
  403f30:	str	x9, [x8]
  403f34:	ldr	w10, [x8, #8]
  403f38:	subs	w10, w10, #0x1
  403f3c:	str	w10, [x8, #8]
  403f40:	cmp	w10, #0x0
  403f44:	cset	w10, gt
  403f48:	tbnz	w10, #0, 403f50 <ferror@plt+0x1a80>
  403f4c:	bl	40cd88 <ferror@plt+0xa8b8>
  403f50:	ldr	x8, [sp, #56]
  403f54:	ldr	x9, [x8]
  403f58:	ldr	x0, [x9]
  403f5c:	add	x1, sp, #0x58
  403f60:	mov	w10, wzr
  403f64:	mov	w2, w10
  403f68:	bl	401ed0 <strtoul@plt>
  403f6c:	str	x0, [sp, #104]
  403f70:	ldr	x8, [sp, #88]
  403f74:	cbz	x8, 403f84 <ferror@plt+0x1ab4>
  403f78:	ldr	x8, [sp, #88]
  403f7c:	ldrb	w9, [x8]
  403f80:	cbnz	w9, 403fa0 <ferror@plt+0x1ad0>
  403f84:	ldr	x8, [sp, #104]
  403f88:	lsr	x8, x8, #24
  403f8c:	cbnz	x8, 403fa0 <ferror@plt+0x1ad0>
  403f90:	ldr	x8, [sp, #104]
  403f94:	mov	x9, #0xffffffffffffffff    	// #-1
  403f98:	cmp	x8, x9
  403f9c:	b.ne	403fb8 <ferror@plt+0x1ae8>  // b.any
  403fa0:	ldr	x8, [sp, #56]
  403fa4:	ldr	x9, [x8]
  403fa8:	ldr	x1, [x9]
  403fac:	adrp	x0, 417000 <ferror@plt+0x14b30>
  403fb0:	add	x0, x0, #0x705
  403fb4:	bl	40ce04 <ferror@plt+0xa934>
  403fb8:	b	404384 <ferror@plt+0x1eb4>
  403fbc:	ldr	x8, [sp, #56]
  403fc0:	ldr	x9, [x8]
  403fc4:	ldr	x0, [x9]
  403fc8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  403fcc:	add	x1, x1, #0x716
  403fd0:	bl	402220 <strcmp@plt>
  403fd4:	cbnz	w0, 404038 <ferror@plt+0x1b68>
  403fd8:	ldr	x8, [sp, #56]
  403fdc:	ldr	x9, [x8]
  403fe0:	add	x9, x9, #0x8
  403fe4:	str	x9, [x8]
  403fe8:	ldr	w10, [x8, #8]
  403fec:	subs	w10, w10, #0x1
  403ff0:	str	w10, [x8, #8]
  403ff4:	cmp	w10, #0x0
  403ff8:	cset	w10, gt
  403ffc:	tbnz	w10, #0, 404004 <ferror@plt+0x1b34>
  404000:	bl	40cd88 <ferror@plt+0xa8b8>
  404004:	ldr	x8, [sp, #56]
  404008:	ldr	x9, [x8]
  40400c:	ldr	x0, [x9]
  404010:	bl	40fc34 <ferror@plt+0xd764>
  404014:	str	w0, [sp, #100]
  404018:	ldr	w10, [sp, #100]
  40401c:	cbnz	w10, 404034 <ferror@plt+0x1b64>
  404020:	ldr	x8, [sp, #56]
  404024:	ldr	x9, [x8]
  404028:	ldr	x0, [x9]
  40402c:	bl	40cee8 <ferror@plt+0xaa18>
  404030:	bl	401f00 <exit@plt>
  404034:	b	404384 <ferror@plt+0x1eb4>
  404038:	ldr	x8, [sp, #56]
  40403c:	ldr	x9, [x8]
  404040:	ldr	x0, [x9]
  404044:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404048:	add	x1, x1, #0x699
  40404c:	bl	402220 <strcmp@plt>
  404050:	cbnz	w0, 404068 <ferror@plt+0x1b98>
  404054:	add	x8, sp, #0x1ac
  404058:	ldrb	w9, [sp, #454]
  40405c:	orr	w9, w9, #0x2
  404060:	strb	w9, [x8, #26]
  404064:	b	404384 <ferror@plt+0x1eb4>
  404068:	ldr	x8, [sp, #56]
  40406c:	ldr	x9, [x8]
  404070:	ldr	x0, [x9]
  404074:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404078:	add	x1, x1, #0x610
  40407c:	bl	40d114 <ferror@plt+0xac44>
  404080:	and	w10, w0, #0x1
  404084:	cbnz	w10, 40409c <ferror@plt+0x1bcc>
  404088:	add	x8, sp, #0x1ac
  40408c:	ldrb	w9, [sp, #454]
  404090:	orr	w9, w9, #0x4
  404094:	strb	w9, [x8, #26]
  404098:	b	404384 <ferror@plt+0x1eb4>
  40409c:	ldr	x8, [sp, #56]
  4040a0:	ldr	x9, [x8]
  4040a4:	ldr	x0, [x9]
  4040a8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4040ac:	add	x1, x1, #0x69e
  4040b0:	bl	40d114 <ferror@plt+0xac44>
  4040b4:	and	w10, w0, #0x1
  4040b8:	cbnz	w10, 4040d0 <ferror@plt+0x1c00>
  4040bc:	add	x8, sp, #0x1ac
  4040c0:	ldrb	w9, [sp, #454]
  4040c4:	orr	w9, w9, #0x80
  4040c8:	strb	w9, [x8, #26]
  4040cc:	b	404384 <ferror@plt+0x1eb4>
  4040d0:	ldr	x8, [sp, #56]
  4040d4:	ldr	x9, [x8]
  4040d8:	ldr	x0, [x9]
  4040dc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4040e0:	add	x1, x1, #0x71a
  4040e4:	bl	40d114 <ferror@plt+0xac44>
  4040e8:	and	w10, w0, #0x1
  4040ec:	cbz	w10, 404110 <ferror@plt+0x1c40>
  4040f0:	ldr	x8, [sp, #56]
  4040f4:	ldr	x9, [x8]
  4040f8:	ldr	x0, [x9]
  4040fc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404100:	add	x1, x1, #0x6c1
  404104:	bl	40d114 <ferror@plt+0xac44>
  404108:	and	w10, w0, #0x1
  40410c:	cbnz	w10, 404124 <ferror@plt+0x1c54>
  404110:	add	x8, sp, #0x1ac
  404114:	ldrh	w9, [sp, #452]
  404118:	orr	w9, w9, #0x80
  40411c:	strh	w9, [x8, #24]
  404120:	b	404384 <ferror@plt+0x1eb4>
  404124:	ldr	x8, [sp, #56]
  404128:	ldr	x9, [x8]
  40412c:	ldr	x0, [x9]
  404130:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404134:	add	x1, x1, #0x720
  404138:	bl	40d114 <ferror@plt+0xac44>
  40413c:	and	w10, w0, #0x1
  404140:	cbz	w10, 404164 <ferror@plt+0x1c94>
  404144:	ldr	x8, [sp, #56]
  404148:	ldr	x9, [x8]
  40414c:	ldr	x0, [x9]
  404150:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404154:	add	x1, x1, #0x6cb
  404158:	bl	40d114 <ferror@plt+0xac44>
  40415c:	and	w10, w0, #0x1
  404160:	cbnz	w10, 404178 <ferror@plt+0x1ca8>
  404164:	add	x8, sp, #0x1ac
  404168:	ldrh	w9, [sp, #452]
  40416c:	orr	w9, w9, #0x2
  404170:	strh	w9, [x8, #24]
  404174:	b	404384 <ferror@plt+0x1eb4>
  404178:	ldr	x8, [sp, #56]
  40417c:	ldr	x9, [x8]
  404180:	ldr	x0, [x9]
  404184:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404188:	add	x1, x1, #0x725
  40418c:	bl	40d114 <ferror@plt+0xac44>
  404190:	and	w10, w0, #0x1
  404194:	cbnz	w10, 4041b8 <ferror@plt+0x1ce8>
  404198:	add	x8, sp, #0x1ac
  40419c:	ldrh	w9, [sp, #452]
  4041a0:	orr	w9, w9, #0x2
  4041a4:	strh	w9, [x8, #24]
  4041a8:	ldrh	w9, [sp, #452]
  4041ac:	and	w9, w9, #0xffffffbf
  4041b0:	strh	w9, [x8, #24]
  4041b4:	b	404384 <ferror@plt+0x1eb4>
  4041b8:	ldr	x8, [sp, #56]
  4041bc:	ldr	x9, [x8]
  4041c0:	ldr	x0, [x9]
  4041c4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4041c8:	add	x1, x1, #0x4b8
  4041cc:	bl	40d114 <ferror@plt+0xac44>
  4041d0:	and	w10, w0, #0x1
  4041d4:	cbnz	w10, 404244 <ferror@plt+0x1d74>
  4041d8:	ldrsh	w8, [sp, #86]
  4041dc:	cmp	w8, #0x0
  4041e0:	cset	w8, lt  // lt = tstop
  4041e4:	tbnz	w8, #0, 404200 <ferror@plt+0x1d30>
  4041e8:	ldr	x8, [sp, #56]
  4041ec:	ldr	x9, [x8]
  4041f0:	ldr	x1, [x9]
  4041f4:	adrp	x0, 417000 <ferror@plt+0x14b30>
  4041f8:	add	x0, x0, #0x4b8
  4041fc:	bl	40ce9c <ferror@plt+0xa9cc>
  404200:	ldr	x8, [sp, #56]
  404204:	ldr	x9, [x8]
  404208:	add	x9, x9, #0x8
  40420c:	str	x9, [x8]
  404210:	ldr	w10, [x8, #8]
  404214:	subs	w10, w10, #0x1
  404218:	str	w10, [x8, #8]
  40421c:	cmp	w10, #0x0
  404220:	cset	w10, gt
  404224:	tbnz	w10, #0, 40422c <ferror@plt+0x1d5c>
  404228:	bl	40cd88 <ferror@plt+0xa8b8>
  40422c:	ldr	x8, [sp, #56]
  404230:	ldr	x9, [x8]
  404234:	ldr	x0, [x9]
  404238:	bl	402070 <atoi@plt>
  40423c:	strh	w0, [sp, #86]
  404240:	b	404384 <ferror@plt+0x1eb4>
  404244:	ldr	x8, [sp, #56]
  404248:	ldr	x9, [x8]
  40424c:	ldr	x0, [x9]
  404250:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404254:	add	x1, x1, #0x72d
  404258:	bl	40d114 <ferror@plt+0xac44>
  40425c:	and	w10, w0, #0x1
  404260:	cbnz	w10, 404278 <ferror@plt+0x1da8>
  404264:	add	x8, sp, #0x1ac
  404268:	ldrb	w9, [sp, #454]
  40426c:	orr	w9, w9, #0x1
  404270:	strb	w9, [x8, #26]
  404274:	b	404384 <ferror@plt+0x1eb4>
  404278:	ldr	x8, [sp, #56]
  40427c:	ldr	x9, [x8]
  404280:	ldr	x0, [x9]
  404284:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404288:	add	x1, x1, #0x6a5
  40428c:	bl	40d114 <ferror@plt+0xac44>
  404290:	and	w10, w0, #0x1
  404294:	cbnz	w10, 4042ac <ferror@plt+0x1ddc>
  404298:	add	x8, sp, #0x1ac
  40429c:	ldrb	w9, [sp, #454]
  4042a0:	orr	w9, w9, #0x10
  4042a4:	strb	w9, [x8, #26]
  4042a8:	b	404384 <ferror@plt+0x1eb4>
  4042ac:	ldr	x8, [sp, #56]
  4042b0:	ldr	x9, [x8]
  4042b4:	ldr	x0, [x9]
  4042b8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4042bc:	add	x1, x1, #0x6ba
  4042c0:	bl	40d114 <ferror@plt+0xac44>
  4042c4:	and	w10, w0, #0x1
  4042c8:	cbnz	w10, 4042e0 <ferror@plt+0x1e10>
  4042cc:	add	x8, sp, #0x1ac
  4042d0:	ldrb	w9, [sp, #454]
  4042d4:	orr	w9, w9, #0x40
  4042d8:	strb	w9, [x8, #26]
  4042dc:	b	404384 <ferror@plt+0x1eb4>
  4042e0:	ldr	x8, [sp, #56]
  4042e4:	ldr	x9, [x8]
  4042e8:	ldr	x0, [x9]
  4042ec:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4042f0:	add	x1, x1, #0xe32
  4042f4:	bl	402220 <strcmp@plt>
  4042f8:	cbnz	w0, 404328 <ferror@plt+0x1e58>
  4042fc:	ldr	x8, [sp, #56]
  404300:	ldr	x9, [x8]
  404304:	add	x9, x9, #0x8
  404308:	str	x9, [x8]
  40430c:	ldr	w10, [x8, #8]
  404310:	subs	w10, w10, #0x1
  404314:	str	w10, [x8, #8]
  404318:	cmp	w10, #0x0
  40431c:	cset	w10, gt
  404320:	tbnz	w10, #0, 404328 <ferror@plt+0x1e58>
  404324:	bl	40cd88 <ferror@plt+0xa8b8>
  404328:	ldr	x8, [sp, #56]
  40432c:	ldr	x9, [x8]
  404330:	ldr	x0, [x9]
  404334:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404338:	add	x1, x1, #0x21c
  40433c:	bl	40d114 <ferror@plt+0xac44>
  404340:	and	w10, w0, #0x1
  404344:	cbnz	w10, 40434c <ferror@plt+0x1e7c>
  404348:	bl	404fbc <ferror@plt+0x2aec>
  40434c:	ldr	x8, [sp, #48]
  404350:	ldur	x9, [x8, #20]
  404354:	cbz	x9, 404370 <ferror@plt+0x1ea0>
  404358:	ldr	x8, [sp, #56]
  40435c:	ldr	x9, [x8]
  404360:	ldr	x1, [x9]
  404364:	adrp	x0, 418000 <ferror@plt+0x15b30>
  404368:	add	x0, x0, #0xe32
  40436c:	bl	40ce9c <ferror@plt+0xa9cc>
  404370:	ldr	x8, [sp, #56]
  404374:	ldr	x9, [x8]
  404378:	ldr	x9, [x9]
  40437c:	ldr	x10, [sp, #48]
  404380:	stur	x9, [x10, #20]
  404384:	ldr	x8, [sp, #56]
  404388:	ldr	w9, [x8, #8]
  40438c:	subs	w9, w9, #0x1
  404390:	str	w9, [x8, #8]
  404394:	ldr	x10, [x8]
  404398:	add	x10, x10, #0x8
  40439c:	str	x10, [x8]
  4043a0:	b	403c40 <ferror@plt+0x1770>
  4043a4:	ldr	x8, [sp, #48]
  4043a8:	ldur	x9, [x8, #12]
  4043ac:	cbz	x9, 4043bc <ferror@plt+0x1eec>
  4043b0:	ldr	x8, [sp, #48]
  4043b4:	ldur	x9, [x8, #20]
  4043b8:	cbnz	x9, 4043e4 <ferror@plt+0x1f14>
  4043bc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4043c0:	add	x8, x8, #0x3e8
  4043c4:	ldr	x0, [x8]
  4043c8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4043cc:	add	x1, x1, #0x731
  4043d0:	bl	4024a0 <fprintf@plt>
  4043d4:	mov	w9, #0xffffffff            	// #-1
  4043d8:	ldr	x8, [sp, #56]
  4043dc:	str	w9, [x8, #20]
  4043e0:	b	4045f4 <ferror@plt+0x2124>
  4043e4:	ldrb	w8, [sp, #454]
  4043e8:	and	w8, w8, #0x6
  4043ec:	cbnz	w8, 404400 <ferror@plt+0x1f30>
  4043f0:	add	x8, sp, #0x1ac
  4043f4:	ldrb	w9, [sp, #454]
  4043f8:	orr	w9, w9, #0x2
  4043fc:	strb	w9, [x8, #26]
  404400:	ldrh	w8, [sp, #452]
  404404:	mov	w9, #0x82                  	// #130
  404408:	and	w8, w8, w9
  40440c:	cbnz	w8, 404420 <ferror@plt+0x1f50>
  404410:	add	x8, sp, #0x1ac
  404414:	ldrh	w9, [sp, #452]
  404418:	orr	w9, w9, #0x80
  40441c:	strh	w9, [x8, #24]
  404420:	ldr	x8, [sp, #48]
  404424:	ldur	x0, [x8, #20]
  404428:	add	x9, sp, #0x192
  40442c:	add	x3, x9, #0x1
  404430:	add	x4, x9, #0x2
  404434:	add	x5, x9, #0x3
  404438:	add	x6, x9, #0x4
  40443c:	add	x7, x9, #0x5
  404440:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404444:	add	x1, x1, #0x75d
  404448:	mov	x2, x9
  40444c:	bl	402400 <__isoc99_sscanf@plt>
  404450:	cmp	w0, #0x6
  404454:	b.eq	404488 <ferror@plt+0x1fb8>  // b.none
  404458:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40445c:	add	x8, x8, #0x3e8
  404460:	ldr	x0, [x8]
  404464:	ldr	x8, [sp, #48]
  404468:	ldur	x2, [x8, #20]
  40446c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404470:	add	x1, x1, #0x77b
  404474:	bl	4024a0 <fprintf@plt>
  404478:	mov	w9, #0xffffffff            	// #-1
  40447c:	ldr	x8, [sp, #56]
  404480:	str	w9, [x8, #20]
  404484:	b	4045f4 <ferror@plt+0x2124>
  404488:	add	x0, sp, #0x1ac
  40448c:	mov	w1, #0x11c                 	// #284
  404490:	mov	w2, #0x2                   	// #2
  404494:	add	x3, sp, #0x192
  404498:	mov	w4, #0x6                   	// #6
  40449c:	bl	415c10 <ferror@plt+0x13740>
  4044a0:	ldr	x8, [sp, #48]
  4044a4:	ldr	w9, [x8]
  4044a8:	cbz	w9, 4044c8 <ferror@plt+0x1ff8>
  4044ac:	add	x8, sp, #0x84
  4044b0:	add	x3, x8, #0x8
  4044b4:	ldrh	w4, [sp, #134]
  4044b8:	add	x0, sp, #0x1ac
  4044bc:	mov	w1, #0x11c                 	// #284
  4044c0:	mov	w2, #0x1                   	// #1
  4044c4:	bl	415c10 <ferror@plt+0x13740>
  4044c8:	ldrsh	w8, [sp, #86]
  4044cc:	cmp	w8, #0x0
  4044d0:	cset	w8, lt  // lt = tstop
  4044d4:	tbnz	w8, #0, 4044ec <ferror@plt+0x201c>
  4044d8:	ldrh	w3, [sp, #86]
  4044dc:	add	x0, sp, #0x1ac
  4044e0:	mov	w1, #0x11c                 	// #284
  4044e4:	mov	w2, #0x5                   	// #5
  4044e8:	bl	415d7c <ferror@plt+0x138ac>
  4044ec:	ldr	x8, [sp, #120]
  4044f0:	cbz	x8, 404518 <ferror@plt+0x2048>
  4044f4:	ldr	x8, [sp, #120]
  4044f8:	mov	w0, w8
  4044fc:	bl	402160 <htons@plt>
  404500:	strh	w0, [sp, #70]
  404504:	ldrh	w3, [sp, #70]
  404508:	add	x0, sp, #0x1ac
  40450c:	mov	w1, #0x11c                 	// #284
  404510:	mov	w2, #0x6                   	// #6
  404514:	bl	415d7c <ferror@plt+0x138ac>
  404518:	ldr	x8, [sp, #112]
  40451c:	mov	x9, #0xffffffffffffffff    	// #-1
  404520:	cmp	x8, x9
  404524:	b.eq	404540 <ferror@plt+0x2070>  // b.none
  404528:	ldr	x8, [sp, #112]
  40452c:	add	x0, sp, #0x1ac
  404530:	mov	w1, #0x11c                 	// #284
  404534:	mov	w2, #0x7                   	// #7
  404538:	mov	w3, w8
  40453c:	bl	415dc0 <ferror@plt+0x138f0>
  404540:	ldr	x8, [sp, #104]
  404544:	mov	x9, #0xffffffffffffffff    	// #-1
  404548:	cmp	x8, x9
  40454c:	b.eq	404568 <ferror@plt+0x2098>  // b.none
  404550:	ldr	x8, [sp, #104]
  404554:	add	x0, sp, #0x1ac
  404558:	mov	w1, #0x11c                 	// #284
  40455c:	mov	w2, #0xb                   	// #11
  404560:	mov	w3, w8
  404564:	bl	415dc0 <ferror@plt+0x138f0>
  404568:	ldr	w8, [sp, #100]
  40456c:	cbz	w8, 404584 <ferror@plt+0x20b4>
  404570:	ldr	w3, [sp, #100]
  404574:	add	x0, sp, #0x1ac
  404578:	mov	w1, #0x11c                 	// #284
  40457c:	mov	w2, #0x8                   	// #8
  404580:	bl	415dc0 <ferror@plt+0x138f0>
  404584:	ldr	x8, [sp, #48]
  404588:	ldur	x0, [x8, #12]
  40458c:	bl	40fc34 <ferror@plt+0xd764>
  404590:	ldr	x8, [sp, #48]
  404594:	str	w0, [x8, #52]
  404598:	ldr	w9, [x8, #52]
  40459c:	cbnz	w9, 4045b8 <ferror@plt+0x20e8>
  4045a0:	ldr	x8, [sp, #48]
  4045a4:	ldur	x0, [x8, #12]
  4045a8:	bl	40cee8 <ferror@plt+0xaa18>
  4045ac:	ldr	x8, [sp, #56]
  4045b0:	str	w0, [x8, #20]
  4045b4:	b	4045f4 <ferror@plt+0x2124>
  4045b8:	adrp	x0, 42a000 <ferror@plt+0x27b30>
  4045bc:	add	x0, x0, #0x330
  4045c0:	add	x1, sp, #0x1ac
  4045c4:	mov	x8, xzr
  4045c8:	mov	x2, x8
  4045cc:	bl	414df4 <ferror@plt+0x12924>
  4045d0:	cmp	w0, #0x0
  4045d4:	cset	w9, ge  // ge = tcont
  4045d8:	tbnz	w9, #0, 4045ec <ferror@plt+0x211c>
  4045dc:	mov	w8, #0xffffffff            	// #-1
  4045e0:	ldr	x9, [sp, #56]
  4045e4:	str	w8, [x9, #20]
  4045e8:	b	4045f4 <ferror@plt+0x2124>
  4045ec:	ldr	x8, [sp, #56]
  4045f0:	str	wzr, [x8, #20]
  4045f4:	ldr	x8, [sp, #56]
  4045f8:	ldr	w0, [x8, #20]
  4045fc:	add	sp, sp, #0x2e0
  404600:	ldr	x28, [sp, #16]
  404604:	ldp	x29, x30, [sp], #32
  404608:	ret
  40460c:	stp	x29, x30, [sp, #-32]!
  404610:	str	x28, [sp, #16]
  404614:	mov	x29, sp
  404618:	sub	sp, sp, #0x4b0
  40461c:	mov	x2, #0x41c                 	// #1052
  404620:	mov	w8, #0x1c                  	// #28
  404624:	mov	w9, #0x1e                  	// #30
  404628:	mov	w10, #0x1                   	// #1
  40462c:	mov	w11, #0x7                   	// #7
  404630:	mov	x12, xzr
  404634:	mov	x13, #0xffffffffffffffff    	// #-1
  404638:	mov	w14, wzr
  40463c:	mov	w15, #0xffff                	// #65535
  404640:	adrp	x16, 42a000 <ferror@plt+0x27b30>
  404644:	add	x16, x16, #0x3e8
  404648:	add	x17, sp, #0x84
  40464c:	stur	w0, [x29, #-8]
  404650:	stur	x1, [x29, #-16]
  404654:	mov	x0, x17
  404658:	mov	w1, w14
  40465c:	str	w8, [sp, #52]
  404660:	str	w9, [sp, #48]
  404664:	str	w10, [sp, #44]
  404668:	str	w11, [sp, #40]
  40466c:	str	x12, [sp, #32]
  404670:	str	x13, [sp, #24]
  404674:	str	w15, [sp, #20]
  404678:	str	x16, [sp, #8]
  40467c:	str	x17, [sp]
  404680:	bl	402100 <memset@plt>
  404684:	ldr	w8, [sp, #52]
  404688:	str	w8, [sp, #132]
  40468c:	ldr	w9, [sp, #48]
  404690:	ldr	x12, [sp]
  404694:	strh	w9, [x12, #4]
  404698:	ldr	w10, [sp, #44]
  40469c:	strh	w10, [x12, #6]
  4046a0:	ldr	w11, [sp, #40]
  4046a4:	strb	w11, [x12, #16]
  4046a8:	ldr	x13, [sp, #32]
  4046ac:	str	x13, [sp, #120]
  4046b0:	str	x13, [sp, #112]
  4046b4:	ldr	x16, [sp, #24]
  4046b8:	str	x16, [sp, #96]
  4046bc:	str	wzr, [sp, #84]
  4046c0:	str	x13, [sp, #72]
  4046c4:	ldr	w14, [sp, #20]
  4046c8:	strh	w14, [sp, #70]
  4046cc:	ldur	w8, [x29, #-8]
  4046d0:	cmp	w8, #0x0
  4046d4:	cset	w8, le
  4046d8:	tbnz	w8, #0, 404a04 <ferror@plt+0x2534>
  4046dc:	ldur	x8, [x29, #-16]
  4046e0:	ldr	x0, [x8]
  4046e4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4046e8:	add	x1, x1, #0x793
  4046ec:	bl	402220 <strcmp@plt>
  4046f0:	cbz	w0, 40470c <ferror@plt+0x223c>
  4046f4:	ldur	x8, [x29, #-16]
  4046f8:	ldr	x0, [x8]
  4046fc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404700:	add	x1, x1, #0x6e2
  404704:	bl	402220 <strcmp@plt>
  404708:	cbnz	w0, 404744 <ferror@plt+0x2274>
  40470c:	ldur	x8, [x29, #-16]
  404710:	add	x8, x8, #0x8
  404714:	stur	x8, [x29, #-16]
  404718:	ldur	w9, [x29, #-8]
  40471c:	subs	w9, w9, #0x1
  404720:	stur	w9, [x29, #-8]
  404724:	cmp	w9, #0x0
  404728:	cset	w9, gt
  40472c:	tbnz	w9, #0, 404734 <ferror@plt+0x2264>
  404730:	bl	40cd88 <ferror@plt+0xa8b8>
  404734:	ldur	x8, [x29, #-16]
  404738:	ldr	x8, [x8]
  40473c:	str	x8, [sp, #120]
  404740:	b	4049e8 <ferror@plt+0x2518>
  404744:	ldur	x8, [x29, #-16]
  404748:	ldr	x0, [x8]
  40474c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404750:	add	x1, x1, #0x79a
  404754:	bl	402220 <strcmp@plt>
  404758:	cbnz	w0, 404794 <ferror@plt+0x22c4>
  40475c:	ldur	x8, [x29, #-16]
  404760:	add	x8, x8, #0x8
  404764:	stur	x8, [x29, #-16]
  404768:	ldur	w9, [x29, #-8]
  40476c:	subs	w9, w9, #0x1
  404770:	stur	w9, [x29, #-8]
  404774:	cmp	w9, #0x0
  404778:	cset	w9, gt
  40477c:	tbnz	w9, #0, 404784 <ferror@plt+0x22b4>
  404780:	bl	40cd88 <ferror@plt+0xa8b8>
  404784:	ldur	x8, [x29, #-16]
  404788:	ldr	x8, [x8]
  40478c:	str	x8, [sp, #112]
  404790:	b	4049e8 <ferror@plt+0x2518>
  404794:	ldur	x8, [x29, #-16]
  404798:	ldr	x0, [x8]
  40479c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4047a0:	add	x1, x1, #0x6e2
  4047a4:	bl	402220 <strcmp@plt>
  4047a8:	cbnz	w0, 4047e4 <ferror@plt+0x2314>
  4047ac:	ldur	x8, [x29, #-16]
  4047b0:	add	x8, x8, #0x8
  4047b4:	stur	x8, [x29, #-16]
  4047b8:	ldur	w9, [x29, #-8]
  4047bc:	subs	w9, w9, #0x1
  4047c0:	stur	w9, [x29, #-8]
  4047c4:	cmp	w9, #0x0
  4047c8:	cset	w9, gt
  4047cc:	tbnz	w9, #0, 4047d4 <ferror@plt+0x2304>
  4047d0:	bl	40cd88 <ferror@plt+0xa8b8>
  4047d4:	ldur	x8, [x29, #-16]
  4047d8:	ldr	x8, [x8]
  4047dc:	str	x8, [sp, #120]
  4047e0:	b	4049e8 <ferror@plt+0x2518>
  4047e4:	ldur	x8, [x29, #-16]
  4047e8:	ldr	x0, [x8]
  4047ec:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4047f0:	add	x1, x1, #0x5ba
  4047f4:	bl	402220 <strcmp@plt>
  4047f8:	cbnz	w0, 404888 <ferror@plt+0x23b8>
  4047fc:	ldur	x8, [x29, #-16]
  404800:	add	x8, x8, #0x8
  404804:	stur	x8, [x29, #-16]
  404808:	ldur	w9, [x29, #-8]
  40480c:	subs	w9, w9, #0x1
  404810:	stur	w9, [x29, #-8]
  404814:	cmp	w9, #0x0
  404818:	cset	w9, gt
  40481c:	tbnz	w9, #0, 404824 <ferror@plt+0x2354>
  404820:	bl	40cd88 <ferror@plt+0xa8b8>
  404824:	ldur	x8, [x29, #-16]
  404828:	ldr	x0, [x8]
  40482c:	add	x1, sp, #0x38
  404830:	mov	w9, wzr
  404834:	mov	w2, w9
  404838:	bl	401ed0 <strtoul@plt>
  40483c:	str	x0, [sp, #96]
  404840:	ldr	x8, [sp, #56]
  404844:	cbz	x8, 404854 <ferror@plt+0x2384>
  404848:	ldr	x8, [sp, #56]
  40484c:	ldrb	w9, [x8]
  404850:	cbnz	w9, 404870 <ferror@plt+0x23a0>
  404854:	ldr	x8, [sp, #96]
  404858:	lsr	x8, x8, #24
  40485c:	cbnz	x8, 404870 <ferror@plt+0x23a0>
  404860:	ldr	x8, [sp, #96]
  404864:	mov	x9, #0xffffffffffffffff    	// #-1
  404868:	cmp	x8, x9
  40486c:	b.ne	404884 <ferror@plt+0x23b4>  // b.any
  404870:	ldur	x8, [x29, #-16]
  404874:	ldr	x1, [x8]
  404878:	adrp	x0, 417000 <ferror@plt+0x14b30>
  40487c:	add	x0, x0, #0x6f8
  404880:	bl	40ce04 <ferror@plt+0xa934>
  404884:	b	4049e8 <ferror@plt+0x2518>
  404888:	ldur	x8, [x29, #-16]
  40488c:	ldr	x0, [x8]
  404890:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404894:	add	x1, x1, #0x699
  404898:	bl	402220 <strcmp@plt>
  40489c:	cbnz	w0, 4048b4 <ferror@plt+0x23e4>
  4048a0:	add	x8, sp, #0x84
  4048a4:	ldrb	w9, [sp, #158]
  4048a8:	orr	w9, w9, #0x2
  4048ac:	strb	w9, [x8, #26]
  4048b0:	b	4049e8 <ferror@plt+0x2518>
  4048b4:	ldur	x8, [x29, #-16]
  4048b8:	ldr	x0, [x8]
  4048bc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4048c0:	add	x1, x1, #0x610
  4048c4:	bl	40d114 <ferror@plt+0xac44>
  4048c8:	and	w9, w0, #0x1
  4048cc:	cbnz	w9, 4048e4 <ferror@plt+0x2414>
  4048d0:	add	x8, sp, #0x84
  4048d4:	ldrb	w9, [sp, #158]
  4048d8:	orr	w9, w9, #0x4
  4048dc:	strb	w9, [x8, #26]
  4048e0:	b	4049e8 <ferror@plt+0x2518>
  4048e4:	ldur	x8, [x29, #-16]
  4048e8:	ldr	x0, [x8]
  4048ec:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4048f0:	add	x1, x1, #0x4b8
  4048f4:	bl	40d114 <ferror@plt+0xac44>
  4048f8:	and	w9, w0, #0x1
  4048fc:	cbnz	w9, 404960 <ferror@plt+0x2490>
  404900:	ldrsh	w8, [sp, #70]
  404904:	cmp	w8, #0x0
  404908:	cset	w8, lt  // lt = tstop
  40490c:	tbnz	w8, #0, 404924 <ferror@plt+0x2454>
  404910:	ldur	x8, [x29, #-16]
  404914:	ldr	x1, [x8]
  404918:	adrp	x0, 417000 <ferror@plt+0x14b30>
  40491c:	add	x0, x0, #0x4b8
  404920:	bl	40ce9c <ferror@plt+0xa9cc>
  404924:	ldur	x8, [x29, #-16]
  404928:	add	x8, x8, #0x8
  40492c:	stur	x8, [x29, #-16]
  404930:	ldur	w9, [x29, #-8]
  404934:	subs	w9, w9, #0x1
  404938:	stur	w9, [x29, #-8]
  40493c:	cmp	w9, #0x0
  404940:	cset	w9, gt
  404944:	tbnz	w9, #0, 40494c <ferror@plt+0x247c>
  404948:	bl	40cd88 <ferror@plt+0xa8b8>
  40494c:	ldur	x8, [x29, #-16]
  404950:	ldr	x0, [x8]
  404954:	bl	402070 <atoi@plt>
  404958:	strh	w0, [sp, #70]
  40495c:	b	4049e8 <ferror@plt+0x2518>
  404960:	ldur	x8, [x29, #-16]
  404964:	ldr	x0, [x8]
  404968:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40496c:	add	x1, x1, #0xe32
  404970:	bl	402220 <strcmp@plt>
  404974:	cbnz	w0, 4049a0 <ferror@plt+0x24d0>
  404978:	ldur	x8, [x29, #-16]
  40497c:	add	x8, x8, #0x8
  404980:	stur	x8, [x29, #-16]
  404984:	ldur	w9, [x29, #-8]
  404988:	subs	w9, w9, #0x1
  40498c:	stur	w9, [x29, #-8]
  404990:	cmp	w9, #0x0
  404994:	cset	w9, gt
  404998:	tbnz	w9, #0, 4049a0 <ferror@plt+0x24d0>
  40499c:	bl	40cd88 <ferror@plt+0xa8b8>
  4049a0:	ldur	x8, [x29, #-16]
  4049a4:	ldr	x0, [x8]
  4049a8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4049ac:	add	x1, x1, #0x21c
  4049b0:	bl	40d114 <ferror@plt+0xac44>
  4049b4:	and	w9, w0, #0x1
  4049b8:	cbnz	w9, 4049c0 <ferror@plt+0x24f0>
  4049bc:	bl	404fbc <ferror@plt+0x2aec>
  4049c0:	ldr	x8, [sp, #72]
  4049c4:	cbz	x8, 4049dc <ferror@plt+0x250c>
  4049c8:	ldur	x8, [x29, #-16]
  4049cc:	ldr	x1, [x8]
  4049d0:	adrp	x0, 418000 <ferror@plt+0x15b30>
  4049d4:	add	x0, x0, #0xe32
  4049d8:	bl	40ce9c <ferror@plt+0xa9cc>
  4049dc:	ldur	x8, [x29, #-16]
  4049e0:	ldr	x8, [x8]
  4049e4:	str	x8, [sp, #72]
  4049e8:	ldur	w8, [x29, #-8]
  4049ec:	subs	w8, w8, #0x1
  4049f0:	stur	w8, [x29, #-8]
  4049f4:	ldur	x9, [x29, #-16]
  4049f8:	add	x9, x9, #0x8
  4049fc:	stur	x9, [x29, #-16]
  404a00:	b	4046cc <ferror@plt+0x21fc>
  404a04:	ldr	x8, [sp, #120]
  404a08:	cbnz	x8, 404a14 <ferror@plt+0x2544>
  404a0c:	ldr	x8, [sp, #112]
  404a10:	cbz	x8, 404a1c <ferror@plt+0x254c>
  404a14:	ldr	x8, [sp, #72]
  404a18:	cbnz	x8, 404a3c <ferror@plt+0x256c>
  404a1c:	ldr	x8, [sp, #8]
  404a20:	ldr	x0, [x8]
  404a24:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404a28:	add	x1, x1, #0x79d
  404a2c:	bl	4024a0 <fprintf@plt>
  404a30:	mov	w9, #0xffffffff            	// #-1
  404a34:	stur	w9, [x29, #-4]
  404a38:	b	404bfc <ferror@plt+0x272c>
  404a3c:	ldr	x0, [sp, #72]
  404a40:	add	x8, sp, #0x5a
  404a44:	add	x3, x8, #0x1
  404a48:	add	x4, x8, #0x2
  404a4c:	add	x5, x8, #0x3
  404a50:	add	x6, x8, #0x4
  404a54:	add	x7, x8, #0x5
  404a58:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404a5c:	add	x1, x1, #0x75d
  404a60:	mov	x2, x8
  404a64:	bl	402400 <__isoc99_sscanf@plt>
  404a68:	cmp	w0, #0x6
  404a6c:	b.eq	404a94 <ferror@plt+0x25c4>  // b.none
  404a70:	ldr	x8, [sp, #8]
  404a74:	ldr	x0, [x8]
  404a78:	ldr	x2, [sp, #72]
  404a7c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404a80:	add	x1, x1, #0x77b
  404a84:	bl	4024a0 <fprintf@plt>
  404a88:	mov	w9, #0xffffffff            	// #-1
  404a8c:	stur	w9, [x29, #-4]
  404a90:	b	404bfc <ferror@plt+0x272c>
  404a94:	add	x0, sp, #0x84
  404a98:	mov	w1, #0x41c                 	// #1052
  404a9c:	mov	w2, #0x2                   	// #2
  404aa0:	add	x3, sp, #0x5a
  404aa4:	mov	w4, #0x6                   	// #6
  404aa8:	bl	415c10 <ferror@plt+0x13740>
  404aac:	ldrsh	w8, [sp, #70]
  404ab0:	cmp	w8, #0x0
  404ab4:	cset	w8, lt  // lt = tstop
  404ab8:	tbnz	w8, #0, 404ad0 <ferror@plt+0x2600>
  404abc:	ldrh	w3, [sp, #70]
  404ac0:	add	x0, sp, #0x84
  404ac4:	mov	w1, #0x41c                 	// #1052
  404ac8:	mov	w2, #0x5                   	// #5
  404acc:	bl	415d7c <ferror@plt+0x138ac>
  404ad0:	ldr	x8, [sp, #96]
  404ad4:	mov	x9, #0xffffffffffffffff    	// #-1
  404ad8:	cmp	x8, x9
  404adc:	b.eq	404af8 <ferror@plt+0x2628>  // b.none
  404ae0:	ldr	x8, [sp, #96]
  404ae4:	add	x0, sp, #0x84
  404ae8:	mov	w1, #0x41c                 	// #1052
  404aec:	mov	w2, #0x7                   	// #7
  404af0:	mov	w3, w8
  404af4:	bl	415dc0 <ferror@plt+0x138f0>
  404af8:	ldr	x8, [sp, #120]
  404afc:	cbz	x8, 404b38 <ferror@plt+0x2668>
  404b00:	ldr	x0, [sp, #120]
  404b04:	bl	40fc34 <ferror@plt+0xd764>
  404b08:	str	w0, [sp, #152]
  404b0c:	ldr	w8, [sp, #152]
  404b10:	cbnz	w8, 404b38 <ferror@plt+0x2668>
  404b14:	ldr	x8, [sp, #8]
  404b18:	ldr	x0, [x8]
  404b1c:	ldr	x2, [sp, #120]
  404b20:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404b24:	add	x1, x1, #0x7d3
  404b28:	bl	4024a0 <fprintf@plt>
  404b2c:	mov	w9, #0xffffffff            	// #-1
  404b30:	stur	w9, [x29, #-4]
  404b34:	b	404bfc <ferror@plt+0x272c>
  404b38:	ldr	x8, [sp, #112]
  404b3c:	cbz	x8, 404b8c <ferror@plt+0x26bc>
  404b40:	ldr	x0, [sp, #112]
  404b44:	bl	40fc34 <ferror@plt+0xd764>
  404b48:	str	w0, [sp, #84]
  404b4c:	ldr	w8, [sp, #84]
  404b50:	cbnz	w8, 404b78 <ferror@plt+0x26a8>
  404b54:	ldr	x8, [sp, #8]
  404b58:	ldr	x0, [x8]
  404b5c:	ldr	x2, [sp, #112]
  404b60:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404b64:	add	x1, x1, #0x7ec
  404b68:	bl	4024a0 <fprintf@plt>
  404b6c:	mov	w9, #0xffffffff            	// #-1
  404b70:	stur	w9, [x29, #-4]
  404b74:	b	404bfc <ferror@plt+0x272c>
  404b78:	ldr	w3, [sp, #84]
  404b7c:	add	x0, sp, #0x84
  404b80:	mov	w1, #0x41c                 	// #1052
  404b84:	mov	w2, #0x9                   	// #9
  404b88:	bl	415dc0 <ferror@plt+0x138f0>
  404b8c:	adrp	x0, 42a000 <ferror@plt+0x27b30>
  404b90:	add	x0, x0, #0x330
  404b94:	add	x1, sp, #0x84
  404b98:	add	x2, sp, #0x68
  404b9c:	bl	414df4 <ferror@plt+0x12924>
  404ba0:	cmp	w0, #0x0
  404ba4:	cset	w8, ge  // ge = tcont
  404ba8:	tbnz	w8, #0, 404bb8 <ferror@plt+0x26e8>
  404bac:	mov	w8, #0xfffffffe            	// #-2
  404bb0:	stur	w8, [x29, #-4]
  404bb4:	b	404bfc <ferror@plt+0x272c>
  404bb8:	ldr	x0, [sp, #104]
  404bbc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404bc0:	add	x8, x8, #0x3f0
  404bc4:	ldr	x1, [x8]
  404bc8:	bl	402e98 <ferror@plt+0x9c8>
  404bcc:	cmp	w0, #0x0
  404bd0:	cset	w9, ge  // ge = tcont
  404bd4:	tbnz	w9, #0, 404bf8 <ferror@plt+0x2728>
  404bd8:	ldr	x8, [sp, #8]
  404bdc:	ldr	x0, [x8]
  404be0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404be4:	add	x1, x1, #0x80c
  404be8:	bl	4024a0 <fprintf@plt>
  404bec:	mov	w9, #0xffffffff            	// #-1
  404bf0:	stur	w9, [x29, #-4]
  404bf4:	b	404bfc <ferror@plt+0x272c>
  404bf8:	stur	wzr, [x29, #-4]
  404bfc:	ldur	w0, [x29, #-4]
  404c00:	add	sp, sp, #0x4b0
  404c04:	ldr	x28, [sp, #16]
  404c08:	ldp	x29, x30, [sp], #32
  404c0c:	ret
  404c10:	sub	sp, sp, #0x50
  404c14:	stp	x29, x30, [sp, #64]
  404c18:	add	x29, sp, #0x40
  404c1c:	mov	x8, xzr
  404c20:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  404c24:	add	x9, x9, #0x330
  404c28:	stur	w0, [x29, #-8]
  404c2c:	stur	x1, [x29, #-16]
  404c30:	stur	x8, [x29, #-24]
  404c34:	str	x8, [sp, #32]
  404c38:	str	x9, [sp, #8]
  404c3c:	ldur	w8, [x29, #-8]
  404c40:	cmp	w8, #0x0
  404c44:	cset	w8, le
  404c48:	tbnz	w8, #0, 404e44 <ferror@plt+0x2974>
  404c4c:	ldur	x8, [x29, #-16]
  404c50:	ldr	x0, [x8]
  404c54:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404c58:	add	x1, x1, #0x793
  404c5c:	bl	402220 <strcmp@plt>
  404c60:	cbz	w0, 404c7c <ferror@plt+0x27ac>
  404c64:	ldur	x8, [x29, #-16]
  404c68:	ldr	x0, [x8]
  404c6c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404c70:	add	x1, x1, #0x6e2
  404c74:	bl	402220 <strcmp@plt>
  404c78:	cbnz	w0, 404cb4 <ferror@plt+0x27e4>
  404c7c:	ldur	x8, [x29, #-16]
  404c80:	add	x8, x8, #0x8
  404c84:	stur	x8, [x29, #-16]
  404c88:	ldur	w9, [x29, #-8]
  404c8c:	subs	w9, w9, #0x1
  404c90:	stur	w9, [x29, #-8]
  404c94:	cmp	w9, #0x0
  404c98:	cset	w9, gt
  404c9c:	tbnz	w9, #0, 404ca4 <ferror@plt+0x27d4>
  404ca0:	bl	40cd88 <ferror@plt+0xa8b8>
  404ca4:	ldur	x8, [x29, #-16]
  404ca8:	ldr	x8, [x8]
  404cac:	stur	x8, [x29, #-24]
  404cb0:	b	404e28 <ferror@plt+0x2958>
  404cb4:	ldur	x8, [x29, #-16]
  404cb8:	ldr	x0, [x8]
  404cbc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404cc0:	add	x1, x1, #0x79a
  404cc4:	bl	402220 <strcmp@plt>
  404cc8:	cbnz	w0, 404d04 <ferror@plt+0x2834>
  404ccc:	ldur	x8, [x29, #-16]
  404cd0:	add	x8, x8, #0x8
  404cd4:	stur	x8, [x29, #-16]
  404cd8:	ldur	w9, [x29, #-8]
  404cdc:	subs	w9, w9, #0x1
  404ce0:	stur	w9, [x29, #-8]
  404ce4:	cmp	w9, #0x0
  404ce8:	cset	w9, gt
  404cec:	tbnz	w9, #0, 404cf4 <ferror@plt+0x2824>
  404cf0:	bl	40cd88 <ferror@plt+0xa8b8>
  404cf4:	ldur	x8, [x29, #-16]
  404cf8:	ldr	x8, [x8]
  404cfc:	str	x8, [sp, #32]
  404d00:	b	404e28 <ferror@plt+0x2958>
  404d04:	ldur	x8, [x29, #-16]
  404d08:	ldr	x0, [x8]
  404d0c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404d10:	add	x1, x1, #0x4b8
  404d14:	bl	402220 <strcmp@plt>
  404d18:	cbnz	w0, 404d84 <ferror@plt+0x28b4>
  404d1c:	ldur	x8, [x29, #-16]
  404d20:	add	x8, x8, #0x8
  404d24:	stur	x8, [x29, #-16]
  404d28:	ldur	w9, [x29, #-8]
  404d2c:	subs	w9, w9, #0x1
  404d30:	stur	w9, [x29, #-8]
  404d34:	cmp	w9, #0x0
  404d38:	cset	w9, gt
  404d3c:	tbnz	w9, #0, 404d44 <ferror@plt+0x2874>
  404d40:	bl	40cd88 <ferror@plt+0xa8b8>
  404d44:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404d48:	add	x8, x8, #0x420
  404d4c:	ldr	w9, [x8]
  404d50:	cbz	w9, 404d68 <ferror@plt+0x2898>
  404d54:	ldur	x8, [x29, #-16]
  404d58:	ldr	x1, [x8]
  404d5c:	adrp	x0, 417000 <ferror@plt+0x14b30>
  404d60:	add	x0, x0, #0x4b8
  404d64:	bl	40ce50 <ferror@plt+0xa980>
  404d68:	ldur	x8, [x29, #-16]
  404d6c:	ldr	x0, [x8]
  404d70:	bl	402070 <atoi@plt>
  404d74:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404d78:	add	x8, x8, #0x420
  404d7c:	str	w0, [x8]
  404d80:	b	404e28 <ferror@plt+0x2958>
  404d84:	ldur	x8, [x29, #-16]
  404d88:	ldr	x0, [x8]
  404d8c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404d90:	add	x1, x1, #0x822
  404d94:	bl	402220 <strcmp@plt>
  404d98:	cbnz	w0, 404e08 <ferror@plt+0x2938>
  404d9c:	ldur	x8, [x29, #-16]
  404da0:	add	x8, x8, #0x8
  404da4:	stur	x8, [x29, #-16]
  404da8:	ldur	w9, [x29, #-8]
  404dac:	subs	w9, w9, #0x1
  404db0:	stur	w9, [x29, #-8]
  404db4:	cmp	w9, #0x0
  404db8:	cset	w9, gt
  404dbc:	tbnz	w9, #0, 404dc4 <ferror@plt+0x28f4>
  404dc0:	bl	40cd88 <ferror@plt+0xa8b8>
  404dc4:	ldur	x8, [x29, #-16]
  404dc8:	ldr	x1, [x8]
  404dcc:	add	x0, sp, #0x18
  404dd0:	bl	405038 <ferror@plt+0x2b68>
  404dd4:	cbz	w0, 404dec <ferror@plt+0x291c>
  404dd8:	ldur	x8, [x29, #-16]
  404ddc:	ldr	x1, [x8]
  404de0:	adrp	x0, 417000 <ferror@plt+0x14b30>
  404de4:	add	x0, x0, #0x81a
  404de8:	bl	40ce04 <ferror@plt+0xa934>
  404dec:	ldr	w8, [sp, #24]
  404df0:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  404df4:	add	x9, x9, #0x41c
  404df8:	ldr	w10, [x9]
  404dfc:	orr	w8, w10, w8
  404e00:	str	w8, [x9]
  404e04:	b	404e28 <ferror@plt+0x2958>
  404e08:	ldur	x8, [x29, #-16]
  404e0c:	ldr	x0, [x8]
  404e10:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404e14:	add	x1, x1, #0x21c
  404e18:	bl	40d114 <ferror@plt+0xac44>
  404e1c:	and	w9, w0, #0x1
  404e20:	cbnz	w9, 404e28 <ferror@plt+0x2958>
  404e24:	bl	404fbc <ferror@plt+0x2aec>
  404e28:	ldur	w8, [x29, #-8]
  404e2c:	subs	w8, w8, #0x1
  404e30:	stur	w8, [x29, #-8]
  404e34:	ldur	x9, [x29, #-16]
  404e38:	add	x9, x9, #0x8
  404e3c:	stur	x9, [x29, #-16]
  404e40:	b	404c3c <ferror@plt+0x276c>
  404e44:	ldr	x8, [sp, #32]
  404e48:	cbz	x8, 404e98 <ferror@plt+0x29c8>
  404e4c:	ldr	x0, [sp, #32]
  404e50:	bl	40fc34 <ferror@plt+0xd764>
  404e54:	str	w0, [sp, #20]
  404e58:	ldr	w8, [sp, #20]
  404e5c:	cbnz	w8, 404e88 <ferror@plt+0x29b8>
  404e60:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404e64:	add	x8, x8, #0x3e8
  404e68:	ldr	x0, [x8]
  404e6c:	ldr	x2, [sp, #32]
  404e70:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404e74:	add	x1, x1, #0x7ec
  404e78:	bl	4024a0 <fprintf@plt>
  404e7c:	mov	w9, #0xffffffff            	// #-1
  404e80:	stur	w9, [x29, #-4]
  404e84:	b	404fac <ferror@plt+0x2adc>
  404e88:	ldr	w8, [sp, #20]
  404e8c:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  404e90:	add	x9, x9, #0x448
  404e94:	str	w8, [x9]
  404e98:	ldur	x8, [x29, #-24]
  404e9c:	cbz	x8, 404ecc <ferror@plt+0x29fc>
  404ea0:	ldur	x0, [x29, #-24]
  404ea4:	bl	40fc34 <ferror@plt+0xd764>
  404ea8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404eac:	add	x8, x8, #0x418
  404eb0:	str	w0, [x8]
  404eb4:	ldr	w9, [x8]
  404eb8:	cbnz	w9, 404ecc <ferror@plt+0x29fc>
  404ebc:	ldur	x0, [x29, #-24]
  404ec0:	bl	40cee8 <ferror@plt+0xaa18>
  404ec4:	stur	w0, [x29, #-4]
  404ec8:	b	404fac <ferror@plt+0x2adc>
  404ecc:	ldr	x8, [sp, #8]
  404ed0:	ldr	w9, [x8, #48]
  404ed4:	and	w9, w9, #0x4
  404ed8:	cbz	w9, 404ef8 <ferror@plt+0x2a28>
  404edc:	ldr	x0, [sp, #8]
  404ee0:	mov	w1, #0x7                   	// #7
  404ee4:	adrp	x2, 405000 <ferror@plt+0x2b30>
  404ee8:	add	x2, x2, #0x17c
  404eec:	bl	413de8 <ferror@plt+0x11918>
  404ef0:	str	w0, [sp, #28]
  404ef4:	b	404f0c <ferror@plt+0x2a3c>
  404ef8:	ldr	x0, [sp, #8]
  404efc:	adrp	x1, 405000 <ferror@plt+0x2b30>
  404f00:	add	x1, x1, #0x218
  404f04:	bl	414480 <ferror@plt+0x11fb0>
  404f08:	str	w0, [sp, #28]
  404f0c:	ldr	w8, [sp, #28]
  404f10:	cmp	w8, #0x0
  404f14:	cset	w8, ge  // ge = tcont
  404f18:	tbnz	w8, #0, 404f30 <ferror@plt+0x2a60>
  404f1c:	adrp	x0, 417000 <ferror@plt+0x14b30>
  404f20:	add	x0, x0, #0x828
  404f24:	bl	401f20 <perror@plt>
  404f28:	mov	w0, #0x1                   	// #1
  404f2c:	bl	401f00 <exit@plt>
  404f30:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  404f34:	add	x8, x8, #0xed4
  404f38:	ldr	w0, [x8]
  404f3c:	bl	410f94 <ferror@plt+0xeac4>
  404f40:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404f44:	add	x8, x8, #0x3f0
  404f48:	ldr	x2, [x8]
  404f4c:	ldr	x0, [sp, #8]
  404f50:	adrp	x1, 402000 <strftime@plt>
  404f54:	add	x1, x1, #0xe98
  404f58:	mov	w9, wzr
  404f5c:	mov	w3, w9
  404f60:	bl	4149f8 <ferror@plt+0x12528>
  404f64:	cmp	w0, #0x0
  404f68:	cset	w9, ge  // ge = tcont
  404f6c:	tbnz	w9, #0, 404f94 <ferror@plt+0x2ac4>
  404f70:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404f74:	add	x8, x8, #0x3e8
  404f78:	ldr	x0, [x8]
  404f7c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404f80:	add	x1, x1, #0x841
  404f84:	bl	4024a0 <fprintf@plt>
  404f88:	mov	w9, #0x1                   	// #1
  404f8c:	mov	w0, w9
  404f90:	bl	401f00 <exit@plt>
  404f94:	bl	41106c <ferror@plt+0xeb9c>
  404f98:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404f9c:	add	x8, x8, #0x3f0
  404fa0:	ldr	x0, [x8]
  404fa4:	bl	402330 <fflush@plt>
  404fa8:	stur	wzr, [x29, #-4]
  404fac:	ldur	w0, [x29, #-4]
  404fb0:	ldp	x29, x30, [sp, #64]
  404fb4:	add	sp, sp, #0x50
  404fb8:	ret
  404fbc:	sub	sp, sp, #0x20
  404fc0:	stp	x29, x30, [sp, #16]
  404fc4:	add	x29, sp, #0x10
  404fc8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  404fcc:	add	x8, x8, #0x3e8
  404fd0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  404fd4:	add	x1, x1, #0x860
  404fd8:	mov	w0, #0xffffffff            	// #-1
  404fdc:	ldr	x8, [x8]
  404fe0:	stur	w0, [x29, #-4]
  404fe4:	mov	x0, x8
  404fe8:	bl	4024a0 <fprintf@plt>
  404fec:	ldur	w9, [x29, #-4]
  404ff0:	mov	w0, w9
  404ff4:	bl	401f00 <exit@plt>
  404ff8:	sub	sp, sp, #0x20
  404ffc:	stp	x29, x30, [sp, #16]
  405000:	add	x29, sp, #0x10
  405004:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  405008:	add	x8, x8, #0xf00
  40500c:	ldr	w9, [x8]
  405010:	str	x8, [sp, #8]
  405014:	cbnz	w9, 405024 <ferror@plt+0x2b54>
  405018:	bl	40d4d4 <ferror@plt+0xb004>
  40501c:	ldr	x8, [sp, #8]
  405020:	str	w0, [x8]
  405024:	ldr	x8, [sp, #8]
  405028:	ldr	w0, [x8]
  40502c:	ldp	x29, x30, [sp, #16]
  405030:	add	sp, sp, #0x20
  405034:	ret
  405038:	sub	sp, sp, #0x30
  40503c:	stp	x29, x30, [sp, #32]
  405040:	add	x29, sp, #0x20
  405044:	adrp	x8, 417000 <ferror@plt+0x14b30>
  405048:	add	x8, x8, #0x6c1
  40504c:	str	x0, [sp, #16]
  405050:	str	x1, [sp, #8]
  405054:	ldr	x0, [sp, #8]
  405058:	mov	x1, x8
  40505c:	bl	40d114 <ferror@plt+0xac44>
  405060:	and	w9, w0, #0x1
  405064:	cbnz	w9, 405078 <ferror@plt+0x2ba8>
  405068:	ldr	x8, [sp, #16]
  40506c:	mov	w9, #0x80                  	// #128
  405070:	str	w9, [x8]
  405074:	b	405168 <ferror@plt+0x2c98>
  405078:	ldr	x0, [sp, #8]
  40507c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405080:	add	x1, x1, #0x6cb
  405084:	bl	40d114 <ferror@plt+0xac44>
  405088:	and	w8, w0, #0x1
  40508c:	cbz	w8, 4050a8 <ferror@plt+0x2bd8>
  405090:	ldr	x0, [sp, #8]
  405094:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405098:	add	x1, x1, #0x720
  40509c:	bl	40d114 <ferror@plt+0xac44>
  4050a0:	and	w8, w0, #0x1
  4050a4:	cbnz	w8, 4050b8 <ferror@plt+0x2be8>
  4050a8:	ldr	x8, [sp, #16]
  4050ac:	mov	w9, #0x40                  	// #64
  4050b0:	str	w9, [x8]
  4050b4:	b	405168 <ferror@plt+0x2c98>
  4050b8:	ldr	x0, [sp, #8]
  4050bc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4050c0:	add	x1, x1, #0x6d2
  4050c4:	bl	40d114 <ferror@plt+0xac44>
  4050c8:	and	w8, w0, #0x1
  4050cc:	cbnz	w8, 4050e0 <ferror@plt+0x2c10>
  4050d0:	ldr	x8, [sp, #16]
  4050d4:	mov	w9, #0x4                   	// #4
  4050d8:	str	w9, [x8]
  4050dc:	b	405168 <ferror@plt+0x2c98>
  4050e0:	ldr	x0, [sp, #8]
  4050e4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4050e8:	add	x1, x1, #0x852
  4050ec:	bl	40d114 <ferror@plt+0xac44>
  4050f0:	and	w8, w0, #0x1
  4050f4:	cbz	w8, 405110 <ferror@plt+0x2c40>
  4050f8:	ldr	x0, [sp, #8]
  4050fc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405100:	add	x1, x1, #0x725
  405104:	bl	40d114 <ferror@plt+0xac44>
  405108:	and	w8, w0, #0x1
  40510c:	cbnz	w8, 405120 <ferror@plt+0x2c50>
  405110:	ldr	x8, [sp, #16]
  405114:	mov	w9, #0x2                   	// #2
  405118:	str	w9, [x8]
  40511c:	b	405168 <ferror@plt+0x2c98>
  405120:	ldr	x0, [sp, #8]
  405124:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405128:	add	x1, x1, #0x85c
  40512c:	bl	402220 <strcmp@plt>
  405130:	cbnz	w0, 405144 <ferror@plt+0x2c74>
  405134:	ldr	x8, [sp, #16]
  405138:	mov	w9, #0xffffffff            	// #-1
  40513c:	str	w9, [x8]
  405140:	b	405168 <ferror@plt+0x2c98>
  405144:	ldr	x0, [sp, #16]
  405148:	ldr	x1, [sp, #8]
  40514c:	mov	w8, wzr
  405150:	mov	w2, w8
  405154:	bl	40b67c <ferror@plt+0x91ac>
  405158:	cbz	w0, 405168 <ferror@plt+0x2c98>
  40515c:	mov	w8, #0xffffffff            	// #-1
  405160:	stur	w8, [x29, #-4]
  405164:	b	40516c <ferror@plt+0x2c9c>
  405168:	stur	wzr, [x29, #-4]
  40516c:	ldur	w0, [x29, #-4]
  405170:	ldp	x29, x30, [sp, #32]
  405174:	add	sp, sp, #0x30
  405178:	ret
  40517c:	sub	sp, sp, #0x30
  405180:	stp	x29, x30, [sp, #32]
  405184:	add	x29, sp, #0x20
  405188:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40518c:	add	x8, x8, #0x418
  405190:	str	x0, [sp, #16]
  405194:	str	w1, [sp, #12]
  405198:	ldr	w9, [x8]
  40519c:	cbz	w9, 4051c0 <ferror@plt+0x2cf0>
  4051a0:	ldr	x8, [sp, #16]
  4051a4:	add	x8, x8, #0x10
  4051a8:	str	x8, [sp]
  4051ac:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4051b0:	add	x8, x8, #0x418
  4051b4:	ldr	w9, [x8]
  4051b8:	ldr	x8, [sp]
  4051bc:	str	w9, [x8, #4]
  4051c0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4051c4:	add	x8, x8, #0x448
  4051c8:	ldr	w9, [x8]
  4051cc:	cbz	w9, 405204 <ferror@plt+0x2d34>
  4051d0:	ldr	x0, [sp, #16]
  4051d4:	ldr	w1, [sp, #12]
  4051d8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4051dc:	add	x8, x8, #0x448
  4051e0:	ldr	w3, [x8]
  4051e4:	mov	w2, #0x9                   	// #9
  4051e8:	bl	415dc0 <ferror@plt+0x138f0>
  4051ec:	str	w0, [sp, #8]
  4051f0:	ldr	w9, [sp, #8]
  4051f4:	cbz	w9, 405204 <ferror@plt+0x2d34>
  4051f8:	ldr	w8, [sp, #8]
  4051fc:	stur	w8, [x29, #-4]
  405200:	b	405208 <ferror@plt+0x2d38>
  405204:	stur	wzr, [x29, #-4]
  405208:	ldur	w0, [x29, #-4]
  40520c:	ldp	x29, x30, [sp, #32]
  405210:	add	sp, sp, #0x30
  405214:	ret
  405218:	sub	sp, sp, #0x30
  40521c:	stp	x29, x30, [sp, #32]
  405220:	add	x29, sp, #0x20
  405224:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405228:	add	x8, x8, #0x418
  40522c:	str	x0, [sp, #16]
  405230:	str	w1, [sp, #12]
  405234:	ldr	w9, [x8]
  405238:	cbz	w9, 40525c <ferror@plt+0x2d8c>
  40523c:	ldr	x8, [sp, #16]
  405240:	add	x8, x8, #0x10
  405244:	str	x8, [sp]
  405248:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40524c:	add	x8, x8, #0x418
  405250:	ldr	w9, [x8]
  405254:	ldr	x8, [sp]
  405258:	str	w9, [x8, #4]
  40525c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405260:	add	x8, x8, #0x448
  405264:	ldr	w9, [x8]
  405268:	cbz	w9, 4052a0 <ferror@plt+0x2dd0>
  40526c:	ldr	x0, [sp, #16]
  405270:	ldr	w1, [sp, #12]
  405274:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405278:	add	x8, x8, #0x448
  40527c:	ldr	w3, [x8]
  405280:	mov	w2, #0xa                   	// #10
  405284:	bl	415dc0 <ferror@plt+0x138f0>
  405288:	str	w0, [sp, #8]
  40528c:	ldr	w9, [sp, #8]
  405290:	cbz	w9, 4052a0 <ferror@plt+0x2dd0>
  405294:	ldr	w8, [sp, #8]
  405298:	stur	w8, [x29, #-4]
  40529c:	b	4052a4 <ferror@plt+0x2dd4>
  4052a0:	stur	wzr, [x29, #-4]
  4052a4:	ldur	w0, [x29, #-4]
  4052a8:	ldp	x29, x30, [sp, #32]
  4052ac:	add	sp, sp, #0x30
  4052b0:	ret
  4052b4:	sub	sp, sp, #0x50
  4052b8:	stp	x29, x30, [sp, #64]
  4052bc:	add	x29, sp, #0x40
  4052c0:	mov	x8, xzr
  4052c4:	mov	w9, #0xfffffff7            	// #-9
  4052c8:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  4052cc:	add	x10, x10, #0x330
  4052d0:	stur	w0, [x29, #-8]
  4052d4:	stur	x1, [x29, #-16]
  4052d8:	stur	x8, [x29, #-24]
  4052dc:	stur	w9, [x29, #-28]
  4052e0:	str	wzr, [sp, #32]
  4052e4:	str	wzr, [sp, #28]
  4052e8:	str	wzr, [sp, #24]
  4052ec:	mov	x0, x10
  4052f0:	str	x10, [sp]
  4052f4:	bl	4136a0 <ferror@plt+0x111d0>
  4052f8:	ldur	w8, [x29, #-8]
  4052fc:	cmp	w8, #0x0
  405300:	cset	w8, le
  405304:	tbnz	w8, #0, 40547c <ferror@plt+0x2fac>
  405308:	ldur	x8, [x29, #-16]
  40530c:	ldr	x0, [x8]
  405310:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405314:	add	x1, x1, #0xa42
  405318:	bl	40d114 <ferror@plt+0xac44>
  40531c:	and	w9, w0, #0x1
  405320:	cbnz	w9, 40535c <ferror@plt+0x2e8c>
  405324:	ldur	x8, [x29, #-16]
  405328:	add	x8, x8, #0x8
  40532c:	stur	x8, [x29, #-16]
  405330:	ldur	w9, [x29, #-8]
  405334:	subs	w9, w9, #0x1
  405338:	stur	w9, [x29, #-8]
  40533c:	cmp	w9, #0x0
  405340:	cset	w9, gt
  405344:	tbnz	w9, #0, 40534c <ferror@plt+0x2e7c>
  405348:	bl	40cd88 <ferror@plt+0xa8b8>
  40534c:	ldur	x8, [x29, #-16]
  405350:	ldr	x8, [x8]
  405354:	stur	x8, [x29, #-24]
  405358:	b	405460 <ferror@plt+0x2f90>
  40535c:	ldur	x8, [x29, #-16]
  405360:	ldr	x0, [x8]
  405364:	adrp	x1, 419000 <ferror@plt+0x16b30>
  405368:	add	x1, x1, #0x2bc
  40536c:	bl	40d114 <ferror@plt+0xac44>
  405370:	and	w9, w0, #0x1
  405374:	cbnz	w9, 405388 <ferror@plt+0x2eb8>
  405378:	mov	w8, #0x1                   	// #1
  40537c:	str	w8, [sp, #32]
  405380:	stur	wzr, [x29, #-28]
  405384:	b	405460 <ferror@plt+0x2f90>
  405388:	ldur	x8, [x29, #-16]
  40538c:	ldr	x0, [x8]
  405390:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405394:	add	x1, x1, #0x4b0
  405398:	bl	40d114 <ferror@plt+0xac44>
  40539c:	and	w9, w0, #0x1
  4053a0:	cbnz	w9, 4053b4 <ferror@plt+0x2ee4>
  4053a4:	mov	w8, #0x1                   	// #1
  4053a8:	str	w8, [sp, #28]
  4053ac:	stur	wzr, [x29, #-28]
  4053b0:	b	405460 <ferror@plt+0x2f90>
  4053b4:	ldur	x8, [x29, #-16]
  4053b8:	ldr	x0, [x8]
  4053bc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4053c0:	add	x1, x1, #0x4b4
  4053c4:	bl	40d114 <ferror@plt+0xac44>
  4053c8:	and	w9, w0, #0x1
  4053cc:	cbnz	w9, 4053e0 <ferror@plt+0x2f10>
  4053d0:	mov	w8, #0x1                   	// #1
  4053d4:	str	w8, [sp, #24]
  4053d8:	stur	wzr, [x29, #-28]
  4053dc:	b	405460 <ferror@plt+0x2f90>
  4053e0:	ldur	x8, [x29, #-16]
  4053e4:	ldr	x0, [x8]
  4053e8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4053ec:	add	x1, x1, #0x85c
  4053f0:	bl	402220 <strcmp@plt>
  4053f4:	cbnz	w0, 405414 <ferror@plt+0x2f44>
  4053f8:	mov	w8, #0xfffffff7            	// #-9
  4053fc:	stur	w8, [x29, #-28]
  405400:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  405404:	add	x9, x9, #0x44c
  405408:	mov	w8, #0x1                   	// #1
  40540c:	str	w8, [x9]
  405410:	b	405460 <ferror@plt+0x2f90>
  405414:	ldur	x8, [x29, #-16]
  405418:	ldr	x0, [x8]
  40541c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405420:	add	x1, x1, #0x21c
  405424:	bl	40d114 <ferror@plt+0xac44>
  405428:	and	w9, w0, #0x1
  40542c:	cbnz	w9, 405434 <ferror@plt+0x2f64>
  405430:	bl	4055a8 <ferror@plt+0x30d8>
  405434:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405438:	add	x8, x8, #0x3e8
  40543c:	ldr	x0, [x8]
  405440:	ldur	x8, [x29, #-16]
  405444:	ldr	x2, [x8]
  405448:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40544c:	add	x1, x1, #0xa47
  405450:	bl	4024a0 <fprintf@plt>
  405454:	mov	w9, #0xffffffff            	// #-1
  405458:	mov	w0, w9
  40545c:	bl	401f00 <exit@plt>
  405460:	ldur	w8, [x29, #-8]
  405464:	subs	w8, w8, #0x1
  405468:	stur	w8, [x29, #-8]
  40546c:	ldur	x9, [x29, #-16]
  405470:	add	x9, x9, #0x8
  405474:	stur	x9, [x29, #-16]
  405478:	b	4052f8 <ferror@plt+0x2e28>
  40547c:	ldr	w8, [sp, #32]
  405480:	cbz	w8, 405498 <ferror@plt+0x2fc8>
  405484:	mov	w0, #0x1                   	// #1
  405488:	bl	4055e4 <ferror@plt+0x3114>
  40548c:	ldur	w8, [x29, #-28]
  405490:	orr	w8, w8, w0
  405494:	stur	w8, [x29, #-28]
  405498:	ldr	w8, [sp, #28]
  40549c:	cbz	w8, 4054b4 <ferror@plt+0x2fe4>
  4054a0:	mov	w0, #0x3                   	// #3
  4054a4:	bl	4055e4 <ferror@plt+0x3114>
  4054a8:	ldur	w8, [x29, #-28]
  4054ac:	orr	w8, w8, w0
  4054b0:	stur	w8, [x29, #-28]
  4054b4:	ldr	w8, [sp, #24]
  4054b8:	cbz	w8, 4054d0 <ferror@plt+0x3000>
  4054bc:	mov	w0, #0x1a                  	// #26
  4054c0:	bl	4055e4 <ferror@plt+0x3114>
  4054c4:	ldur	w8, [x29, #-28]
  4054c8:	orr	w8, w8, w0
  4054cc:	stur	w8, [x29, #-28]
  4054d0:	ldur	x8, [x29, #-24]
  4054d4:	cbz	x8, 40553c <ferror@plt+0x306c>
  4054d8:	ldur	x0, [x29, #-24]
  4054dc:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4054e0:	add	x1, x1, #0xf2e
  4054e4:	bl	402350 <fopen64@plt>
  4054e8:	str	x0, [sp, #16]
  4054ec:	ldr	x8, [sp, #16]
  4054f0:	cbnz	x8, 405508 <ferror@plt+0x3038>
  4054f4:	adrp	x0, 417000 <ferror@plt+0x14b30>
  4054f8:	add	x0, x0, #0xa7d
  4054fc:	bl	401f20 <perror@plt>
  405500:	mov	w0, #0xffffffff            	// #-1
  405504:	bl	401f00 <exit@plt>
  405508:	ldr	x0, [sp, #16]
  40550c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405510:	add	x8, x8, #0x3f0
  405514:	ldr	x2, [x8]
  405518:	adrp	x1, 405000 <ferror@plt+0x2b30>
  40551c:	add	x1, x1, #0x664
  405520:	bl	415958 <ferror@plt+0x13488>
  405524:	str	w0, [sp, #12]
  405528:	ldr	x0, [sp, #16]
  40552c:	bl	402060 <fclose@plt>
  405530:	ldr	w9, [sp, #12]
  405534:	stur	w9, [x29, #-4]
  405538:	b	405598 <ferror@plt+0x30c8>
  40553c:	ldur	w1, [x29, #-28]
  405540:	ldr	x0, [sp]
  405544:	bl	413980 <ferror@plt+0x114b0>
  405548:	cmp	w0, #0x0
  40554c:	cset	w8, ge  // ge = tcont
  405550:	tbnz	w8, #0, 40555c <ferror@plt+0x308c>
  405554:	mov	w0, #0x1                   	// #1
  405558:	bl	401f00 <exit@plt>
  40555c:	ldr	x0, [sp]
  405560:	bl	40fe6c <ferror@plt+0xd99c>
  405564:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405568:	add	x8, x8, #0x3f0
  40556c:	ldr	x2, [x8]
  405570:	ldr	x0, [sp]
  405574:	adrp	x1, 405000 <ferror@plt+0x2b30>
  405578:	add	x1, x1, #0x664
  40557c:	bl	41550c <ferror@plt+0x1303c>
  405580:	cmp	w0, #0x0
  405584:	cset	w9, ge  // ge = tcont
  405588:	tbnz	w9, #0, 405594 <ferror@plt+0x30c4>
  40558c:	mov	w0, #0x2                   	// #2
  405590:	bl	401f00 <exit@plt>
  405594:	stur	wzr, [x29, #-4]
  405598:	ldur	w0, [x29, #-4]
  40559c:	ldp	x29, x30, [sp, #64]
  4055a0:	add	sp, sp, #0x50
  4055a4:	ret
  4055a8:	sub	sp, sp, #0x20
  4055ac:	stp	x29, x30, [sp, #16]
  4055b0:	add	x29, sp, #0x10
  4055b4:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4055b8:	add	x8, x8, #0x3e8
  4055bc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4055c0:	add	x1, x1, #0xa8a
  4055c4:	mov	w0, #0xffffffff            	// #-1
  4055c8:	ldr	x8, [x8]
  4055cc:	stur	w0, [x29, #-4]
  4055d0:	mov	x0, x8
  4055d4:	bl	4024a0 <fprintf@plt>
  4055d8:	ldur	w9, [x29, #-4]
  4055dc:	mov	w0, w9
  4055e0:	bl	401f00 <exit@plt>
  4055e4:	sub	sp, sp, #0x20
  4055e8:	stp	x29, x30, [sp, #16]
  4055ec:	add	x29, sp, #0x10
  4055f0:	stur	w0, [x29, #-4]
  4055f4:	ldur	w8, [x29, #-4]
  4055f8:	cmp	w8, #0x1f
  4055fc:	b.ls	405628 <ferror@plt+0x3158>  // b.plast
  405600:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405604:	add	x8, x8, #0x3e8
  405608:	ldr	x0, [x8]
  40560c:	ldur	w2, [x29, #-4]
  405610:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405614:	add	x1, x1, #0xac1
  405618:	bl	4024a0 <fprintf@plt>
  40561c:	mov	w9, #0xffffffff            	// #-1
  405620:	mov	w0, w9
  405624:	bl	401f00 <exit@plt>
  405628:	ldur	w8, [x29, #-4]
  40562c:	cbz	w8, 405648 <ferror@plt+0x3178>
  405630:	ldur	w8, [x29, #-4]
  405634:	mov	w9, #0x1                   	// #1
  405638:	subs	w8, w8, #0x1
  40563c:	lsl	w8, w9, w8
  405640:	str	w8, [sp, #8]
  405644:	b	405650 <ferror@plt+0x3180>
  405648:	mov	w8, wzr
  40564c:	str	w8, [sp, #8]
  405650:	ldr	w8, [sp, #8]
  405654:	mov	w0, w8
  405658:	ldp	x29, x30, [sp, #16]
  40565c:	add	sp, sp, #0x20
  405660:	ret
  405664:	sub	sp, sp, #0x50
  405668:	stp	x29, x30, [sp, #64]
  40566c:	add	x29, sp, #0x40
  405670:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  405674:	add	x8, x8, #0xed0
  405678:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  40567c:	add	x9, x9, #0x44c
  405680:	stur	x0, [x29, #-16]
  405684:	stur	x1, [x29, #-24]
  405688:	str	x2, [sp, #32]
  40568c:	ldr	x10, [sp, #32]
  405690:	str	x10, [sp, #24]
  405694:	ldr	w11, [x8]
  405698:	str	x9, [sp, #16]
  40569c:	cbz	w11, 4056a8 <ferror@plt+0x31d8>
  4056a0:	ldr	x0, [sp, #24]
  4056a4:	bl	40e034 <ferror@plt+0xbb64>
  4056a8:	ldur	x8, [x29, #-24]
  4056ac:	ldrh	w9, [x8, #4]
  4056b0:	cmp	w9, #0xf
  4056b4:	str	w9, [sp, #12]
  4056b8:	b.eq	40578c <ferror@plt+0x32bc>  // b.none
  4056bc:	b	4056c0 <ferror@plt+0x31f0>
  4056c0:	ldr	w8, [sp, #12]
  4056c4:	subs	w9, w8, #0x10
  4056c8:	cmp	w9, #0x1
  4056cc:	b.ls	4056fc <ferror@plt+0x322c>  // b.plast
  4056d0:	b	4056d4 <ferror@plt+0x3204>
  4056d4:	ldr	w8, [sp, #12]
  4056d8:	subs	w9, w8, #0x1c
  4056dc:	cmp	w9, #0x1
  4056e0:	b.ls	40572c <ferror@plt+0x325c>  // b.plast
  4056e4:	b	4056e8 <ferror@plt+0x3218>
  4056e8:	ldr	w8, [sp, #12]
  4056ec:	subs	w9, w8, #0x54
  4056f0:	cmp	w9, #0x1
  4056f4:	b.ls	40575c <ferror@plt+0x328c>  // b.plast
  4056f8:	b	4057a0 <ferror@plt+0x32d0>
  4056fc:	ldr	x8, [sp, #16]
  405700:	ldr	w9, [x8]
  405704:	cbz	w9, 405718 <ferror@plt+0x3248>
  405708:	ldr	x0, [sp, #24]
  40570c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405710:	add	x1, x1, #0xae3
  405714:	bl	4024a0 <fprintf@plt>
  405718:	ldur	x0, [x29, #-24]
  40571c:	ldr	x1, [sp, #32]
  405720:	bl	4057b4 <ferror@plt+0x32e4>
  405724:	stur	w0, [x29, #-4]
  405728:	b	4057a4 <ferror@plt+0x32d4>
  40572c:	ldr	x8, [sp, #16]
  405730:	ldr	w9, [x8]
  405734:	cbz	w9, 405748 <ferror@plt+0x3278>
  405738:	ldr	x0, [sp, #24]
  40573c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405740:	add	x1, x1, #0xaea
  405744:	bl	4024a0 <fprintf@plt>
  405748:	ldur	x0, [x29, #-24]
  40574c:	ldr	x1, [sp, #32]
  405750:	bl	402e98 <ferror@plt+0x9c8>
  405754:	stur	w0, [x29, #-4]
  405758:	b	4057a4 <ferror@plt+0x32d4>
  40575c:	ldr	x8, [sp, #16]
  405760:	ldr	w9, [x8]
  405764:	cbz	w9, 405778 <ferror@plt+0x32a8>
  405768:	ldr	x0, [sp, #24]
  40576c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405770:	add	x1, x1, #0xaf2
  405774:	bl	4024a0 <fprintf@plt>
  405778:	ldur	x0, [x29, #-24]
  40577c:	ldr	x1, [sp, #32]
  405780:	bl	407b68 <ferror@plt+0x5698>
  405784:	stur	w0, [x29, #-4]
  405788:	b	4057a4 <ferror@plt+0x32d4>
  40578c:	ldr	x0, [sp, #24]
  405790:	ldur	x1, [x29, #-24]
  405794:	bl	40e76c <ferror@plt+0xc29c>
  405798:	stur	wzr, [x29, #-4]
  40579c:	b	4057a4 <ferror@plt+0x32d4>
  4057a0:	stur	wzr, [x29, #-4]
  4057a4:	ldur	w0, [x29, #-4]
  4057a8:	ldp	x29, x30, [sp, #64]
  4057ac:	add	sp, sp, #0x50
  4057b0:	ret
  4057b4:	stp	x29, x30, [sp, #-32]!
  4057b8:	str	x28, [sp, #16]
  4057bc:	mov	x29, sp
  4057c0:	sub	sp, sp, #0x220
  4057c4:	sub	x8, x29, #0x28
  4057c8:	str	x0, [x8, #24]
  4057cc:	str	x1, [x8, #16]
  4057d0:	ldr	x9, [x8, #16]
  4057d4:	str	x9, [x8, #8]
  4057d8:	ldr	x9, [x8, #24]
  4057dc:	add	x9, x9, #0x10
  4057e0:	str	x9, [x8]
  4057e4:	str	wzr, [sp, #68]
  4057e8:	ldr	x9, [x8, #24]
  4057ec:	ldr	w10, [x9]
  4057f0:	str	w10, [sp, #64]
  4057f4:	ldrsw	x9, [sp, #64]
  4057f8:	subs	x9, x9, #0x20
  4057fc:	str	w9, [sp, #64]
  405800:	ldr	w9, [sp, #64]
  405804:	cmp	w9, #0x0
  405808:	cset	w9, ge  // ge = tcont
  40580c:	str	x8, [sp, #40]
  405810:	tbnz	w9, #0, 405838 <ferror@plt+0x3368>
  405814:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405818:	add	x8, x8, #0x3e8
  40581c:	ldr	x0, [x8]
  405820:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405824:	add	x1, x1, #0xaf8
  405828:	bl	4024a0 <fprintf@plt>
  40582c:	mov	w9, #0xffffffff            	// #-1
  405830:	stur	w9, [x29, #-4]
  405834:	b	405a90 <ferror@plt+0x35c0>
  405838:	ldr	x8, [sp, #40]
  40583c:	ldr	x9, [x8]
  405840:	ldrb	w10, [x9]
  405844:	cmp	w10, #0x7
  405848:	b.eq	405864 <ferror@plt+0x3394>  // b.none
  40584c:	ldr	x8, [sp, #40]
  405850:	ldr	x9, [x8]
  405854:	ldrb	w10, [x9]
  405858:	cbz	w10, 405864 <ferror@plt+0x3394>
  40585c:	stur	wzr, [x29, #-4]
  405860:	b	405a90 <ferror@plt+0x35c0>
  405864:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405868:	add	x8, x8, #0x450
  40586c:	ldr	w9, [x8]
  405870:	cbz	w9, 40589c <ferror@plt+0x33cc>
  405874:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  405878:	add	x8, x8, #0x450
  40587c:	ldr	w9, [x8]
  405880:	ldr	x8, [sp, #40]
  405884:	ldr	x10, [x8]
  405888:	ldr	w11, [x10, #4]
  40588c:	cmp	w9, w11
  405890:	b.eq	40589c <ferror@plt+0x33cc>  // b.none
  405894:	stur	wzr, [x29, #-4]
  405898:	b	405a90 <ferror@plt+0x35c0>
  40589c:	ldr	x8, [sp, #40]
  4058a0:	ldr	x9, [x8]
  4058a4:	add	x2, x9, #0x10
  4058a8:	ldr	w3, [sp, #64]
  4058ac:	add	x9, sp, #0x48
  4058b0:	mov	x0, x9
  4058b4:	mov	w1, #0x35                  	// #53
  4058b8:	mov	w4, #0xffff8000            	// #-32768
  4058bc:	str	x9, [sp, #32]
  4058c0:	bl	4165e0 <ferror@plt+0x14110>
  4058c4:	ldr	x8, [sp, #40]
  4058c8:	ldr	x9, [x8]
  4058cc:	ldr	w10, [x9, #4]
  4058d0:	ldr	x9, [sp, #32]
  4058d4:	ldr	x1, [x9, #24]
  4058d8:	mov	w0, w10
  4058dc:	bl	40d074 <ferror@plt+0xaba4>
  4058e0:	str	x0, [sp, #56]
  4058e4:	ldr	x8, [sp, #56]
  4058e8:	cbnz	x8, 4058f8 <ferror@plt+0x3428>
  4058ec:	mov	w8, #0xffffffff            	// #-1
  4058f0:	stur	w8, [x29, #-4]
  4058f4:	b	405a90 <ferror@plt+0x35c0>
  4058f8:	mov	x8, xzr
  4058fc:	mov	x0, x8
  405900:	bl	411150 <ferror@plt+0xec80>
  405904:	ldr	x8, [sp, #40]
  405908:	ldr	x9, [x8, #24]
  40590c:	ldrh	w10, [x9, #4]
  405910:	cmp	w10, #0x11
  405914:	b.ne	405938 <ferror@plt+0x3468>  // b.any
  405918:	mov	w0, #0x4                   	// #4
  40591c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405920:	add	x1, x1, #0x573
  405924:	adrp	x2, 417000 <ferror@plt+0x14b30>
  405928:	add	x2, x2, #0x57b
  40592c:	mov	w8, #0x1                   	// #1
  405930:	and	w3, w8, #0x1
  405934:	bl	405aa4 <ferror@plt+0x35d4>
  405938:	ldr	x8, [sp, #40]
  40593c:	ldr	x9, [x8]
  405940:	ldr	w3, [x9, #4]
  405944:	mov	w0, #0x4                   	// #4
  405948:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40594c:	add	x1, x1, #0xb0c
  405950:	adrp	x2, 417000 <ferror@plt+0x14b30>
  405954:	add	x2, x2, #0xb14
  405958:	bl	405af4 <ferror@plt+0x3624>
  40595c:	ldr	x1, [sp, #56]
  405960:	adrp	x0, 418000 <ferror@plt+0x15b30>
  405964:	add	x0, x0, #0x2bb
  405968:	add	x8, sp, #0x48
  40596c:	mov	x2, x8
  405970:	str	x8, [sp, #24]
  405974:	bl	40e120 <ferror@plt+0xbc50>
  405978:	str	w0, [sp, #68]
  40597c:	ldr	x8, [sp, #40]
  405980:	ldr	x0, [x8, #8]
  405984:	ldr	x9, [x8]
  405988:	ldr	w1, [x9, #8]
  40598c:	ldr	w2, [sp, #68]
  405990:	bl	405b38 <ferror@plt+0x3668>
  405994:	ldr	x8, [sp, #24]
  405998:	ldr	x9, [x8, #32]
  40599c:	cbz	x9, 4059d0 <ferror@plt+0x3500>
  4059a0:	add	x8, sp, #0x48
  4059a4:	ldr	x0, [x8, #32]
  4059a8:	bl	406124 <ferror@plt+0x3c54>
  4059ac:	mov	w9, #0x4                   	// #4
  4059b0:	str	w0, [sp, #20]
  4059b4:	mov	w0, w9
  4059b8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4059bc:	add	x1, x1, #0xb19
  4059c0:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4059c4:	add	x2, x2, #0xb1d
  4059c8:	ldr	w3, [sp, #20]
  4059cc:	bl	405af4 <ferror@plt+0x3624>
  4059d0:	add	x8, sp, #0x48
  4059d4:	ldr	x8, [x8, #80]
  4059d8:	cbz	x8, 405a18 <ferror@plt+0x3548>
  4059dc:	add	x8, sp, #0x48
  4059e0:	ldr	x0, [x8, #80]
  4059e4:	bl	406124 <ferror@plt+0x3c54>
  4059e8:	str	w0, [sp, #52]
  4059ec:	ldr	w0, [sp, #52]
  4059f0:	bl	40f8d4 <ferror@plt+0xd404>
  4059f4:	mov	w9, #0x4                   	// #4
  4059f8:	str	x0, [sp, #8]
  4059fc:	mov	w0, w9
  405a00:	adrp	x1, 417000 <ferror@plt+0x14b30>
  405a04:	add	x1, x1, #0x610
  405a08:	adrp	x2, 417000 <ferror@plt+0x14b30>
  405a0c:	add	x2, x2, #0x617
  405a10:	ldr	x3, [sp, #8]
  405a14:	bl	40613c <ferror@plt+0x3c6c>
  405a18:	add	x8, sp, #0x48
  405a1c:	ldr	x8, [x8, #96]
  405a20:	cbz	x8, 405a38 <ferror@plt+0x3568>
  405a24:	ldr	x8, [sp, #40]
  405a28:	ldr	x0, [x8, #8]
  405a2c:	add	x9, sp, #0x48
  405a30:	ldr	x1, [x9, #96]
  405a34:	bl	406180 <ferror@plt+0x3cb0>
  405a38:	add	x8, sp, #0x48
  405a3c:	ldr	x8, [x8, #208]
  405a40:	cbz	x8, 405a5c <ferror@plt+0x358c>
  405a44:	add	x8, sp, #0x48
  405a48:	ldr	x0, [x8, #208]
  405a4c:	ldr	x8, [sp, #40]
  405a50:	ldr	x9, [x8]
  405a54:	ldr	w1, [x9, #4]
  405a58:	bl	40664c <ferror@plt+0x417c>
  405a5c:	mov	w0, #0x1                   	// #1
  405a60:	mov	x8, xzr
  405a64:	mov	x1, x8
  405a68:	adrp	x2, 418000 <ferror@plt+0x15b30>
  405a6c:	add	x2, x2, #0x934
  405a70:	adrp	x3, 419000 <ferror@plt+0x16b30>
  405a74:	add	x3, x3, #0x2f1
  405a78:	bl	40613c <ferror@plt+0x3c6c>
  405a7c:	bl	4111a4 <ferror@plt+0xecd4>
  405a80:	ldr	x8, [sp, #40]
  405a84:	ldr	x0, [x8, #8]
  405a88:	bl	402330 <fflush@plt>
  405a8c:	stur	wzr, [x29, #-4]
  405a90:	ldur	w0, [x29, #-4]
  405a94:	add	sp, sp, #0x220
  405a98:	ldr	x28, [sp, #16]
  405a9c:	ldp	x29, x30, [sp], #32
  405aa0:	ret
  405aa4:	sub	sp, sp, #0x30
  405aa8:	stp	x29, x30, [sp, #32]
  405aac:	add	x29, sp, #0x20
  405ab0:	mov	w8, #0x6                   	// #6
  405ab4:	stur	w0, [x29, #-4]
  405ab8:	str	x1, [sp, #16]
  405abc:	str	x2, [sp, #8]
  405ac0:	mov	w9, #0x1                   	// #1
  405ac4:	and	w9, w3, w9
  405ac8:	strb	w9, [sp, #7]
  405acc:	ldur	w0, [x29, #-4]
  405ad0:	ldr	x2, [sp, #16]
  405ad4:	ldr	x3, [sp, #8]
  405ad8:	ldrb	w9, [sp, #7]
  405adc:	mov	w1, w8
  405ae0:	and	w4, w9, #0x1
  405ae4:	bl	411cb0 <ferror@plt+0xf7e0>
  405ae8:	ldp	x29, x30, [sp, #32]
  405aec:	add	sp, sp, #0x30
  405af0:	ret
  405af4:	sub	sp, sp, #0x30
  405af8:	stp	x29, x30, [sp, #32]
  405afc:	add	x29, sp, #0x20
  405b00:	mov	w8, #0x6                   	// #6
  405b04:	stur	w0, [x29, #-4]
  405b08:	str	x1, [sp, #16]
  405b0c:	str	x2, [sp, #8]
  405b10:	str	w3, [sp, #4]
  405b14:	ldur	w0, [x29, #-4]
  405b18:	ldr	x2, [sp, #16]
  405b1c:	ldr	x3, [sp, #8]
  405b20:	ldr	w4, [sp, #4]
  405b24:	mov	w1, w8
  405b28:	bl	411314 <ferror@plt+0xee44>
  405b2c:	ldp	x29, x30, [sp, #32]
  405b30:	add	sp, sp, #0x30
  405b34:	ret
  405b38:	sub	sp, sp, #0x50
  405b3c:	stp	x29, x30, [sp, #64]
  405b40:	add	x29, sp, #0x40
  405b44:	adrp	x8, 417000 <ferror@plt+0x14b30>
  405b48:	add	x8, x8, #0x693
  405b4c:	adrp	x9, 417000 <ferror@plt+0x14b30>
  405b50:	add	x9, x9, #0xb62
  405b54:	mov	w10, #0x4                   	// #4
  405b58:	adrp	x11, 417000 <ferror@plt+0x14b30>
  405b5c:	add	x11, x11, #0xb64
  405b60:	adrp	x12, 418000 <ferror@plt+0x15b30>
  405b64:	add	x12, x12, #0x934
  405b68:	stur	x0, [x29, #-8]
  405b6c:	stur	w1, [x29, #-12]
  405b70:	stur	w2, [x29, #-16]
  405b74:	stur	x8, [x29, #-24]
  405b78:	str	x9, [sp, #32]
  405b7c:	str	w10, [sp, #28]
  405b80:	str	x11, [sp, #16]
  405b84:	str	x12, [sp, #8]
  405b88:	bl	411124 <ferror@plt+0xec54>
  405b8c:	tst	w0, #0x1
  405b90:	ldur	x8, [x29, #-24]
  405b94:	ldr	x9, [sp, #32]
  405b98:	csel	x1, x8, x9, ne  // ne = any
  405b9c:	ldr	w0, [sp, #28]
  405ba0:	bl	4111d4 <ferror@plt+0xed04>
  405ba4:	ldur	w10, [x29, #-12]
  405ba8:	and	w10, w10, #0x1
  405bac:	cbz	w10, 405be8 <ferror@plt+0x3718>
  405bb0:	ldur	w8, [x29, #-12]
  405bb4:	and	w8, w8, #0x40
  405bb8:	cbnz	w8, 405be8 <ferror@plt+0x3718>
  405bbc:	ldur	w8, [x29, #-12]
  405bc0:	cmp	w8, #0x0
  405bc4:	ldr	x9, [sp, #16]
  405bc8:	ldr	x10, [sp, #8]
  405bcc:	csel	x2, x9, x10, ne  // ne = any
  405bd0:	mov	w0, #0x4                   	// #4
  405bd4:	mov	x11, xzr
  405bd8:	mov	x1, x11
  405bdc:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405be0:	add	x3, x3, #0xb68
  405be4:	bl	40613c <ferror@plt+0x3c6c>
  405be8:	ldur	w8, [x29, #-12]
  405bec:	and	w8, w8, #0xffffffbf
  405bf0:	stur	w8, [x29, #-12]
  405bf4:	ldur	w8, [x29, #-12]
  405bf8:	and	w8, w8, #0x8
  405bfc:	cbz	w8, 405c38 <ferror@plt+0x3768>
  405c00:	ldur	w8, [x29, #-12]
  405c04:	and	w8, w8, #0xfffffff7
  405c08:	stur	w8, [x29, #-12]
  405c0c:	ldur	w8, [x29, #-12]
  405c10:	cmp	w8, #0x0
  405c14:	ldr	x9, [sp, #16]
  405c18:	ldr	x10, [sp, #8]
  405c1c:	csel	x2, x9, x10, ne  // ne = any
  405c20:	mov	w0, #0x4                   	// #4
  405c24:	mov	x11, xzr
  405c28:	mov	x1, x11
  405c2c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405c30:	add	x3, x3, #0xb73
  405c34:	bl	40613c <ferror@plt+0x3c6c>
  405c38:	ldur	w8, [x29, #-12]
  405c3c:	and	w8, w8, #0x2
  405c40:	cbz	w8, 405c7c <ferror@plt+0x37ac>
  405c44:	ldur	w8, [x29, #-12]
  405c48:	and	w8, w8, #0xfffffffd
  405c4c:	stur	w8, [x29, #-12]
  405c50:	ldur	w8, [x29, #-12]
  405c54:	cmp	w8, #0x0
  405c58:	ldr	x9, [sp, #16]
  405c5c:	ldr	x10, [sp, #8]
  405c60:	csel	x2, x9, x10, ne  // ne = any
  405c64:	mov	w0, #0x4                   	// #4
  405c68:	mov	x11, xzr
  405c6c:	mov	x1, x11
  405c70:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405c74:	add	x3, x3, #0xb7c
  405c78:	bl	40613c <ferror@plt+0x3c6c>
  405c7c:	ldur	w8, [x29, #-12]
  405c80:	and	w8, w8, #0x10
  405c84:	cbz	w8, 405cc0 <ferror@plt+0x37f0>
  405c88:	ldur	w8, [x29, #-12]
  405c8c:	and	w8, w8, #0xffffffef
  405c90:	stur	w8, [x29, #-12]
  405c94:	ldur	w8, [x29, #-12]
  405c98:	cmp	w8, #0x0
  405c9c:	ldr	x9, [sp, #16]
  405ca0:	ldr	x10, [sp, #8]
  405ca4:	csel	x2, x9, x10, ne  // ne = any
  405ca8:	mov	w0, #0x4                   	// #4
  405cac:	mov	x11, xzr
  405cb0:	mov	x1, x11
  405cb4:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405cb8:	add	x3, x3, #0xb86
  405cbc:	bl	40613c <ferror@plt+0x3c6c>
  405cc0:	ldur	w8, [x29, #-12]
  405cc4:	and	w8, w8, #0x1000
  405cc8:	cbz	w8, 405d04 <ferror@plt+0x3834>
  405ccc:	ldur	w8, [x29, #-12]
  405cd0:	and	w8, w8, #0xffffefff
  405cd4:	stur	w8, [x29, #-12]
  405cd8:	ldur	w8, [x29, #-12]
  405cdc:	cmp	w8, #0x0
  405ce0:	ldr	x9, [sp, #16]
  405ce4:	ldr	x10, [sp, #8]
  405ce8:	csel	x2, x9, x10, ne  // ne = any
  405cec:	mov	w0, #0x4                   	// #4
  405cf0:	mov	x11, xzr
  405cf4:	mov	x1, x11
  405cf8:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405cfc:	add	x3, x3, #0xb92
  405d00:	bl	40613c <ferror@plt+0x3c6c>
  405d04:	ldur	w8, [x29, #-12]
  405d08:	and	w8, w8, #0x80
  405d0c:	cbz	w8, 405d48 <ferror@plt+0x3878>
  405d10:	ldur	w8, [x29, #-12]
  405d14:	and	w8, w8, #0xffffff7f
  405d18:	stur	w8, [x29, #-12]
  405d1c:	ldur	w8, [x29, #-12]
  405d20:	cmp	w8, #0x0
  405d24:	ldr	x9, [sp, #16]
  405d28:	ldr	x10, [sp, #8]
  405d2c:	csel	x2, x9, x10, ne  // ne = any
  405d30:	mov	w0, #0x4                   	// #4
  405d34:	mov	x11, xzr
  405d38:	mov	x1, x11
  405d3c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405d40:	add	x3, x3, #0xb9c
  405d44:	bl	40613c <ferror@plt+0x3c6c>
  405d48:	ldur	w8, [x29, #-12]
  405d4c:	and	w8, w8, #0x200
  405d50:	cbz	w8, 405d8c <ferror@plt+0x38bc>
  405d54:	ldur	w8, [x29, #-12]
  405d58:	and	w8, w8, #0xfffffdff
  405d5c:	stur	w8, [x29, #-12]
  405d60:	ldur	w8, [x29, #-12]
  405d64:	cmp	w8, #0x0
  405d68:	ldr	x9, [sp, #16]
  405d6c:	ldr	x10, [sp, #8]
  405d70:	csel	x2, x9, x10, ne  // ne = any
  405d74:	mov	w0, #0x4                   	// #4
  405d78:	mov	x11, xzr
  405d7c:	mov	x1, x11
  405d80:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405d84:	add	x3, x3, #0xba2
  405d88:	bl	40613c <ferror@plt+0x3c6c>
  405d8c:	ldur	w8, [x29, #-12]
  405d90:	and	w8, w8, #0x100
  405d94:	cbz	w8, 405dd0 <ferror@plt+0x3900>
  405d98:	ldur	w8, [x29, #-12]
  405d9c:	and	w8, w8, #0xfffffeff
  405da0:	stur	w8, [x29, #-12]
  405da4:	ldur	w8, [x29, #-12]
  405da8:	cmp	w8, #0x0
  405dac:	ldr	x9, [sp, #16]
  405db0:	ldr	x10, [sp, #8]
  405db4:	csel	x2, x9, x10, ne  // ne = any
  405db8:	mov	w0, #0x4                   	// #4
  405dbc:	mov	x11, xzr
  405dc0:	mov	x1, x11
  405dc4:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405dc8:	add	x3, x3, #0xbab
  405dcc:	bl	40613c <ferror@plt+0x3c6c>
  405dd0:	ldur	w8, [x29, #-12]
  405dd4:	and	w8, w8, #0x400
  405dd8:	cbz	w8, 405e14 <ferror@plt+0x3944>
  405ddc:	ldur	w8, [x29, #-12]
  405de0:	and	w8, w8, #0xfffffbff
  405de4:	stur	w8, [x29, #-12]
  405de8:	ldur	w8, [x29, #-12]
  405dec:	cmp	w8, #0x0
  405df0:	ldr	x9, [sp, #16]
  405df4:	ldr	x10, [sp, #8]
  405df8:	csel	x2, x9, x10, ne  // ne = any
  405dfc:	mov	w0, #0x4                   	// #4
  405e00:	mov	x11, xzr
  405e04:	mov	x1, x11
  405e08:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405e0c:	add	x3, x3, #0xbb3
  405e10:	bl	40613c <ferror@plt+0x3c6c>
  405e14:	ldur	w8, [x29, #-12]
  405e18:	and	w8, w8, #0x800
  405e1c:	cbz	w8, 405e58 <ferror@plt+0x3988>
  405e20:	ldur	w8, [x29, #-12]
  405e24:	and	w8, w8, #0xfffff7ff
  405e28:	stur	w8, [x29, #-12]
  405e2c:	ldur	w8, [x29, #-12]
  405e30:	cmp	w8, #0x0
  405e34:	ldr	x9, [sp, #16]
  405e38:	ldr	x10, [sp, #8]
  405e3c:	csel	x2, x9, x10, ne  // ne = any
  405e40:	mov	w0, #0x4                   	// #4
  405e44:	mov	x11, xzr
  405e48:	mov	x1, x11
  405e4c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405e50:	add	x3, x3, #0xbba
  405e54:	bl	40613c <ferror@plt+0x3c6c>
  405e58:	ldur	w8, [x29, #-12]
  405e5c:	and	w8, w8, #0x4
  405e60:	cbz	w8, 405e9c <ferror@plt+0x39cc>
  405e64:	ldur	w8, [x29, #-12]
  405e68:	and	w8, w8, #0xfffffffb
  405e6c:	stur	w8, [x29, #-12]
  405e70:	ldur	w8, [x29, #-12]
  405e74:	cmp	w8, #0x0
  405e78:	ldr	x9, [sp, #16]
  405e7c:	ldr	x10, [sp, #8]
  405e80:	csel	x2, x9, x10, ne  // ne = any
  405e84:	mov	w0, #0x4                   	// #4
  405e88:	mov	x11, xzr
  405e8c:	mov	x1, x11
  405e90:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405e94:	add	x3, x3, #0xbc0
  405e98:	bl	40613c <ferror@plt+0x3c6c>
  405e9c:	ldur	w8, [x29, #-12]
  405ea0:	and	w8, w8, #0x8000
  405ea4:	cbz	w8, 405ee0 <ferror@plt+0x3a10>
  405ea8:	ldur	w8, [x29, #-12]
  405eac:	and	w8, w8, #0xffff7fff
  405eb0:	stur	w8, [x29, #-12]
  405eb4:	ldur	w8, [x29, #-12]
  405eb8:	cmp	w8, #0x0
  405ebc:	ldr	x9, [sp, #16]
  405ec0:	ldr	x10, [sp, #8]
  405ec4:	csel	x2, x9, x10, ne  // ne = any
  405ec8:	mov	w0, #0x4                   	// #4
  405ecc:	mov	x11, xzr
  405ed0:	mov	x1, x11
  405ed4:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405ed8:	add	x3, x3, #0xbc6
  405edc:	bl	40613c <ferror@plt+0x3c6c>
  405ee0:	ldur	w8, [x29, #-12]
  405ee4:	and	w8, w8, #0x4000
  405ee8:	cbz	w8, 405f24 <ferror@plt+0x3a54>
  405eec:	ldur	w8, [x29, #-12]
  405ef0:	and	w8, w8, #0xffffbfff
  405ef4:	stur	w8, [x29, #-12]
  405ef8:	ldur	w8, [x29, #-12]
  405efc:	cmp	w8, #0x0
  405f00:	ldr	x9, [sp, #16]
  405f04:	ldr	x10, [sp, #8]
  405f08:	csel	x2, x9, x10, ne  // ne = any
  405f0c:	mov	w0, #0x4                   	// #4
  405f10:	mov	x11, xzr
  405f14:	mov	x1, x11
  405f18:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405f1c:	add	x3, x3, #0xbce
  405f20:	bl	40613c <ferror@plt+0x3c6c>
  405f24:	ldur	w8, [x29, #-12]
  405f28:	and	w8, w8, #0x2000
  405f2c:	cbz	w8, 405f68 <ferror@plt+0x3a98>
  405f30:	ldur	w8, [x29, #-12]
  405f34:	and	w8, w8, #0xffffdfff
  405f38:	stur	w8, [x29, #-12]
  405f3c:	ldur	w8, [x29, #-12]
  405f40:	cmp	w8, #0x0
  405f44:	ldr	x9, [sp, #16]
  405f48:	ldr	x10, [sp, #8]
  405f4c:	csel	x2, x9, x10, ne  // ne = any
  405f50:	mov	w0, #0x4                   	// #4
  405f54:	mov	x11, xzr
  405f58:	mov	x1, x11
  405f5c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405f60:	add	x3, x3, #0xbd8
  405f64:	bl	40613c <ferror@plt+0x3c6c>
  405f68:	ldur	w8, [x29, #-12]
  405f6c:	and	w8, w8, #0x20
  405f70:	cbz	w8, 405fac <ferror@plt+0x3adc>
  405f74:	ldur	w8, [x29, #-12]
  405f78:	and	w8, w8, #0xffffffdf
  405f7c:	stur	w8, [x29, #-12]
  405f80:	ldur	w8, [x29, #-12]
  405f84:	cmp	w8, #0x0
  405f88:	ldr	x9, [sp, #16]
  405f8c:	ldr	x10, [sp, #8]
  405f90:	csel	x2, x9, x10, ne  // ne = any
  405f94:	mov	w0, #0x4                   	// #4
  405f98:	mov	x11, xzr
  405f9c:	mov	x1, x11
  405fa0:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405fa4:	add	x3, x3, #0xbe0
  405fa8:	bl	40613c <ferror@plt+0x3c6c>
  405fac:	ldur	w8, [x29, #-12]
  405fb0:	and	w8, w8, #0x1
  405fb4:	cbz	w8, 405ff0 <ferror@plt+0x3b20>
  405fb8:	ldur	w8, [x29, #-12]
  405fbc:	and	w8, w8, #0xfffffffe
  405fc0:	stur	w8, [x29, #-12]
  405fc4:	ldur	w8, [x29, #-12]
  405fc8:	cmp	w8, #0x0
  405fcc:	ldr	x9, [sp, #16]
  405fd0:	ldr	x10, [sp, #8]
  405fd4:	csel	x2, x9, x10, ne  // ne = any
  405fd8:	mov	w0, #0x4                   	// #4
  405fdc:	mov	x11, xzr
  405fe0:	mov	x1, x11
  405fe4:	adrp	x3, 417000 <ferror@plt+0x14b30>
  405fe8:	add	x3, x3, #0xbf1
  405fec:	bl	40613c <ferror@plt+0x3c6c>
  405ff0:	ldur	w8, [x29, #-12]
  405ff4:	and	w8, w8, #0x10000
  405ff8:	cbz	w8, 406034 <ferror@plt+0x3b64>
  405ffc:	ldur	w8, [x29, #-12]
  406000:	and	w8, w8, #0xfffeffff
  406004:	stur	w8, [x29, #-12]
  406008:	ldur	w8, [x29, #-12]
  40600c:	cmp	w8, #0x0
  406010:	ldr	x9, [sp, #16]
  406014:	ldr	x10, [sp, #8]
  406018:	csel	x2, x9, x10, ne  // ne = any
  40601c:	mov	w0, #0x4                   	// #4
  406020:	mov	x11, xzr
  406024:	mov	x1, x11
  406028:	adrp	x3, 417000 <ferror@plt+0x14b30>
  40602c:	add	x3, x3, #0xbeb
  406030:	bl	40613c <ferror@plt+0x3c6c>
  406034:	ldur	w8, [x29, #-12]
  406038:	and	w8, w8, #0x20000
  40603c:	cbz	w8, 406078 <ferror@plt+0x3ba8>
  406040:	ldur	w8, [x29, #-12]
  406044:	and	w8, w8, #0xfffdffff
  406048:	stur	w8, [x29, #-12]
  40604c:	ldur	w8, [x29, #-12]
  406050:	cmp	w8, #0x0
  406054:	ldr	x9, [sp, #16]
  406058:	ldr	x10, [sp, #8]
  40605c:	csel	x2, x9, x10, ne  // ne = any
  406060:	mov	w0, #0x4                   	// #4
  406064:	mov	x11, xzr
  406068:	mov	x1, x11
  40606c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  406070:	add	x3, x3, #0xbf4
  406074:	bl	40613c <ferror@plt+0x3c6c>
  406078:	ldur	w8, [x29, #-12]
  40607c:	and	w8, w8, #0x40000
  406080:	cbz	w8, 4060bc <ferror@plt+0x3bec>
  406084:	ldur	w8, [x29, #-12]
  406088:	and	w8, w8, #0xfffbffff
  40608c:	stur	w8, [x29, #-12]
  406090:	ldur	w8, [x29, #-12]
  406094:	cmp	w8, #0x0
  406098:	ldr	x9, [sp, #16]
  40609c:	ldr	x10, [sp, #8]
  4060a0:	csel	x2, x9, x10, ne  // ne = any
  4060a4:	mov	w0, #0x4                   	// #4
  4060a8:	mov	x11, xzr
  4060ac:	mov	x1, x11
  4060b0:	adrp	x3, 417000 <ferror@plt+0x14b30>
  4060b4:	add	x3, x3, #0xbfc
  4060b8:	bl	40613c <ferror@plt+0x3c6c>
  4060bc:	ldur	w8, [x29, #-12]
  4060c0:	cbz	w8, 4060e0 <ferror@plt+0x3c10>
  4060c4:	ldur	w3, [x29, #-12]
  4060c8:	mov	w0, #0x4                   	// #4
  4060cc:	mov	x8, xzr
  4060d0:	mov	x1, x8
  4060d4:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4060d8:	add	x2, x2, #0xc01
  4060dc:	bl	40782c <ferror@plt+0x535c>
  4060e0:	ldur	w8, [x29, #-16]
  4060e4:	cbz	w8, 406108 <ferror@plt+0x3c38>
  4060e8:	mov	w0, #0x4                   	// #4
  4060ec:	mov	x8, xzr
  4060f0:	mov	x1, x8
  4060f4:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4060f8:	add	x2, x2, #0xc04
  4060fc:	adrp	x3, 417000 <ferror@plt+0x14b30>
  406100:	add	x3, x3, #0xc08
  406104:	bl	40613c <ferror@plt+0x3c6c>
  406108:	mov	w0, #0x4                   	// #4
  40610c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406110:	add	x1, x1, #0xc0f
  406114:	bl	411280 <ferror@plt+0xedb0>
  406118:	ldp	x29, x30, [sp, #64]
  40611c:	add	sp, sp, #0x50
  406120:	ret
  406124:	sub	sp, sp, #0x10
  406128:	str	x0, [sp, #8]
  40612c:	ldr	x8, [sp, #8]
  406130:	ldr	w0, [x8, #4]
  406134:	add	sp, sp, #0x10
  406138:	ret
  40613c:	sub	sp, sp, #0x30
  406140:	stp	x29, x30, [sp, #32]
  406144:	add	x29, sp, #0x20
  406148:	mov	w8, #0x6                   	// #6
  40614c:	stur	w0, [x29, #-4]
  406150:	str	x1, [sp, #16]
  406154:	str	x2, [sp, #8]
  406158:	str	x3, [sp]
  40615c:	ldur	w0, [x29, #-4]
  406160:	ldr	x2, [sp, #16]
  406164:	ldr	x3, [sp, #8]
  406168:	ldr	x4, [sp]
  40616c:	mov	w1, w8
  406170:	bl	411bb4 <ferror@plt+0xf6e4>
  406174:	ldp	x29, x30, [sp, #32]
  406178:	add	sp, sp, #0x30
  40617c:	ret
  406180:	stp	x29, x30, [sp, #-32]!
  406184:	str	x28, [sp, #16]
  406188:	mov	x29, sp
  40618c:	sub	sp, sp, #0x210
  406190:	sub	x8, x29, #0x10
  406194:	str	x0, [x8, #8]
  406198:	str	x1, [x8]
  40619c:	ldr	x9, [x8]
  4061a0:	ldrh	w10, [x9, #2]
  4061a4:	and	w10, w10, #0x8000
  4061a8:	str	x8, [sp, #216]
  4061ac:	cbz	w10, 40662c <ferror@plt+0x415c>
  4061b0:	ldr	x8, [sp, #216]
  4061b4:	ldr	x9, [x8]
  4061b8:	add	x2, x9, #0x4
  4061bc:	ldr	x9, [x8]
  4061c0:	ldrh	w10, [x9]
  4061c4:	mov	w0, w10
  4061c8:	sxtw	x9, w0
  4061cc:	subs	x9, x9, #0x4
  4061d0:	add	x11, sp, #0xe8
  4061d4:	mov	x0, x11
  4061d8:	mov	w1, #0x22                  	// #34
  4061dc:	mov	w3, w9
  4061e0:	str	x11, [sp, #208]
  4061e4:	bl	41659c <ferror@plt+0x140cc>
  4061e8:	ldr	x8, [sp, #208]
  4061ec:	ldr	x11, [x8, #8]
  4061f0:	cbz	x11, 406204 <ferror@plt+0x3d34>
  4061f4:	add	x8, sp, #0xe8
  4061f8:	ldr	x0, [x8, #8]
  4061fc:	bl	4078f0 <ferror@plt+0x5420>
  406200:	bl	407870 <ferror@plt+0x53a0>
  406204:	add	x8, sp, #0xe8
  406208:	ldr	x8, [x8, #16]
  40620c:	cbz	x8, 406238 <ferror@plt+0x3d68>
  406210:	add	x8, sp, #0xe8
  406214:	ldr	x0, [x8, #16]
  406218:	bl	40794c <ferror@plt+0x547c>
  40621c:	and	w3, w0, #0xffff
  406220:	mov	w0, #0x4                   	// #4
  406224:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406228:	add	x1, x1, #0xc12
  40622c:	adrp	x2, 417000 <ferror@plt+0x14b30>
  406230:	add	x2, x2, #0xc1b
  406234:	bl	407908 <ferror@plt+0x5438>
  406238:	add	x8, sp, #0xe8
  40623c:	ldr	x8, [x8, #24]
  406240:	cbz	x8, 406274 <ferror@plt+0x3da4>
  406244:	add	x8, sp, #0xe8
  406248:	ldr	x0, [x8, #24]
  40624c:	bl	406124 <ferror@plt+0x3c54>
  406250:	mov	w9, #0x4                   	// #4
  406254:	str	w0, [sp, #204]
  406258:	mov	w0, w9
  40625c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406260:	add	x1, x1, #0xc28
  406264:	adrp	x2, 417000 <ferror@plt+0x14b30>
  406268:	add	x2, x2, #0xc2d
  40626c:	ldr	w3, [sp, #204]
  406270:	bl	407908 <ferror@plt+0x5438>
  406274:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  406278:	add	x8, x8, #0xed8
  40627c:	ldr	w9, [x8]
  406280:	cbnz	w9, 406288 <ferror@plt+0x3db8>
  406284:	b	40663c <ferror@plt+0x416c>
  406288:	bl	411124 <ferror@plt+0xec54>
  40628c:	tbnz	w0, #0, 4062b0 <ferror@plt+0x3de0>
  406290:	ldr	x8, [sp, #216]
  406294:	ldr	x0, [x8, #8]
  406298:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  40629c:	add	x9, x9, #0x3a0
  4062a0:	ldr	x2, [x9]
  4062a4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4062a8:	add	x1, x1, #0xc36
  4062ac:	bl	4024a0 <fprintf@plt>
  4062b0:	add	x8, sp, #0xe8
  4062b4:	ldr	x8, [x8, #32]
  4062b8:	cbz	x8, 4062f4 <ferror@plt+0x3e24>
  4062bc:	ldr	x8, [sp, #216]
  4062c0:	ldr	x0, [x8, #8]
  4062c4:	add	x9, sp, #0xe8
  4062c8:	ldr	x9, [x9, #32]
  4062cc:	str	x0, [sp, #192]
  4062d0:	mov	x0, x9
  4062d4:	bl	4078f0 <ferror@plt+0x5420>
  4062d8:	ldr	x8, [sp, #192]
  4062dc:	str	w0, [sp, #188]
  4062e0:	mov	x0, x8
  4062e4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4062e8:	add	x1, x1, #0xc3d
  4062ec:	ldr	w2, [sp, #188]
  4062f0:	bl	407964 <ferror@plt+0x5494>
  4062f4:	add	x8, sp, #0xe8
  4062f8:	ldr	x8, [x8, #40]
  4062fc:	cbz	x8, 406338 <ferror@plt+0x3e68>
  406300:	ldr	x8, [sp, #216]
  406304:	ldr	x0, [x8, #8]
  406308:	add	x9, sp, #0xe8
  40630c:	ldr	x9, [x9, #40]
  406310:	str	x0, [sp, #176]
  406314:	mov	x0, x9
  406318:	bl	4078f0 <ferror@plt+0x5420>
  40631c:	ldr	x8, [sp, #176]
  406320:	str	w0, [sp, #172]
  406324:	mov	x0, x8
  406328:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40632c:	add	x1, x1, #0xc45
  406330:	ldr	w2, [sp, #172]
  406334:	bl	407964 <ferror@plt+0x5494>
  406338:	add	x8, sp, #0xe8
  40633c:	ldr	x8, [x8, #48]
  406340:	cbz	x8, 40637c <ferror@plt+0x3eac>
  406344:	ldr	x8, [sp, #216]
  406348:	ldr	x0, [x8, #8]
  40634c:	add	x9, sp, #0xe8
  406350:	ldr	x9, [x9, #48]
  406354:	str	x0, [sp, #160]
  406358:	mov	x0, x9
  40635c:	bl	4078f0 <ferror@plt+0x5420>
  406360:	ldr	x8, [sp, #160]
  406364:	str	w0, [sp, #156]
  406368:	mov	x0, x8
  40636c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406370:	add	x1, x1, #0xc4b
  406374:	ldr	w2, [sp, #156]
  406378:	bl	407964 <ferror@plt+0x5494>
  40637c:	add	x8, sp, #0xe8
  406380:	ldr	x8, [x8, #56]
  406384:	cbz	x8, 4063c0 <ferror@plt+0x3ef0>
  406388:	ldr	x8, [sp, #216]
  40638c:	ldr	x0, [x8, #8]
  406390:	add	x9, sp, #0xe8
  406394:	ldr	x9, [x9, #56]
  406398:	str	x0, [sp, #144]
  40639c:	mov	x0, x9
  4063a0:	bl	4078f0 <ferror@plt+0x5420>
  4063a4:	ldr	x8, [sp, #144]
  4063a8:	str	w0, [sp, #140]
  4063ac:	mov	x0, x8
  4063b0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4063b4:	add	x1, x1, #0xc56
  4063b8:	ldr	w2, [sp, #140]
  4063bc:	bl	407964 <ferror@plt+0x5494>
  4063c0:	add	x8, sp, #0xe8
  4063c4:	ldr	x8, [x8, #64]
  4063c8:	cbz	x8, 406404 <ferror@plt+0x3f34>
  4063cc:	ldr	x8, [sp, #216]
  4063d0:	ldr	x0, [x8, #8]
  4063d4:	add	x9, sp, #0xe8
  4063d8:	ldr	x9, [x9, #64]
  4063dc:	str	x0, [sp, #128]
  4063e0:	mov	x0, x9
  4063e4:	bl	4078f0 <ferror@plt+0x5420>
  4063e8:	ldr	x8, [sp, #128]
  4063ec:	str	w0, [sp, #124]
  4063f0:	mov	x0, x8
  4063f4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4063f8:	add	x1, x1, #0xc60
  4063fc:	ldr	w2, [sp, #124]
  406400:	bl	407964 <ferror@plt+0x5494>
  406404:	add	x8, sp, #0xe8
  406408:	ldr	x8, [x8, #88]
  40640c:	cbz	x8, 406448 <ferror@plt+0x3f78>
  406410:	ldr	x8, [sp, #216]
  406414:	ldr	x0, [x8, #8]
  406418:	add	x9, sp, #0xe8
  40641c:	ldr	x9, [x9, #88]
  406420:	str	x0, [sp, #112]
  406424:	mov	x0, x9
  406428:	bl	4078f0 <ferror@plt+0x5420>
  40642c:	ldr	x8, [sp, #112]
  406430:	str	w0, [sp, #108]
  406434:	mov	x0, x8
  406438:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40643c:	add	x1, x1, #0xc69
  406440:	ldr	w2, [sp, #108]
  406444:	bl	407964 <ferror@plt+0x5494>
  406448:	add	x8, sp, #0xe8
  40644c:	ldr	x8, [x8, #72]
  406450:	cbz	x8, 40648c <ferror@plt+0x3fbc>
  406454:	ldr	x8, [sp, #216]
  406458:	ldr	x0, [x8, #8]
  40645c:	add	x9, sp, #0xe8
  406460:	ldr	x9, [x9, #72]
  406464:	str	x0, [sp, #96]
  406468:	mov	x0, x9
  40646c:	bl	4078f0 <ferror@plt+0x5420>
  406470:	ldr	x8, [sp, #96]
  406474:	str	w0, [sp, #92]
  406478:	mov	x0, x8
  40647c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406480:	add	x1, x1, #0xc7d
  406484:	ldr	w2, [sp, #92]
  406488:	bl	407964 <ferror@plt+0x5494>
  40648c:	add	x8, sp, #0xe8
  406490:	ldr	x8, [x8, #216]
  406494:	cbz	x8, 4064d0 <ferror@plt+0x4000>
  406498:	ldr	x8, [sp, #216]
  40649c:	ldr	x0, [x8, #8]
  4064a0:	add	x9, sp, #0xe8
  4064a4:	ldr	x9, [x9, #216]
  4064a8:	str	x0, [sp, #80]
  4064ac:	mov	x0, x9
  4064b0:	bl	4078f0 <ferror@plt+0x5420>
  4064b4:	ldr	x8, [sp, #80]
  4064b8:	str	w0, [sp, #76]
  4064bc:	mov	x0, x8
  4064c0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4064c4:	add	x1, x1, #0xc77
  4064c8:	ldr	w2, [sp, #76]
  4064cc:	bl	407964 <ferror@plt+0x5494>
  4064d0:	add	x8, sp, #0xe8
  4064d4:	ldr	x8, [x8, #224]
  4064d8:	cbz	x8, 406514 <ferror@plt+0x4044>
  4064dc:	ldr	x8, [sp, #216]
  4064e0:	ldr	x0, [x8, #8]
  4064e4:	add	x9, sp, #0xe8
  4064e8:	ldr	x9, [x9, #224]
  4064ec:	str	x0, [sp, #64]
  4064f0:	mov	x0, x9
  4064f4:	bl	4078f0 <ferror@plt+0x5420>
  4064f8:	ldr	x8, [sp, #64]
  4064fc:	str	w0, [sp, #60]
  406500:	mov	x0, x8
  406504:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406508:	add	x1, x1, #0xc83
  40650c:	ldr	w2, [sp, #60]
  406510:	bl	407964 <ferror@plt+0x5494>
  406514:	add	x8, sp, #0xe8
  406518:	ldr	x8, [x8, #256]
  40651c:	cbz	x8, 406558 <ferror@plt+0x4088>
  406520:	ldr	x8, [sp, #216]
  406524:	ldr	x0, [x8, #8]
  406528:	add	x9, sp, #0xe8
  40652c:	ldr	x9, [x9, #256]
  406530:	str	x0, [sp, #48]
  406534:	mov	x0, x9
  406538:	bl	4078f0 <ferror@plt+0x5420>
  40653c:	ldr	x8, [sp, #48]
  406540:	str	w0, [sp, #44]
  406544:	mov	x0, x8
  406548:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40654c:	add	x1, x1, #0xc94
  406550:	ldr	w2, [sp, #44]
  406554:	bl	407964 <ferror@plt+0x5494>
  406558:	add	x8, sp, #0xe8
  40655c:	ldr	x8, [x8, #232]
  406560:	cbz	x8, 40659c <ferror@plt+0x40cc>
  406564:	ldr	x8, [sp, #216]
  406568:	ldr	x0, [x8, #8]
  40656c:	add	x9, sp, #0xe8
  406570:	ldr	x9, [x9, #232]
  406574:	str	x0, [sp, #32]
  406578:	mov	x0, x9
  40657c:	bl	4078f0 <ferror@plt+0x5420>
  406580:	ldr	x8, [sp, #32]
  406584:	str	w0, [sp, #28]
  406588:	mov	x0, x8
  40658c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406590:	add	x1, x1, #0xca3
  406594:	ldr	w2, [sp, #28]
  406598:	bl	407964 <ferror@plt+0x5494>
  40659c:	add	x8, sp, #0xe8
  4065a0:	ldr	x8, [x8, #272]
  4065a4:	cbz	x8, 4065e4 <ferror@plt+0x4114>
  4065a8:	add	x8, sp, #0xe8
  4065ac:	ldr	x0, [x8, #272]
  4065b0:	bl	406124 <ferror@plt+0x3c54>
  4065b4:	str	w0, [sp, #228]
  4065b8:	ldr	w0, [sp, #228]
  4065bc:	bl	40f8d4 <ferror@plt+0xd404>
  4065c0:	mov	w9, #0x4                   	// #4
  4065c4:	str	x0, [sp, #16]
  4065c8:	mov	w0, w9
  4065cc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4065d0:	add	x1, x1, #0xdac
  4065d4:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4065d8:	add	x2, x2, #0xcaf
  4065dc:	ldr	x3, [sp, #16]
  4065e0:	bl	40613c <ferror@plt+0x3c6c>
  4065e4:	add	x8, sp, #0xe8
  4065e8:	ldr	x8, [x8, #264]
  4065ec:	cbz	x8, 406628 <ferror@plt+0x4158>
  4065f0:	ldr	x8, [sp, #216]
  4065f4:	ldr	x0, [x8, #8]
  4065f8:	add	x9, sp, #0xe8
  4065fc:	ldr	x9, [x9, #264]
  406600:	str	x0, [sp, #8]
  406604:	mov	x0, x9
  406608:	bl	4078f0 <ferror@plt+0x5420>
  40660c:	ldr	x8, [sp, #8]
  406610:	str	w0, [sp, #4]
  406614:	mov	x0, x8
  406618:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40661c:	add	x1, x1, #0xcbf
  406620:	ldr	w2, [sp, #4]
  406624:	bl	407964 <ferror@plt+0x5494>
  406628:	b	40663c <ferror@plt+0x416c>
  40662c:	ldr	x8, [sp, #216]
  406630:	ldr	x0, [x8]
  406634:	bl	4078f0 <ferror@plt+0x5420>
  406638:	bl	407870 <ferror@plt+0x53a0>
  40663c:	add	sp, sp, #0x210
  406640:	ldr	x28, [sp, #16]
  406644:	ldp	x29, x30, [sp], #32
  406648:	ret
  40664c:	sub	sp, sp, #0x50
  406650:	stp	x29, x30, [sp, #64]
  406654:	add	x29, sp, #0x40
  406658:	mov	w8, #0x3                   	// #3
  40665c:	add	x9, sp, #0x10
  406660:	stur	x0, [x29, #-8]
  406664:	stur	w1, [x29, #-12]
  406668:	ldur	x10, [x29, #-8]
  40666c:	add	x2, x10, #0x4
  406670:	ldur	x10, [x29, #-8]
  406674:	ldrh	w11, [x10]
  406678:	mov	w0, w11
  40667c:	sxtw	x10, w0
  406680:	subs	x10, x10, #0x4
  406684:	mov	x0, x9
  406688:	mov	w1, w8
  40668c:	mov	w3, w10
  406690:	str	x9, [sp, #8]
  406694:	bl	41659c <ferror@plt+0x140cc>
  406698:	ldr	x9, [sp, #8]
  40669c:	ldr	x12, [x9, #8]
  4066a0:	cbz	x12, 4066b4 <ferror@plt+0x41e4>
  4066a4:	add	x8, sp, #0x10
  4066a8:	ldr	x0, [x8, #8]
  4066ac:	bl	40794c <ferror@plt+0x547c>
  4066b0:	bl	4079ec <ferror@plt+0x551c>
  4066b4:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4066b8:	add	x8, x8, #0xed8
  4066bc:	ldr	w9, [x8]
  4066c0:	cbnz	w9, 4066c8 <ferror@plt+0x41f8>
  4066c4:	b	4066e4 <ferror@plt+0x4214>
  4066c8:	add	x8, sp, #0x10
  4066cc:	ldr	x8, [x8, #16]
  4066d0:	cbz	x8, 4066e4 <ferror@plt+0x4214>
  4066d4:	add	x8, sp, #0x10
  4066d8:	ldr	x0, [x8, #16]
  4066dc:	ldur	w1, [x29, #-12]
  4066e0:	bl	40939c <ferror@plt+0x6ecc>
  4066e4:	ldp	x29, x30, [sp, #64]
  4066e8:	add	sp, sp, #0x50
  4066ec:	ret
  4066f0:	sub	sp, sp, #0x20
  4066f4:	stp	x29, x30, [sp, #16]
  4066f8:	add	x29, sp, #0x10
  4066fc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  406700:	add	x8, x8, #0x330
  406704:	str	w0, [sp, #8]
  406708:	str	x1, [sp]
  40670c:	mov	x0, x8
  406710:	bl	40fe6c <ferror@plt+0xd99c>
  406714:	ldr	w9, [sp, #8]
  406718:	cmp	w9, #0x0
  40671c:	cset	w9, le
  406720:	tbnz	w9, #0, 40680c <ferror@plt+0x433c>
  406724:	ldr	x8, [sp]
  406728:	ldr	x0, [x8]
  40672c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406730:	add	x1, x1, #0xb25
  406734:	bl	40d114 <ferror@plt+0xac44>
  406738:	and	w9, w0, #0x1
  40673c:	cbz	w9, 40675c <ferror@plt+0x428c>
  406740:	ldr	x8, [sp]
  406744:	ldr	x0, [x8]
  406748:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40674c:	add	x1, x1, #0xb29
  406750:	bl	40d114 <ferror@plt+0xac44>
  406754:	and	w9, w0, #0x1
  406758:	cbnz	w9, 406778 <ferror@plt+0x42a8>
  40675c:	ldr	w8, [sp, #8]
  406760:	subs	w0, w8, #0x1
  406764:	ldr	x9, [sp]
  406768:	add	x1, x9, #0x8
  40676c:	bl	406864 <ferror@plt+0x4394>
  406770:	stur	w0, [x29, #-4]
  406774:	b	406854 <ferror@plt+0x4384>
  406778:	ldr	x8, [sp]
  40677c:	ldr	x0, [x8]
  406780:	adrp	x1, 418000 <ferror@plt+0x15b30>
  406784:	add	x1, x1, #0x3c0
  406788:	bl	40d114 <ferror@plt+0xac44>
  40678c:	and	w9, w0, #0x1
  406790:	cbz	w9, 4067cc <ferror@plt+0x42fc>
  406794:	ldr	x8, [sp]
  406798:	ldr	x0, [x8]
  40679c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4067a0:	add	x1, x1, #0x640
  4067a4:	bl	40d114 <ferror@plt+0xac44>
  4067a8:	and	w9, w0, #0x1
  4067ac:	cbz	w9, 4067cc <ferror@plt+0x42fc>
  4067b0:	ldr	x8, [sp]
  4067b4:	ldr	x0, [x8]
  4067b8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4067bc:	add	x1, x1, #0x644
  4067c0:	bl	40d114 <ferror@plt+0xac44>
  4067c4:	and	w9, w0, #0x1
  4067c8:	cbnz	w9, 4067e8 <ferror@plt+0x4318>
  4067cc:	ldr	w8, [sp, #8]
  4067d0:	subs	w0, w8, #0x1
  4067d4:	ldr	x9, [sp]
  4067d8:	add	x1, x9, #0x8
  4067dc:	bl	4075ec <ferror@plt+0x511c>
  4067e0:	stur	w0, [x29, #-4]
  4067e4:	b	406854 <ferror@plt+0x4384>
  4067e8:	ldr	x8, [sp]
  4067ec:	ldr	x0, [x8]
  4067f0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4067f4:	add	x1, x1, #0x21c
  4067f8:	bl	40d114 <ferror@plt+0xac44>
  4067fc:	and	w9, w0, #0x1
  406800:	cbnz	w9, 406808 <ferror@plt+0x4338>
  406804:	bl	4077f0 <ferror@plt+0x5320>
  406808:	b	406828 <ferror@plt+0x4358>
  40680c:	mov	w8, wzr
  406810:	mov	w0, w8
  406814:	mov	x9, xzr
  406818:	mov	x1, x9
  40681c:	bl	4075ec <ferror@plt+0x511c>
  406820:	stur	w0, [x29, #-4]
  406824:	b	406854 <ferror@plt+0x4384>
  406828:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40682c:	add	x8, x8, #0x3e8
  406830:	ldr	x0, [x8]
  406834:	ldr	x8, [sp]
  406838:	ldr	x2, [x8]
  40683c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406840:	add	x1, x1, #0xb30
  406844:	bl	4024a0 <fprintf@plt>
  406848:	mov	w9, #0xffffffff            	// #-1
  40684c:	mov	w0, w9
  406850:	bl	401f00 <exit@plt>
  406854:	ldur	w0, [x29, #-4]
  406858:	ldp	x29, x30, [sp, #16]
  40685c:	add	sp, sp, #0x20
  406860:	ret
  406864:	stp	x29, x30, [sp, #-32]!
  406868:	str	x28, [sp, #16]
  40686c:	mov	x29, sp
  406870:	sub	sp, sp, #0x2b0
  406874:	mov	x2, #0x220                 	// #544
  406878:	mov	w8, #0x20                  	// #32
  40687c:	mov	w9, #0x13                  	// #19
  406880:	mov	w10, #0x1                   	// #1
  406884:	mov	w11, #0x7                   	// #7
  406888:	mov	x12, xzr
  40688c:	mov	w13, #0xffffffff            	// #-1
  406890:	mov	w14, #0xff                  	// #255
  406894:	mov	w15, wzr
  406898:	mov	w16, #0xffff                	// #65535
  40689c:	mov	w17, #0x0                   	// #0
  4068a0:	adrp	x18, 42a000 <ferror@plt+0x27b30>
  4068a4:	add	x18, x18, #0x3e8
  4068a8:	add	x3, sp, #0x80
  4068ac:	stur	w0, [x29, #-8]
  4068b0:	stur	x1, [x29, #-16]
  4068b4:	mov	x0, x3
  4068b8:	mov	w1, w15
  4068bc:	str	w8, [sp, #60]
  4068c0:	str	w9, [sp, #56]
  4068c4:	str	w10, [sp, #52]
  4068c8:	str	w11, [sp, #48]
  4068cc:	str	x12, [sp, #40]
  4068d0:	str	w13, [sp, #36]
  4068d4:	str	w14, [sp, #32]
  4068d8:	str	w16, [sp, #28]
  4068dc:	str	w17, [sp, #24]
  4068e0:	str	x18, [sp, #16]
  4068e4:	str	x3, [sp, #8]
  4068e8:	bl	402100 <memset@plt>
  4068ec:	ldr	w8, [sp, #60]
  4068f0:	str	w8, [sp, #128]
  4068f4:	ldr	w9, [sp, #56]
  4068f8:	ldr	x12, [sp, #8]
  4068fc:	strh	w9, [x12, #4]
  406900:	ldr	w10, [sp, #52]
  406904:	strh	w10, [x12, #6]
  406908:	ldr	w11, [sp, #48]
  40690c:	strb	w11, [x12, #16]
  406910:	ldr	x18, [sp, #40]
  406914:	str	x18, [sp, #120]
  406918:	ldr	w13, [sp, #36]
  40691c:	str	w13, [sp, #116]
  406920:	ldr	w14, [sp, #32]
  406924:	strb	w14, [sp, #115]
  406928:	strb	w14, [sp, #114]
  40692c:	strb	w14, [sp, #113]
  406930:	strb	w14, [sp, #112]
  406934:	strb	w14, [sp, #111]
  406938:	strb	w14, [sp, #110]
  40693c:	strb	w14, [sp, #109]
  406940:	strb	w14, [sp, #108]
  406944:	strb	w14, [sp, #107]
  406948:	strb	w14, [sp, #106]
  40694c:	strb	w14, [sp, #105]
  406950:	strb	w14, [sp, #104]
  406954:	str	wzr, [sp, #100]
  406958:	ldr	w15, [sp, #28]
  40695c:	strh	w15, [sp, #98]
  406960:	strb	w14, [sp, #97]
  406964:	strh	w15, [sp, #94]
  406968:	ldr	w16, [sp, #24]
  40696c:	strh	w16, [sp, #92]
  406970:	ldur	w8, [x29, #-8]
  406974:	cmp	w8, #0x0
  406978:	cset	w8, le
  40697c:	tbnz	w8, #0, 407258 <ferror@plt+0x4d88>
  406980:	ldur	x8, [x29, #-16]
  406984:	ldr	x0, [x8]
  406988:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40698c:	add	x1, x1, #0x6e2
  406990:	bl	402220 <strcmp@plt>
  406994:	cbnz	w0, 4069d0 <ferror@plt+0x4500>
  406998:	ldur	x8, [x29, #-16]
  40699c:	add	x8, x8, #0x8
  4069a0:	stur	x8, [x29, #-16]
  4069a4:	ldur	w9, [x29, #-8]
  4069a8:	subs	w9, w9, #0x1
  4069ac:	stur	w9, [x29, #-8]
  4069b0:	cmp	w9, #0x0
  4069b4:	cset	w9, gt
  4069b8:	tbnz	w9, #0, 4069c0 <ferror@plt+0x44f0>
  4069bc:	bl	40cd88 <ferror@plt+0xa8b8>
  4069c0:	ldur	x8, [x29, #-16]
  4069c4:	ldr	x8, [x8]
  4069c8:	str	x8, [sp, #120]
  4069cc:	b	40723c <ferror@plt+0x4d6c>
  4069d0:	ldur	x8, [x29, #-16]
  4069d4:	ldr	x0, [x8]
  4069d8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4069dc:	add	x1, x1, #0xc45
  4069e0:	bl	402220 <strcmp@plt>
  4069e4:	cbnz	w0, 406a3c <ferror@plt+0x456c>
  4069e8:	ldur	x8, [x29, #-16]
  4069ec:	add	x8, x8, #0x8
  4069f0:	stur	x8, [x29, #-16]
  4069f4:	ldur	w9, [x29, #-8]
  4069f8:	subs	w9, w9, #0x1
  4069fc:	stur	w9, [x29, #-8]
  406a00:	cmp	w9, #0x0
  406a04:	cset	w9, gt
  406a08:	tbnz	w9, #0, 406a10 <ferror@plt+0x4540>
  406a0c:	bl	40cd88 <ferror@plt+0xa8b8>
  406a10:	ldur	x8, [x29, #-16]
  406a14:	ldr	x2, [x8]
  406a18:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406a1c:	add	x0, x0, #0xc45
  406a20:	add	x1, sp, #0x6a
  406a24:	bl	407ab8 <ferror@plt+0x55e8>
  406a28:	tbnz	w0, #0, 406a38 <ferror@plt+0x4568>
  406a2c:	mov	w8, #0xffffffff            	// #-1
  406a30:	stur	w8, [x29, #-4]
  406a34:	b	4075d8 <ferror@plt+0x5108>
  406a38:	b	40723c <ferror@plt+0x4d6c>
  406a3c:	ldur	x8, [x29, #-16]
  406a40:	ldr	x0, [x8]
  406a44:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406a48:	add	x1, x1, #0xc3d
  406a4c:	bl	402220 <strcmp@plt>
  406a50:	cbnz	w0, 406aa8 <ferror@plt+0x45d8>
  406a54:	ldur	x8, [x29, #-16]
  406a58:	add	x8, x8, #0x8
  406a5c:	stur	x8, [x29, #-16]
  406a60:	ldur	w9, [x29, #-8]
  406a64:	subs	w9, w9, #0x1
  406a68:	stur	w9, [x29, #-8]
  406a6c:	cmp	w9, #0x0
  406a70:	cset	w9, gt
  406a74:	tbnz	w9, #0, 406a7c <ferror@plt+0x45ac>
  406a78:	bl	40cd88 <ferror@plt+0xa8b8>
  406a7c:	ldur	x8, [x29, #-16]
  406a80:	ldr	x2, [x8]
  406a84:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406a88:	add	x0, x0, #0xc3d
  406a8c:	add	x1, sp, #0x6b
  406a90:	bl	407ab8 <ferror@plt+0x55e8>
  406a94:	tbnz	w0, #0, 406aa4 <ferror@plt+0x45d4>
  406a98:	mov	w8, #0xffffffff            	// #-1
  406a9c:	stur	w8, [x29, #-4]
  406aa0:	b	4075d8 <ferror@plt+0x5108>
  406aa4:	b	40723c <ferror@plt+0x4d6c>
  406aa8:	ldur	x8, [x29, #-16]
  406aac:	ldr	x0, [x8]
  406ab0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406ab4:	add	x1, x1, #0xc56
  406ab8:	bl	402220 <strcmp@plt>
  406abc:	cbnz	w0, 406b14 <ferror@plt+0x4644>
  406ac0:	ldur	x8, [x29, #-16]
  406ac4:	add	x8, x8, #0x8
  406ac8:	stur	x8, [x29, #-16]
  406acc:	ldur	w9, [x29, #-8]
  406ad0:	subs	w9, w9, #0x1
  406ad4:	stur	w9, [x29, #-8]
  406ad8:	cmp	w9, #0x0
  406adc:	cset	w9, gt
  406ae0:	tbnz	w9, #0, 406ae8 <ferror@plt+0x4618>
  406ae4:	bl	40cd88 <ferror@plt+0xa8b8>
  406ae8:	ldur	x8, [x29, #-16]
  406aec:	ldr	x2, [x8]
  406af0:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406af4:	add	x0, x0, #0xc56
  406af8:	add	x1, sp, #0x69
  406afc:	bl	407ab8 <ferror@plt+0x55e8>
  406b00:	tbnz	w0, #0, 406b10 <ferror@plt+0x4640>
  406b04:	mov	w8, #0xffffffff            	// #-1
  406b08:	stur	w8, [x29, #-4]
  406b0c:	b	4075d8 <ferror@plt+0x5108>
  406b10:	b	40723c <ferror@plt+0x4d6c>
  406b14:	ldur	x8, [x29, #-16]
  406b18:	ldr	x0, [x8]
  406b1c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406b20:	add	x1, x1, #0xc4b
  406b24:	bl	402220 <strcmp@plt>
  406b28:	cbnz	w0, 406b80 <ferror@plt+0x46b0>
  406b2c:	ldur	x8, [x29, #-16]
  406b30:	add	x8, x8, #0x8
  406b34:	stur	x8, [x29, #-16]
  406b38:	ldur	w9, [x29, #-8]
  406b3c:	subs	w9, w9, #0x1
  406b40:	stur	w9, [x29, #-8]
  406b44:	cmp	w9, #0x0
  406b48:	cset	w9, gt
  406b4c:	tbnz	w9, #0, 406b54 <ferror@plt+0x4684>
  406b50:	bl	40cd88 <ferror@plt+0xa8b8>
  406b54:	ldur	x8, [x29, #-16]
  406b58:	ldr	x2, [x8]
  406b5c:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406b60:	add	x0, x0, #0xc4b
  406b64:	add	x1, sp, #0x68
  406b68:	bl	407ab8 <ferror@plt+0x55e8>
  406b6c:	tbnz	w0, #0, 406b7c <ferror@plt+0x46ac>
  406b70:	mov	w8, #0xffffffff            	// #-1
  406b74:	stur	w8, [x29, #-4]
  406b78:	b	4075d8 <ferror@plt+0x5108>
  406b7c:	b	40723c <ferror@plt+0x4d6c>
  406b80:	ldur	x8, [x29, #-16]
  406b84:	ldr	x0, [x8]
  406b88:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406b8c:	add	x1, x1, #0xc60
  406b90:	bl	402220 <strcmp@plt>
  406b94:	cbnz	w0, 406bec <ferror@plt+0x471c>
  406b98:	ldur	x8, [x29, #-16]
  406b9c:	add	x8, x8, #0x8
  406ba0:	stur	x8, [x29, #-16]
  406ba4:	ldur	w9, [x29, #-8]
  406ba8:	subs	w9, w9, #0x1
  406bac:	stur	w9, [x29, #-8]
  406bb0:	cmp	w9, #0x0
  406bb4:	cset	w9, gt
  406bb8:	tbnz	w9, #0, 406bc0 <ferror@plt+0x46f0>
  406bbc:	bl	40cd88 <ferror@plt+0xa8b8>
  406bc0:	ldur	x8, [x29, #-16]
  406bc4:	ldr	x2, [x8]
  406bc8:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406bcc:	add	x0, x0, #0xc60
  406bd0:	add	x1, sp, #0x72
  406bd4:	bl	407ab8 <ferror@plt+0x55e8>
  406bd8:	tbnz	w0, #0, 406be8 <ferror@plt+0x4718>
  406bdc:	mov	w8, #0xffffffff            	// #-1
  406be0:	stur	w8, [x29, #-4]
  406be4:	b	4075d8 <ferror@plt+0x5108>
  406be8:	b	40723c <ferror@plt+0x4d6c>
  406bec:	ldur	x8, [x29, #-16]
  406bf0:	ldr	x0, [x8]
  406bf4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406bf8:	add	x1, x1, #0xc69
  406bfc:	bl	402220 <strcmp@plt>
  406c00:	cbnz	w0, 406c58 <ferror@plt+0x4788>
  406c04:	ldur	x8, [x29, #-16]
  406c08:	add	x8, x8, #0x8
  406c0c:	stur	x8, [x29, #-16]
  406c10:	ldur	w9, [x29, #-8]
  406c14:	subs	w9, w9, #0x1
  406c18:	stur	w9, [x29, #-8]
  406c1c:	cmp	w9, #0x0
  406c20:	cset	w9, gt
  406c24:	tbnz	w9, #0, 406c2c <ferror@plt+0x475c>
  406c28:	bl	40cd88 <ferror@plt+0xa8b8>
  406c2c:	ldur	x8, [x29, #-16]
  406c30:	ldr	x2, [x8]
  406c34:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406c38:	add	x0, x0, #0xc69
  406c3c:	add	x1, sp, #0x71
  406c40:	bl	407ab8 <ferror@plt+0x55e8>
  406c44:	tbnz	w0, #0, 406c54 <ferror@plt+0x4784>
  406c48:	mov	w8, #0xffffffff            	// #-1
  406c4c:	stur	w8, [x29, #-4]
  406c50:	b	4075d8 <ferror@plt+0x5108>
  406c54:	b	40723c <ferror@plt+0x4d6c>
  406c58:	ldur	x8, [x29, #-16]
  406c5c:	ldr	x0, [x8]
  406c60:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406c64:	add	x1, x1, #0xc7d
  406c68:	bl	402220 <strcmp@plt>
  406c6c:	cbnz	w0, 406cc4 <ferror@plt+0x47f4>
  406c70:	ldur	x8, [x29, #-16]
  406c74:	add	x8, x8, #0x8
  406c78:	stur	x8, [x29, #-16]
  406c7c:	ldur	w9, [x29, #-8]
  406c80:	subs	w9, w9, #0x1
  406c84:	stur	w9, [x29, #-8]
  406c88:	cmp	w9, #0x0
  406c8c:	cset	w9, gt
  406c90:	tbnz	w9, #0, 406c98 <ferror@plt+0x47c8>
  406c94:	bl	40cd88 <ferror@plt+0xa8b8>
  406c98:	ldur	x8, [x29, #-16]
  406c9c:	ldr	x2, [x8]
  406ca0:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406ca4:	add	x0, x0, #0xc7d
  406ca8:	add	x1, sp, #0x70
  406cac:	bl	407ab8 <ferror@plt+0x55e8>
  406cb0:	tbnz	w0, #0, 406cc0 <ferror@plt+0x47f0>
  406cb4:	mov	w8, #0xffffffff            	// #-1
  406cb8:	stur	w8, [x29, #-4]
  406cbc:	b	4075d8 <ferror@plt+0x5108>
  406cc0:	b	40723c <ferror@plt+0x4d6c>
  406cc4:	ldur	x8, [x29, #-16]
  406cc8:	ldr	x0, [x8]
  406ccc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406cd0:	add	x1, x1, #0xc77
  406cd4:	bl	402220 <strcmp@plt>
  406cd8:	cbnz	w0, 406d30 <ferror@plt+0x4860>
  406cdc:	ldur	x8, [x29, #-16]
  406ce0:	add	x8, x8, #0x8
  406ce4:	stur	x8, [x29, #-16]
  406ce8:	ldur	w9, [x29, #-8]
  406cec:	subs	w9, w9, #0x1
  406cf0:	stur	w9, [x29, #-8]
  406cf4:	cmp	w9, #0x0
  406cf8:	cset	w9, gt
  406cfc:	tbnz	w9, #0, 406d04 <ferror@plt+0x4834>
  406d00:	bl	40cd88 <ferror@plt+0xa8b8>
  406d04:	ldur	x8, [x29, #-16]
  406d08:	ldr	x2, [x8]
  406d0c:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406d10:	add	x0, x0, #0xc77
  406d14:	add	x1, sp, #0x6e
  406d18:	bl	407ab8 <ferror@plt+0x55e8>
  406d1c:	tbnz	w0, #0, 406d2c <ferror@plt+0x485c>
  406d20:	mov	w8, #0xffffffff            	// #-1
  406d24:	stur	w8, [x29, #-4]
  406d28:	b	4075d8 <ferror@plt+0x5108>
  406d2c:	b	40723c <ferror@plt+0x4d6c>
  406d30:	ldur	x8, [x29, #-16]
  406d34:	ldr	x0, [x8]
  406d38:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406d3c:	add	x1, x1, #0xc83
  406d40:	bl	402220 <strcmp@plt>
  406d44:	cbnz	w0, 406d9c <ferror@plt+0x48cc>
  406d48:	ldur	x8, [x29, #-16]
  406d4c:	add	x8, x8, #0x8
  406d50:	stur	x8, [x29, #-16]
  406d54:	ldur	w9, [x29, #-8]
  406d58:	subs	w9, w9, #0x1
  406d5c:	stur	w9, [x29, #-8]
  406d60:	cmp	w9, #0x0
  406d64:	cset	w9, gt
  406d68:	tbnz	w9, #0, 406d70 <ferror@plt+0x48a0>
  406d6c:	bl	40cd88 <ferror@plt+0xa8b8>
  406d70:	ldur	x8, [x29, #-16]
  406d74:	ldr	x2, [x8]
  406d78:	adrp	x0, 417000 <ferror@plt+0x14b30>
  406d7c:	add	x0, x0, #0xc83
  406d80:	add	x1, sp, #0x6d
  406d84:	bl	407ab8 <ferror@plt+0x55e8>
  406d88:	tbnz	w0, #0, 406d98 <ferror@plt+0x48c8>
  406d8c:	mov	w8, #0xffffffff            	// #-1
  406d90:	stur	w8, [x29, #-4]
  406d94:	b	4075d8 <ferror@plt+0x5108>
  406d98:	b	40723c <ferror@plt+0x4d6c>
  406d9c:	ldur	x8, [x29, #-16]
  406da0:	ldr	x0, [x8]
  406da4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406da8:	add	x1, x1, #0xc28
  406dac:	bl	402220 <strcmp@plt>
  406db0:	cbnz	w0, 406df0 <ferror@plt+0x4920>
  406db4:	ldur	x8, [x29, #-16]
  406db8:	add	x8, x8, #0x8
  406dbc:	stur	x8, [x29, #-16]
  406dc0:	ldur	w9, [x29, #-8]
  406dc4:	subs	w9, w9, #0x1
  406dc8:	stur	w9, [x29, #-8]
  406dcc:	cmp	w9, #0x0
  406dd0:	cset	w9, gt
  406dd4:	tbnz	w9, #0, 406ddc <ferror@plt+0x490c>
  406dd8:	bl	40cd88 <ferror@plt+0xa8b8>
  406ddc:	ldur	x8, [x29, #-16]
  406de0:	ldr	x0, [x8]
  406de4:	bl	402070 <atoi@plt>
  406de8:	str	w0, [sp, #100]
  406dec:	b	40723c <ferror@plt+0x4d6c>
  406df0:	ldur	x8, [x29, #-16]
  406df4:	ldr	x0, [x8]
  406df8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406dfc:	add	x1, x1, #0xc12
  406e00:	bl	402220 <strcmp@plt>
  406e04:	cbnz	w0, 406e44 <ferror@plt+0x4974>
  406e08:	ldur	x8, [x29, #-16]
  406e0c:	add	x8, x8, #0x8
  406e10:	stur	x8, [x29, #-16]
  406e14:	ldur	w9, [x29, #-8]
  406e18:	subs	w9, w9, #0x1
  406e1c:	stur	w9, [x29, #-8]
  406e20:	cmp	w9, #0x0
  406e24:	cset	w9, gt
  406e28:	tbnz	w9, #0, 406e30 <ferror@plt+0x4960>
  406e2c:	bl	40cd88 <ferror@plt+0xa8b8>
  406e30:	ldur	x8, [x29, #-16]
  406e34:	ldr	x0, [x8]
  406e38:	bl	402070 <atoi@plt>
  406e3c:	strh	w0, [sp, #98]
  406e40:	b	40723c <ferror@plt+0x4d6c>
  406e44:	ldur	x8, [x29, #-16]
  406e48:	ldr	x0, [x8]
  406e4c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406e50:	add	x1, x1, #0x822
  406e54:	bl	402220 <strcmp@plt>
  406e58:	cbnz	w0, 406f4c <ferror@plt+0x4a7c>
  406e5c:	ldur	x8, [x29, #-16]
  406e60:	add	x8, x8, #0x8
  406e64:	stur	x8, [x29, #-16]
  406e68:	ldur	w9, [x29, #-8]
  406e6c:	subs	w9, w9, #0x1
  406e70:	stur	w9, [x29, #-8]
  406e74:	cmp	w9, #0x0
  406e78:	cset	w9, gt
  406e7c:	tbnz	w9, #0, 406e84 <ferror@plt+0x49b4>
  406e80:	bl	40cd88 <ferror@plt+0xa8b8>
  406e84:	mov	x8, #0x5                   	// #5
  406e88:	str	x8, [sp, #64]
  406e8c:	ldur	x8, [x29, #-16]
  406e90:	ldr	x0, [x8]
  406e94:	add	x1, sp, #0x48
  406e98:	mov	w2, #0xa                   	// #10
  406e9c:	bl	402240 <strtol@plt>
  406ea0:	strb	w0, [sp, #97]
  406ea4:	ldur	x8, [x29, #-16]
  406ea8:	ldr	x8, [x8]
  406eac:	ldrb	w9, [x8]
  406eb0:	cbz	w9, 406ec0 <ferror@plt+0x49f0>
  406eb4:	ldr	x8, [sp, #72]
  406eb8:	ldrb	w9, [x8]
  406ebc:	cbz	w9, 406f48 <ferror@plt+0x4a78>
  406ec0:	mov	w8, #0x0                   	// #0
  406ec4:	strb	w8, [sp, #97]
  406ec8:	ldrsb	x8, [sp, #97]
  406ecc:	ldr	x9, [sp, #64]
  406ed0:	cmp	x8, x9
  406ed4:	b.cs	406f18 <ferror@plt+0x4a48>  // b.hs, b.nlast
  406ed8:	ldrsb	x8, [sp, #97]
  406edc:	mov	x9, #0x8                   	// #8
  406ee0:	mul	x8, x9, x8
  406ee4:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  406ee8:	add	x9, x9, #0x368
  406eec:	add	x8, x9, x8
  406ef0:	ldr	x0, [x8]
  406ef4:	ldur	x8, [x29, #-16]
  406ef8:	ldr	x1, [x8]
  406efc:	bl	402220 <strcmp@plt>
  406f00:	cbnz	w0, 406f08 <ferror@plt+0x4a38>
  406f04:	b	406f18 <ferror@plt+0x4a48>
  406f08:	ldrb	w8, [sp, #97]
  406f0c:	add	w8, w8, #0x1
  406f10:	strb	w8, [sp, #97]
  406f14:	b	406ec8 <ferror@plt+0x49f8>
  406f18:	ldrsb	x8, [sp, #97]
  406f1c:	ldr	x9, [sp, #64]
  406f20:	cmp	x8, x9
  406f24:	b.ne	406f48 <ferror@plt+0x4a78>  // b.any
  406f28:	ldr	x8, [sp, #16]
  406f2c:	ldr	x0, [x8]
  406f30:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406f34:	add	x1, x1, #0xd39
  406f38:	bl	4024a0 <fprintf@plt>
  406f3c:	mov	w9, #0xffffffff            	// #-1
  406f40:	stur	w9, [x29, #-4]
  406f44:	b	4075d8 <ferror@plt+0x5108>
  406f48:	b	40723c <ferror@plt+0x4d6c>
  406f4c:	ldur	x8, [x29, #-16]
  406f50:	ldr	x0, [x8]
  406f54:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406f58:	add	x1, x1, #0xd10
  406f5c:	bl	402220 <strcmp@plt>
  406f60:	cbnz	w0, 407000 <ferror@plt+0x4b30>
  406f64:	ldur	x8, [x29, #-16]
  406f68:	add	x8, x8, #0x8
  406f6c:	stur	x8, [x29, #-16]
  406f70:	ldur	w9, [x29, #-8]
  406f74:	subs	w9, w9, #0x1
  406f78:	stur	w9, [x29, #-8]
  406f7c:	cmp	w9, #0x0
  406f80:	cset	w9, gt
  406f84:	tbnz	w9, #0, 406f8c <ferror@plt+0x4abc>
  406f88:	bl	40cd88 <ferror@plt+0xa8b8>
  406f8c:	mov	w8, #0x2                   	// #2
  406f90:	strh	w8, [sp, #92]
  406f94:	ldur	x9, [x29, #-16]
  406f98:	ldr	x0, [x9]
  406f9c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406fa0:	add	x1, x1, #0xd58
  406fa4:	bl	402220 <strcmp@plt>
  406fa8:	cbnz	w0, 406fb8 <ferror@plt+0x4ae8>
  406fac:	mov	w8, #0x1                   	// #1
  406fb0:	strh	w8, [sp, #94]
  406fb4:	b	406ffc <ferror@plt+0x4b2c>
  406fb8:	ldur	x8, [x29, #-16]
  406fbc:	ldr	x0, [x8]
  406fc0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406fc4:	add	x1, x1, #0xd5d
  406fc8:	bl	402220 <strcmp@plt>
  406fcc:	cbnz	w0, 406fdc <ferror@plt+0x4b0c>
  406fd0:	mov	w8, #0x0                   	// #0
  406fd4:	strh	w8, [sp, #94]
  406fd8:	b	406ffc <ferror@plt+0x4b2c>
  406fdc:	ldr	x8, [sp, #16]
  406fe0:	ldr	x0, [x8]
  406fe4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  406fe8:	add	x1, x1, #0xd61
  406fec:	bl	4024a0 <fprintf@plt>
  406ff0:	mov	w9, #0xffffffff            	// #-1
  406ff4:	stur	w9, [x29, #-4]
  406ff8:	b	4075d8 <ferror@plt+0x5108>
  406ffc:	b	40723c <ferror@plt+0x4d6c>
  407000:	ldur	x8, [x29, #-16]
  407004:	ldr	x0, [x8]
  407008:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40700c:	add	x1, x1, #0x699
  407010:	bl	402220 <strcmp@plt>
  407014:	cbnz	w0, 407028 <ferror@plt+0x4b58>
  407018:	ldrh	w8, [sp, #92]
  40701c:	orr	w8, w8, #0x2
  407020:	strh	w8, [sp, #92]
  407024:	b	40723c <ferror@plt+0x4d6c>
  407028:	ldur	x8, [x29, #-16]
  40702c:	ldr	x0, [x8]
  407030:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407034:	add	x1, x1, #0x610
  407038:	bl	402220 <strcmp@plt>
  40703c:	cbnz	w0, 407050 <ferror@plt+0x4b80>
  407040:	ldrh	w8, [sp, #92]
  407044:	orr	w8, w8, #0x1
  407048:	strh	w8, [sp, #92]
  40704c:	b	40723c <ferror@plt+0x4d6c>
  407050:	ldur	x8, [x29, #-16]
  407054:	ldr	x0, [x8]
  407058:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40705c:	add	x1, x1, #0xc94
  407060:	bl	402220 <strcmp@plt>
  407064:	cbnz	w0, 4070bc <ferror@plt+0x4bec>
  407068:	ldur	x8, [x29, #-16]
  40706c:	add	x8, x8, #0x8
  407070:	stur	x8, [x29, #-16]
  407074:	ldur	w9, [x29, #-8]
  407078:	subs	w9, w9, #0x1
  40707c:	stur	w9, [x29, #-8]
  407080:	cmp	w9, #0x0
  407084:	cset	w9, gt
  407088:	tbnz	w9, #0, 407090 <ferror@plt+0x4bc0>
  40708c:	bl	40cd88 <ferror@plt+0xa8b8>
  407090:	ldur	x8, [x29, #-16]
  407094:	ldr	x2, [x8]
  407098:	adrp	x0, 417000 <ferror@plt+0x14b30>
  40709c:	add	x0, x0, #0xc94
  4070a0:	add	x1, sp, #0x73
  4070a4:	bl	407ab8 <ferror@plt+0x55e8>
  4070a8:	tbnz	w0, #0, 4070b8 <ferror@plt+0x4be8>
  4070ac:	mov	w8, #0xffffffff            	// #-1
  4070b0:	stur	w8, [x29, #-4]
  4070b4:	b	4075d8 <ferror@plt+0x5108>
  4070b8:	b	40723c <ferror@plt+0x4d6c>
  4070bc:	ldur	x8, [x29, #-16]
  4070c0:	ldr	x0, [x8]
  4070c4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4070c8:	add	x1, x1, #0xca3
  4070cc:	bl	402220 <strcmp@plt>
  4070d0:	cbnz	w0, 407128 <ferror@plt+0x4c58>
  4070d4:	ldur	x8, [x29, #-16]
  4070d8:	add	x8, x8, #0x8
  4070dc:	stur	x8, [x29, #-16]
  4070e0:	ldur	w9, [x29, #-8]
  4070e4:	subs	w9, w9, #0x1
  4070e8:	stur	w9, [x29, #-8]
  4070ec:	cmp	w9, #0x0
  4070f0:	cset	w9, gt
  4070f4:	tbnz	w9, #0, 4070fc <ferror@plt+0x4c2c>
  4070f8:	bl	40cd88 <ferror@plt+0xa8b8>
  4070fc:	ldur	x8, [x29, #-16]
  407100:	ldr	x2, [x8]
  407104:	adrp	x0, 417000 <ferror@plt+0x14b30>
  407108:	add	x0, x0, #0xca3
  40710c:	add	x1, sp, #0x6f
  407110:	bl	407ab8 <ferror@plt+0x55e8>
  407114:	tbnz	w0, #0, 407124 <ferror@plt+0x4c54>
  407118:	mov	w8, #0xffffffff            	// #-1
  40711c:	stur	w8, [x29, #-4]
  407120:	b	4075d8 <ferror@plt+0x5108>
  407124:	b	40723c <ferror@plt+0x4d6c>
  407128:	ldur	x8, [x29, #-16]
  40712c:	ldr	x0, [x8]
  407130:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407134:	add	x1, x1, #0xcbf
  407138:	bl	402220 <strcmp@plt>
  40713c:	cbnz	w0, 407194 <ferror@plt+0x4cc4>
  407140:	ldur	x8, [x29, #-16]
  407144:	add	x8, x8, #0x8
  407148:	stur	x8, [x29, #-16]
  40714c:	ldur	w9, [x29, #-8]
  407150:	subs	w9, w9, #0x1
  407154:	stur	w9, [x29, #-8]
  407158:	cmp	w9, #0x0
  40715c:	cset	w9, gt
  407160:	tbnz	w9, #0, 407168 <ferror@plt+0x4c98>
  407164:	bl	40cd88 <ferror@plt+0xa8b8>
  407168:	ldur	x8, [x29, #-16]
  40716c:	ldr	x2, [x8]
  407170:	adrp	x0, 417000 <ferror@plt+0x14b30>
  407174:	add	x0, x0, #0xcbf
  407178:	add	x1, sp, #0x6c
  40717c:	bl	407ab8 <ferror@plt+0x55e8>
  407180:	tbnz	w0, #0, 407190 <ferror@plt+0x4cc0>
  407184:	mov	w8, #0xffffffff            	// #-1
  407188:	stur	w8, [x29, #-4]
  40718c:	b	4075d8 <ferror@plt+0x5108>
  407190:	b	40723c <ferror@plt+0x4d6c>
  407194:	ldur	x8, [x29, #-16]
  407198:	ldr	x0, [x8]
  40719c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4071a0:	add	x1, x1, #0xdac
  4071a4:	bl	402220 <strcmp@plt>
  4071a8:	cbnz	w0, 407218 <ferror@plt+0x4d48>
  4071ac:	ldur	x8, [x29, #-16]
  4071b0:	add	x8, x8, #0x8
  4071b4:	stur	x8, [x29, #-16]
  4071b8:	ldur	w9, [x29, #-8]
  4071bc:	subs	w9, w9, #0x1
  4071c0:	stur	w9, [x29, #-8]
  4071c4:	cmp	w9, #0x0
  4071c8:	cset	w9, gt
  4071cc:	tbnz	w9, #0, 4071d4 <ferror@plt+0x4d04>
  4071d0:	bl	40cd88 <ferror@plt+0xa8b8>
  4071d4:	ldur	x8, [x29, #-16]
  4071d8:	ldr	x0, [x8]
  4071dc:	bl	40fc34 <ferror@plt+0xd764>
  4071e0:	str	w0, [sp, #116]
  4071e4:	ldr	w9, [sp, #116]
  4071e8:	cbnz	w9, 407214 <ferror@plt+0x4d44>
  4071ec:	ldr	x8, [sp, #16]
  4071f0:	ldr	x0, [x8]
  4071f4:	ldur	x9, [x29, #-16]
  4071f8:	ldr	x2, [x9]
  4071fc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407200:	add	x1, x1, #0xd89
  407204:	bl	4024a0 <fprintf@plt>
  407208:	mov	w10, #0xffffffff            	// #-1
  40720c:	stur	w10, [x29, #-4]
  407210:	b	4075d8 <ferror@plt+0x5108>
  407214:	b	40723c <ferror@plt+0x4d6c>
  407218:	ldur	x8, [x29, #-16]
  40721c:	ldr	x0, [x8]
  407220:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407224:	add	x1, x1, #0xdaa
  407228:	bl	402220 <strcmp@plt>
  40722c:	cbnz	w0, 407238 <ferror@plt+0x4d68>
  407230:	str	wzr, [sp, #116]
  407234:	b	40723c <ferror@plt+0x4d6c>
  407238:	bl	4077f0 <ferror@plt+0x5320>
  40723c:	ldur	w8, [x29, #-8]
  407240:	subs	w8, w8, #0x1
  407244:	stur	w8, [x29, #-8]
  407248:	ldur	x9, [x29, #-16]
  40724c:	add	x9, x9, #0x8
  407250:	stur	x9, [x29, #-16]
  407254:	b	406970 <ferror@plt+0x44a0>
  407258:	ldr	x8, [sp, #120]
  40725c:	cbnz	x8, 407280 <ferror@plt+0x4db0>
  407260:	ldr	x8, [sp, #16]
  407264:	ldr	x0, [x8]
  407268:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40726c:	add	x1, x1, #0xdb8
  407270:	bl	4024a0 <fprintf@plt>
  407274:	mov	w9, #0xffffffff            	// #-1
  407278:	stur	w9, [x29, #-4]
  40727c:	b	4075d8 <ferror@plt+0x5108>
  407280:	ldr	x0, [sp, #120]
  407284:	bl	40fc34 <ferror@plt+0xd764>
  407288:	str	w0, [sp, #148]
  40728c:	ldr	w8, [sp, #148]
  407290:	cbnz	w8, 4072b8 <ferror@plt+0x4de8>
  407294:	ldr	x8, [sp, #16]
  407298:	ldr	x0, [x8]
  40729c:	ldr	x2, [sp, #120]
  4072a0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4072a4:	add	x1, x1, #0x7ec
  4072a8:	bl	4024a0 <fprintf@plt>
  4072ac:	mov	w9, #0xffffffff            	// #-1
  4072b0:	stur	w9, [x29, #-4]
  4072b4:	b	4075d8 <ferror@plt+0x5108>
  4072b8:	add	x0, sp, #0x80
  4072bc:	mov	w1, #0x220                 	// #544
  4072c0:	mov	w2, #0x800c                	// #32780
  4072c4:	bl	415ffc <ferror@plt+0x13b2c>
  4072c8:	str	x0, [sp, #80]
  4072cc:	ldrsb	w8, [sp, #106]
  4072d0:	cmp	w8, #0x0
  4072d4:	cset	w8, lt  // lt = tstop
  4072d8:	tbnz	w8, #0, 4072f0 <ferror@plt+0x4e20>
  4072dc:	ldrb	w3, [sp, #106]
  4072e0:	add	x0, sp, #0x80
  4072e4:	mov	w1, #0x220                 	// #544
  4072e8:	mov	w2, #0x5                   	// #5
  4072ec:	bl	415d38 <ferror@plt+0x13868>
  4072f0:	ldrsb	w8, [sp, #107]
  4072f4:	cmp	w8, #0x0
  4072f8:	cset	w8, lt  // lt = tstop
  4072fc:	tbnz	w8, #0, 407314 <ferror@plt+0x4e44>
  407300:	ldrb	w3, [sp, #107]
  407304:	add	x0, sp, #0x80
  407308:	mov	w1, #0x220                 	// #544
  40730c:	mov	w2, #0x4                   	// #4
  407310:	bl	415d38 <ferror@plt+0x13868>
  407314:	ldrsb	w8, [sp, #105]
  407318:	cmp	w8, #0x0
  40731c:	cset	w8, lt  // lt = tstop
  407320:	tbnz	w8, #0, 407338 <ferror@plt+0x4e68>
  407324:	ldrb	w3, [sp, #105]
  407328:	add	x0, sp, #0x80
  40732c:	mov	w1, #0x220                 	// #544
  407330:	mov	w2, #0x7                   	// #7
  407334:	bl	415d38 <ferror@plt+0x13868>
  407338:	ldrsb	w8, [sp, #104]
  40733c:	cmp	w8, #0x0
  407340:	cset	w8, lt  // lt = tstop
  407344:	tbnz	w8, #0, 40735c <ferror@plt+0x4e8c>
  407348:	ldrb	w3, [sp, #104]
  40734c:	add	x0, sp, #0x80
  407350:	mov	w1, #0x220                 	// #544
  407354:	mov	w2, #0x6                   	// #6
  407358:	bl	415d38 <ferror@plt+0x13868>
  40735c:	ldrsb	w8, [sp, #112]
  407360:	cmp	w8, #0x0
  407364:	cset	w8, lt  // lt = tstop
  407368:	tbnz	w8, #0, 407380 <ferror@plt+0x4eb0>
  40736c:	ldrb	w3, [sp, #112]
  407370:	add	x0, sp, #0x80
  407374:	mov	w1, #0x220                 	// #544
  407378:	mov	w2, #0x9                   	// #9
  40737c:	bl	415d38 <ferror@plt+0x13868>
  407380:	ldrsb	w8, [sp, #110]
  407384:	cmp	w8, #0x0
  407388:	cset	w8, lt  // lt = tstop
  40738c:	tbnz	w8, #0, 4073a4 <ferror@plt+0x4ed4>
  407390:	ldrb	w3, [sp, #110]
  407394:	add	x0, sp, #0x80
  407398:	mov	w1, #0x220                 	// #544
  40739c:	mov	w2, #0x1b                  	// #27
  4073a0:	bl	415d38 <ferror@plt+0x13868>
  4073a4:	ldrsb	w8, [sp, #109]
  4073a8:	cmp	w8, #0x0
  4073ac:	cset	w8, lt  // lt = tstop
  4073b0:	tbnz	w8, #0, 4073c8 <ferror@plt+0x4ef8>
  4073b4:	ldrb	w3, [sp, #109]
  4073b8:	add	x0, sp, #0x80
  4073bc:	mov	w1, #0x220                 	// #544
  4073c0:	mov	w2, #0x1c                  	// #28
  4073c4:	bl	415d38 <ferror@plt+0x13868>
  4073c8:	ldrsb	w8, [sp, #114]
  4073cc:	cmp	w8, #0x0
  4073d0:	cset	w8, lt  // lt = tstop
  4073d4:	tbnz	w8, #0, 4073ec <ferror@plt+0x4f1c>
  4073d8:	ldrb	w3, [sp, #114]
  4073dc:	add	x0, sp, #0x80
  4073e0:	mov	w1, #0x220                 	// #544
  4073e4:	mov	w2, #0x8                   	// #8
  4073e8:	bl	415d38 <ferror@plt+0x13868>
  4073ec:	ldrsb	w8, [sp, #113]
  4073f0:	cmp	w8, #0x0
  4073f4:	cset	w8, lt  // lt = tstop
  4073f8:	tbnz	w8, #0, 407410 <ferror@plt+0x4f40>
  4073fc:	ldrb	w3, [sp, #113]
  407400:	add	x0, sp, #0x80
  407404:	mov	w1, #0x220                 	// #544
  407408:	mov	w2, #0xb                   	// #11
  40740c:	bl	415d38 <ferror@plt+0x13868>
  407410:	ldr	w8, [sp, #100]
  407414:	cmp	w8, #0x0
  407418:	cset	w8, ls  // ls = plast
  40741c:	tbnz	w8, #0, 407434 <ferror@plt+0x4f64>
  407420:	ldr	w3, [sp, #100]
  407424:	add	x0, sp, #0x80
  407428:	mov	w1, #0x220                 	// #544
  40742c:	mov	w2, #0x3                   	// #3
  407430:	bl	415dc0 <ferror@plt+0x138f0>
  407434:	ldrsh	w8, [sp, #98]
  407438:	cmp	w8, #0x0
  40743c:	cset	w8, lt  // lt = tstop
  407440:	tbnz	w8, #0, 407458 <ferror@plt+0x4f88>
  407444:	ldrh	w3, [sp, #98]
  407448:	add	x0, sp, #0x80
  40744c:	mov	w1, #0x220                 	// #544
  407450:	mov	w2, #0x2                   	// #2
  407454:	bl	415d7c <ferror@plt+0x138ac>
  407458:	ldrsb	w8, [sp, #97]
  40745c:	cmp	w8, #0x0
  407460:	cset	w8, lt  // lt = tstop
  407464:	tbnz	w8, #0, 40747c <ferror@plt+0x4fac>
  407468:	ldrb	w3, [sp, #97]
  40746c:	add	x0, sp, #0x80
  407470:	mov	w1, #0x220                 	// #544
  407474:	mov	w2, #0x1                   	// #1
  407478:	bl	415d38 <ferror@plt+0x13868>
  40747c:	ldrsb	w8, [sp, #115]
  407480:	mov	w9, #0xffffffff            	// #-1
  407484:	cmp	w8, w9
  407488:	b.eq	4074a0 <ferror@plt+0x4fd0>  // b.none
  40748c:	ldrb	w3, [sp, #115]
  407490:	add	x0, sp, #0x80
  407494:	mov	w1, #0x220                 	// #544
  407498:	mov	w2, #0x20                  	// #32
  40749c:	bl	415d38 <ferror@plt+0x13868>
  4074a0:	ldrsb	w8, [sp, #111]
  4074a4:	mov	w9, #0xffffffff            	// #-1
  4074a8:	cmp	w8, w9
  4074ac:	b.eq	4074c4 <ferror@plt+0x4ff4>  // b.none
  4074b0:	ldrb	w3, [sp, #111]
  4074b4:	add	x0, sp, #0x80
  4074b8:	mov	w1, #0x220                 	// #544
  4074bc:	mov	w2, #0x1d                  	// #29
  4074c0:	bl	415d38 <ferror@plt+0x13868>
  4074c4:	ldrsb	w8, [sp, #108]
  4074c8:	mov	w9, #0xffffffff            	// #-1
  4074cc:	cmp	w8, w9
  4074d0:	b.eq	4074e8 <ferror@plt+0x5018>  // b.none
  4074d4:	ldrb	w3, [sp, #108]
  4074d8:	add	x0, sp, #0x80
  4074dc:	mov	w1, #0x220                 	// #544
  4074e0:	mov	w2, #0x21                  	// #33
  4074e4:	bl	415d38 <ferror@plt+0x13868>
  4074e8:	ldr	w8, [sp, #116]
  4074ec:	mov	w9, #0xffffffff            	// #-1
  4074f0:	cmp	w8, w9
  4074f4:	b.eq	40750c <ferror@plt+0x503c>  // b.none
  4074f8:	ldr	w3, [sp, #116]
  4074fc:	add	x0, sp, #0x80
  407500:	mov	w1, #0x220                 	// #544
  407504:	mov	w2, #0x22                  	// #34
  407508:	bl	415dc0 <ferror@plt+0x138f0>
  40750c:	ldr	x1, [sp, #80]
  407510:	add	x0, sp, #0x80
  407514:	bl	416070 <ferror@plt+0x13ba0>
  407518:	ldrsh	w8, [sp, #94]
  40751c:	cmp	w8, #0x0
  407520:	cset	w8, ge  // ge = tcont
  407524:	tbnz	w8, #0, 407538 <ferror@plt+0x5068>
  407528:	ldrh	w8, [sp, #92]
  40752c:	cmp	w8, #0x0
  407530:	cset	w8, le
  407534:	tbnz	w8, #0, 4075a4 <ferror@plt+0x50d4>
  407538:	add	x0, sp, #0x80
  40753c:	mov	w1, #0x220                 	// #544
  407540:	mov	w2, #0x1a                  	// #26
  407544:	bl	415ffc <ferror@plt+0x13b2c>
  407548:	str	x0, [sp, #80]
  40754c:	ldrh	w8, [sp, #92]
  407550:	cmp	w8, #0x0
  407554:	cset	w8, le
  407558:	tbnz	w8, #0, 407574 <ferror@plt+0x50a4>
  40755c:	ldrh	w3, [sp, #92]
  407560:	add	x0, sp, #0x80
  407564:	mov	w1, #0x220                 	// #544
  407568:	mov	w8, wzr
  40756c:	mov	w2, w8
  407570:	bl	415d7c <ferror@plt+0x138ac>
  407574:	ldrsh	w8, [sp, #94]
  407578:	cmp	w8, #0x0
  40757c:	cset	w8, lt  // lt = tstop
  407580:	tbnz	w8, #0, 407598 <ferror@plt+0x50c8>
  407584:	ldrh	w3, [sp, #94]
  407588:	add	x0, sp, #0x80
  40758c:	mov	w1, #0x220                 	// #544
  407590:	mov	w2, #0x1                   	// #1
  407594:	bl	415d7c <ferror@plt+0x138ac>
  407598:	ldr	x1, [sp, #80]
  40759c:	add	x0, sp, #0x80
  4075a0:	bl	416070 <ferror@plt+0x13ba0>
  4075a4:	adrp	x0, 42a000 <ferror@plt+0x27b30>
  4075a8:	add	x0, x0, #0x330
  4075ac:	add	x1, sp, #0x80
  4075b0:	mov	x8, xzr
  4075b4:	mov	x2, x8
  4075b8:	bl	414df4 <ferror@plt+0x12924>
  4075bc:	cmp	w0, #0x0
  4075c0:	cset	w9, ge  // ge = tcont
  4075c4:	tbnz	w9, #0, 4075d4 <ferror@plt+0x5104>
  4075c8:	mov	w8, #0xffffffff            	// #-1
  4075cc:	stur	w8, [x29, #-4]
  4075d0:	b	4075d8 <ferror@plt+0x5108>
  4075d4:	stur	wzr, [x29, #-4]
  4075d8:	ldur	w0, [x29, #-4]
  4075dc:	add	sp, sp, #0x2b0
  4075e0:	ldr	x28, [sp, #16]
  4075e4:	ldp	x29, x30, [sp], #32
  4075e8:	ret
  4075ec:	sub	sp, sp, #0x30
  4075f0:	stp	x29, x30, [sp, #32]
  4075f4:	add	x29, sp, #0x20
  4075f8:	mov	x8, xzr
  4075fc:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  407600:	add	x9, x9, #0x330
  407604:	stur	w0, [x29, #-8]
  407608:	str	x1, [sp, #16]
  40760c:	str	x8, [sp, #8]
  407610:	str	x9, [sp]
  407614:	ldur	w8, [x29, #-8]
  407618:	cmp	w8, #0x0
  40761c:	cset	w8, le
  407620:	tbnz	w8, #0, 4076a8 <ferror@plt+0x51d8>
  407624:	ldr	x8, [sp, #16]
  407628:	ldr	x0, [x8]
  40762c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407630:	add	x1, x1, #0x6e2
  407634:	bl	402220 <strcmp@plt>
  407638:	cbnz	w0, 40768c <ferror@plt+0x51bc>
  40763c:	ldr	x8, [sp, #16]
  407640:	add	x8, x8, #0x8
  407644:	str	x8, [sp, #16]
  407648:	ldur	w9, [x29, #-8]
  40764c:	subs	w9, w9, #0x1
  407650:	stur	w9, [x29, #-8]
  407654:	cmp	w9, #0x0
  407658:	cset	w9, gt
  40765c:	tbnz	w9, #0, 407664 <ferror@plt+0x5194>
  407660:	bl	40cd88 <ferror@plt+0xa8b8>
  407664:	ldr	x8, [sp, #8]
  407668:	cbz	x8, 407680 <ferror@plt+0x51b0>
  40766c:	ldr	x8, [sp, #16]
  407670:	ldr	x1, [x8]
  407674:	adrp	x0, 417000 <ferror@plt+0x14b30>
  407678:	add	x0, x0, #0x6e2
  40767c:	bl	40ce50 <ferror@plt+0xa980>
  407680:	ldr	x8, [sp, #16]
  407684:	ldr	x8, [x8]
  407688:	str	x8, [sp, #8]
  40768c:	ldur	w8, [x29, #-8]
  407690:	subs	w8, w8, #0x1
  407694:	stur	w8, [x29, #-8]
  407698:	ldr	x9, [sp, #16]
  40769c:	add	x9, x9, #0x8
  4076a0:	str	x9, [sp, #16]
  4076a4:	b	407614 <ferror@plt+0x5144>
  4076a8:	ldr	x8, [sp, #8]
  4076ac:	cbz	x8, 4076dc <ferror@plt+0x520c>
  4076b0:	ldr	x0, [sp, #8]
  4076b4:	bl	40fc34 <ferror@plt+0xd764>
  4076b8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4076bc:	add	x8, x8, #0x450
  4076c0:	str	w0, [x8]
  4076c4:	ldr	w9, [x8]
  4076c8:	cbnz	w9, 4076dc <ferror@plt+0x520c>
  4076cc:	ldr	x0, [sp, #8]
  4076d0:	bl	40cee8 <ferror@plt+0xaa18>
  4076d4:	stur	w0, [x29, #-4]
  4076d8:	b	4077e0 <ferror@plt+0x5310>
  4076dc:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4076e0:	add	x8, x8, #0xed8
  4076e4:	ldr	w9, [x8]
  4076e8:	cbz	w9, 407738 <ferror@plt+0x5268>
  4076ec:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4076f0:	add	x8, x8, #0xedc
  4076f4:	ldr	w9, [x8]
  4076f8:	mov	w10, #0x2                   	// #2
  4076fc:	mov	w11, #0x4                   	// #4
  407700:	cmp	w9, #0x0
  407704:	csel	w2, w11, w10, ne  // ne = any
  407708:	ldr	x0, [sp]
  40770c:	mov	w1, #0x7                   	// #7
  407710:	bl	4141d0 <ferror@plt+0x11d00>
  407714:	cmp	w0, #0x0
  407718:	cset	w9, ge  // ge = tcont
  40771c:	tbnz	w9, #0, 407734 <ferror@plt+0x5264>
  407720:	adrp	x0, 417000 <ferror@plt+0x14b30>
  407724:	add	x0, x0, #0xe07
  407728:	bl	401f20 <perror@plt>
  40772c:	mov	w0, #0x1                   	// #1
  407730:	bl	401f00 <exit@plt>
  407734:	b	407764 <ferror@plt+0x5294>
  407738:	ldr	x0, [sp]
  40773c:	mov	w1, #0x7                   	// #7
  407740:	bl	41417c <ferror@plt+0x11cac>
  407744:	cmp	w0, #0x0
  407748:	cset	w8, ge  // ge = tcont
  40774c:	tbnz	w8, #0, 407764 <ferror@plt+0x5294>
  407750:	adrp	x0, 417000 <ferror@plt+0x14b30>
  407754:	add	x0, x0, #0xe07
  407758:	bl	401f20 <perror@plt>
  40775c:	mov	w0, #0x1                   	// #1
  407760:	bl	401f00 <exit@plt>
  407764:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  407768:	add	x8, x8, #0xed4
  40776c:	ldr	w0, [x8]
  407770:	bl	410f94 <ferror@plt+0xeac4>
  407774:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  407778:	add	x8, x8, #0x3f0
  40777c:	ldr	x2, [x8]
  407780:	ldr	x0, [sp]
  407784:	adrp	x1, 405000 <ferror@plt+0x2b30>
  407788:	add	x1, x1, #0x7b4
  40778c:	mov	w9, wzr
  407790:	mov	w3, w9
  407794:	bl	4149f8 <ferror@plt+0x12528>
  407798:	cmp	w0, #0x0
  40779c:	cset	w9, ge  // ge = tcont
  4077a0:	tbnz	w9, #0, 4077c8 <ferror@plt+0x52f8>
  4077a4:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4077a8:	add	x8, x8, #0x3e8
  4077ac:	ldr	x0, [x8]
  4077b0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4077b4:	add	x1, x1, #0x841
  4077b8:	bl	4024a0 <fprintf@plt>
  4077bc:	mov	w9, #0x1                   	// #1
  4077c0:	mov	w0, w9
  4077c4:	bl	401f00 <exit@plt>
  4077c8:	bl	41106c <ferror@plt+0xeb9c>
  4077cc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4077d0:	add	x8, x8, #0x3f0
  4077d4:	ldr	x0, [x8]
  4077d8:	bl	402330 <fflush@plt>
  4077dc:	stur	wzr, [x29, #-4]
  4077e0:	ldur	w0, [x29, #-4]
  4077e4:	ldp	x29, x30, [sp, #32]
  4077e8:	add	sp, sp, #0x30
  4077ec:	ret
  4077f0:	sub	sp, sp, #0x20
  4077f4:	stp	x29, x30, [sp, #16]
  4077f8:	add	x29, sp, #0x10
  4077fc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  407800:	add	x8, x8, #0x3e8
  407804:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407808:	add	x1, x1, #0xe20
  40780c:	mov	w0, #0xffffffff            	// #-1
  407810:	ldr	x8, [x8]
  407814:	stur	w0, [x29, #-4]
  407818:	mov	x0, x8
  40781c:	bl	4024a0 <fprintf@plt>
  407820:	ldur	w9, [x29, #-4]
  407824:	mov	w0, w9
  407828:	bl	401f00 <exit@plt>
  40782c:	sub	sp, sp, #0x30
  407830:	stp	x29, x30, [sp, #32]
  407834:	add	x29, sp, #0x20
  407838:	mov	w8, #0x6                   	// #6
  40783c:	stur	w0, [x29, #-4]
  407840:	str	x1, [sp, #16]
  407844:	str	x2, [sp, #8]
  407848:	str	w3, [sp, #4]
  40784c:	ldur	w0, [x29, #-4]
  407850:	ldr	x2, [sp, #16]
  407854:	ldr	x3, [sp, #8]
  407858:	ldr	w4, [sp, #4]
  40785c:	mov	w1, w8
  407860:	bl	411e80 <ferror@plt+0xf9b0>
  407864:	ldp	x29, x30, [sp, #32]
  407868:	add	sp, sp, #0x30
  40786c:	ret
  407870:	sub	sp, sp, #0x20
  407874:	stp	x29, x30, [sp, #16]
  407878:	add	x29, sp, #0x10
  40787c:	sturb	w0, [x29, #-1]
  407880:	ldurb	w8, [x29, #-1]
  407884:	cmp	w8, #0x4
  407888:	b.gt	4078c8 <ferror@plt+0x53f8>
  40788c:	ldurb	w8, [x29, #-1]
  407890:	mov	w9, w8
  407894:	mov	x10, #0x8                   	// #8
  407898:	mul	x9, x10, x9
  40789c:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  4078a0:	add	x10, x10, #0x368
  4078a4:	add	x9, x10, x9
  4078a8:	ldr	x3, [x9]
  4078ac:	mov	w0, #0x4                   	// #4
  4078b0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4078b4:	add	x1, x1, #0x822
  4078b8:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4078bc:	add	x2, x2, #0xcc8
  4078c0:	bl	40613c <ferror@plt+0x3c6c>
  4078c4:	b	4078e4 <ferror@plt+0x5414>
  4078c8:	ldurb	w3, [x29, #-1]
  4078cc:	mov	w0, #0x4                   	// #4
  4078d0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4078d4:	add	x1, x1, #0x822
  4078d8:	adrp	x2, 417000 <ferror@plt+0x14b30>
  4078dc:	add	x2, x2, #0xcd2
  4078e0:	bl	407908 <ferror@plt+0x5438>
  4078e4:	ldp	x29, x30, [sp, #16]
  4078e8:	add	sp, sp, #0x20
  4078ec:	ret
  4078f0:	sub	sp, sp, #0x10
  4078f4:	str	x0, [sp, #8]
  4078f8:	ldr	x8, [sp, #8]
  4078fc:	ldrb	w0, [x8, #4]
  407900:	add	sp, sp, #0x10
  407904:	ret
  407908:	sub	sp, sp, #0x30
  40790c:	stp	x29, x30, [sp, #32]
  407910:	add	x29, sp, #0x20
  407914:	mov	w8, #0x6                   	// #6
  407918:	stur	w0, [x29, #-4]
  40791c:	str	x1, [sp, #16]
  407920:	str	x2, [sp, #8]
  407924:	str	w3, [sp, #4]
  407928:	ldur	w0, [x29, #-4]
  40792c:	ldr	x2, [sp, #16]
  407930:	ldr	x3, [sp, #8]
  407934:	ldr	w4, [sp, #4]
  407938:	mov	w1, w8
  40793c:	bl	411654 <ferror@plt+0xf184>
  407940:	ldp	x29, x30, [sp, #32]
  407944:	add	sp, sp, #0x30
  407948:	ret
  40794c:	sub	sp, sp, #0x10
  407950:	str	x0, [sp, #8]
  407954:	ldr	x8, [sp, #8]
  407958:	ldrh	w0, [x8, #4]
  40795c:	add	sp, sp, #0x10
  407960:	ret
  407964:	sub	sp, sp, #0x30
  407968:	stp	x29, x30, [sp, #32]
  40796c:	add	x29, sp, #0x20
  407970:	stur	x0, [x29, #-8]
  407974:	str	x1, [sp, #16]
  407978:	strb	w2, [sp, #15]
  40797c:	bl	411124 <ferror@plt+0xec54>
  407980:	tbnz	w0, #0, 407988 <ferror@plt+0x54b8>
  407984:	b	4079b0 <ferror@plt+0x54e0>
  407988:	ldr	x1, [sp, #16]
  40798c:	ldrb	w8, [sp, #15]
  407990:	cmp	w8, #0x0
  407994:	cset	w8, ne  // ne = any
  407998:	mov	w0, #0x2                   	// #2
  40799c:	mov	x9, xzr
  4079a0:	mov	x2, x9
  4079a4:	and	w3, w8, #0x1
  4079a8:	bl	405aa4 <ferror@plt+0x35d4>
  4079ac:	b	4079e0 <ferror@plt+0x5510>
  4079b0:	ldur	x0, [x29, #-8]
  4079b4:	ldr	x2, [sp, #16]
  4079b8:	ldrb	w8, [sp, #15]
  4079bc:	adrp	x9, 417000 <ferror@plt+0x14b30>
  4079c0:	add	x9, x9, #0xd0c
  4079c4:	adrp	x10, 417000 <ferror@plt+0x14b30>
  4079c8:	add	x10, x10, #0x227
  4079cc:	cmp	w8, #0x0
  4079d0:	csel	x3, x10, x9, ne  // ne = any
  4079d4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4079d8:	add	x1, x1, #0xd05
  4079dc:	bl	4024a0 <fprintf@plt>
  4079e0:	ldp	x29, x30, [sp, #32]
  4079e4:	add	sp, sp, #0x30
  4079e8:	ret
  4079ec:	sub	sp, sp, #0x20
  4079f0:	stp	x29, x30, [sp, #16]
  4079f4:	add	x29, sp, #0x10
  4079f8:	sturh	w0, [x29, #-2]
  4079fc:	ldurh	w8, [x29, #-2]
  407a00:	mov	w9, w8
  407a04:	cmp	x9, #0x2
  407a08:	b.cc	407a30 <ferror@plt+0x5560>  // b.lo, b.ul, b.last
  407a0c:	ldurh	w8, [x29, #-2]
  407a10:	mov	w3, w8
  407a14:	mov	w0, #0x4                   	// #4
  407a18:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407a1c:	add	x1, x1, #0xd10
  407a20:	adrp	x2, 417000 <ferror@plt+0x14b30>
  407a24:	add	x2, x2, #0xd17
  407a28:	bl	407a74 <ferror@plt+0x55a4>
  407a2c:	b	407a68 <ferror@plt+0x5598>
  407a30:	ldurh	w8, [x29, #-2]
  407a34:	mov	w9, w8
  407a38:	mov	x10, #0x8                   	// #8
  407a3c:	mul	x9, x10, x9
  407a40:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  407a44:	add	x10, x10, #0x390
  407a48:	add	x9, x10, x9
  407a4c:	ldr	x3, [x9]
  407a50:	mov	w0, #0x4                   	// #4
  407a54:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407a58:	add	x1, x1, #0xd10
  407a5c:	adrp	x2, 417000 <ferror@plt+0x14b30>
  407a60:	add	x2, x2, #0xd25
  407a64:	bl	40613c <ferror@plt+0x3c6c>
  407a68:	ldp	x29, x30, [sp, #16]
  407a6c:	add	sp, sp, #0x20
  407a70:	ret
  407a74:	sub	sp, sp, #0x30
  407a78:	stp	x29, x30, [sp, #32]
  407a7c:	add	x29, sp, #0x20
  407a80:	mov	w8, #0x6                   	// #6
  407a84:	stur	w0, [x29, #-4]
  407a88:	str	x1, [sp, #16]
  407a8c:	str	x2, [sp, #8]
  407a90:	str	x3, [sp]
  407a94:	ldur	w0, [x29, #-4]
  407a98:	ldr	x2, [sp, #16]
  407a9c:	ldr	x3, [sp, #8]
  407aa0:	ldr	x4, [sp]
  407aa4:	mov	w1, w8
  407aa8:	bl	411da8 <ferror@plt+0xf8d8>
  407aac:	ldp	x29, x30, [sp, #32]
  407ab0:	add	sp, sp, #0x30
  407ab4:	ret
  407ab8:	sub	sp, sp, #0x30
  407abc:	stp	x29, x30, [sp, #32]
  407ac0:	add	x29, sp, #0x20
  407ac4:	adrp	x8, 417000 <ferror@plt+0x14b30>
  407ac8:	add	x8, x8, #0x227
  407acc:	str	x0, [sp, #16]
  407ad0:	str	x1, [sp, #8]
  407ad4:	str	x2, [sp]
  407ad8:	ldr	x0, [sp]
  407adc:	mov	x1, x8
  407ae0:	bl	402220 <strcmp@plt>
  407ae4:	cbnz	w0, 407af8 <ferror@plt+0x5628>
  407ae8:	ldr	x8, [sp, #8]
  407aec:	mov	w9, #0x1                   	// #1
  407af0:	strb	w9, [x8]
  407af4:	b	407b48 <ferror@plt+0x5678>
  407af8:	ldr	x0, [sp]
  407afc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407b00:	add	x1, x1, #0xd0c
  407b04:	bl	402220 <strcmp@plt>
  407b08:	cbnz	w0, 407b1c <ferror@plt+0x564c>
  407b0c:	ldr	x8, [sp, #8]
  407b10:	mov	w9, #0x0                   	// #0
  407b14:	strb	w9, [x8]
  407b18:	b	407b48 <ferror@plt+0x5678>
  407b1c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  407b20:	add	x8, x8, #0x3e8
  407b24:	ldr	x0, [x8]
  407b28:	ldr	x2, [sp, #16]
  407b2c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407b30:	add	x1, x1, #0xdd8
  407b34:	bl	4024a0 <fprintf@plt>
  407b38:	mov	w9, wzr
  407b3c:	and	w9, w9, #0x1
  407b40:	sturb	w9, [x29, #-1]
  407b44:	b	407b54 <ferror@plt+0x5684>
  407b48:	mov	w8, #0x1                   	// #1
  407b4c:	and	w8, w8, #0x1
  407b50:	sturb	w8, [x29, #-1]
  407b54:	ldurb	w8, [x29, #-1]
  407b58:	and	w0, w8, #0x1
  407b5c:	ldp	x29, x30, [sp, #32]
  407b60:	add	sp, sp, #0x30
  407b64:	ret
  407b68:	sub	sp, sp, #0x60
  407b6c:	stp	x29, x30, [sp, #80]
  407b70:	add	x29, sp, #0x50
  407b74:	add	x8, sp, #0x18
  407b78:	stur	x0, [x29, #-16]
  407b7c:	stur	x1, [x29, #-24]
  407b80:	ldur	x9, [x29, #-16]
  407b84:	add	x9, x9, #0x10
  407b88:	stur	x9, [x29, #-32]
  407b8c:	ldur	x9, [x29, #-24]
  407b90:	str	x9, [sp, #16]
  407b94:	ldur	x0, [x29, #-16]
  407b98:	mov	x1, x8
  407b9c:	bl	407c50 <ferror@plt+0x5780>
  407ba0:	str	w0, [sp, #12]
  407ba4:	ldr	w10, [sp, #12]
  407ba8:	cmp	w10, #0x1
  407bac:	b.eq	407bbc <ferror@plt+0x56ec>  // b.none
  407bb0:	ldr	w8, [sp, #12]
  407bb4:	stur	w8, [x29, #-4]
  407bb8:	b	407c40 <ferror@plt+0x5770>
  407bbc:	ldur	x8, [x29, #-16]
  407bc0:	ldrh	w9, [x8, #4]
  407bc4:	cmp	w9, #0x55
  407bc8:	b.ne	407bec <ferror@plt+0x571c>  // b.any
  407bcc:	mov	w0, #0x4                   	// #4
  407bd0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407bd4:	add	x1, x1, #0x573
  407bd8:	adrp	x2, 417000 <ferror@plt+0x14b30>
  407bdc:	add	x2, x2, #0x57b
  407be0:	mov	w8, #0x1                   	// #1
  407be4:	and	w3, w8, #0x1
  407be8:	bl	407d9c <ferror@plt+0x58cc>
  407bec:	add	x8, sp, #0x18
  407bf0:	ldr	x8, [x8, #8]
  407bf4:	cbz	x8, 407c14 <ferror@plt+0x5744>
  407bf8:	ldr	x0, [sp, #16]
  407bfc:	ldur	x1, [x29, #-16]
  407c00:	ldur	x8, [x29, #-32]
  407c04:	ldr	w2, [x8, #4]
  407c08:	add	x8, sp, #0x18
  407c0c:	ldr	x3, [x8, #8]
  407c10:	bl	407dec <ferror@plt+0x591c>
  407c14:	add	x8, sp, #0x18
  407c18:	ldr	x8, [x8, #16]
  407c1c:	cbz	x8, 407c3c <ferror@plt+0x576c>
  407c20:	ldr	x0, [sp, #16]
  407c24:	ldur	x1, [x29, #-16]
  407c28:	ldur	x8, [x29, #-32]
  407c2c:	ldr	w2, [x8, #4]
  407c30:	add	x8, sp, #0x18
  407c34:	ldr	x3, [x8, #16]
  407c38:	bl	407eec <ferror@plt+0x5a1c>
  407c3c:	stur	wzr, [x29, #-4]
  407c40:	ldur	w0, [x29, #-4]
  407c44:	ldp	x29, x30, [sp, #80]
  407c48:	add	sp, sp, #0x60
  407c4c:	ret
  407c50:	sub	sp, sp, #0x40
  407c54:	stp	x29, x30, [sp, #48]
  407c58:	add	x29, sp, #0x30
  407c5c:	stur	x0, [x29, #-16]
  407c60:	str	x1, [sp, #24]
  407c64:	ldur	x8, [x29, #-16]
  407c68:	add	x8, x8, #0x10
  407c6c:	str	x8, [sp, #16]
  407c70:	ldur	x8, [x29, #-16]
  407c74:	ldr	w9, [x8]
  407c78:	str	w9, [sp, #12]
  407c7c:	ldur	x8, [x29, #-16]
  407c80:	ldrh	w9, [x8, #4]
  407c84:	cmp	w9, #0x56
  407c88:	b.eq	407ce4 <ferror@plt+0x5814>  // b.none
  407c8c:	ldur	x8, [x29, #-16]
  407c90:	ldrh	w9, [x8, #4]
  407c94:	cmp	w9, #0x54
  407c98:	b.eq	407ce4 <ferror@plt+0x5814>  // b.none
  407c9c:	ldur	x8, [x29, #-16]
  407ca0:	ldrh	w9, [x8, #4]
  407ca4:	cmp	w9, #0x55
  407ca8:	b.eq	407ce4 <ferror@plt+0x5814>  // b.none
  407cac:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  407cb0:	add	x8, x8, #0x3e8
  407cb4:	ldr	x0, [x8]
  407cb8:	ldur	x8, [x29, #-16]
  407cbc:	ldr	w2, [x8]
  407cc0:	ldur	x8, [x29, #-16]
  407cc4:	ldrh	w3, [x8, #4]
  407cc8:	ldur	x8, [x29, #-16]
  407ccc:	ldrh	w4, [x8, #6]
  407cd0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  407cd4:	add	x1, x1, #0x21e
  407cd8:	bl	4024a0 <fprintf@plt>
  407cdc:	stur	wzr, [x29, #-4]
  407ce0:	b	407d8c <ferror@plt+0x58bc>
  407ce4:	ldrsw	x8, [sp, #12]
  407ce8:	subs	x8, x8, #0x18
  407cec:	str	w8, [sp, #12]
  407cf0:	ldr	w8, [sp, #12]
  407cf4:	cmp	w8, #0x0
  407cf8:	cset	w8, ge  // ge = tcont
  407cfc:	tbnz	w8, #0, 407d28 <ferror@plt+0x5858>
  407d00:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  407d04:	add	x8, x8, #0x3e8
  407d08:	ldr	x0, [x8]
  407d0c:	ldr	w2, [sp, #12]
  407d10:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407d14:	add	x1, x1, #0x55a
  407d18:	bl	4024a0 <fprintf@plt>
  407d1c:	mov	w9, #0xffffffff            	// #-1
  407d20:	stur	w9, [x29, #-4]
  407d24:	b	407d8c <ferror@plt+0x58bc>
  407d28:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  407d2c:	add	x8, x8, #0x454
  407d30:	ldr	w9, [x8]
  407d34:	cbz	w9, 407d5c <ferror@plt+0x588c>
  407d38:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  407d3c:	add	x8, x8, #0x454
  407d40:	ldr	w9, [x8]
  407d44:	ldr	x8, [sp, #16]
  407d48:	ldr	w10, [x8, #4]
  407d4c:	cmp	w9, w10
  407d50:	b.eq	407d5c <ferror@plt+0x588c>  // b.none
  407d54:	stur	wzr, [x29, #-4]
  407d58:	b	407d8c <ferror@plt+0x58bc>
  407d5c:	ldr	x0, [sp, #24]
  407d60:	ldr	x8, [sp, #16]
  407d64:	add	x2, x8, #0x8
  407d68:	ldur	x8, [x29, #-16]
  407d6c:	ldr	w9, [x8]
  407d70:	mov	w8, w9
  407d74:	subs	x8, x8, #0x18
  407d78:	mov	w1, #0x2                   	// #2
  407d7c:	mov	w3, w8
  407d80:	bl	41659c <ferror@plt+0x140cc>
  407d84:	mov	w8, #0x1                   	// #1
  407d88:	stur	w8, [x29, #-4]
  407d8c:	ldur	w0, [x29, #-4]
  407d90:	ldp	x29, x30, [sp, #48]
  407d94:	add	sp, sp, #0x40
  407d98:	ret
  407d9c:	sub	sp, sp, #0x30
  407da0:	stp	x29, x30, [sp, #32]
  407da4:	add	x29, sp, #0x20
  407da8:	mov	w8, #0x6                   	// #6
  407dac:	stur	w0, [x29, #-4]
  407db0:	str	x1, [sp, #16]
  407db4:	str	x2, [sp, #8]
  407db8:	mov	w9, #0x1                   	// #1
  407dbc:	and	w9, w3, w9
  407dc0:	strb	w9, [sp, #7]
  407dc4:	ldur	w0, [x29, #-4]
  407dc8:	ldr	x2, [sp, #16]
  407dcc:	ldr	x3, [sp, #8]
  407dd0:	ldrb	w9, [sp, #7]
  407dd4:	mov	w1, w8
  407dd8:	and	w4, w9, #0x1
  407ddc:	bl	411cb0 <ferror@plt+0xf7e0>
  407de0:	ldp	x29, x30, [sp, #32]
  407de4:	add	sp, sp, #0x30
  407de8:	ret
  407dec:	sub	sp, sp, #0x50
  407df0:	stp	x29, x30, [sp, #64]
  407df4:	add	x29, sp, #0x40
  407df8:	stur	x0, [x29, #-8]
  407dfc:	stur	x1, [x29, #-16]
  407e00:	stur	w2, [x29, #-20]
  407e04:	str	x3, [sp, #32]
  407e08:	ldr	x8, [sp, #32]
  407e0c:	ldrh	w9, [x8]
  407e10:	mov	w0, w9
  407e14:	sxtw	x8, w0
  407e18:	subs	x8, x8, #0x4
  407e1c:	str	w8, [sp, #28]
  407e20:	ldr	x10, [sp, #32]
  407e24:	add	x10, x10, #0x4
  407e28:	str	x10, [sp, #16]
  407e2c:	ldr	w8, [sp, #28]
  407e30:	mov	w9, #0x0                   	// #0
  407e34:	cmp	w8, #0x4
  407e38:	str	w9, [sp, #12]
  407e3c:	b.lt	407e74 <ferror@plt+0x59a4>  // b.tstop
  407e40:	ldr	x8, [sp, #16]
  407e44:	ldrh	w9, [x8]
  407e48:	mov	w8, w9
  407e4c:	mov	w9, #0x0                   	// #0
  407e50:	cmp	x8, #0x4
  407e54:	str	w9, [sp, #12]
  407e58:	b.cc	407e74 <ferror@plt+0x59a4>  // b.lo, b.ul, b.last
  407e5c:	ldr	x8, [sp, #16]
  407e60:	ldrh	w9, [x8]
  407e64:	ldr	w10, [sp, #28]
  407e68:	cmp	w9, w10
  407e6c:	cset	w9, le
  407e70:	str	w9, [sp, #12]
  407e74:	ldr	w8, [sp, #12]
  407e78:	tbnz	w8, #0, 407e80 <ferror@plt+0x59b0>
  407e7c:	b	407ee0 <ferror@plt+0x5a10>
  407e80:	ldur	x0, [x29, #-8]
  407e84:	ldur	w1, [x29, #-20]
  407e88:	ldr	x2, [sp, #16]
  407e8c:	ldur	x3, [x29, #-16]
  407e90:	bl	408948 <ferror@plt+0x6478>
  407e94:	ldr	x8, [sp, #16]
  407e98:	ldrh	w9, [x8]
  407e9c:	add	w9, w9, #0x4
  407ea0:	subs	w9, w9, #0x1
  407ea4:	and	w9, w9, #0xfffffffc
  407ea8:	ldr	w10, [sp, #28]
  407eac:	subs	w9, w10, w9
  407eb0:	str	w9, [sp, #28]
  407eb4:	ldr	x8, [sp, #16]
  407eb8:	ldr	x11, [sp, #16]
  407ebc:	ldrh	w9, [x11]
  407ec0:	add	w9, w9, #0x4
  407ec4:	subs	w9, w9, #0x1
  407ec8:	and	w9, w9, #0xfffffffc
  407ecc:	mov	w11, w9
  407ed0:	ubfx	x11, x11, #0, #32
  407ed4:	add	x8, x8, x11
  407ed8:	str	x8, [sp, #16]
  407edc:	b	407e2c <ferror@plt+0x595c>
  407ee0:	ldp	x29, x30, [sp, #64]
  407ee4:	add	sp, sp, #0x50
  407ee8:	ret
  407eec:	sub	sp, sp, #0x60
  407ef0:	stp	x29, x30, [sp, #80]
  407ef4:	add	x29, sp, #0x50
  407ef8:	stur	x0, [x29, #-8]
  407efc:	stur	x1, [x29, #-16]
  407f00:	stur	w2, [x29, #-20]
  407f04:	stur	x3, [x29, #-32]
  407f08:	ldur	w0, [x29, #-20]
  407f0c:	bl	40f8d4 <ferror@plt+0xd404>
  407f10:	str	x0, [sp, #40]
  407f14:	ldur	x8, [x29, #-16]
  407f18:	ldrh	w9, [x8, #4]
  407f1c:	cmp	w9, #0x56
  407f20:	b.ne	407f48 <ferror@plt+0x5a78>  // b.any
  407f24:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  407f28:	add	x8, x8, #0xed8
  407f2c:	ldr	w9, [x8]
  407f30:	cbz	w9, 407f44 <ferror@plt+0x5a74>
  407f34:	ldur	x0, [x29, #-8]
  407f38:	ldur	x1, [x29, #-32]
  407f3c:	ldr	x2, [sp, #40]
  407f40:	bl	408f14 <ferror@plt+0x6a44>
  407f44:	b	407fe4 <ferror@plt+0x5b14>
  407f48:	ldur	x8, [x29, #-32]
  407f4c:	add	x8, x8, #0x4
  407f50:	str	x8, [sp, #32]
  407f54:	ldr	x8, [sp, #32]
  407f58:	add	x8, x8, #0x4
  407f5c:	str	x8, [sp, #24]
  407f60:	ldr	x8, [sp, #24]
  407f64:	ldr	w0, [x8]
  407f68:	bl	40f8d4 <ferror@plt+0xd404>
  407f6c:	str	x0, [sp, #16]
  407f70:	bl	411124 <ferror@plt+0xec54>
  407f74:	tbnz	w0, #0, 407f7c <ferror@plt+0x5aac>
  407f78:	b	407fcc <ferror@plt+0x5afc>
  407f7c:	ldr	x1, [sp, #40]
  407f80:	mov	w8, #0x2                   	// #2
  407f84:	mov	w0, w8
  407f88:	str	w8, [sp, #12]
  407f8c:	bl	4111d4 <ferror@plt+0xed04>
  407f90:	mov	x9, xzr
  407f94:	mov	x0, x9
  407f98:	str	x9, [sp]
  407f9c:	bl	411150 <ferror@plt+0xec80>
  407fa0:	ldr	x3, [sp, #16]
  407fa4:	ldr	w0, [sp, #12]
  407fa8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  407fac:	add	x1, x1, #0xdb3
  407fb0:	ldr	x2, [sp]
  407fb4:	bl	408d98 <ferror@plt+0x68c8>
  407fb8:	bl	4111a4 <ferror@plt+0xecd4>
  407fbc:	ldr	w0, [sp, #12]
  407fc0:	ldr	x1, [sp]
  407fc4:	bl	411280 <ferror@plt+0xedb0>
  407fc8:	b	407fe4 <ferror@plt+0x5b14>
  407fcc:	ldur	x0, [x29, #-8]
  407fd0:	ldr	x2, [sp, #16]
  407fd4:	ldr	x3, [sp, #40]
  407fd8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  407fdc:	add	x1, x1, #0x28d
  407fe0:	bl	4024a0 <fprintf@plt>
  407fe4:	ldp	x29, x30, [sp, #80]
  407fe8:	add	sp, sp, #0x60
  407fec:	ret
  407ff0:	sub	sp, sp, #0x20
  407ff4:	stp	x29, x30, [sp, #16]
  407ff8:	add	x29, sp, #0x10
  407ffc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  408000:	add	x8, x8, #0x330
  408004:	str	w0, [sp, #8]
  408008:	str	x1, [sp]
  40800c:	mov	x0, x8
  408010:	bl	40fe6c <ferror@plt+0xd99c>
  408014:	ldr	w9, [sp, #8]
  408018:	cmp	w9, #0x0
  40801c:	cset	w9, le
  408020:	tbnz	w9, #0, 40813c <ferror@plt+0x5c6c>
  408024:	ldr	x8, [sp]
  408028:	ldr	x0, [x8]
  40802c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408030:	add	x1, x1, #0x622
  408034:	bl	40d114 <ferror@plt+0xac44>
  408038:	and	w9, w0, #0x1
  40803c:	cbnz	w9, 408064 <ferror@plt+0x5b94>
  408040:	ldr	w8, [sp, #8]
  408044:	subs	w2, w8, #0x1
  408048:	ldr	x9, [sp]
  40804c:	add	x3, x9, #0x8
  408050:	mov	w0, #0x54                  	// #84
  408054:	mov	w1, #0x600                 	// #1536
  408058:	bl	408194 <ferror@plt+0x5cc4>
  40805c:	stur	w0, [x29, #-4]
  408060:	b	408184 <ferror@plt+0x5cb4>
  408064:	ldr	x8, [sp]
  408068:	ldr	x0, [x8]
  40806c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408070:	add	x1, x1, #0x635
  408074:	bl	40d114 <ferror@plt+0xac44>
  408078:	and	w9, w0, #0x1
  40807c:	cbnz	w9, 4080a8 <ferror@plt+0x5bd8>
  408080:	ldr	w8, [sp, #8]
  408084:	subs	w2, w8, #0x1
  408088:	ldr	x9, [sp]
  40808c:	add	x3, x9, #0x8
  408090:	mov	w0, #0x55                  	// #85
  408094:	mov	w8, wzr
  408098:	mov	w1, w8
  40809c:	bl	408194 <ferror@plt+0x5cc4>
  4080a0:	stur	w0, [x29, #-4]
  4080a4:	b	408184 <ferror@plt+0x5cb4>
  4080a8:	ldr	x8, [sp]
  4080ac:	ldr	x0, [x8]
  4080b0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4080b4:	add	x1, x1, #0x3c0
  4080b8:	bl	40d114 <ferror@plt+0xac44>
  4080bc:	and	w9, w0, #0x1
  4080c0:	cbz	w9, 4080fc <ferror@plt+0x5c2c>
  4080c4:	ldr	x8, [sp]
  4080c8:	ldr	x0, [x8]
  4080cc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4080d0:	add	x1, x1, #0x640
  4080d4:	bl	40d114 <ferror@plt+0xac44>
  4080d8:	and	w9, w0, #0x1
  4080dc:	cbz	w9, 4080fc <ferror@plt+0x5c2c>
  4080e0:	ldr	x8, [sp]
  4080e4:	ldr	x0, [x8]
  4080e8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4080ec:	add	x1, x1, #0x644
  4080f0:	bl	40d114 <ferror@plt+0xac44>
  4080f4:	and	w9, w0, #0x1
  4080f8:	cbnz	w9, 408118 <ferror@plt+0x5c48>
  4080fc:	ldr	w8, [sp, #8]
  408100:	subs	w0, w8, #0x1
  408104:	ldr	x9, [sp]
  408108:	add	x1, x9, #0x8
  40810c:	bl	40861c <ferror@plt+0x614c>
  408110:	stur	w0, [x29, #-4]
  408114:	b	408184 <ferror@plt+0x5cb4>
  408118:	ldr	x8, [sp]
  40811c:	ldr	x0, [x8]
  408120:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408124:	add	x1, x1, #0x21c
  408128:	bl	40d114 <ferror@plt+0xac44>
  40812c:	and	w9, w0, #0x1
  408130:	cbnz	w9, 408138 <ferror@plt+0x5c68>
  408134:	bl	40890c <ferror@plt+0x643c>
  408138:	b	408158 <ferror@plt+0x5c88>
  40813c:	mov	w8, wzr
  408140:	mov	w0, w8
  408144:	mov	x9, xzr
  408148:	mov	x1, x9
  40814c:	bl	40861c <ferror@plt+0x614c>
  408150:	stur	w0, [x29, #-4]
  408154:	b	408184 <ferror@plt+0x5cb4>
  408158:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40815c:	add	x8, x8, #0x3e8
  408160:	ldr	x0, [x8]
  408164:	ldr	x8, [sp]
  408168:	ldr	x2, [x8]
  40816c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  408170:	add	x1, x1, #0x1ed
  408174:	bl	4024a0 <fprintf@plt>
  408178:	mov	w9, #0xffffffff            	// #-1
  40817c:	mov	w0, w9
  408180:	bl	401f00 <exit@plt>
  408184:	ldur	w0, [x29, #-4]
  408188:	ldp	x29, x30, [sp, #16]
  40818c:	add	sp, sp, #0x20
  408190:	ret
  408194:	stp	x29, x30, [sp, #-32]!
  408198:	str	x28, [sp, #16]
  40819c:	mov	x29, sp
  4081a0:	sub	sp, sp, #0x4b0
  4081a4:	sub	x8, x29, #0x18
  4081a8:	mov	x9, #0x418                 	// #1048
  4081ac:	mov	w10, #0x18                  	// #24
  4081b0:	mov	w11, #0x1                   	// #1
  4081b4:	mov	w12, #0x7                   	// #7
  4081b8:	mov	x13, xzr
  4081bc:	mov	w14, #0x0                   	// #0
  4081c0:	mov	w15, wzr
  4081c4:	add	x16, sp, #0x80
  4081c8:	str	w0, [x8, #16]
  4081cc:	str	w1, [x8, #12]
  4081d0:	str	w2, [x8, #8]
  4081d4:	str	x3, [x8]
  4081d8:	mov	x0, x16
  4081dc:	mov	w1, w15
  4081e0:	mov	x2, x9
  4081e4:	str	x8, [sp, #56]
  4081e8:	str	w10, [sp, #52]
  4081ec:	str	w11, [sp, #48]
  4081f0:	str	w12, [sp, #44]
  4081f4:	str	x13, [sp, #32]
  4081f8:	str	w14, [sp, #28]
  4081fc:	str	x16, [sp, #16]
  408200:	bl	402100 <memset@plt>
  408204:	ldr	w10, [sp, #52]
  408208:	str	w10, [sp, #128]
  40820c:	ldr	x8, [sp, #56]
  408210:	ldr	w11, [x8, #16]
  408214:	ldr	x9, [sp, #16]
  408218:	strh	w11, [x9, #4]
  40821c:	ldr	w11, [x8, #12]
  408220:	ldr	w12, [sp, #48]
  408224:	orr	w11, w12, w11
  408228:	strh	w11, [x9, #6]
  40822c:	ldr	w11, [sp, #44]
  408230:	strb	w11, [x9, #16]
  408234:	str	xzr, [sp, #96]
  408238:	str	xzr, [sp, #104]
  40823c:	str	xzr, [sp, #112]
  408240:	str	wzr, [sp, #120]
  408244:	ldr	x13, [sp, #32]
  408248:	str	x13, [sp, #88]
  40824c:	str	x13, [sp, #80]
  408250:	str	x13, [sp, #72]
  408254:	ldr	w14, [sp, #28]
  408258:	strh	w14, [sp, #70]
  40825c:	ldr	x8, [sp, #56]
  408260:	ldr	w9, [x8, #8]
  408264:	cmp	w9, #0x0
  408268:	cset	w9, le
  40826c:	tbnz	w9, #0, 408488 <ferror@plt+0x5fb8>
  408270:	ldr	x8, [sp, #56]
  408274:	ldr	x9, [x8]
  408278:	ldr	x0, [x9]
  40827c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408280:	add	x1, x1, #0x6e2
  408284:	bl	402220 <strcmp@plt>
  408288:	cbnz	w0, 4082cc <ferror@plt+0x5dfc>
  40828c:	ldr	x8, [sp, #56]
  408290:	ldr	x9, [x8]
  408294:	add	x9, x9, #0x8
  408298:	str	x9, [x8]
  40829c:	ldr	w10, [x8, #8]
  4082a0:	subs	w10, w10, #0x1
  4082a4:	str	w10, [x8, #8]
  4082a8:	cmp	w10, #0x0
  4082ac:	cset	w10, gt
  4082b0:	tbnz	w10, #0, 4082b8 <ferror@plt+0x5de8>
  4082b4:	bl	40cd88 <ferror@plt+0xa8b8>
  4082b8:	ldr	x8, [sp, #56]
  4082bc:	ldr	x9, [x8]
  4082c0:	ldr	x9, [x9]
  4082c4:	str	x9, [sp, #88]
  4082c8:	b	408468 <ferror@plt+0x5f98>
  4082cc:	ldr	x8, [sp, #56]
  4082d0:	ldr	x9, [x8]
  4082d4:	ldr	x0, [x9]
  4082d8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4082dc:	add	x1, x1, #0x268
  4082e0:	bl	402220 <strcmp@plt>
  4082e4:	cbnz	w0, 408328 <ferror@plt+0x5e58>
  4082e8:	ldr	x8, [sp, #56]
  4082ec:	ldr	x9, [x8]
  4082f0:	add	x9, x9, #0x8
  4082f4:	str	x9, [x8]
  4082f8:	ldr	w10, [x8, #8]
  4082fc:	subs	w10, w10, #0x1
  408300:	str	w10, [x8, #8]
  408304:	cmp	w10, #0x0
  408308:	cset	w10, gt
  40830c:	tbnz	w10, #0, 408314 <ferror@plt+0x5e44>
  408310:	bl	40cd88 <ferror@plt+0xa8b8>
  408314:	ldr	x8, [sp, #56]
  408318:	ldr	x9, [x8]
  40831c:	ldr	x9, [x9]
  408320:	str	x9, [sp, #72]
  408324:	b	408468 <ferror@plt+0x5f98>
  408328:	ldr	x8, [sp, #56]
  40832c:	ldr	x9, [x8]
  408330:	ldr	x0, [x9]
  408334:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408338:	add	x1, x1, #0xdb3
  40833c:	bl	402220 <strcmp@plt>
  408340:	cbnz	w0, 408384 <ferror@plt+0x5eb4>
  408344:	ldr	x8, [sp, #56]
  408348:	ldr	x9, [x8]
  40834c:	add	x9, x9, #0x8
  408350:	str	x9, [x8]
  408354:	ldr	w10, [x8, #8]
  408358:	subs	w10, w10, #0x1
  40835c:	str	w10, [x8, #8]
  408360:	cmp	w10, #0x0
  408364:	cset	w10, gt
  408368:	tbnz	w10, #0, 408370 <ferror@plt+0x5ea0>
  40836c:	bl	40cd88 <ferror@plt+0xa8b8>
  408370:	ldr	x8, [sp, #56]
  408374:	ldr	x9, [x8]
  408378:	ldr	x9, [x9]
  40837c:	str	x9, [sp, #80]
  408380:	b	408468 <ferror@plt+0x5f98>
  408384:	ldr	x8, [sp, #56]
  408388:	ldr	x9, [x8]
  40838c:	ldr	x0, [x9]
  408390:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408394:	add	x1, x1, #0x6c1
  408398:	bl	402220 <strcmp@plt>
  40839c:	cbnz	w0, 4083c4 <ferror@plt+0x5ef4>
  4083a0:	ldr	x8, [sp, #56]
  4083a4:	ldr	w9, [x8, #16]
  4083a8:	cmp	w9, #0x54
  4083ac:	b.ne	4083c0 <ferror@plt+0x5ef0>  // b.any
  4083b0:	add	x8, sp, #0x60
  4083b4:	ldrb	w9, [sp, #100]
  4083b8:	orr	w9, w9, #0x1
  4083bc:	strb	w9, [x8, #4]
  4083c0:	b	408468 <ferror@plt+0x5f98>
  4083c4:	ldr	x8, [sp, #56]
  4083c8:	ldr	x9, [x8]
  4083cc:	ldr	x0, [x9]
  4083d0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4083d4:	add	x1, x1, #0x720
  4083d8:	bl	402220 <strcmp@plt>
  4083dc:	cbnz	w0, 4083e4 <ferror@plt+0x5f14>
  4083e0:	b	408468 <ferror@plt+0x5f98>
  4083e4:	ldr	x8, [sp, #56]
  4083e8:	ldr	x9, [x8]
  4083ec:	ldr	x0, [x9]
  4083f0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4083f4:	add	x1, x1, #0x424
  4083f8:	bl	402220 <strcmp@plt>
  4083fc:	cbnz	w0, 408444 <ferror@plt+0x5f74>
  408400:	ldr	x8, [sp, #56]
  408404:	ldr	x9, [x8]
  408408:	add	x9, x9, #0x8
  40840c:	str	x9, [x8]
  408410:	ldr	w10, [x8, #8]
  408414:	subs	w10, w10, #0x1
  408418:	str	w10, [x8, #8]
  40841c:	cmp	w10, #0x0
  408420:	cset	w10, gt
  408424:	tbnz	w10, #0, 40842c <ferror@plt+0x5f5c>
  408428:	bl	40cd88 <ferror@plt+0xa8b8>
  40842c:	ldr	x8, [sp, #56]
  408430:	ldr	x9, [x8]
  408434:	ldr	x0, [x9]
  408438:	bl	402070 <atoi@plt>
  40843c:	strh	w0, [sp, #70]
  408440:	b	408468 <ferror@plt+0x5f98>
  408444:	ldr	x8, [sp, #56]
  408448:	ldr	x9, [x8]
  40844c:	ldr	x0, [x9]
  408450:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408454:	add	x1, x1, #0x21c
  408458:	bl	40d114 <ferror@plt+0xac44>
  40845c:	and	w10, w0, #0x1
  408460:	cbnz	w10, 408468 <ferror@plt+0x5f98>
  408464:	bl	40890c <ferror@plt+0x643c>
  408468:	ldr	x8, [sp, #56]
  40846c:	ldr	w9, [x8, #8]
  408470:	subs	w9, w9, #0x1
  408474:	str	w9, [x8, #8]
  408478:	ldr	x10, [x8]
  40847c:	add	x10, x10, #0x8
  408480:	str	x10, [x8]
  408484:	b	40825c <ferror@plt+0x5d8c>
  408488:	ldr	x8, [sp, #88]
  40848c:	cbz	x8, 4084a0 <ferror@plt+0x5fd0>
  408490:	ldr	x8, [sp, #72]
  408494:	cbz	x8, 4084a0 <ferror@plt+0x5fd0>
  408498:	ldr	x8, [sp, #80]
  40849c:	cbnz	x8, 4084c8 <ferror@plt+0x5ff8>
  4084a0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4084a4:	add	x8, x8, #0x3e8
  4084a8:	ldr	x0, [x8]
  4084ac:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4084b0:	add	x1, x1, #0x2dc
  4084b4:	bl	4024a0 <fprintf@plt>
  4084b8:	mov	w9, #0xffffffff            	// #-1
  4084bc:	ldr	x8, [sp, #56]
  4084c0:	str	w9, [x8, #20]
  4084c4:	b	408604 <ferror@plt+0x6134>
  4084c8:	ldr	x0, [sp, #88]
  4084cc:	bl	40fc34 <ferror@plt+0xd764>
  4084d0:	str	w0, [sp, #148]
  4084d4:	ldr	w8, [sp, #148]
  4084d8:	cbnz	w8, 4084f0 <ferror@plt+0x6020>
  4084dc:	ldr	x0, [sp, #88]
  4084e0:	bl	40cee8 <ferror@plt+0xaa18>
  4084e4:	ldr	x8, [sp, #56]
  4084e8:	str	w0, [x8, #20]
  4084ec:	b	408604 <ferror@plt+0x6134>
  4084f0:	ldr	x0, [sp, #80]
  4084f4:	bl	40fc34 <ferror@plt+0xd764>
  4084f8:	str	w0, [sp, #96]
  4084fc:	ldr	w8, [sp, #96]
  408500:	cbnz	w8, 408518 <ferror@plt+0x6048>
  408504:	ldr	x0, [sp, #80]
  408508:	bl	40cee8 <ferror@plt+0xaa18>
  40850c:	ldr	x8, [sp, #56]
  408510:	str	w0, [x8, #20]
  408514:	b	408604 <ferror@plt+0x6134>
  408518:	ldr	x1, [sp, #72]
  40851c:	add	x8, sp, #0x60
  408520:	add	x2, x8, #0x8
  408524:	mov	w0, #0x2                   	// #2
  408528:	bl	4022b0 <inet_pton@plt>
  40852c:	cbnz	w0, 408588 <ferror@plt+0x60b8>
  408530:	ldr	x1, [sp, #72]
  408534:	add	x8, sp, #0x60
  408538:	add	x2, x8, #0x8
  40853c:	mov	w0, #0xa                   	// #10
  408540:	bl	4022b0 <inet_pton@plt>
  408544:	cbnz	w0, 408574 <ferror@plt+0x60a4>
  408548:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40854c:	add	x8, x8, #0x3e8
  408550:	ldr	x0, [x8]
  408554:	ldr	x2, [sp, #72]
  408558:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40855c:	add	x1, x1, #0x319
  408560:	bl	4024a0 <fprintf@plt>
  408564:	mov	w9, #0xffffffff            	// #-1
  408568:	ldr	x8, [sp, #56]
  40856c:	str	w9, [x8, #20]
  408570:	b	408604 <ferror@plt+0x6134>
  408574:	mov	w0, #0xffff86dd            	// #-31011
  408578:	bl	402160 <htons@plt>
  40857c:	add	x8, sp, #0x60
  408580:	strh	w0, [x8, #24]
  408584:	b	408598 <ferror@plt+0x60c8>
  408588:	mov	w0, #0x800                 	// #2048
  40858c:	bl	402160 <htons@plt>
  408590:	add	x8, sp, #0x60
  408594:	strh	w0, [x8, #24]
  408598:	ldrh	w8, [sp, #70]
  40859c:	add	x9, sp, #0x60
  4085a0:	strh	w8, [x9, #6]
  4085a4:	add	x10, sp, #0x80
  4085a8:	mov	x0, x10
  4085ac:	mov	w1, #0x418                 	// #1048
  4085b0:	mov	w2, #0x1                   	// #1
  4085b4:	mov	x3, x9
  4085b8:	mov	w4, #0x1c                  	// #28
  4085bc:	str	x10, [sp, #8]
  4085c0:	bl	415c10 <ferror@plt+0x13740>
  4085c4:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  4085c8:	add	x9, x9, #0x330
  4085cc:	mov	x0, x9
  4085d0:	ldr	x1, [sp, #8]
  4085d4:	mov	x9, xzr
  4085d8:	mov	x2, x9
  4085dc:	bl	414df4 <ferror@plt+0x12924>
  4085e0:	cmp	w0, #0x0
  4085e4:	cset	w8, ge  // ge = tcont
  4085e8:	tbnz	w8, #0, 4085fc <ferror@plt+0x612c>
  4085ec:	mov	w8, #0xffffffff            	// #-1
  4085f0:	ldr	x9, [sp, #56]
  4085f4:	str	w8, [x9, #20]
  4085f8:	b	408604 <ferror@plt+0x6134>
  4085fc:	ldr	x8, [sp, #56]
  408600:	str	wzr, [x8, #20]
  408604:	ldr	x8, [sp, #56]
  408608:	ldr	w0, [x8, #20]
  40860c:	add	sp, sp, #0x4b0
  408610:	ldr	x28, [sp, #16]
  408614:	ldp	x29, x30, [sp], #32
  408618:	ret
  40861c:	sub	sp, sp, #0x40
  408620:	stp	x29, x30, [sp, #48]
  408624:	add	x29, sp, #0x30
  408628:	mov	x8, xzr
  40862c:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  408630:	add	x9, x9, #0x330
  408634:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  408638:	add	x10, x10, #0x3f0
  40863c:	stur	w0, [x29, #-8]
  408640:	stur	x1, [x29, #-16]
  408644:	str	x8, [sp, #24]
  408648:	str	x9, [sp, #16]
  40864c:	str	x10, [sp, #8]
  408650:	ldur	w8, [x29, #-8]
  408654:	cmp	w8, #0x0
  408658:	cset	w8, le
  40865c:	tbnz	w8, #0, 408764 <ferror@plt+0x6294>
  408660:	ldur	x8, [x29, #-16]
  408664:	ldr	x0, [x8]
  408668:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40866c:	add	x1, x1, #0x6e2
  408670:	bl	402220 <strcmp@plt>
  408674:	cbnz	w0, 4086cc <ferror@plt+0x61fc>
  408678:	ldur	x8, [x29, #-16]
  40867c:	add	x8, x8, #0x8
  408680:	stur	x8, [x29, #-16]
  408684:	ldur	w9, [x29, #-8]
  408688:	subs	w9, w9, #0x1
  40868c:	stur	w9, [x29, #-8]
  408690:	cmp	w9, #0x0
  408694:	cset	w9, gt
  408698:	tbnz	w9, #0, 4086a0 <ferror@plt+0x61d0>
  40869c:	bl	40cd88 <ferror@plt+0xa8b8>
  4086a0:	ldr	x8, [sp, #24]
  4086a4:	cbz	x8, 4086bc <ferror@plt+0x61ec>
  4086a8:	ldur	x8, [x29, #-16]
  4086ac:	ldr	x1, [x8]
  4086b0:	adrp	x0, 417000 <ferror@plt+0x14b30>
  4086b4:	add	x0, x0, #0x6e2
  4086b8:	bl	40ce50 <ferror@plt+0xa980>
  4086bc:	ldur	x8, [x29, #-16]
  4086c0:	ldr	x8, [x8]
  4086c4:	str	x8, [sp, #24]
  4086c8:	b	408748 <ferror@plt+0x6278>
  4086cc:	ldur	x8, [x29, #-16]
  4086d0:	ldr	x0, [x8]
  4086d4:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4086d8:	add	x1, x1, #0x424
  4086dc:	bl	402220 <strcmp@plt>
  4086e0:	cbnz	w0, 408748 <ferror@plt+0x6278>
  4086e4:	ldur	x8, [x29, #-16]
  4086e8:	add	x8, x8, #0x8
  4086ec:	stur	x8, [x29, #-16]
  4086f0:	ldur	w9, [x29, #-8]
  4086f4:	subs	w9, w9, #0x1
  4086f8:	stur	w9, [x29, #-8]
  4086fc:	cmp	w9, #0x0
  408700:	cset	w9, gt
  408704:	tbnz	w9, #0, 40870c <ferror@plt+0x623c>
  408708:	bl	40cd88 <ferror@plt+0xa8b8>
  40870c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  408710:	add	x8, x8, #0x458
  408714:	ldr	w9, [x8]
  408718:	cbz	w9, 408730 <ferror@plt+0x6260>
  40871c:	ldur	x8, [x29, #-16]
  408720:	ldr	x1, [x8]
  408724:	adrp	x0, 418000 <ferror@plt+0x15b30>
  408728:	add	x0, x0, #0x424
  40872c:	bl	40ce50 <ferror@plt+0xa980>
  408730:	ldur	x8, [x29, #-16]
  408734:	ldr	x0, [x8]
  408738:	bl	402070 <atoi@plt>
  40873c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  408740:	add	x8, x8, #0x458
  408744:	str	w0, [x8]
  408748:	ldur	w8, [x29, #-8]
  40874c:	subs	w8, w8, #0x1
  408750:	stur	w8, [x29, #-8]
  408754:	ldur	x9, [x29, #-16]
  408758:	add	x9, x9, #0x8
  40875c:	stur	x9, [x29, #-16]
  408760:	b	408650 <ferror@plt+0x6180>
  408764:	ldr	x8, [sp, #24]
  408768:	cbz	x8, 408798 <ferror@plt+0x62c8>
  40876c:	ldr	x0, [sp, #24]
  408770:	bl	40fc34 <ferror@plt+0xd764>
  408774:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  408778:	add	x8, x8, #0x454
  40877c:	str	w0, [x8]
  408780:	ldr	w9, [x8]
  408784:	cbnz	w9, 408798 <ferror@plt+0x62c8>
  408788:	ldr	x0, [sp, #24]
  40878c:	bl	40cee8 <ferror@plt+0xaa18>
  408790:	stur	w0, [x29, #-4]
  408794:	b	4088fc <ferror@plt+0x642c>
  408798:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  40879c:	add	x8, x8, #0xed4
  4087a0:	ldr	w0, [x8]
  4087a4:	bl	410f94 <ferror@plt+0xeac4>
  4087a8:	mov	x8, xzr
  4087ac:	mov	x0, x8
  4087b0:	bl	411150 <ferror@plt+0xec80>
  4087b4:	ldr	x0, [sp, #16]
  4087b8:	mov	w1, #0x7                   	// #7
  4087bc:	bl	413f70 <ferror@plt+0x11aa0>
  4087c0:	cmp	w0, #0x0
  4087c4:	cset	w9, ge  // ge = tcont
  4087c8:	tbnz	w9, #0, 4087e4 <ferror@plt+0x6314>
  4087cc:	adrp	x0, 417000 <ferror@plt+0x14b30>
  4087d0:	add	x0, x0, #0x828
  4087d4:	bl	401f20 <perror@plt>
  4087d8:	mov	w8, #0xffffffff            	// #-1
  4087dc:	stur	w8, [x29, #-4]
  4087e0:	b	4088fc <ferror@plt+0x642c>
  4087e4:	mov	w0, #0x2                   	// #2
  4087e8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4087ec:	add	x1, x1, #0x4b4
  4087f0:	bl	4111d4 <ferror@plt+0xed04>
  4087f4:	ldr	x8, [sp, #8]
  4087f8:	ldr	x2, [x8]
  4087fc:	ldr	x0, [sp, #16]
  408800:	adrp	x1, 409000 <ferror@plt+0x6b30>
  408804:	add	x1, x1, #0x27c
  408808:	mov	w9, wzr
  40880c:	mov	w3, w9
  408810:	bl	4149f8 <ferror@plt+0x12528>
  408814:	cmp	w0, #0x0
  408818:	cset	w9, ge  // ge = tcont
  40881c:	tbnz	w9, #0, 408844 <ferror@plt+0x6374>
  408820:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  408824:	add	x8, x8, #0x3e8
  408828:	ldr	x0, [x8]
  40882c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408830:	add	x1, x1, #0x841
  408834:	bl	4024a0 <fprintf@plt>
  408838:	mov	w9, #0xffffffff            	// #-1
  40883c:	stur	w9, [x29, #-4]
  408840:	b	4088fc <ferror@plt+0x642c>
  408844:	mov	w0, #0x2                   	// #2
  408848:	mov	x8, xzr
  40884c:	mov	x1, x8
  408850:	bl	411280 <ferror@plt+0xedb0>
  408854:	ldr	x0, [sp, #16]
  408858:	mov	w1, #0x7                   	// #7
  40885c:	bl	413f70 <ferror@plt+0x11aa0>
  408860:	cmp	w0, #0x0
  408864:	cset	w9, ge  // ge = tcont
  408868:	tbnz	w9, #0, 408884 <ferror@plt+0x63b4>
  40886c:	adrp	x0, 417000 <ferror@plt+0x14b30>
  408870:	add	x0, x0, #0x828
  408874:	bl	401f20 <perror@plt>
  408878:	mov	w8, #0xffffffff            	// #-1
  40887c:	stur	w8, [x29, #-4]
  408880:	b	4088fc <ferror@plt+0x642c>
  408884:	adrp	x0, 417000 <ferror@plt+0x14b30>
  408888:	add	x0, x0, #0x69e
  40888c:	bl	411150 <ferror@plt+0xec80>
  408890:	ldr	x8, [sp, #8]
  408894:	ldr	x2, [x8]
  408898:	ldr	x0, [sp, #16]
  40889c:	adrp	x1, 409000 <ferror@plt+0x6b30>
  4088a0:	add	x1, x1, #0x30c
  4088a4:	mov	w9, wzr
  4088a8:	mov	w3, w9
  4088ac:	bl	4149f8 <ferror@plt+0x12528>
  4088b0:	cmp	w0, #0x0
  4088b4:	cset	w9, ge  // ge = tcont
  4088b8:	tbnz	w9, #0, 4088e0 <ferror@plt+0x6410>
  4088bc:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  4088c0:	add	x8, x8, #0x3e8
  4088c4:	ldr	x0, [x8]
  4088c8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4088cc:	add	x1, x1, #0x841
  4088d0:	bl	4024a0 <fprintf@plt>
  4088d4:	mov	w9, #0xffffffff            	// #-1
  4088d8:	stur	w9, [x29, #-4]
  4088dc:	b	4088fc <ferror@plt+0x642c>
  4088e0:	bl	4111a4 <ferror@plt+0xecd4>
  4088e4:	bl	4111a4 <ferror@plt+0xecd4>
  4088e8:	bl	41106c <ferror@plt+0xeb9c>
  4088ec:	ldr	x8, [sp, #8]
  4088f0:	ldr	x0, [x8]
  4088f4:	bl	402330 <fflush@plt>
  4088f8:	stur	wzr, [x29, #-4]
  4088fc:	ldur	w0, [x29, #-4]
  408900:	ldp	x29, x30, [sp, #48]
  408904:	add	sp, sp, #0x40
  408908:	ret
  40890c:	sub	sp, sp, #0x20
  408910:	stp	x29, x30, [sp, #16]
  408914:	add	x29, sp, #0x10
  408918:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40891c:	add	x8, x8, #0x3e8
  408920:	adrp	x1, 418000 <ferror@plt+0x15b30>
  408924:	add	x1, x1, #0x32f
  408928:	mov	w0, #0xffffffff            	// #-1
  40892c:	ldr	x8, [x8]
  408930:	stur	w0, [x29, #-4]
  408934:	mov	x0, x8
  408938:	bl	4024a0 <fprintf@plt>
  40893c:	ldur	w9, [x29, #-4]
  408940:	mov	w0, w9
  408944:	bl	401f00 <exit@plt>
  408948:	sub	sp, sp, #0x60
  40894c:	stp	x29, x30, [sp, #80]
  408950:	add	x29, sp, #0x50
  408954:	stur	x0, [x29, #-8]
  408958:	stur	w1, [x29, #-12]
  40895c:	stur	x2, [x29, #-24]
  408960:	stur	x3, [x29, #-32]
  408964:	ldur	x8, [x29, #-24]
  408968:	ldrh	w9, [x8]
  40896c:	mov	w0, w9
  408970:	sxtw	x8, w0
  408974:	subs	x8, x8, #0x4
  408978:	str	w8, [sp, #12]
  40897c:	ldur	x10, [x29, #-24]
  408980:	add	x10, x10, #0x4
  408984:	str	x10, [sp, #16]
  408988:	ldr	w8, [sp, #12]
  40898c:	mov	w9, #0x0                   	// #0
  408990:	cmp	w8, #0x4
  408994:	str	w9, [sp, #8]
  408998:	b.lt	4089d0 <ferror@plt+0x6500>  // b.tstop
  40899c:	ldr	x8, [sp, #16]
  4089a0:	ldrh	w9, [x8]
  4089a4:	mov	w8, w9
  4089a8:	mov	w9, #0x0                   	// #0
  4089ac:	cmp	x8, #0x4
  4089b0:	str	w9, [sp, #8]
  4089b4:	b.cc	4089d0 <ferror@plt+0x6500>  // b.lo, b.ul, b.last
  4089b8:	ldr	x8, [sp, #16]
  4089bc:	ldrh	w9, [x8]
  4089c0:	ldr	w10, [sp, #12]
  4089c4:	cmp	w9, w10
  4089c8:	cset	w9, le
  4089cc:	str	w9, [sp, #8]
  4089d0:	ldr	w8, [sp, #8]
  4089d4:	tbnz	w8, #0, 4089dc <ferror@plt+0x650c>
  4089d8:	b	408a88 <ferror@plt+0x65b8>
  4089dc:	ldr	x8, [sp, #16]
  4089e0:	add	x8, x8, #0x4
  4089e4:	str	x8, [sp, #24]
  4089e8:	ldr	x8, [sp, #16]
  4089ec:	add	x2, x8, #0x20
  4089f0:	ldr	x8, [sp, #16]
  4089f4:	ldrh	w9, [x8]
  4089f8:	mov	w0, w9
  4089fc:	sxtw	x8, w0
  408a00:	subs	x8, x8, #0x4
  408a04:	subs	x8, x8, #0x1c
  408a08:	add	x10, sp, #0x20
  408a0c:	mov	x0, x10
  408a10:	mov	w1, #0x1                   	// #1
  408a14:	mov	w3, w8
  408a18:	str	x10, [sp]
  408a1c:	bl	41659c <ferror@plt+0x140cc>
  408a20:	ldur	x10, [x29, #-8]
  408a24:	ldur	w1, [x29, #-12]
  408a28:	ldr	x2, [sp, #24]
  408a2c:	ldur	x3, [x29, #-32]
  408a30:	mov	x0, x10
  408a34:	ldr	x4, [sp]
  408a38:	bl	408a94 <ferror@plt+0x65c4>
  408a3c:	ldr	x8, [sp, #16]
  408a40:	ldrh	w9, [x8]
  408a44:	add	w9, w9, #0x4
  408a48:	subs	w9, w9, #0x1
  408a4c:	and	w9, w9, #0xfffffffc
  408a50:	ldr	w10, [sp, #12]
  408a54:	subs	w9, w10, w9
  408a58:	str	w9, [sp, #12]
  408a5c:	ldr	x8, [sp, #16]
  408a60:	ldr	x11, [sp, #16]
  408a64:	ldrh	w9, [x11]
  408a68:	add	w9, w9, #0x4
  408a6c:	subs	w9, w9, #0x1
  408a70:	and	w9, w9, #0xfffffffc
  408a74:	mov	w11, w9
  408a78:	ubfx	x11, x11, #0, #32
  408a7c:	add	x8, x8, x11
  408a80:	str	x8, [sp, #16]
  408a84:	b	408988 <ferror@plt+0x64b8>
  408a88:	ldp	x29, x30, [sp, #80]
  408a8c:	add	sp, sp, #0x60
  408a90:	ret
  408a94:	sub	sp, sp, #0xe0
  408a98:	stp	x29, x30, [sp, #208]
  408a9c:	add	x29, sp, #0xd0
  408aa0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  408aa4:	add	x8, x8, #0x458
  408aa8:	adrp	x9, 418000 <ferror@plt+0x15b30>
  408aac:	add	x9, x9, #0x933
  408ab0:	stur	x0, [x29, #-8]
  408ab4:	stur	w1, [x29, #-12]
  408ab8:	stur	x2, [x29, #-24]
  408abc:	stur	x3, [x29, #-32]
  408ac0:	stur	x4, [x29, #-40]
  408ac4:	ldr	w10, [x8]
  408ac8:	str	x9, [sp, #72]
  408acc:	cbz	w10, 408af0 <ferror@plt+0x6620>
  408ad0:	ldur	x8, [x29, #-24]
  408ad4:	ldrh	w9, [x8, #6]
  408ad8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  408adc:	add	x8, x8, #0x458
  408ae0:	ldr	w10, [x8]
  408ae4:	cmp	w9, w10
  408ae8:	b.eq	408af0 <ferror@plt+0x6620>  // b.none
  408aec:	b	408d48 <ferror@plt+0x6878>
  408af0:	ldur	x8, [x29, #-24]
  408af4:	ldrh	w9, [x8, #24]
  408af8:	mov	w0, #0x800                 	// #2048
  408afc:	str	w9, [sp, #68]
  408b00:	bl	402160 <htons@plt>
  408b04:	and	w9, w0, #0xffff
  408b08:	mov	w10, #0xa                   	// #10
  408b0c:	mov	w11, #0x2                   	// #2
  408b10:	ldr	w12, [sp, #68]
  408b14:	cmp	w12, w9
  408b18:	csel	w9, w11, w10, eq  // eq = none
  408b1c:	str	w9, [sp, #84]
  408b20:	ldr	w9, [sp, #84]
  408b24:	cmp	w9, #0x2
  408b28:	b.ne	408b3c <ferror@plt+0x666c>  // b.any
  408b2c:	ldur	x8, [x29, #-24]
  408b30:	add	x8, x8, #0x8
  408b34:	str	x8, [sp, #56]
  408b38:	b	408b48 <ferror@plt+0x6678>
  408b3c:	ldur	x8, [x29, #-24]
  408b40:	add	x8, x8, #0x8
  408b44:	str	x8, [sp, #56]
  408b48:	ldr	x8, [sp, #56]
  408b4c:	str	x8, [sp, #88]
  408b50:	ldur	w0, [x29, #-12]
  408b54:	bl	40f8d4 <ferror@plt+0xd404>
  408b58:	str	x0, [sp, #96]
  408b5c:	mov	x8, xzr
  408b60:	mov	x0, x8
  408b64:	str	x8, [sp, #48]
  408b68:	bl	411150 <ferror@plt+0xec80>
  408b6c:	ldur	w3, [x29, #-12]
  408b70:	mov	w9, #0x2                   	// #2
  408b74:	mov	w0, w9
  408b78:	adrp	x1, 418000 <ferror@plt+0x15b30>
  408b7c:	add	x1, x1, #0xbec
  408b80:	ldr	x2, [sp, #48]
  408b84:	str	w9, [sp, #44]
  408b88:	bl	408d54 <ferror@plt+0x6884>
  408b8c:	ldr	x4, [sp, #96]
  408b90:	mov	w9, #0x4                   	// #4
  408b94:	mov	w0, w9
  408b98:	mov	w10, wzr
  408b9c:	mov	w1, w10
  408ba0:	adrp	x2, 417000 <ferror@plt+0x14b30>
  408ba4:	add	x2, x2, #0x6e2
  408ba8:	adrp	x3, 418000 <ferror@plt+0x15b30>
  408bac:	add	x3, x3, #0x258
  408bb0:	str	w9, [sp, #40]
  408bb4:	bl	411bb4 <ferror@plt+0xf6e4>
  408bb8:	ldur	x8, [x29, #-24]
  408bbc:	ldr	w0, [x8]
  408bc0:	bl	40f8d4 <ferror@plt+0xd404>
  408bc4:	ldr	w9, [sp, #40]
  408bc8:	str	x0, [sp, #32]
  408bcc:	mov	w0, w9
  408bd0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408bd4:	add	x1, x1, #0xdb3
  408bd8:	adrp	x2, 418000 <ferror@plt+0x15b30>
  408bdc:	add	x2, x2, #0x25f
  408be0:	ldr	x3, [sp, #32]
  408be4:	bl	408d98 <ferror@plt+0x68c8>
  408be8:	ldr	w9, [sp, #84]
  408bec:	mov	w0, w9
  408bf0:	bl	412460 <ferror@plt+0xff90>
  408bf4:	ldr	w9, [sp, #84]
  408bf8:	ldr	x1, [sp, #88]
  408bfc:	str	w0, [sp, #28]
  408c00:	mov	w0, w9
  408c04:	add	x2, sp, #0x68
  408c08:	mov	w3, #0x40                  	// #64
  408c0c:	bl	4024c0 <inet_ntop@plt>
  408c10:	ldr	w9, [sp, #40]
  408c14:	str	x0, [sp, #16]
  408c18:	mov	w0, w9
  408c1c:	ldr	w1, [sp, #28]
  408c20:	adrp	x2, 418000 <ferror@plt+0x15b30>
  408c24:	add	x2, x2, #0x268
  408c28:	adrp	x3, 418000 <ferror@plt+0x15b30>
  408c2c:	add	x3, x3, #0x26c
  408c30:	ldr	x4, [sp, #16]
  408c34:	bl	411bb4 <ferror@plt+0xf6e4>
  408c38:	ldur	x8, [x29, #-24]
  408c3c:	ldrb	w9, [x8, #4]
  408c40:	adrp	x8, 417000 <ferror@plt+0x14b30>
  408c44:	add	x8, x8, #0x720
  408c48:	adrp	x11, 417000 <ferror@plt+0x14b30>
  408c4c:	add	x11, x11, #0x6c1
  408c50:	tst	w9, #0x1
  408c54:	csel	x3, x11, x8, ne  // ne = any
  408c58:	ldr	w0, [sp, #40]
  408c5c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408c60:	add	x1, x1, #0x822
  408c64:	ldr	x2, [sp, #72]
  408c68:	bl	408d98 <ferror@plt+0x68c8>
  408c6c:	ldr	w0, [sp, #44]
  408c70:	adrp	x1, 417000 <ferror@plt+0x14b30>
  408c74:	add	x1, x1, #0x693
  408c78:	bl	4111d4 <ferror@plt+0xed04>
  408c7c:	ldur	x8, [x29, #-24]
  408c80:	ldrb	w9, [x8, #5]
  408c84:	and	w9, w9, #0x1
  408c88:	cbz	w9, 408ca8 <ferror@plt+0x67d8>
  408c8c:	mov	w0, #0x4                   	// #4
  408c90:	mov	x8, xzr
  408c94:	mov	x1, x8
  408c98:	ldr	x2, [sp, #72]
  408c9c:	adrp	x3, 417000 <ferror@plt+0x14b30>
  408ca0:	add	x3, x3, #0x6b2
  408ca4:	bl	408d98 <ferror@plt+0x68c8>
  408ca8:	mov	w0, #0x2                   	// #2
  408cac:	mov	x8, xzr
  408cb0:	mov	x1, x8
  408cb4:	bl	411280 <ferror@plt+0xedb0>
  408cb8:	ldur	x8, [x29, #-24]
  408cbc:	ldrh	w9, [x8, #6]
  408cc0:	cbz	w9, 408ce4 <ferror@plt+0x6814>
  408cc4:	ldur	x8, [x29, #-24]
  408cc8:	ldrh	w3, [x8, #6]
  408ccc:	mov	w0, #0x4                   	// #4
  408cd0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  408cd4:	add	x1, x1, #0x424
  408cd8:	adrp	x2, 418000 <ferror@plt+0x15b30>
  408cdc:	add	x2, x2, #0x274
  408ce0:	bl	408ddc <ferror@plt+0x690c>
  408ce4:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  408ce8:	add	x8, x8, #0xee8
  408cec:	ldr	w9, [x8]
  408cf0:	cbz	w9, 408d40 <ferror@plt+0x6870>
  408cf4:	ldur	x8, [x29, #-40]
  408cf8:	cbz	x8, 408d40 <ferror@plt+0x6870>
  408cfc:	ldur	x8, [x29, #-40]
  408d00:	ldr	x8, [x8, #8]
  408d04:	cbz	x8, 408d40 <ferror@plt+0x6870>
  408d08:	ldur	x8, [x29, #-40]
  408d0c:	ldr	x0, [x8, #8]
  408d10:	bl	408e20 <ferror@plt+0x6950>
  408d14:	str	w0, [sp, #80]
  408d18:	ldr	w0, [sp, #80]
  408d1c:	bl	408e38 <ferror@plt+0x6968>
  408d20:	mov	w9, #0x4                   	// #4
  408d24:	str	x0, [sp, #8]
  408d28:	mov	w0, w9
  408d2c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  408d30:	add	x1, x1, #0x27c
  408d34:	ldr	x2, [sp, #72]
  408d38:	ldr	x3, [sp, #8]
  408d3c:	bl	408d98 <ferror@plt+0x68c8>
  408d40:	bl	412030 <ferror@plt+0xfb60>
  408d44:	bl	4111a4 <ferror@plt+0xecd4>
  408d48:	ldp	x29, x30, [sp, #208]
  408d4c:	add	sp, sp, #0xe0
  408d50:	ret
  408d54:	sub	sp, sp, #0x30
  408d58:	stp	x29, x30, [sp, #32]
  408d5c:	add	x29, sp, #0x20
  408d60:	mov	w8, #0x6                   	// #6
  408d64:	stur	w0, [x29, #-4]
  408d68:	str	x1, [sp, #16]
  408d6c:	str	x2, [sp, #8]
  408d70:	str	w3, [sp, #4]
  408d74:	ldur	w0, [x29, #-4]
  408d78:	ldr	x2, [sp, #16]
  408d7c:	ldr	x3, [sp, #8]
  408d80:	ldr	w4, [sp, #4]
  408d84:	mov	w1, w8
  408d88:	bl	411314 <ferror@plt+0xee44>
  408d8c:	ldp	x29, x30, [sp, #32]
  408d90:	add	sp, sp, #0x30
  408d94:	ret
  408d98:	sub	sp, sp, #0x30
  408d9c:	stp	x29, x30, [sp, #32]
  408da0:	add	x29, sp, #0x20
  408da4:	mov	w8, #0x6                   	// #6
  408da8:	stur	w0, [x29, #-4]
  408dac:	str	x1, [sp, #16]
  408db0:	str	x2, [sp, #8]
  408db4:	str	x3, [sp]
  408db8:	ldur	w0, [x29, #-4]
  408dbc:	ldr	x2, [sp, #16]
  408dc0:	ldr	x3, [sp, #8]
  408dc4:	ldr	x4, [sp]
  408dc8:	mov	w1, w8
  408dcc:	bl	411bb4 <ferror@plt+0xf6e4>
  408dd0:	ldp	x29, x30, [sp, #32]
  408dd4:	add	sp, sp, #0x30
  408dd8:	ret
  408ddc:	sub	sp, sp, #0x30
  408de0:	stp	x29, x30, [sp, #32]
  408de4:	add	x29, sp, #0x20
  408de8:	mov	w8, #0x6                   	// #6
  408dec:	stur	w0, [x29, #-4]
  408df0:	str	x1, [sp, #16]
  408df4:	str	x2, [sp, #8]
  408df8:	str	w3, [sp, #4]
  408dfc:	ldur	w0, [x29, #-4]
  408e00:	ldr	x2, [sp, #16]
  408e04:	ldr	x3, [sp, #8]
  408e08:	ldr	w4, [sp, #4]
  408e0c:	mov	w1, w8
  408e10:	bl	411654 <ferror@plt+0xf184>
  408e14:	ldp	x29, x30, [sp, #32]
  408e18:	add	sp, sp, #0x30
  408e1c:	ret
  408e20:	sub	sp, sp, #0x10
  408e24:	str	x0, [sp, #8]
  408e28:	ldr	x8, [sp, #8]
  408e2c:	ldr	w0, [x8, #4]
  408e30:	add	sp, sp, #0x10
  408e34:	ret
  408e38:	sub	sp, sp, #0x50
  408e3c:	stp	x29, x30, [sp, #64]
  408e40:	add	x29, sp, #0x40
  408e44:	mov	x8, #0x2710                	// #10000
  408e48:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  408e4c:	add	x9, x9, #0x45c
  408e50:	mov	x1, #0x20                  	// #32
  408e54:	adrp	x2, 418000 <ferror@plt+0x15b30>
  408e58:	add	x2, x2, #0x282
  408e5c:	sub	x10, x29, #0x18
  408e60:	stur	w0, [x29, #-4]
  408e64:	ldur	w11, [x29, #-4]
  408e68:	mov	w3, w11
  408e6c:	mov	x0, x10
  408e70:	str	x1, [sp, #32]
  408e74:	mov	x1, x3
  408e78:	str	x8, [sp, #24]
  408e7c:	str	x9, [sp, #16]
  408e80:	str	x2, [sp, #8]
  408e84:	bl	408ebc <ferror@plt+0x69ec>
  408e88:	ldur	x3, [x29, #-24]
  408e8c:	ldur	x8, [x29, #-16]
  408e90:	ldr	x9, [sp, #24]
  408e94:	udiv	x4, x8, x9
  408e98:	ldr	x0, [sp, #16]
  408e9c:	ldr	x1, [sp, #32]
  408ea0:	ldr	x2, [sp, #8]
  408ea4:	bl	402020 <snprintf@plt>
  408ea8:	ldr	x8, [sp, #16]
  408eac:	mov	x0, x8
  408eb0:	ldp	x29, x30, [sp, #64]
  408eb4:	add	sp, sp, #0x50
  408eb8:	ret
  408ebc:	sub	sp, sp, #0x20
  408ec0:	mov	x8, #0x2710                	// #10000
  408ec4:	mov	x9, #0x4240                	// #16960
  408ec8:	movk	x9, #0xf, lsl #16
  408ecc:	str	x0, [sp, #24]
  408ed0:	str	x1, [sp, #16]
  408ed4:	ldr	x10, [sp, #16]
  408ed8:	mul	x8, x8, x10
  408edc:	str	x8, [sp, #8]
  408ee0:	ldr	x8, [sp, #8]
  408ee4:	udiv	x8, x8, x9
  408ee8:	ldr	x10, [sp, #24]
  408eec:	str	x8, [x10]
  408ef0:	ldr	x8, [sp, #8]
  408ef4:	ldr	x10, [sp, #24]
  408ef8:	ldr	x10, [x10]
  408efc:	mul	x9, x9, x10
  408f00:	subs	x8, x8, x9
  408f04:	ldr	x9, [sp, #24]
  408f08:	str	x8, [x9, #8]
  408f0c:	add	sp, sp, #0x20
  408f10:	ret
  408f14:	sub	sp, sp, #0x60
  408f18:	stp	x29, x30, [sp, #80]
  408f1c:	add	x29, sp, #0x50
  408f20:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  408f24:	add	x8, x8, #0xee8
  408f28:	stur	x0, [x29, #-8]
  408f2c:	stur	x1, [x29, #-16]
  408f30:	stur	x2, [x29, #-24]
  408f34:	ldur	x9, [x29, #-16]
  408f38:	ldrh	w10, [x9]
  408f3c:	mov	w0, w10
  408f40:	sxtw	x9, w0
  408f44:	subs	x9, x9, #0x4
  408f48:	stur	w9, [x29, #-28]
  408f4c:	str	x8, [sp, #16]
  408f50:	bl	411124 <ferror@plt+0xec54>
  408f54:	tbnz	w0, #0, 408f5c <ferror@plt+0x6a8c>
  408f58:	b	408f6c <ferror@plt+0x6a9c>
  408f5c:	ldur	x1, [x29, #-24]
  408f60:	mov	w0, #0x2                   	// #2
  408f64:	bl	4111d4 <ferror@plt+0xed04>
  408f68:	b	408f8c <ferror@plt+0x6abc>
  408f6c:	ldr	x8, [sp, #16]
  408f70:	ldr	w9, [x8]
  408f74:	cbnz	w9, 408f8c <ferror@plt+0x6abc>
  408f78:	ldur	x0, [x29, #-8]
  408f7c:	ldur	x2, [x29, #-24]
  408f80:	adrp	x1, 418000 <ferror@plt+0x15b30>
  408f84:	add	x1, x1, #0x2ab
  408f88:	bl	4024a0 <fprintf@plt>
  408f8c:	ldur	x8, [x29, #-16]
  408f90:	add	x8, x8, #0x4
  408f94:	str	x8, [sp, #40]
  408f98:	ldur	w8, [x29, #-28]
  408f9c:	mov	w9, #0x0                   	// #0
  408fa0:	cmp	w8, #0x4
  408fa4:	str	w9, [sp, #12]
  408fa8:	b.lt	408fe0 <ferror@plt+0x6b10>  // b.tstop
  408fac:	ldr	x8, [sp, #40]
  408fb0:	ldrh	w9, [x8]
  408fb4:	mov	w8, w9
  408fb8:	mov	w9, #0x0                   	// #0
  408fbc:	cmp	x8, #0x4
  408fc0:	str	w9, [sp, #12]
  408fc4:	b.cc	408fe0 <ferror@plt+0x6b10>  // b.lo, b.ul, b.last
  408fc8:	ldr	x8, [sp, #40]
  408fcc:	ldrh	w9, [x8]
  408fd0:	ldur	w10, [x29, #-28]
  408fd4:	cmp	w9, w10
  408fd8:	cset	w9, le
  408fdc:	str	w9, [sp, #12]
  408fe0:	ldr	w8, [sp, #12]
  408fe4:	tbnz	w8, #0, 408fec <ferror@plt+0x6b1c>
  408fe8:	b	409104 <ferror@plt+0x6c34>
  408fec:	ldr	x8, [sp, #40]
  408ff0:	add	x8, x8, #0x4
  408ff4:	str	x8, [sp, #32]
  408ff8:	ldr	x8, [sp, #32]
  408ffc:	ldr	w0, [x8]
  409000:	bl	40f8d4 <ferror@plt+0xd404>
  409004:	str	x0, [sp, #24]
  409008:	bl	411124 <ferror@plt+0xec54>
  40900c:	tbnz	w0, #0, 409014 <ferror@plt+0x6b44>
  409010:	b	40905c <ferror@plt+0x6b8c>
  409014:	mov	x8, xzr
  409018:	mov	x0, x8
  40901c:	str	x8, [sp]
  409020:	bl	411150 <ferror@plt+0xec80>
  409024:	ldr	x3, [sp, #24]
  409028:	mov	w0, #0x2                   	// #2
  40902c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409030:	add	x1, x1, #0xdb3
  409034:	ldr	x2, [sp]
  409038:	bl	408d98 <ferror@plt+0x68c8>
  40903c:	ldr	x8, [sp, #16]
  409040:	ldr	w9, [x8]
  409044:	cbz	w9, 409054 <ferror@plt+0x6b84>
  409048:	ldur	x0, [x29, #-8]
  40904c:	ldr	x1, [sp, #40]
  409050:	bl	409130 <ferror@plt+0x6c60>
  409054:	bl	4111a4 <ferror@plt+0xecd4>
  409058:	b	4090b8 <ferror@plt+0x6be8>
  40905c:	ldr	x8, [sp, #16]
  409060:	ldr	w9, [x8]
  409064:	cbz	w9, 4090a4 <ferror@plt+0x6bd4>
  409068:	ldur	x0, [x29, #-8]
  40906c:	ldur	x2, [x29, #-24]
  409070:	ldr	x3, [sp, #24]
  409074:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409078:	add	x1, x1, #0x2c0
  40907c:	bl	4024a0 <fprintf@plt>
  409080:	ldur	x8, [x29, #-8]
  409084:	ldr	x1, [sp, #40]
  409088:	mov	x0, x8
  40908c:	bl	409130 <ferror@plt+0x6c60>
  409090:	ldur	x0, [x29, #-8]
  409094:	adrp	x1, 419000 <ferror@plt+0x16b30>
  409098:	add	x1, x1, #0x2f1
  40909c:	bl	4024a0 <fprintf@plt>
  4090a0:	b	4090b8 <ferror@plt+0x6be8>
  4090a4:	ldur	x0, [x29, #-8]
  4090a8:	ldr	x2, [sp, #24]
  4090ac:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4090b0:	add	x1, x1, #0x5ef
  4090b4:	bl	4024a0 <fprintf@plt>
  4090b8:	ldr	x8, [sp, #40]
  4090bc:	ldrh	w9, [x8]
  4090c0:	add	w9, w9, #0x4
  4090c4:	subs	w9, w9, #0x1
  4090c8:	and	w9, w9, #0xfffffffc
  4090cc:	ldur	w10, [x29, #-28]
  4090d0:	subs	w9, w10, w9
  4090d4:	stur	w9, [x29, #-28]
  4090d8:	ldr	x8, [sp, #40]
  4090dc:	ldr	x11, [sp, #40]
  4090e0:	ldrh	w9, [x11]
  4090e4:	add	w9, w9, #0x4
  4090e8:	subs	w9, w9, #0x1
  4090ec:	and	w9, w9, #0xfffffffc
  4090f0:	mov	w11, w9
  4090f4:	ubfx	x11, x11, #0, #32
  4090f8:	add	x8, x8, x11
  4090fc:	str	x8, [sp, #40]
  409100:	b	408f98 <ferror@plt+0x6ac8>
  409104:	ldr	x8, [sp, #16]
  409108:	ldr	w9, [x8]
  40910c:	cbnz	w9, 409114 <ferror@plt+0x6c44>
  409110:	bl	412030 <ferror@plt+0xfb60>
  409114:	mov	w0, #0x2                   	// #2
  409118:	mov	x8, xzr
  40911c:	mov	x1, x8
  409120:	bl	411280 <ferror@plt+0xedb0>
  409124:	ldp	x29, x30, [sp, #80]
  409128:	add	sp, sp, #0x60
  40912c:	ret
  409130:	sub	sp, sp, #0x50
  409134:	stp	x29, x30, [sp, #64]
  409138:	add	x29, sp, #0x40
  40913c:	mov	w8, #0x2                   	// #2
  409140:	add	x9, sp, #0x18
  409144:	stur	x0, [x29, #-8]
  409148:	stur	x1, [x29, #-16]
  40914c:	ldur	x10, [x29, #-16]
  409150:	add	x2, x10, #0x8
  409154:	ldur	x10, [x29, #-16]
  409158:	ldrh	w11, [x10]
  40915c:	mov	w0, w11
  409160:	sxtw	x10, w0
  409164:	subs	x10, x10, #0x4
  409168:	subs	x10, x10, #0x4
  40916c:	mov	x0, x9
  409170:	mov	w1, w8
  409174:	mov	w3, w10
  409178:	str	x9, [sp, #8]
  40917c:	bl	41659c <ferror@plt+0x140cc>
  409180:	ldr	x9, [sp, #8]
  409184:	ldr	x12, [x9, #8]
  409188:	cbz	x12, 4091c8 <ferror@plt+0x6cf8>
  40918c:	add	x8, sp, #0x18
  409190:	ldr	x0, [x8, #8]
  409194:	bl	408e20 <ferror@plt+0x6950>
  409198:	str	w0, [sp, #20]
  40919c:	ldr	w0, [sp, #20]
  4091a0:	bl	408e38 <ferror@plt+0x6968>
  4091a4:	mov	w9, #0x4                   	// #4
  4091a8:	str	x0, [sp]
  4091ac:	mov	w0, w9
  4091b0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4091b4:	add	x1, x1, #0x27c
  4091b8:	adrp	x2, 418000 <ferror@plt+0x15b30>
  4091bc:	add	x2, x2, #0x933
  4091c0:	ldr	x3, [sp]
  4091c4:	bl	408d98 <ferror@plt+0x68c8>
  4091c8:	add	x8, sp, #0x18
  4091cc:	ldr	x8, [x8, #16]
  4091d0:	cbz	x8, 40921c <ferror@plt+0x6d4c>
  4091d4:	add	x8, sp, #0x18
  4091d8:	ldr	x0, [x8, #16]
  4091dc:	bl	409228 <ferror@plt+0x6d58>
  4091e0:	strb	w0, [sp, #19]
  4091e4:	ldrb	w0, [sp, #19]
  4091e8:	bl	409240 <ferror@plt+0x6d70>
  4091ec:	adrp	x8, 417000 <ferror@plt+0x14b30>
  4091f0:	add	x8, x8, #0x6c1
  4091f4:	adrp	x9, 417000 <ferror@plt+0x14b30>
  4091f8:	add	x9, x9, #0x720
  4091fc:	tst	w0, #0x1
  409200:	csel	x3, x9, x8, ne  // ne = any
  409204:	mov	w0, #0x4                   	// #4
  409208:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40920c:	add	x1, x1, #0x2d7
  409210:	adrp	x2, 418000 <ferror@plt+0x15b30>
  409214:	add	x2, x2, #0x933
  409218:	bl	408d98 <ferror@plt+0x68c8>
  40921c:	ldp	x29, x30, [sp, #64]
  409220:	add	sp, sp, #0x50
  409224:	ret
  409228:	sub	sp, sp, #0x10
  40922c:	str	x0, [sp, #8]
  409230:	ldr	x8, [sp, #8]
  409234:	ldrb	w0, [x8, #4]
  409238:	add	sp, sp, #0x10
  40923c:	ret
  409240:	sub	sp, sp, #0x10
  409244:	strb	w0, [sp, #15]
  409248:	ldrb	w8, [sp, #15]
  40924c:	mov	w9, #0x1                   	// #1
  409250:	cmp	w8, #0x1
  409254:	str	w9, [sp, #8]
  409258:	b.eq	40926c <ferror@plt+0x6d9c>  // b.none
  40925c:	ldrb	w8, [sp, #15]
  409260:	cmp	w8, #0x3
  409264:	cset	w8, eq  // eq = none
  409268:	str	w8, [sp, #8]
  40926c:	ldr	w8, [sp, #8]
  409270:	and	w0, w8, #0x1
  409274:	add	sp, sp, #0x10
  409278:	ret
  40927c:	sub	sp, sp, #0x60
  409280:	stp	x29, x30, [sp, #80]
  409284:	add	x29, sp, #0x50
  409288:	add	x8, sp, #0x18
  40928c:	stur	x0, [x29, #-16]
  409290:	stur	x1, [x29, #-24]
  409294:	ldur	x9, [x29, #-16]
  409298:	add	x9, x9, #0x10
  40929c:	stur	x9, [x29, #-32]
  4092a0:	ldur	x9, [x29, #-24]
  4092a4:	str	x9, [sp, #16]
  4092a8:	ldur	x0, [x29, #-16]
  4092ac:	mov	x1, x8
  4092b0:	bl	407c50 <ferror@plt+0x5780>
  4092b4:	str	w0, [sp, #12]
  4092b8:	ldr	w10, [sp, #12]
  4092bc:	cmp	w10, #0x1
  4092c0:	b.eq	4092d0 <ferror@plt+0x6e00>  // b.none
  4092c4:	ldr	w8, [sp, #12]
  4092c8:	stur	w8, [x29, #-4]
  4092cc:	b	4092fc <ferror@plt+0x6e2c>
  4092d0:	add	x8, sp, #0x18
  4092d4:	ldr	x8, [x8, #8]
  4092d8:	cbz	x8, 4092f8 <ferror@plt+0x6e28>
  4092dc:	ldr	x0, [sp, #16]
  4092e0:	ldur	x1, [x29, #-16]
  4092e4:	ldur	x8, [x29, #-32]
  4092e8:	ldr	w2, [x8, #4]
  4092ec:	add	x8, sp, #0x18
  4092f0:	ldr	x3, [x8, #8]
  4092f4:	bl	407dec <ferror@plt+0x591c>
  4092f8:	stur	wzr, [x29, #-4]
  4092fc:	ldur	w0, [x29, #-4]
  409300:	ldp	x29, x30, [sp, #80]
  409304:	add	sp, sp, #0x60
  409308:	ret
  40930c:	sub	sp, sp, #0x60
  409310:	stp	x29, x30, [sp, #80]
  409314:	add	x29, sp, #0x50
  409318:	add	x8, sp, #0x18
  40931c:	stur	x0, [x29, #-16]
  409320:	stur	x1, [x29, #-24]
  409324:	ldur	x9, [x29, #-16]
  409328:	add	x9, x9, #0x10
  40932c:	stur	x9, [x29, #-32]
  409330:	ldur	x9, [x29, #-24]
  409334:	str	x9, [sp, #16]
  409338:	ldur	x0, [x29, #-16]
  40933c:	mov	x1, x8
  409340:	bl	407c50 <ferror@plt+0x5780>
  409344:	str	w0, [sp, #12]
  409348:	ldr	w10, [sp, #12]
  40934c:	cmp	w10, #0x1
  409350:	b.eq	409360 <ferror@plt+0x6e90>  // b.none
  409354:	ldr	w8, [sp, #12]
  409358:	stur	w8, [x29, #-4]
  40935c:	b	40938c <ferror@plt+0x6ebc>
  409360:	add	x8, sp, #0x18
  409364:	ldr	x8, [x8, #16]
  409368:	cbz	x8, 409388 <ferror@plt+0x6eb8>
  40936c:	ldr	x0, [sp, #16]
  409370:	ldur	x1, [x29, #-16]
  409374:	ldur	x8, [x29, #-32]
  409378:	ldr	w2, [x8, #4]
  40937c:	add	x8, sp, #0x18
  409380:	ldr	x3, [x8, #16]
  409384:	bl	407eec <ferror@plt+0x5a1c>
  409388:	stur	wzr, [x29, #-4]
  40938c:	ldur	w0, [x29, #-4]
  409390:	ldp	x29, x30, [sp, #80]
  409394:	add	sp, sp, #0x60
  409398:	ret
  40939c:	sub	sp, sp, #0x50
  4093a0:	stp	x29, x30, [sp, #64]
  4093a4:	add	x29, sp, #0x40
  4093a8:	mov	w8, #0x0                   	// #0
  4093ac:	adrp	x9, 418000 <ferror@plt+0x15b30>
  4093b0:	add	x9, x9, #0x934
  4093b4:	mov	w10, wzr
  4093b8:	stur	x0, [x29, #-8]
  4093bc:	stur	w1, [x29, #-12]
  4093c0:	ldur	x11, [x29, #-8]
  4093c4:	str	x11, [sp, #32]
  4093c8:	ldr	x11, [sp, #32]
  4093cc:	ldrh	w12, [x11]
  4093d0:	mov	w0, w12
  4093d4:	sxtw	x11, w0
  4093d8:	subs	x11, x11, #0x4
  4093dc:	str	w11, [sp, #28]
  4093e0:	strh	w8, [sp, #26]
  4093e4:	ldur	w0, [x29, #-12]
  4093e8:	mov	x1, x9
  4093ec:	mov	w2, w10
  4093f0:	bl	40957c <ferror@plt+0x70ac>
  4093f4:	ldr	x9, [sp, #32]
  4093f8:	add	x9, x9, #0x4
  4093fc:	stur	x9, [x29, #-24]
  409400:	ldr	w8, [sp, #28]
  409404:	mov	w9, #0x0                   	// #0
  409408:	cmp	w8, #0x4
  40940c:	str	w9, [sp, #8]
  409410:	b.lt	409448 <ferror@plt+0x6f78>  // b.tstop
  409414:	ldur	x8, [x29, #-24]
  409418:	ldrh	w9, [x8]
  40941c:	mov	w8, w9
  409420:	mov	w9, #0x0                   	// #0
  409424:	cmp	x8, #0x4
  409428:	str	w9, [sp, #8]
  40942c:	b.cc	409448 <ferror@plt+0x6f78>  // b.lo, b.ul, b.last
  409430:	ldur	x8, [x29, #-24]
  409434:	ldrh	w9, [x8]
  409438:	ldr	w10, [sp, #28]
  40943c:	cmp	w9, w10
  409440:	cset	w9, le
  409444:	str	w9, [sp, #8]
  409448:	ldr	w8, [sp, #8]
  40944c:	tbnz	w8, #0, 409454 <ferror@plt+0x6f84>
  409450:	b	40956c <ferror@plt+0x709c>
  409454:	ldur	x8, [x29, #-24]
  409458:	ldrh	w9, [x8, #2]
  40945c:	cmp	w9, #0x2
  409460:	b.eq	409468 <ferror@plt+0x6f98>  // b.none
  409464:	b	409520 <ferror@plt+0x7050>
  409468:	ldur	x8, [x29, #-24]
  40946c:	add	x8, x8, #0x4
  409470:	str	x8, [sp, #16]
  409474:	ldr	x8, [sp, #16]
  409478:	ldrh	w9, [x8]
  40947c:	and	w9, w9, #0x10
  409480:	cbnz	w9, 409490 <ferror@plt+0x6fc0>
  409484:	ldr	x8, [sp, #16]
  409488:	ldrh	w9, [x8, #2]
  40948c:	strh	w9, [sp, #26]
  409490:	ldr	x8, [sp, #16]
  409494:	ldrh	w0, [x8, #2]
  409498:	ldr	x8, [sp, #16]
  40949c:	ldrh	w1, [x8]
  4094a0:	bl	409634 <ferror@plt+0x7164>
  4094a4:	str	w0, [sp, #12]
  4094a8:	ldr	w9, [sp, #12]
  4094ac:	mov	w10, #0xffffffff            	// #-1
  4094b0:	cmp	w9, w10
  4094b4:	b.ne	4094bc <ferror@plt+0x6fec>  // b.any
  4094b8:	b	40956c <ferror@plt+0x709c>
  4094bc:	ldr	w8, [sp, #12]
  4094c0:	cbnz	w8, 4094c8 <ferror@plt+0x6ff8>
  4094c4:	b	409520 <ferror@plt+0x7050>
  4094c8:	mov	x8, xzr
  4094cc:	mov	x0, x8
  4094d0:	str	x8, [sp]
  4094d4:	bl	411150 <ferror@plt+0xec80>
  4094d8:	ldrh	w1, [sp, #26]
  4094dc:	ldr	x8, [sp, #16]
  4094e0:	ldrh	w2, [x8, #2]
  4094e4:	adrp	x0, 417000 <ferror@plt+0x14b30>
  4094e8:	add	x0, x0, #0x4b8
  4094ec:	bl	4096bc <ferror@plt+0x71ec>
  4094f0:	ldr	x8, [sp, #16]
  4094f4:	ldrh	w0, [x8]
  4094f8:	bl	409758 <ferror@plt+0x7288>
  4094fc:	bl	4111a4 <ferror@plt+0xecd4>
  409500:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  409504:	add	x8, x8, #0x3a0
  409508:	ldr	x3, [x8]
  40950c:	mov	w0, #0x1                   	// #1
  409510:	ldr	x1, [sp]
  409514:	adrp	x2, 418000 <ferror@plt+0x15b30>
  409518:	add	x2, x2, #0x934
  40951c:	bl	4097f8 <ferror@plt+0x7328>
  409520:	ldur	x8, [x29, #-24]
  409524:	ldrh	w9, [x8]
  409528:	add	w9, w9, #0x4
  40952c:	subs	w9, w9, #0x1
  409530:	and	w9, w9, #0xfffffffc
  409534:	ldr	w10, [sp, #28]
  409538:	subs	w9, w10, w9
  40953c:	str	w9, [sp, #28]
  409540:	ldur	x8, [x29, #-24]
  409544:	ldur	x11, [x29, #-24]
  409548:	ldrh	w9, [x11]
  40954c:	add	w9, w9, #0x4
  409550:	subs	w9, w9, #0x1
  409554:	and	w9, w9, #0xfffffffc
  409558:	mov	w11, w9
  40955c:	ubfx	x11, x11, #0, #32
  409560:	add	x8, x8, x11
  409564:	stur	x8, [x29, #-24]
  409568:	b	409400 <ferror@plt+0x6f30>
  40956c:	bl	40983c <ferror@plt+0x736c>
  409570:	ldp	x29, x30, [sp, #64]
  409574:	add	sp, sp, #0x50
  409578:	ret
  40957c:	sub	sp, sp, #0x60
  409580:	stp	x29, x30, [sp, #80]
  409584:	add	x29, sp, #0x50
  409588:	mov	x8, xzr
  40958c:	mov	w9, #0x4                   	// #4
  409590:	mov	w10, wzr
  409594:	adrp	x11, 417000 <ferror@plt+0x14b30>
  409598:	add	x11, x11, #0x588
  40959c:	adrp	x12, 417000 <ferror@plt+0x14b30>
  4095a0:	add	x12, x12, #0x2b0
  4095a4:	adrp	x13, 418000 <ferror@plt+0x15b30>
  4095a8:	add	x13, x13, #0x3f7
  4095ac:	mov	w14, #0x2                   	// #2
  4095b0:	stur	w0, [x29, #-4]
  4095b4:	stur	x1, [x29, #-16]
  4095b8:	stur	w2, [x29, #-20]
  4095bc:	mov	x0, x8
  4095c0:	stur	w9, [x29, #-24]
  4095c4:	stur	w10, [x29, #-28]
  4095c8:	str	x11, [sp, #40]
  4095cc:	str	x12, [sp, #32]
  4095d0:	str	x13, [sp, #24]
  4095d4:	str	w14, [sp, #20]
  4095d8:	bl	411150 <ferror@plt+0xec80>
  4095dc:	ldur	x3, [x29, #-16]
  4095e0:	ldur	w0, [x29, #-4]
  4095e4:	str	x3, [sp, #8]
  4095e8:	bl	40f8d4 <ferror@plt+0xd404>
  4095ec:	ldur	w9, [x29, #-24]
  4095f0:	str	x0, [sp]
  4095f4:	mov	w0, w9
  4095f8:	ldur	w1, [x29, #-28]
  4095fc:	ldr	x2, [sp, #40]
  409600:	ldr	x3, [sp, #8]
  409604:	ldr	x4, [sp]
  409608:	bl	411bb4 <ferror@plt+0xf6e4>
  40960c:	ldur	w9, [x29, #-20]
  409610:	cmp	w9, #0x0
  409614:	ldr	x8, [sp, #32]
  409618:	ldr	x11, [sp, #24]
  40961c:	csel	x1, x8, x11, eq  // eq = none
  409620:	ldr	w0, [sp, #20]
  409624:	bl	4111d4 <ferror@plt+0xed04>
  409628:	ldp	x29, x30, [sp, #80]
  40962c:	add	sp, sp, #0x60
  409630:	ret
  409634:	sub	sp, sp, #0x10
  409638:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40963c:	add	x8, x8, #0x47c
  409640:	strh	w0, [sp, #10]
  409644:	strh	w1, [sp, #8]
  409648:	ldr	w9, [x8]
  40964c:	str	x8, [sp]
  409650:	cbz	w9, 409680 <ferror@plt+0x71b0>
  409654:	ldrh	w8, [sp, #10]
  409658:	ldr	x9, [sp]
  40965c:	ldr	w10, [x9]
  409660:	cmp	w8, w10
  409664:	b.ls	409680 <ferror@plt+0x71b0>  // b.plast
  409668:	ldrh	w8, [sp, #8]
  40966c:	and	w8, w8, #0x10
  409670:	cbnz	w8, 409680 <ferror@plt+0x71b0>
  409674:	mov	w8, #0xffffffff            	// #-1
  409678:	str	w8, [sp, #12]
  40967c:	b	4096b0 <ferror@plt+0x71e0>
  409680:	ldrh	w8, [sp, #8]
  409684:	and	w8, w8, #0x8
  409688:	cbnz	w8, 4096a0 <ferror@plt+0x71d0>
  40968c:	ldrh	w8, [sp, #10]
  409690:	ldr	x9, [sp]
  409694:	ldr	w10, [x9]
  409698:	cmp	w8, w10
  40969c:	b.cs	4096a8 <ferror@plt+0x71d8>  // b.hs, b.nlast
  4096a0:	str	wzr, [sp, #12]
  4096a4:	b	4096b0 <ferror@plt+0x71e0>
  4096a8:	mov	w8, #0x1                   	// #1
  4096ac:	str	w8, [sp, #12]
  4096b0:	ldr	w0, [sp, #12]
  4096b4:	add	sp, sp, #0x10
  4096b8:	ret
  4096bc:	sub	sp, sp, #0x70
  4096c0:	stp	x29, x30, [sp, #96]
  4096c4:	add	x29, sp, #0x60
  4096c8:	mov	x8, #0x40                  	// #64
  4096cc:	adrp	x9, 418000 <ferror@plt+0x15b30>
  4096d0:	add	x9, x9, #0x3ff
  4096d4:	mov	w10, #0x4                   	// #4
  4096d8:	adrp	x11, 418000 <ferror@plt+0x15b30>
  4096dc:	add	x11, x11, #0x405
  4096e0:	add	x12, sp, #0x10
  4096e4:	stur	x0, [x29, #-8]
  4096e8:	stur	w1, [x29, #-12]
  4096ec:	stur	w2, [x29, #-16]
  4096f0:	ldur	x3, [x29, #-8]
  4096f4:	mov	x0, x12
  4096f8:	mov	x1, x8
  4096fc:	mov	x2, x9
  409700:	str	w10, [sp, #12]
  409704:	str	x11, [sp]
  409708:	bl	402020 <snprintf@plt>
  40970c:	ldur	x1, [x29, #-8]
  409710:	ldur	w3, [x29, #-12]
  409714:	ldr	w10, [sp, #12]
  409718:	mov	w0, w10
  40971c:	ldr	x2, [sp]
  409720:	bl	40a384 <ferror@plt+0x7eb4>
  409724:	ldur	w10, [x29, #-12]
  409728:	ldur	w13, [x29, #-16]
  40972c:	cmp	w10, w13
  409730:	b.eq	40974c <ferror@plt+0x727c>  // b.none
  409734:	ldur	w3, [x29, #-16]
  409738:	mov	w0, #0x4                   	// #4
  40973c:	add	x1, sp, #0x10
  409740:	adrp	x2, 418000 <ferror@plt+0x15b30>
  409744:	add	x2, x2, #0x40a
  409748:	bl	40a384 <ferror@plt+0x7eb4>
  40974c:	ldp	x29, x30, [sp, #96]
  409750:	add	sp, sp, #0x70
  409754:	ret
  409758:	sub	sp, sp, #0x20
  40975c:	stp	x29, x30, [sp, #16]
  409760:	add	x29, sp, #0x10
  409764:	sturh	w0, [x29, #-2]
  409768:	ldurh	w8, [x29, #-2]
  40976c:	cbnz	w8, 409774 <ferror@plt+0x72a4>
  409770:	b	4097ec <ferror@plt+0x731c>
  409774:	mov	w0, #0x2                   	// #2
  409778:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40977c:	add	x1, x1, #0x693
  409780:	bl	4111d4 <ferror@plt+0xed04>
  409784:	ldurh	w8, [x29, #-2]
  409788:	and	w8, w8, #0x2
  40978c:	cbz	w8, 4097b0 <ferror@plt+0x72e0>
  409790:	mov	w0, #0x4                   	// #4
  409794:	mov	x8, xzr
  409798:	mov	x1, x8
  40979c:	adrp	x2, 418000 <ferror@plt+0x15b30>
  4097a0:	add	x2, x2, #0x933
  4097a4:	adrp	x3, 418000 <ferror@plt+0x15b30>
  4097a8:	add	x3, x3, #0x40e
  4097ac:	bl	4097f8 <ferror@plt+0x7328>
  4097b0:	ldurh	w8, [x29, #-2]
  4097b4:	and	w8, w8, #0x4
  4097b8:	cbz	w8, 4097dc <ferror@plt+0x730c>
  4097bc:	mov	w0, #0x4                   	// #4
  4097c0:	mov	x8, xzr
  4097c4:	mov	x1, x8
  4097c8:	adrp	x2, 418000 <ferror@plt+0x15b30>
  4097cc:	add	x2, x2, #0x933
  4097d0:	adrp	x3, 418000 <ferror@plt+0x15b30>
  4097d4:	add	x3, x3, #0x413
  4097d8:	bl	4097f8 <ferror@plt+0x7328>
  4097dc:	mov	w0, #0x2                   	// #2
  4097e0:	mov	x8, xzr
  4097e4:	mov	x1, x8
  4097e8:	bl	411280 <ferror@plt+0xedb0>
  4097ec:	ldp	x29, x30, [sp, #16]
  4097f0:	add	sp, sp, #0x20
  4097f4:	ret
  4097f8:	sub	sp, sp, #0x30
  4097fc:	stp	x29, x30, [sp, #32]
  409800:	add	x29, sp, #0x20
  409804:	mov	w8, #0x6                   	// #6
  409808:	stur	w0, [x29, #-4]
  40980c:	str	x1, [sp, #16]
  409810:	str	x2, [sp, #8]
  409814:	str	x3, [sp]
  409818:	ldur	w0, [x29, #-4]
  40981c:	ldr	x2, [sp, #16]
  409820:	ldr	x3, [sp, #8]
  409824:	ldr	x4, [sp]
  409828:	mov	w1, w8
  40982c:	bl	411bb4 <ferror@plt+0xf6e4>
  409830:	ldp	x29, x30, [sp, #32]
  409834:	add	sp, sp, #0x30
  409838:	ret
  40983c:	stp	x29, x30, [sp, #-16]!
  409840:	mov	x29, sp
  409844:	mov	w0, #0x2                   	// #2
  409848:	mov	x8, xzr
  40984c:	mov	x1, x8
  409850:	bl	411280 <ferror@plt+0xedb0>
  409854:	bl	4111a4 <ferror@plt+0xecd4>
  409858:	ldp	x29, x30, [sp], #16
  40985c:	ret
  409860:	sub	sp, sp, #0x20
  409864:	stp	x29, x30, [sp, #16]
  409868:	add	x29, sp, #0x10
  40986c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  409870:	add	x8, x8, #0x330
  409874:	str	w0, [sp, #8]
  409878:	str	x1, [sp]
  40987c:	mov	x0, x8
  409880:	bl	40fe6c <ferror@plt+0xd99c>
  409884:	ldr	w9, [sp, #8]
  409888:	cmp	w9, #0x0
  40988c:	cset	w9, le
  409890:	tbnz	w9, #0, 4099e4 <ferror@plt+0x7514>
  409894:	ldr	x8, [sp]
  409898:	ldr	x0, [x8]
  40989c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4098a0:	add	x1, x1, #0x622
  4098a4:	bl	40d114 <ferror@plt+0xac44>
  4098a8:	and	w9, w0, #0x1
  4098ac:	cbnz	w9, 4098d0 <ferror@plt+0x7400>
  4098b0:	ldr	w8, [sp, #8]
  4098b4:	subs	w1, w8, #0x1
  4098b8:	ldr	x9, [sp]
  4098bc:	add	x2, x9, #0x8
  4098c0:	mov	w0, #0x13                  	// #19
  4098c4:	bl	409a40 <ferror@plt+0x7570>
  4098c8:	stur	w0, [x29, #-4]
  4098cc:	b	409a30 <ferror@plt+0x7560>
  4098d0:	ldr	x8, [sp]
  4098d4:	ldr	x0, [x8]
  4098d8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4098dc:	add	x1, x1, #0x635
  4098e0:	bl	40d114 <ferror@plt+0xac44>
  4098e4:	and	w9, w0, #0x1
  4098e8:	cbnz	w9, 40990c <ferror@plt+0x743c>
  4098ec:	ldr	w8, [sp, #8]
  4098f0:	subs	w1, w8, #0x1
  4098f4:	ldr	x9, [sp]
  4098f8:	add	x2, x9, #0x8
  4098fc:	mov	w0, #0x11                  	// #17
  409900:	bl	409a40 <ferror@plt+0x7570>
  409904:	stur	w0, [x29, #-4]
  409908:	b	409a30 <ferror@plt+0x7560>
  40990c:	ldr	x8, [sp]
  409910:	ldr	x0, [x8]
  409914:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409918:	add	x1, x1, #0x3c0
  40991c:	bl	40d114 <ferror@plt+0xac44>
  409920:	and	w9, w0, #0x1
  409924:	cbz	w9, 409960 <ferror@plt+0x7490>
  409928:	ldr	x8, [sp]
  40992c:	ldr	x0, [x8]
  409930:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409934:	add	x1, x1, #0x640
  409938:	bl	40d114 <ferror@plt+0xac44>
  40993c:	and	w9, w0, #0x1
  409940:	cbz	w9, 409960 <ferror@plt+0x7490>
  409944:	ldr	x8, [sp]
  409948:	ldr	x0, [x8]
  40994c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409950:	add	x1, x1, #0x644
  409954:	bl	40d114 <ferror@plt+0xac44>
  409958:	and	w9, w0, #0x1
  40995c:	cbnz	w9, 409984 <ferror@plt+0x74b4>
  409960:	ldr	w8, [sp, #8]
  409964:	subs	w0, w8, #0x1
  409968:	ldr	x9, [sp]
  40996c:	add	x1, x9, #0x8
  409970:	mov	w8, wzr
  409974:	mov	w2, w8
  409978:	bl	409f74 <ferror@plt+0x7aa4>
  40997c:	stur	w0, [x29, #-4]
  409980:	b	409a30 <ferror@plt+0x7560>
  409984:	ldr	x8, [sp]
  409988:	ldr	x0, [x8]
  40998c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409990:	add	x1, x1, #0x3ba
  409994:	bl	40d114 <ferror@plt+0xac44>
  409998:	and	w9, w0, #0x1
  40999c:	cbnz	w9, 4099c0 <ferror@plt+0x74f0>
  4099a0:	ldr	w8, [sp, #8]
  4099a4:	mov	w2, #0x1                   	// #1
  4099a8:	subs	w0, w8, #0x1
  4099ac:	ldr	x9, [sp]
  4099b0:	add	x1, x9, #0x8
  4099b4:	bl	409f74 <ferror@plt+0x7aa4>
  4099b8:	stur	w0, [x29, #-4]
  4099bc:	b	409a30 <ferror@plt+0x7560>
  4099c0:	ldr	x8, [sp]
  4099c4:	ldr	x0, [x8]
  4099c8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4099cc:	add	x1, x1, #0x21c
  4099d0:	bl	40d114 <ferror@plt+0xac44>
  4099d4:	and	w9, w0, #0x1
  4099d8:	cbnz	w9, 4099e0 <ferror@plt+0x7510>
  4099dc:	bl	40a348 <ferror@plt+0x7e78>
  4099e0:	b	409a04 <ferror@plt+0x7534>
  4099e4:	mov	w8, wzr
  4099e8:	mov	w0, w8
  4099ec:	mov	x9, xzr
  4099f0:	mov	x1, x9
  4099f4:	mov	w2, w8
  4099f8:	bl	409f74 <ferror@plt+0x7aa4>
  4099fc:	stur	w0, [x29, #-4]
  409a00:	b	409a30 <ferror@plt+0x7560>
  409a04:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  409a08:	add	x8, x8, #0x3e8
  409a0c:	ldr	x0, [x8]
  409a10:	ldr	x8, [sp]
  409a14:	ldr	x2, [x8]
  409a18:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409a1c:	add	x1, x1, #0x3c5
  409a20:	bl	4024a0 <fprintf@plt>
  409a24:	mov	w9, #0xffffffff            	// #-1
  409a28:	mov	w0, w9
  409a2c:	bl	401f00 <exit@plt>
  409a30:	ldur	w0, [x29, #-4]
  409a34:	ldp	x29, x30, [sp, #16]
  409a38:	add	sp, sp, #0x20
  409a3c:	ret
  409a40:	stp	x29, x30, [sp, #-32]!
  409a44:	str	x28, [sp, #16]
  409a48:	mov	x29, sp
  409a4c:	sub	sp, sp, #0x4a0
  409a50:	mov	w8, #0x0                   	// #0
  409a54:	mov	x9, #0x420                 	// #1056
  409a58:	mov	w10, #0x20                  	// #32
  409a5c:	mov	w11, #0x1                   	// #1
  409a60:	mov	w12, #0x7                   	// #7
  409a64:	mov	x13, xzr
  409a68:	mov	w14, #0xffff                	// #65535
  409a6c:	mov	w15, #0x0                   	// #0
  409a70:	mov	w16, wzr
  409a74:	adrp	x17, 42a000 <ferror@plt+0x27b30>
  409a78:	add	x17, x17, #0x3e8
  409a7c:	add	x18, sp, #0x68
  409a80:	stur	w0, [x29, #-8]
  409a84:	stur	w1, [x29, #-12]
  409a88:	stur	x2, [x29, #-24]
  409a8c:	mov	x0, x18
  409a90:	mov	w1, w16
  409a94:	mov	x2, x9
  409a98:	str	w8, [sp, #52]
  409a9c:	str	w10, [sp, #48]
  409aa0:	str	w11, [sp, #44]
  409aa4:	str	w12, [sp, #40]
  409aa8:	str	x13, [sp, #32]
  409aac:	str	w14, [sp, #28]
  409ab0:	str	w15, [sp, #24]
  409ab4:	str	x17, [sp, #16]
  409ab8:	str	x18, [sp, #8]
  409abc:	bl	402100 <memset@plt>
  409ac0:	ldr	w8, [sp, #48]
  409ac4:	str	w8, [sp, #104]
  409ac8:	ldur	w10, [x29, #-8]
  409acc:	ldr	x9, [sp, #8]
  409ad0:	strh	w10, [x9, #4]
  409ad4:	ldr	w10, [sp, #44]
  409ad8:	strh	w10, [x9, #6]
  409adc:	ldr	w11, [sp, #40]
  409ae0:	strb	w11, [x9, #16]
  409ae4:	ldr	x13, [sp, #32]
  409ae8:	str	x13, [sp, #96]
  409aec:	ldr	w12, [sp, #28]
  409af0:	strh	w12, [sp, #94]
  409af4:	strh	w12, [sp, #92]
  409af8:	str	wzr, [sp, #76]
  409afc:	ldr	w14, [sp, #52]
  409b00:	strb	w14, [sp, #75]
  409b04:	ldr	w15, [sp, #24]
  409b08:	strh	w15, [sp, #72]
  409b0c:	str	wzr, [sp, #68]
  409b10:	str	wzr, [sp, #64]
  409b14:	ldur	w8, [x29, #-12]
  409b18:	cmp	w8, #0x0
  409b1c:	cset	w8, le
  409b20:	tbnz	w8, #0, 409d70 <ferror@plt+0x78a0>
  409b24:	ldur	x8, [x29, #-24]
  409b28:	ldr	x0, [x8]
  409b2c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409b30:	add	x1, x1, #0x6e2
  409b34:	bl	402220 <strcmp@plt>
  409b38:	cbnz	w0, 409b74 <ferror@plt+0x76a4>
  409b3c:	ldur	x8, [x29, #-24]
  409b40:	add	x8, x8, #0x8
  409b44:	stur	x8, [x29, #-24]
  409b48:	ldur	w9, [x29, #-12]
  409b4c:	subs	w9, w9, #0x1
  409b50:	stur	w9, [x29, #-12]
  409b54:	cmp	w9, #0x0
  409b58:	cset	w9, gt
  409b5c:	tbnz	w9, #0, 409b64 <ferror@plt+0x7694>
  409b60:	bl	40cd88 <ferror@plt+0xa8b8>
  409b64:	ldur	x8, [x29, #-24]
  409b68:	ldr	x8, [x8]
  409b6c:	str	x8, [sp, #96]
  409b70:	b	409d54 <ferror@plt+0x7884>
  409b74:	ldur	x8, [x29, #-24]
  409b78:	ldr	x0, [x8]
  409b7c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409b80:	add	x1, x1, #0x424
  409b84:	bl	402220 <strcmp@plt>
  409b88:	cbnz	w0, 409c28 <ferror@plt+0x7758>
  409b8c:	ldur	x8, [x29, #-24]
  409b90:	add	x8, x8, #0x8
  409b94:	stur	x8, [x29, #-24]
  409b98:	ldur	w9, [x29, #-12]
  409b9c:	subs	w9, w9, #0x1
  409ba0:	stur	w9, [x29, #-12]
  409ba4:	cmp	w9, #0x0
  409ba8:	cset	w9, gt
  409bac:	tbnz	w9, #0, 409bb4 <ferror@plt+0x76e4>
  409bb0:	bl	40cd88 <ferror@plt+0xa8b8>
  409bb4:	ldur	x8, [x29, #-24]
  409bb8:	ldr	x0, [x8]
  409bbc:	mov	w1, #0x2d                  	// #45
  409bc0:	bl	4022f0 <strchr@plt>
  409bc4:	str	x0, [sp, #56]
  409bc8:	ldr	x8, [sp, #56]
  409bcc:	cbz	x8, 409c14 <ferror@plt+0x7744>
  409bd0:	ldr	x8, [sp, #56]
  409bd4:	mov	w9, #0x0                   	// #0
  409bd8:	strb	w9, [x8]
  409bdc:	ldr	x8, [sp, #56]
  409be0:	add	x8, x8, #0x1
  409be4:	str	x8, [sp, #56]
  409be8:	ldur	x8, [x29, #-24]
  409bec:	ldr	x0, [x8]
  409bf0:	bl	402070 <atoi@plt>
  409bf4:	strh	w0, [sp, #94]
  409bf8:	ldr	x0, [sp, #56]
  409bfc:	bl	402070 <atoi@plt>
  409c00:	strh	w0, [sp, #92]
  409c04:	ldrh	w9, [sp, #76]
  409c08:	orr	w9, w9, #0x8
  409c0c:	strh	w9, [sp, #76]
  409c10:	b	409c24 <ferror@plt+0x7754>
  409c14:	ldur	x8, [x29, #-24]
  409c18:	ldr	x0, [x8]
  409c1c:	bl	402070 <atoi@plt>
  409c20:	strh	w0, [sp, #94]
  409c24:	b	409d54 <ferror@plt+0x7884>
  409c28:	ldur	x8, [x29, #-24]
  409c2c:	ldr	x0, [x8]
  409c30:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409c34:	add	x1, x1, #0x699
  409c38:	bl	402220 <strcmp@plt>
  409c3c:	cbnz	w0, 409c50 <ferror@plt+0x7780>
  409c40:	ldrh	w8, [sp, #72]
  409c44:	orr	w8, w8, #0x2
  409c48:	strh	w8, [sp, #72]
  409c4c:	b	409d54 <ferror@plt+0x7884>
  409c50:	ldur	x8, [x29, #-24]
  409c54:	ldr	x0, [x8]
  409c58:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409c5c:	add	x1, x1, #0x610
  409c60:	bl	402220 <strcmp@plt>
  409c64:	cbnz	w0, 409c78 <ferror@plt+0x77a8>
  409c68:	ldrh	w8, [sp, #72]
  409c6c:	orr	w8, w8, #0x1
  409c70:	strh	w8, [sp, #72]
  409c74:	b	409d54 <ferror@plt+0x7884>
  409c78:	ldur	x8, [x29, #-24]
  409c7c:	ldr	x0, [x8]
  409c80:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409c84:	add	x1, x1, #0x423
  409c88:	bl	402220 <strcmp@plt>
  409c8c:	cbnz	w0, 409ca0 <ferror@plt+0x77d0>
  409c90:	ldrh	w8, [sp, #76]
  409c94:	orr	w8, w8, #0x2
  409c98:	strh	w8, [sp, #76]
  409c9c:	b	409d54 <ferror@plt+0x7884>
  409ca0:	ldur	x8, [x29, #-24]
  409ca4:	ldr	x0, [x8]
  409ca8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409cac:	add	x1, x1, #0x428
  409cb0:	bl	402220 <strcmp@plt>
  409cb4:	cbnz	w0, 409cc8 <ferror@plt+0x77f8>
  409cb8:	ldrh	w8, [sp, #76]
  409cbc:	orr	w8, w8, #0x4
  409cc0:	strh	w8, [sp, #76]
  409cc4:	b	409d54 <ferror@plt+0x7884>
  409cc8:	ldur	x8, [x29, #-24]
  409ccc:	ldr	x0, [x8]
  409cd0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409cd4:	add	x1, x1, #0x431
  409cd8:	bl	402220 <strcmp@plt>
  409cdc:	cbnz	w0, 409d10 <ferror@plt+0x7840>
  409ce0:	sub	x0, x29, #0xc
  409ce4:	sub	x1, x29, #0x18
  409ce8:	add	x2, sp, #0x44
  409cec:	add	x3, sp, #0x40
  409cf0:	bl	40a3c8 <ferror@plt+0x7ef8>
  409cf4:	cbz	w0, 409d04 <ferror@plt+0x7834>
  409cf8:	mov	w8, #0xffffffff            	// #-1
  409cfc:	stur	w8, [x29, #-4]
  409d00:	b	409f60 <ferror@plt+0x7a90>
  409d04:	mov	w8, #0x1                   	// #1
  409d08:	strb	w8, [sp, #75]
  409d0c:	b	409d54 <ferror@plt+0x7884>
  409d10:	ldur	x8, [x29, #-24]
  409d14:	ldr	x0, [x8]
  409d18:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409d1c:	add	x1, x1, #0x21c
  409d20:	bl	40d114 <ferror@plt+0xac44>
  409d24:	and	w9, w0, #0x1
  409d28:	cbnz	w9, 409d54 <ferror@plt+0x7884>
  409d2c:	ldur	x8, [x29, #-24]
  409d30:	add	x8, x8, #0x8
  409d34:	stur	x8, [x29, #-24]
  409d38:	ldur	w9, [x29, #-12]
  409d3c:	subs	w9, w9, #0x1
  409d40:	stur	w9, [x29, #-12]
  409d44:	cmp	w9, #0x0
  409d48:	cset	w9, gt
  409d4c:	tbnz	w9, #0, 409d54 <ferror@plt+0x7884>
  409d50:	bl	40cd88 <ferror@plt+0xa8b8>
  409d54:	ldur	w8, [x29, #-12]
  409d58:	subs	w8, w8, #0x1
  409d5c:	stur	w8, [x29, #-12]
  409d60:	ldur	x9, [x29, #-24]
  409d64:	add	x9, x9, #0x8
  409d68:	stur	x9, [x29, #-24]
  409d6c:	b	409b14 <ferror@plt+0x7644>
  409d70:	ldr	x8, [sp, #96]
  409d74:	cbz	x8, 409d88 <ferror@plt+0x78b8>
  409d78:	ldrsh	w8, [sp, #94]
  409d7c:	mov	w9, #0xffffffff            	// #-1
  409d80:	cmp	w8, w9
  409d84:	b.ne	409da8 <ferror@plt+0x78d8>  // b.any
  409d88:	ldr	x8, [sp, #16]
  409d8c:	ldr	x0, [x8]
  409d90:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409d94:	add	x1, x1, #0x43d
  409d98:	bl	4024a0 <fprintf@plt>
  409d9c:	mov	w9, #0xffffffff            	// #-1
  409da0:	stur	w9, [x29, #-4]
  409da4:	b	409f60 <ferror@plt+0x7a90>
  409da8:	ldr	x0, [sp, #96]
  409dac:	bl	40fc34 <ferror@plt+0xd764>
  409db0:	str	w0, [sp, #124]
  409db4:	ldr	w8, [sp, #124]
  409db8:	cbnz	w8, 409de0 <ferror@plt+0x7910>
  409dbc:	ldr	x8, [sp, #16]
  409dc0:	ldr	x0, [x8]
  409dc4:	ldr	x2, [sp, #96]
  409dc8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409dcc:	add	x1, x1, #0x7ec
  409dd0:	bl	4024a0 <fprintf@plt>
  409dd4:	mov	w9, #0xffffffff            	// #-1
  409dd8:	stur	w9, [x29, #-4]
  409ddc:	b	409f60 <ferror@plt+0x7a90>
  409de0:	ldrsh	w8, [sp, #94]
  409de4:	cmp	w8, #0x1, lsl #12
  409de8:	b.lt	409e10 <ferror@plt+0x7940>  // b.tstop
  409dec:	ldr	x8, [sp, #16]
  409df0:	ldr	x0, [x8]
  409df4:	ldrsh	w2, [sp, #94]
  409df8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409dfc:	add	x1, x1, #0x469
  409e00:	bl	4024a0 <fprintf@plt>
  409e04:	mov	w9, #0xffffffff            	// #-1
  409e08:	stur	w9, [x29, #-4]
  409e0c:	b	409f60 <ferror@plt+0x7a90>
  409e10:	ldrh	w8, [sp, #76]
  409e14:	and	w8, w8, #0x8
  409e18:	cbz	w8, 409e9c <ferror@plt+0x79cc>
  409e1c:	ldrsh	w8, [sp, #92]
  409e20:	mov	w9, #0xffffffff            	// #-1
  409e24:	cmp	w8, w9
  409e28:	b.eq	409e48 <ferror@plt+0x7978>  // b.none
  409e2c:	ldrsh	w8, [sp, #92]
  409e30:	cmp	w8, #0x1, lsl #12
  409e34:	b.ge	409e48 <ferror@plt+0x7978>  // b.tcont
  409e38:	ldrsh	w8, [sp, #94]
  409e3c:	ldrsh	w9, [sp, #92]
  409e40:	cmp	w8, w9
  409e44:	b.lt	409e70 <ferror@plt+0x79a0>  // b.tstop
  409e48:	ldr	x8, [sp, #16]
  409e4c:	ldr	x0, [x8]
  409e50:	ldrsh	w2, [sp, #94]
  409e54:	ldrsh	w3, [sp, #92]
  409e58:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409e5c:	add	x1, x1, #0x480
  409e60:	bl	4024a0 <fprintf@plt>
  409e64:	mov	w9, #0xffffffff            	// #-1
  409e68:	stur	w9, [x29, #-4]
  409e6c:	b	409f60 <ferror@plt+0x7a90>
  409e70:	ldrh	w8, [sp, #76]
  409e74:	and	w8, w8, #0x2
  409e78:	cbz	w8, 409e9c <ferror@plt+0x79cc>
  409e7c:	ldr	x8, [sp, #16]
  409e80:	ldr	x0, [x8]
  409e84:	adrp	x1, 418000 <ferror@plt+0x15b30>
  409e88:	add	x1, x1, #0x49e
  409e8c:	bl	4024a0 <fprintf@plt>
  409e90:	mov	w9, #0xffffffff            	// #-1
  409e94:	stur	w9, [x29, #-4]
  409e98:	b	409f60 <ferror@plt+0x7a90>
  409e9c:	add	x0, sp, #0x68
  409ea0:	mov	w1, #0x420                 	// #1056
  409ea4:	mov	w2, #0x1a                  	// #26
  409ea8:	bl	415ffc <ferror@plt+0x13b2c>
  409eac:	str	x0, [sp, #80]
  409eb0:	ldrh	w8, [sp, #72]
  409eb4:	cbz	w8, 409ed0 <ferror@plt+0x7a00>
  409eb8:	ldrh	w3, [sp, #72]
  409ebc:	add	x0, sp, #0x68
  409ec0:	mov	w1, #0x420                 	// #1056
  409ec4:	mov	w8, wzr
  409ec8:	mov	w2, w8
  409ecc:	bl	415d7c <ferror@plt+0x138ac>
  409ed0:	ldrb	w8, [sp, #75]
  409ed4:	tbnz	w8, #0, 409edc <ferror@plt+0x7a0c>
  409ed8:	b	409efc <ferror@plt+0x7a2c>
  409edc:	ldrh	w2, [sp, #94]
  409ee0:	ldrh	w3, [sp, #92]
  409ee4:	ldr	w4, [sp, #68]
  409ee8:	ldr	w5, [sp, #64]
  409eec:	add	x0, sp, #0x68
  409ef0:	mov	w1, #0x420                 	// #1056
  409ef4:	bl	40a5a0 <ferror@plt+0x80d0>
  409ef8:	b	409f14 <ferror@plt+0x7a44>
  409efc:	ldrh	w2, [sp, #94]
  409f00:	ldrh	w3, [sp, #92]
  409f04:	ldrh	w4, [sp, #76]
  409f08:	add	x0, sp, #0x68
  409f0c:	mov	w1, #0x420                 	// #1056
  409f10:	bl	40a654 <ferror@plt+0x8184>
  409f14:	ldr	x1, [sp, #80]
  409f18:	add	x8, sp, #0x68
  409f1c:	mov	x0, x8
  409f20:	str	x8, [sp]
  409f24:	bl	416070 <ferror@plt+0x13ba0>
  409f28:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  409f2c:	add	x8, x8, #0x330
  409f30:	mov	x0, x8
  409f34:	ldr	x1, [sp]
  409f38:	mov	x8, xzr
  409f3c:	mov	x2, x8
  409f40:	bl	414df4 <ferror@plt+0x12924>
  409f44:	cmp	w0, #0x0
  409f48:	cset	w9, ge  // ge = tcont
  409f4c:	tbnz	w9, #0, 409f5c <ferror@plt+0x7a8c>
  409f50:	mov	w8, #0xffffffff            	// #-1
  409f54:	stur	w8, [x29, #-4]
  409f58:	b	409f60 <ferror@plt+0x7a90>
  409f5c:	stur	wzr, [x29, #-4]
  409f60:	ldur	w0, [x29, #-4]
  409f64:	add	sp, sp, #0x4a0
  409f68:	ldr	x28, [sp, #16]
  409f6c:	ldp	x29, x30, [sp], #32
  409f70:	ret
  409f74:	sub	sp, sp, #0x50
  409f78:	stp	x29, x30, [sp, #64]
  409f7c:	add	x29, sp, #0x40
  409f80:	mov	x8, xzr
  409f84:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  409f88:	add	x9, x9, #0x330
  409f8c:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  409f90:	add	x10, x10, #0x3e8
  409f94:	adrp	x11, 42a000 <ferror@plt+0x27b30>
  409f98:	add	x11, x11, #0x3f0
  409f9c:	stur	w0, [x29, #-8]
  409fa0:	stur	x1, [x29, #-16]
  409fa4:	stur	w2, [x29, #-20]
  409fa8:	str	x8, [sp, #32]
  409fac:	str	wzr, [sp, #28]
  409fb0:	str	x9, [sp, #16]
  409fb4:	str	x10, [sp, #8]
  409fb8:	str	x11, [sp]
  409fbc:	ldur	w8, [x29, #-8]
  409fc0:	cmp	w8, #0x0
  409fc4:	cset	w8, le
  409fc8:	tbnz	w8, #0, 40a0d0 <ferror@plt+0x7c00>
  409fcc:	ldur	x8, [x29, #-16]
  409fd0:	ldr	x0, [x8]
  409fd4:	adrp	x1, 417000 <ferror@plt+0x14b30>
  409fd8:	add	x1, x1, #0x6e2
  409fdc:	bl	402220 <strcmp@plt>
  409fe0:	cbnz	w0, 40a038 <ferror@plt+0x7b68>
  409fe4:	ldur	x8, [x29, #-16]
  409fe8:	add	x8, x8, #0x8
  409fec:	stur	x8, [x29, #-16]
  409ff0:	ldur	w9, [x29, #-8]
  409ff4:	subs	w9, w9, #0x1
  409ff8:	stur	w9, [x29, #-8]
  409ffc:	cmp	w9, #0x0
  40a000:	cset	w9, gt
  40a004:	tbnz	w9, #0, 40a00c <ferror@plt+0x7b3c>
  40a008:	bl	40cd88 <ferror@plt+0xa8b8>
  40a00c:	ldr	x8, [sp, #32]
  40a010:	cbz	x8, 40a028 <ferror@plt+0x7b58>
  40a014:	ldur	x8, [x29, #-16]
  40a018:	ldr	x1, [x8]
  40a01c:	adrp	x0, 417000 <ferror@plt+0x14b30>
  40a020:	add	x0, x0, #0x6e2
  40a024:	bl	40ce50 <ferror@plt+0xa980>
  40a028:	ldur	x8, [x29, #-16]
  40a02c:	ldr	x8, [x8]
  40a030:	str	x8, [sp, #32]
  40a034:	b	40a0b4 <ferror@plt+0x7be4>
  40a038:	ldur	x8, [x29, #-16]
  40a03c:	ldr	x0, [x8]
  40a040:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40a044:	add	x1, x1, #0x424
  40a048:	bl	402220 <strcmp@plt>
  40a04c:	cbnz	w0, 40a0b4 <ferror@plt+0x7be4>
  40a050:	ldur	x8, [x29, #-16]
  40a054:	add	x8, x8, #0x8
  40a058:	stur	x8, [x29, #-16]
  40a05c:	ldur	w9, [x29, #-8]
  40a060:	subs	w9, w9, #0x1
  40a064:	stur	w9, [x29, #-8]
  40a068:	cmp	w9, #0x0
  40a06c:	cset	w9, gt
  40a070:	tbnz	w9, #0, 40a078 <ferror@plt+0x7ba8>
  40a074:	bl	40cd88 <ferror@plt+0xa8b8>
  40a078:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a07c:	add	x8, x8, #0x47c
  40a080:	ldr	w9, [x8]
  40a084:	cbz	w9, 40a09c <ferror@plt+0x7bcc>
  40a088:	ldur	x8, [x29, #-16]
  40a08c:	ldr	x1, [x8]
  40a090:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40a094:	add	x0, x0, #0x424
  40a098:	bl	40ce50 <ferror@plt+0xa980>
  40a09c:	ldur	x8, [x29, #-16]
  40a0a0:	ldr	x0, [x8]
  40a0a4:	bl	402070 <atoi@plt>
  40a0a8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a0ac:	add	x8, x8, #0x47c
  40a0b0:	str	w0, [x8]
  40a0b4:	ldur	w8, [x29, #-8]
  40a0b8:	subs	w8, w8, #0x1
  40a0bc:	stur	w8, [x29, #-8]
  40a0c0:	ldur	x9, [x29, #-16]
  40a0c4:	add	x9, x9, #0x8
  40a0c8:	stur	x9, [x29, #-16]
  40a0cc:	b	409fbc <ferror@plt+0x7aec>
  40a0d0:	ldr	x8, [sp, #32]
  40a0d4:	cbz	x8, 40a104 <ferror@plt+0x7c34>
  40a0d8:	ldr	x0, [sp, #32]
  40a0dc:	bl	40fc34 <ferror@plt+0xd764>
  40a0e0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a0e4:	add	x8, x8, #0x480
  40a0e8:	str	w0, [x8]
  40a0ec:	ldr	w9, [x8]
  40a0f0:	cbnz	w9, 40a104 <ferror@plt+0x7c34>
  40a0f4:	ldr	x0, [sp, #32]
  40a0f8:	bl	40cee8 <ferror@plt+0xaa18>
  40a0fc:	stur	w0, [x29, #-4]
  40a100:	b	40a338 <ferror@plt+0x7e68>
  40a104:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  40a108:	add	x8, x8, #0xed4
  40a10c:	ldr	w0, [x8]
  40a110:	bl	410f94 <ferror@plt+0xeac4>
  40a114:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  40a118:	add	x8, x8, #0xee8
  40a11c:	ldr	w9, [x8]
  40a120:	cbnz	w9, 40a1f8 <ferror@plt+0x7d28>
  40a124:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  40a128:	add	x8, x8, #0xedc
  40a12c:	ldr	w9, [x8]
  40a130:	mov	w10, #0x2                   	// #2
  40a134:	mov	w11, #0x4                   	// #4
  40a138:	cmp	w9, #0x0
  40a13c:	csel	w2, w11, w10, ne  // ne = any
  40a140:	ldr	x0, [sp, #16]
  40a144:	mov	w1, #0x7                   	// #7
  40a148:	bl	4141d0 <ferror@plt+0x11d00>
  40a14c:	cmp	w0, #0x0
  40a150:	cset	w9, ge  // ge = tcont
  40a154:	tbnz	w9, #0, 40a16c <ferror@plt+0x7c9c>
  40a158:	adrp	x0, 417000 <ferror@plt+0x14b30>
  40a15c:	add	x0, x0, #0x828
  40a160:	bl	401f20 <perror@plt>
  40a164:	mov	w0, #0x1                   	// #1
  40a168:	bl	401f00 <exit@plt>
  40a16c:	bl	411124 <ferror@plt+0xec54>
  40a170:	tbnz	w0, #0, 40a1a4 <ferror@plt+0x7cd4>
  40a174:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40a178:	add	x0, x0, #0x4ec
  40a17c:	bl	402440 <printf@plt>
  40a180:	ldur	w8, [x29, #-20]
  40a184:	cmp	w8, #0x1
  40a188:	b.ne	40a198 <ferror@plt+0x7cc8>  // b.any
  40a18c:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40a190:	add	x0, x0, #0x4fa
  40a194:	bl	402440 <printf@plt>
  40a198:	adrp	x0, 419000 <ferror@plt+0x16b30>
  40a19c:	add	x0, x0, #0x2f1
  40a1a0:	bl	402440 <printf@plt>
  40a1a4:	ldr	x0, [sp, #16]
  40a1a8:	adrp	x1, 40a000 <ferror@plt+0x7b30>
  40a1ac:	add	x1, x1, #0x7f8
  40a1b0:	sub	x2, x29, #0x14
  40a1b4:	mov	w8, wzr
  40a1b8:	mov	w3, w8
  40a1bc:	bl	4149f8 <ferror@plt+0x12528>
  40a1c0:	str	w0, [sp, #28]
  40a1c4:	ldr	w8, [sp, #28]
  40a1c8:	cmp	w8, #0x0
  40a1cc:	cset	w8, ge  // ge = tcont
  40a1d0:	tbnz	w8, #0, 40a1f4 <ferror@plt+0x7d24>
  40a1d4:	ldr	x8, [sp, #8]
  40a1d8:	ldr	x0, [x8]
  40a1dc:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40a1e0:	add	x1, x1, #0x505
  40a1e4:	bl	4024a0 <fprintf@plt>
  40a1e8:	mov	w9, #0x1                   	// #1
  40a1ec:	mov	w0, w9
  40a1f0:	bl	401f00 <exit@plt>
  40a1f4:	b	40a324 <ferror@plt+0x7e54>
  40a1f8:	mov	w8, #0x2                   	// #2
  40a1fc:	str	w8, [sp, #24]
  40a200:	ldr	w2, [sp, #24]
  40a204:	ldr	x0, [sp, #16]
  40a208:	mov	w8, wzr
  40a20c:	mov	w1, w8
  40a210:	bl	414580 <ferror@plt+0x120b0>
  40a214:	cmp	w0, #0x0
  40a218:	cset	w8, ge  // ge = tcont
  40a21c:	tbnz	w8, #0, 40a234 <ferror@plt+0x7d64>
  40a220:	adrp	x0, 417000 <ferror@plt+0x14b30>
  40a224:	add	x0, x0, #0x828
  40a228:	bl	401f20 <perror@plt>
  40a22c:	mov	w0, #0x1                   	// #1
  40a230:	bl	401f00 <exit@plt>
  40a234:	bl	411124 <ferror@plt+0xec54>
  40a238:	tbnz	w0, #0, 40a250 <ferror@plt+0x7d80>
  40a23c:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40a240:	add	x0, x0, #0x517
  40a244:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40a248:	add	x1, x1, #0xdb3
  40a24c:	bl	402440 <printf@plt>
  40a250:	ldr	x8, [sp]
  40a254:	ldr	x2, [x8]
  40a258:	ldr	x0, [sp, #16]
  40a25c:	adrp	x1, 40a000 <ferror@plt+0x7b30>
  40a260:	add	x1, x1, #0xa50
  40a264:	mov	w9, wzr
  40a268:	mov	w3, w9
  40a26c:	bl	4149f8 <ferror@plt+0x12528>
  40a270:	cmp	w0, #0x0
  40a274:	cset	w9, ge  // ge = tcont
  40a278:	tbnz	w9, #0, 40a29c <ferror@plt+0x7dcc>
  40a27c:	ldr	x8, [sp, #8]
  40a280:	ldr	x0, [x8]
  40a284:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40a288:	add	x1, x1, #0x841
  40a28c:	bl	4024a0 <fprintf@plt>
  40a290:	mov	w9, #0x1                   	// #1
  40a294:	mov	w0, w9
  40a298:	bl	401f00 <exit@plt>
  40a29c:	mov	w8, #0x4                   	// #4
  40a2a0:	str	w8, [sp, #24]
  40a2a4:	ldr	w2, [sp, #24]
  40a2a8:	ldr	x0, [sp, #16]
  40a2ac:	mov	w8, wzr
  40a2b0:	mov	w1, w8
  40a2b4:	bl	414580 <ferror@plt+0x120b0>
  40a2b8:	cmp	w0, #0x0
  40a2bc:	cset	w8, ge  // ge = tcont
  40a2c0:	tbnz	w8, #0, 40a2d8 <ferror@plt+0x7e08>
  40a2c4:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40a2c8:	add	x0, x0, #0x526
  40a2cc:	bl	401f20 <perror@plt>
  40a2d0:	mov	w0, #0x1                   	// #1
  40a2d4:	bl	401f00 <exit@plt>
  40a2d8:	ldr	x8, [sp]
  40a2dc:	ldr	x2, [x8]
  40a2e0:	ldr	x0, [sp, #16]
  40a2e4:	adrp	x1, 40a000 <ferror@plt+0x7b30>
  40a2e8:	add	x1, x1, #0xa50
  40a2ec:	mov	w9, wzr
  40a2f0:	mov	w3, w9
  40a2f4:	bl	4149f8 <ferror@plt+0x12528>
  40a2f8:	cmp	w0, #0x0
  40a2fc:	cset	w9, ge  // ge = tcont
  40a300:	tbnz	w9, #0, 40a324 <ferror@plt+0x7e54>
  40a304:	ldr	x8, [sp, #8]
  40a308:	ldr	x0, [x8]
  40a30c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40a310:	add	x1, x1, #0x841
  40a314:	bl	4024a0 <fprintf@plt>
  40a318:	mov	w9, #0x1                   	// #1
  40a31c:	mov	w0, w9
  40a320:	bl	401f00 <exit@plt>
  40a324:	bl	41106c <ferror@plt+0xeb9c>
  40a328:	ldr	x8, [sp]
  40a32c:	ldr	x0, [x8]
  40a330:	bl	402330 <fflush@plt>
  40a334:	stur	wzr, [x29, #-4]
  40a338:	ldur	w0, [x29, #-4]
  40a33c:	ldp	x29, x30, [sp, #64]
  40a340:	add	sp, sp, #0x50
  40a344:	ret
  40a348:	sub	sp, sp, #0x20
  40a34c:	stp	x29, x30, [sp, #16]
  40a350:	add	x29, sp, #0x10
  40a354:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a358:	add	x8, x8, #0x3e8
  40a35c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40a360:	add	x1, x1, #0x5fa
  40a364:	mov	w0, #0xffffffff            	// #-1
  40a368:	ldr	x8, [x8]
  40a36c:	stur	w0, [x29, #-4]
  40a370:	mov	x0, x8
  40a374:	bl	4024a0 <fprintf@plt>
  40a378:	ldur	w9, [x29, #-4]
  40a37c:	mov	w0, w9
  40a380:	bl	401f00 <exit@plt>
  40a384:	sub	sp, sp, #0x30
  40a388:	stp	x29, x30, [sp, #32]
  40a38c:	add	x29, sp, #0x20
  40a390:	mov	w8, #0x6                   	// #6
  40a394:	stur	w0, [x29, #-4]
  40a398:	str	x1, [sp, #16]
  40a39c:	str	x2, [sp, #8]
  40a3a0:	str	w3, [sp, #4]
  40a3a4:	ldur	w0, [x29, #-4]
  40a3a8:	ldr	x2, [sp, #16]
  40a3ac:	ldr	x3, [sp, #8]
  40a3b0:	ldr	w4, [sp, #4]
  40a3b4:	mov	w1, w8
  40a3b8:	bl	411654 <ferror@plt+0xf184>
  40a3bc:	ldp	x29, x30, [sp, #32]
  40a3c0:	add	sp, sp, #0x30
  40a3c4:	ret
  40a3c8:	sub	sp, sp, #0x50
  40a3cc:	stp	x29, x30, [sp, #64]
  40a3d0:	add	x29, sp, #0x40
  40a3d4:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40a3d8:	add	x8, x8, #0x4ca
  40a3dc:	stur	x0, [x29, #-8]
  40a3e0:	stur	x1, [x29, #-16]
  40a3e4:	stur	x2, [x29, #-24]
  40a3e8:	str	x3, [sp, #32]
  40a3ec:	ldur	x9, [x29, #-16]
  40a3f0:	ldr	x9, [x9]
  40a3f4:	str	x9, [sp, #24]
  40a3f8:	ldur	x9, [x29, #-8]
  40a3fc:	ldr	w10, [x9]
  40a400:	str	w10, [sp, #20]
  40a404:	str	x8, [sp]
  40a408:	ldr	x8, [sp, #24]
  40a40c:	add	x8, x8, #0x8
  40a410:	str	x8, [sp, #24]
  40a414:	ldr	w9, [sp, #20]
  40a418:	subs	w9, w9, #0x1
  40a41c:	str	w9, [sp, #20]
  40a420:	cmp	w9, #0x0
  40a424:	cset	w9, gt
  40a428:	tbnz	w9, #0, 40a430 <ferror@plt+0x7f60>
  40a42c:	bl	40cd88 <ferror@plt+0xa8b8>
  40a430:	ldr	x8, [sp, #24]
  40a434:	ldr	x0, [x8]
  40a438:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40a43c:	add	x1, x1, #0x502
  40a440:	bl	40d114 <ferror@plt+0xac44>
  40a444:	tbnz	w0, #0, 40a560 <ferror@plt+0x8090>
  40a448:	ldr	x8, [sp, #24]
  40a44c:	add	x8, x8, #0x8
  40a450:	str	x8, [sp, #24]
  40a454:	ldr	w9, [sp, #20]
  40a458:	subs	w9, w9, #0x1
  40a45c:	str	w9, [sp, #20]
  40a460:	cmp	w9, #0x0
  40a464:	cset	w9, gt
  40a468:	tbnz	w9, #0, 40a470 <ferror@plt+0x7fa0>
  40a46c:	bl	40cd88 <ferror@plt+0xa8b8>
  40a470:	ldr	x8, [sp, #24]
  40a474:	ldr	x0, [x8]
  40a478:	mov	w1, #0x2d                  	// #45
  40a47c:	bl	4022f0 <strchr@plt>
  40a480:	str	x0, [sp, #8]
  40a484:	ldr	x8, [sp, #8]
  40a488:	cbz	x8, 40a51c <ferror@plt+0x804c>
  40a48c:	ldr	x8, [sp, #8]
  40a490:	mov	w9, #0x0                   	// #0
  40a494:	strb	w9, [x8]
  40a498:	ldur	x0, [x29, #-24]
  40a49c:	ldr	x8, [sp, #24]
  40a4a0:	ldr	x1, [x8]
  40a4a4:	mov	w9, wzr
  40a4a8:	mov	w2, w9
  40a4ac:	bl	40bb0c <ferror@plt+0x963c>
  40a4b0:	cbnz	w0, 40a4c8 <ferror@plt+0x7ff8>
  40a4b4:	ldur	x8, [x29, #-24]
  40a4b8:	ldr	w9, [x8]
  40a4bc:	mov	w10, #0x1000000             	// #16777216
  40a4c0:	cmp	w9, w10
  40a4c4:	b.cc	40a4d8 <ferror@plt+0x8008>  // b.lo, b.ul, b.last
  40a4c8:	ldr	x8, [sp, #24]
  40a4cc:	ldr	x1, [x8]
  40a4d0:	ldr	x0, [sp]
  40a4d4:	bl	40ce04 <ferror@plt+0xa934>
  40a4d8:	ldr	x0, [sp, #32]
  40a4dc:	ldr	x8, [sp, #8]
  40a4e0:	add	x1, x8, #0x1
  40a4e4:	mov	w9, wzr
  40a4e8:	mov	w2, w9
  40a4ec:	bl	40bb0c <ferror@plt+0x963c>
  40a4f0:	cbnz	w0, 40a508 <ferror@plt+0x8038>
  40a4f4:	ldr	x8, [sp, #32]
  40a4f8:	ldr	w9, [x8]
  40a4fc:	mov	w10, #0x1000000             	// #16777216
  40a500:	cmp	w9, w10
  40a504:	b.cc	40a518 <ferror@plt+0x8048>  // b.lo, b.ul, b.last
  40a508:	ldr	x8, [sp, #24]
  40a50c:	ldr	x1, [x8]
  40a510:	ldr	x0, [sp]
  40a514:	bl	40ce04 <ferror@plt+0xa934>
  40a518:	b	40a55c <ferror@plt+0x808c>
  40a51c:	ldur	x0, [x29, #-24]
  40a520:	ldr	x8, [sp, #24]
  40a524:	ldr	x1, [x8]
  40a528:	mov	w9, wzr
  40a52c:	mov	w2, w9
  40a530:	bl	40bb0c <ferror@plt+0x963c>
  40a534:	cbnz	w0, 40a54c <ferror@plt+0x807c>
  40a538:	ldur	x8, [x29, #-24]
  40a53c:	ldr	w9, [x8]
  40a540:	mov	w10, #0x1000000             	// #16777216
  40a544:	cmp	w9, w10
  40a548:	b.cc	40a55c <ferror@plt+0x808c>  // b.lo, b.ul, b.last
  40a54c:	ldr	x8, [sp, #24]
  40a550:	ldr	x1, [x8]
  40a554:	ldr	x0, [sp]
  40a558:	bl	40ce04 <ferror@plt+0xa934>
  40a55c:	b	40a574 <ferror@plt+0x80a4>
  40a560:	ldr	x8, [sp, #24]
  40a564:	ldr	x1, [x8]
  40a568:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40a56c:	add	x0, x0, #0x4d9
  40a570:	bl	40ce04 <ferror@plt+0xa934>
  40a574:	ldr	w8, [sp, #20]
  40a578:	ldur	x9, [x29, #-8]
  40a57c:	str	w8, [x9]
  40a580:	ldr	x9, [sp, #24]
  40a584:	ldur	x10, [x29, #-16]
  40a588:	str	x9, [x10]
  40a58c:	mov	w8, wzr
  40a590:	mov	w0, w8
  40a594:	ldp	x29, x30, [sp, #64]
  40a598:	add	sp, sp, #0x50
  40a59c:	ret
  40a5a0:	sub	sp, sp, #0x30
  40a5a4:	stp	x29, x30, [sp, #32]
  40a5a8:	add	x29, sp, #0x20
  40a5ac:	mov	w8, #0xffffffff            	// #-1
  40a5b0:	stur	x0, [x29, #-8]
  40a5b4:	stur	w1, [x29, #-12]
  40a5b8:	sturh	w2, [x29, #-14]
  40a5bc:	strh	w3, [sp, #16]
  40a5c0:	str	w4, [sp, #12]
  40a5c4:	str	w5, [sp, #8]
  40a5c8:	ldrsh	w9, [sp, #16]
  40a5cc:	cmp	w9, w8
  40a5d0:	b.eq	40a624 <ferror@plt+0x8154>  // b.none
  40a5d4:	ldrsh	w8, [sp, #16]
  40a5d8:	ldurh	w9, [x29, #-14]
  40a5dc:	subs	w8, w8, w9
  40a5e0:	cmp	w8, #0x0
  40a5e4:	cset	w8, le
  40a5e8:	tbnz	w8, #0, 40a624 <ferror@plt+0x8154>
  40a5ec:	ldur	x0, [x29, #-8]
  40a5f0:	ldur	w1, [x29, #-12]
  40a5f4:	ldurh	w2, [x29, #-14]
  40a5f8:	ldr	w3, [sp, #12]
  40a5fc:	mov	w4, #0x8                   	// #8
  40a600:	bl	40a73c <ferror@plt+0x826c>
  40a604:	ldur	x8, [x29, #-8]
  40a608:	ldur	w1, [x29, #-12]
  40a60c:	ldrh	w2, [sp, #16]
  40a610:	ldr	w3, [sp, #8]
  40a614:	mov	x0, x8
  40a618:	mov	w4, #0x10                  	// #16
  40a61c:	bl	40a73c <ferror@plt+0x826c>
  40a620:	b	40a640 <ferror@plt+0x8170>
  40a624:	ldur	x0, [x29, #-8]
  40a628:	ldur	w1, [x29, #-12]
  40a62c:	ldurh	w2, [x29, #-14]
  40a630:	ldr	w3, [sp, #12]
  40a634:	mov	w8, wzr
  40a638:	mov	w4, w8
  40a63c:	bl	40a73c <ferror@plt+0x826c>
  40a640:	mov	w8, wzr
  40a644:	mov	w0, w8
  40a648:	ldp	x29, x30, [sp, #32]
  40a64c:	add	sp, sp, #0x30
  40a650:	ret
  40a654:	sub	sp, sp, #0x40
  40a658:	stp	x29, x30, [sp, #48]
  40a65c:	add	x29, sp, #0x30
  40a660:	mov	w8, #0xffffffff            	// #-1
  40a664:	add	x9, sp, #0x18
  40a668:	stur	x0, [x29, #-8]
  40a66c:	stur	w1, [x29, #-12]
  40a670:	sturh	w2, [x29, #-14]
  40a674:	sturh	w3, [x29, #-16]
  40a678:	sturh	w4, [x29, #-18]
  40a67c:	str	wzr, [sp, #24]
  40a680:	ldurh	w10, [x29, #-18]
  40a684:	strh	w10, [sp, #24]
  40a688:	ldurh	w10, [x29, #-14]
  40a68c:	strh	w10, [x9, #2]
  40a690:	ldursh	w10, [x29, #-16]
  40a694:	cmp	w10, w8
  40a698:	b.eq	40a710 <ferror@plt+0x8240>  // b.none
  40a69c:	ldur	x0, [x29, #-8]
  40a6a0:	ldur	w1, [x29, #-12]
  40a6a4:	mov	w8, #0x2                   	// #2
  40a6a8:	mov	w2, w8
  40a6ac:	add	x9, sp, #0x18
  40a6b0:	mov	x3, x9
  40a6b4:	mov	w10, #0x4                   	// #4
  40a6b8:	mov	w4, w10
  40a6bc:	str	w8, [sp, #20]
  40a6c0:	str	x9, [sp, #8]
  40a6c4:	str	w10, [sp, #4]
  40a6c8:	bl	415c10 <ferror@plt+0x13740>
  40a6cc:	ldrh	w8, [sp, #24]
  40a6d0:	and	w8, w8, #0xfffffff7
  40a6d4:	strh	w8, [sp, #24]
  40a6d8:	ldrh	w8, [sp, #24]
  40a6dc:	orr	w8, w8, #0x10
  40a6e0:	strh	w8, [sp, #24]
  40a6e4:	ldurh	w8, [x29, #-16]
  40a6e8:	ldr	x9, [sp, #8]
  40a6ec:	strh	w8, [x9, #2]
  40a6f0:	ldur	x11, [x29, #-8]
  40a6f4:	ldur	w1, [x29, #-12]
  40a6f8:	mov	x0, x11
  40a6fc:	ldr	w2, [sp, #20]
  40a700:	mov	x3, x9
  40a704:	ldr	w4, [sp, #4]
  40a708:	bl	415c10 <ferror@plt+0x13740>
  40a70c:	b	40a728 <ferror@plt+0x8258>
  40a710:	ldur	x0, [x29, #-8]
  40a714:	ldur	w1, [x29, #-12]
  40a718:	mov	w2, #0x2                   	// #2
  40a71c:	add	x3, sp, #0x18
  40a720:	mov	w4, #0x4                   	// #4
  40a724:	bl	415c10 <ferror@plt+0x13740>
  40a728:	mov	w8, wzr
  40a72c:	mov	w0, w8
  40a730:	ldp	x29, x30, [sp, #48]
  40a734:	add	sp, sp, #0x40
  40a738:	ret
  40a73c:	sub	sp, sp, #0x40
  40a740:	stp	x29, x30, [sp, #48]
  40a744:	add	x29, sp, #0x30
  40a748:	mov	w8, #0x3                   	// #3
  40a74c:	mov	w9, #0x1                   	// #1
  40a750:	mov	w10, #0x2                   	// #2
  40a754:	mov	w11, wzr
  40a758:	stur	x0, [x29, #-8]
  40a75c:	stur	w1, [x29, #-12]
  40a760:	sturh	w2, [x29, #-14]
  40a764:	stur	w3, [x29, #-20]
  40a768:	sturh	w4, [x29, #-22]
  40a76c:	ldur	x0, [x29, #-8]
  40a770:	ldur	w1, [x29, #-12]
  40a774:	mov	w2, w8
  40a778:	str	w8, [sp, #12]
  40a77c:	str	w9, [sp, #8]
  40a780:	str	w10, [sp, #4]
  40a784:	str	w11, [sp]
  40a788:	bl	415ffc <ferror@plt+0x13b2c>
  40a78c:	str	x0, [sp, #16]
  40a790:	ldur	x0, [x29, #-8]
  40a794:	ldur	w1, [x29, #-12]
  40a798:	ldur	w3, [x29, #-20]
  40a79c:	ldr	w2, [sp, #8]
  40a7a0:	bl	415dc0 <ferror@plt+0x138f0>
  40a7a4:	ldur	x12, [x29, #-8]
  40a7a8:	ldur	w1, [x29, #-12]
  40a7ac:	ldurh	w3, [x29, #-14]
  40a7b0:	mov	x0, x12
  40a7b4:	ldr	w2, [sp, #4]
  40a7b8:	bl	415d7c <ferror@plt+0x138ac>
  40a7bc:	ldur	x12, [x29, #-8]
  40a7c0:	ldur	w1, [x29, #-12]
  40a7c4:	ldurh	w3, [x29, #-22]
  40a7c8:	mov	x0, x12
  40a7cc:	ldr	w2, [sp, #12]
  40a7d0:	bl	415d7c <ferror@plt+0x138ac>
  40a7d4:	ldur	x12, [x29, #-8]
  40a7d8:	ldr	x1, [sp, #16]
  40a7dc:	mov	x0, x12
  40a7e0:	bl	416070 <ferror@plt+0x13ba0>
  40a7e4:	ldr	w8, [sp]
  40a7e8:	mov	w0, w8
  40a7ec:	ldp	x29, x30, [sp, #48]
  40a7f0:	add	sp, sp, #0x40
  40a7f4:	ret
  40a7f8:	stp	x29, x30, [sp, #-32]!
  40a7fc:	str	x28, [sp, #16]
  40a800:	mov	x29, sp
  40a804:	sub	sp, sp, #0x210
  40a808:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a80c:	add	x8, x8, #0x3f0
  40a810:	stur	x0, [x29, #-16]
  40a814:	stur	x1, [x29, #-24]
  40a818:	ldur	x9, [x29, #-24]
  40a81c:	stur	x9, [x29, #-32]
  40a820:	ldur	x9, [x29, #-16]
  40a824:	add	x9, x9, #0x10
  40a828:	stur	x9, [x29, #-40]
  40a82c:	ldur	x9, [x29, #-16]
  40a830:	ldr	w10, [x9]
  40a834:	stur	w10, [x29, #-44]
  40a838:	ldur	x9, [x29, #-16]
  40a83c:	ldrh	w10, [x9, #4]
  40a840:	cmp	w10, #0x10
  40a844:	str	x8, [sp, #40]
  40a848:	b.eq	40a884 <ferror@plt+0x83b4>  // b.none
  40a84c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a850:	add	x8, x8, #0x3e8
  40a854:	ldr	x0, [x8]
  40a858:	ldur	x8, [x29, #-16]
  40a85c:	ldr	w2, [x8]
  40a860:	ldur	x8, [x29, #-16]
  40a864:	ldrh	w3, [x8, #4]
  40a868:	ldur	x8, [x29, #-16]
  40a86c:	ldrh	w4, [x8, #6]
  40a870:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40a874:	add	x1, x1, #0x545
  40a878:	bl	4024a0 <fprintf@plt>
  40a87c:	stur	wzr, [x29, #-4]
  40a880:	b	40aa3c <ferror@plt+0x856c>
  40a884:	ldursw	x8, [x29, #-44]
  40a888:	subs	x8, x8, #0x20
  40a88c:	stur	w8, [x29, #-44]
  40a890:	ldur	w8, [x29, #-44]
  40a894:	cmp	w8, #0x0
  40a898:	cset	w8, ge  // ge = tcont
  40a89c:	tbnz	w8, #0, 40a8c8 <ferror@plt+0x83f8>
  40a8a0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a8a4:	add	x8, x8, #0x3e8
  40a8a8:	ldr	x0, [x8]
  40a8ac:	ldur	w2, [x29, #-44]
  40a8b0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40a8b4:	add	x1, x1, #0x55a
  40a8b8:	bl	4024a0 <fprintf@plt>
  40a8bc:	mov	w9, #0xffffffff            	// #-1
  40a8c0:	stur	w9, [x29, #-4]
  40a8c4:	b	40aa3c <ferror@plt+0x856c>
  40a8c8:	ldur	x8, [x29, #-40]
  40a8cc:	ldrb	w9, [x8]
  40a8d0:	cmp	w9, #0x7
  40a8d4:	b.eq	40a8e0 <ferror@plt+0x8410>  // b.none
  40a8d8:	stur	wzr, [x29, #-4]
  40a8dc:	b	40aa3c <ferror@plt+0x856c>
  40a8e0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a8e4:	add	x8, x8, #0x480
  40a8e8:	ldr	w9, [x8]
  40a8ec:	cbz	w9, 40a914 <ferror@plt+0x8444>
  40a8f0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a8f4:	add	x8, x8, #0x480
  40a8f8:	ldr	w9, [x8]
  40a8fc:	ldur	x8, [x29, #-40]
  40a900:	ldr	w10, [x8, #4]
  40a904:	cmp	w9, w10
  40a908:	b.eq	40a914 <ferror@plt+0x8444>  // b.none
  40a90c:	stur	wzr, [x29, #-4]
  40a910:	b	40aa3c <ferror@plt+0x856c>
  40a914:	ldur	x8, [x29, #-40]
  40a918:	add	x2, x8, #0x10
  40a91c:	ldur	w3, [x29, #-44]
  40a920:	add	x8, sp, #0x30
  40a924:	mov	x0, x8
  40a928:	mov	w1, #0x35                  	// #53
  40a92c:	str	x8, [sp, #32]
  40a930:	bl	41659c <ferror@plt+0x140cc>
  40a934:	ldr	x8, [sp, #32]
  40a938:	ldr	x9, [x8, #208]
  40a93c:	cbnz	x9, 40a9b8 <ferror@plt+0x84e8>
  40a940:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40a944:	add	x8, x8, #0x47c
  40a948:	ldr	w9, [x8]
  40a94c:	cbnz	w9, 40a9b0 <ferror@plt+0x84e0>
  40a950:	bl	411124 <ferror@plt+0xec54>
  40a954:	tbnz	w0, #0, 40a9b0 <ferror@plt+0x84e0>
  40a958:	ldr	x8, [sp, #40]
  40a95c:	ldr	x0, [x8]
  40a960:	ldur	x9, [x29, #-40]
  40a964:	ldr	w10, [x9, #4]
  40a968:	str	x0, [sp, #24]
  40a96c:	mov	w0, w10
  40a970:	bl	40f8d4 <ferror@plt+0xd404>
  40a974:	ldr	x8, [sp, #24]
  40a978:	str	x0, [sp, #16]
  40a97c:	mov	x0, x8
  40a980:	mov	w10, wzr
  40a984:	mov	w1, w10
  40a988:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40a98c:	add	x2, x2, #0x934
  40a990:	ldr	x3, [sp, #16]
  40a994:	bl	4122a4 <ferror@plt+0xfdd4>
  40a998:	ldr	x8, [sp, #40]
  40a99c:	ldr	x9, [x8]
  40a9a0:	mov	x0, x9
  40a9a4:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40a9a8:	add	x1, x1, #0x566
  40a9ac:	bl	4024a0 <fprintf@plt>
  40a9b0:	stur	wzr, [x29, #-4]
  40a9b4:	b	40aa3c <ferror@plt+0x856c>
  40a9b8:	ldur	x8, [x29, #-32]
  40a9bc:	ldr	w9, [x8]
  40a9c0:	str	w9, [sp, #12]
  40a9c4:	cbz	w9, 40a9dc <ferror@plt+0x850c>
  40a9c8:	b	40a9cc <ferror@plt+0x84fc>
  40a9cc:	ldr	w8, [sp, #12]
  40a9d0:	cmp	w8, #0x1
  40a9d4:	b.eq	40a9f4 <ferror@plt+0x8524>  // b.none
  40a9d8:	b	40aa08 <ferror@plt+0x8538>
  40a9dc:	add	x8, sp, #0x30
  40a9e0:	ldr	x0, [x8, #208]
  40a9e4:	ldur	x8, [x29, #-40]
  40a9e8:	ldr	w1, [x8, #4]
  40a9ec:	bl	40939c <ferror@plt+0x6ecc>
  40a9f0:	b	40aa08 <ferror@plt+0x8538>
  40a9f4:	add	x8, sp, #0x30
  40a9f8:	ldr	x0, [x8, #208]
  40a9fc:	ldur	x8, [x29, #-40]
  40aa00:	ldr	w1, [x8, #4]
  40aa04:	bl	40ab78 <ferror@plt+0x86a8>
  40aa08:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40aa0c:	add	x8, x8, #0x3a0
  40aa10:	ldr	x3, [x8]
  40aa14:	mov	w0, #0x1                   	// #1
  40aa18:	mov	x8, xzr
  40aa1c:	mov	x1, x8
  40aa20:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40aa24:	add	x2, x2, #0x934
  40aa28:	bl	4097f8 <ferror@plt+0x7328>
  40aa2c:	ldr	x8, [sp, #40]
  40aa30:	ldr	x0, [x8]
  40aa34:	bl	402330 <fflush@plt>
  40aa38:	stur	wzr, [x29, #-4]
  40aa3c:	ldur	w0, [x29, #-4]
  40aa40:	add	sp, sp, #0x210
  40aa44:	ldr	x28, [sp, #16]
  40aa48:	ldp	x29, x30, [sp], #32
  40aa4c:	ret
  40aa50:	sub	sp, sp, #0x80
  40aa54:	stp	x29, x30, [sp, #112]
  40aa58:	add	x29, sp, #0x70
  40aa5c:	stur	x0, [x29, #-16]
  40aa60:	stur	x1, [x29, #-24]
  40aa64:	ldur	x8, [x29, #-16]
  40aa68:	add	x8, x8, #0x10
  40aa6c:	stur	x8, [x29, #-32]
  40aa70:	ldur	x8, [x29, #-16]
  40aa74:	ldr	w9, [x8]
  40aa78:	str	w9, [sp, #28]
  40aa7c:	ldur	x8, [x29, #-24]
  40aa80:	str	x8, [sp, #16]
  40aa84:	ldrsw	x8, [sp, #28]
  40aa88:	subs	x8, x8, #0x1c
  40aa8c:	str	w8, [sp, #28]
  40aa90:	ldr	w8, [sp, #28]
  40aa94:	cmp	w8, #0x0
  40aa98:	cset	w8, ge  // ge = tcont
  40aa9c:	tbnz	w8, #0, 40aac8 <ferror@plt+0x85f8>
  40aaa0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40aaa4:	add	x8, x8, #0x3e8
  40aaa8:	ldr	x0, [x8]
  40aaac:	ldr	w2, [sp, #28]
  40aab0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40aab4:	add	x1, x1, #0x55a
  40aab8:	bl	4024a0 <fprintf@plt>
  40aabc:	mov	w9, #0xffffffff            	// #-1
  40aac0:	stur	w9, [x29, #-4]
  40aac4:	b	40ab68 <ferror@plt+0x8698>
  40aac8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40aacc:	add	x8, x8, #0x480
  40aad0:	ldr	w9, [x8]
  40aad4:	cbz	w9, 40aafc <ferror@plt+0x862c>
  40aad8:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40aadc:	add	x8, x8, #0x480
  40aae0:	ldr	w9, [x8]
  40aae4:	ldur	x8, [x29, #-32]
  40aae8:	ldr	w10, [x8, #4]
  40aaec:	cmp	w9, w10
  40aaf0:	b.eq	40aafc <ferror@plt+0x862c>  // b.none
  40aaf4:	stur	wzr, [x29, #-4]
  40aaf8:	b	40ab68 <ferror@plt+0x8698>
  40aafc:	ldur	x8, [x29, #-32]
  40ab00:	add	x2, x8, #0xc
  40ab04:	ldr	w3, [sp, #28]
  40ab08:	add	x8, sp, #0x20
  40ab0c:	mov	x0, x8
  40ab10:	mov	w1, #0x5                   	// #5
  40ab14:	str	x8, [sp, #8]
  40ab18:	bl	41659c <ferror@plt+0x140cc>
  40ab1c:	ldr	x8, [sp, #8]
  40ab20:	ldr	x9, [x8, #16]
  40ab24:	cbz	x9, 40ab3c <ferror@plt+0x866c>
  40ab28:	add	x8, sp, #0x20
  40ab2c:	ldr	x0, [x8, #16]
  40ab30:	ldur	x8, [x29, #-32]
  40ab34:	ldr	w1, [x8, #4]
  40ab38:	bl	40ae18 <ferror@plt+0x8948>
  40ab3c:	add	x8, sp, #0x20
  40ab40:	ldr	x8, [x8, #24]
  40ab44:	cbz	x8, 40ab5c <ferror@plt+0x868c>
  40ab48:	add	x8, sp, #0x20
  40ab4c:	ldr	x0, [x8, #24]
  40ab50:	ldur	x8, [x29, #-32]
  40ab54:	ldr	w1, [x8, #4]
  40ab58:	bl	40ae18 <ferror@plt+0x8948>
  40ab5c:	ldr	x0, [sp, #16]
  40ab60:	bl	402330 <fflush@plt>
  40ab64:	stur	wzr, [x29, #-4]
  40ab68:	ldur	w0, [x29, #-4]
  40ab6c:	ldp	x29, x30, [sp, #112]
  40ab70:	add	sp, sp, #0x80
  40ab74:	ret
  40ab78:	sub	sp, sp, #0x80
  40ab7c:	stp	x29, x30, [sp, #112]
  40ab80:	add	x29, sp, #0x70
  40ab84:	mov	w8, #0x0                   	// #0
  40ab88:	adrp	x9, 418000 <ferror@plt+0x15b30>
  40ab8c:	add	x9, x9, #0x934
  40ab90:	mov	w2, #0x1                   	// #1
  40ab94:	stur	x0, [x29, #-8]
  40ab98:	stur	w1, [x29, #-12]
  40ab9c:	ldur	x10, [x29, #-8]
  40aba0:	stur	x10, [x29, #-32]
  40aba4:	ldur	x10, [x29, #-32]
  40aba8:	ldrh	w11, [x10]
  40abac:	mov	w0, w11
  40abb0:	sxtw	x10, w0
  40abb4:	subs	x10, x10, #0x4
  40abb8:	stur	w10, [x29, #-36]
  40abbc:	sturh	w8, [x29, #-38]
  40abc0:	stur	wzr, [x29, #-44]
  40abc4:	ldur	w0, [x29, #-12]
  40abc8:	mov	x1, x9
  40abcc:	bl	40957c <ferror@plt+0x70ac>
  40abd0:	ldur	x9, [x29, #-32]
  40abd4:	add	x9, x9, #0x4
  40abd8:	stur	x9, [x29, #-24]
  40abdc:	ldur	w8, [x29, #-36]
  40abe0:	mov	w9, #0x0                   	// #0
  40abe4:	cmp	w8, #0x4
  40abe8:	str	w9, [sp, #16]
  40abec:	b.lt	40ac24 <ferror@plt+0x8754>  // b.tstop
  40abf0:	ldur	x8, [x29, #-24]
  40abf4:	ldrh	w9, [x8]
  40abf8:	mov	w8, w9
  40abfc:	mov	w9, #0x0                   	// #0
  40ac00:	cmp	x8, #0x4
  40ac04:	str	w9, [sp, #16]
  40ac08:	b.cc	40ac24 <ferror@plt+0x8754>  // b.lo, b.ul, b.last
  40ac0c:	ldur	x8, [x29, #-24]
  40ac10:	ldrh	w9, [x8]
  40ac14:	ldur	w10, [x29, #-36]
  40ac18:	cmp	w9, w10
  40ac1c:	cset	w9, le
  40ac20:	str	w9, [sp, #16]
  40ac24:	ldr	w8, [sp, #16]
  40ac28:	tbnz	w8, #0, 40ac30 <ferror@plt+0x8760>
  40ac2c:	b	40add8 <ferror@plt+0x8908>
  40ac30:	str	wzr, [sp, #28]
  40ac34:	mov	w8, #0x0                   	// #0
  40ac38:	strh	w8, [sp, #26]
  40ac3c:	strh	w8, [sp, #24]
  40ac40:	ldur	x9, [x29, #-24]
  40ac44:	ldrh	w8, [x9, #2]
  40ac48:	cmp	w8, #0x3
  40ac4c:	b.eq	40ac54 <ferror@plt+0x8784>  // b.none
  40ac50:	b	40ad8c <ferror@plt+0x88bc>
  40ac54:	ldur	x8, [x29, #-24]
  40ac58:	add	x2, x8, #0x4
  40ac5c:	ldur	x8, [x29, #-24]
  40ac60:	ldrh	w9, [x8]
  40ac64:	mov	w0, w9
  40ac68:	sxtw	x8, w0
  40ac6c:	subs	x8, x8, #0x4
  40ac70:	add	x10, sp, #0x20
  40ac74:	mov	x0, x10
  40ac78:	mov	w1, #0x3                   	// #3
  40ac7c:	mov	w3, w8
  40ac80:	str	x10, [sp, #8]
  40ac84:	bl	41659c <ferror@plt+0x140cc>
  40ac88:	ldr	x10, [sp, #8]
  40ac8c:	ldr	x11, [x10, #16]
  40ac90:	cbz	x11, 40aca8 <ferror@plt+0x87d8>
  40ac94:	add	x8, sp, #0x20
  40ac98:	ldr	x0, [x8, #16]
  40ac9c:	bl	40ade8 <ferror@plt+0x8918>
  40aca0:	strh	w0, [sp, #26]
  40aca4:	b	40acac <ferror@plt+0x87dc>
  40aca8:	b	40ad8c <ferror@plt+0x88bc>
  40acac:	add	x8, sp, #0x20
  40acb0:	ldr	x8, [x8, #8]
  40acb4:	cbz	x8, 40acc8 <ferror@plt+0x87f8>
  40acb8:	add	x8, sp, #0x20
  40acbc:	ldr	x0, [x8, #8]
  40acc0:	bl	40ae00 <ferror@plt+0x8930>
  40acc4:	str	w0, [sp, #28]
  40acc8:	add	x8, sp, #0x20
  40accc:	ldr	x8, [x8, #24]
  40acd0:	cbz	x8, 40ace4 <ferror@plt+0x8814>
  40acd4:	add	x8, sp, #0x20
  40acd8:	ldr	x0, [x8, #24]
  40acdc:	bl	40ade8 <ferror@plt+0x8918>
  40ace0:	strh	w0, [sp, #24]
  40ace4:	ldrh	w8, [sp, #24]
  40ace8:	and	w8, w8, #0x10
  40acec:	cbnz	w8, 40ad00 <ferror@plt+0x8830>
  40acf0:	ldrh	w8, [sp, #26]
  40acf4:	sturh	w8, [x29, #-38]
  40acf8:	ldr	w8, [sp, #28]
  40acfc:	stur	w8, [x29, #-44]
  40ad00:	ldrh	w0, [sp, #26]
  40ad04:	ldrh	w1, [sp, #24]
  40ad08:	bl	409634 <ferror@plt+0x7164>
  40ad0c:	str	w0, [sp, #20]
  40ad10:	ldr	w8, [sp, #20]
  40ad14:	mov	w9, #0xffffffff            	// #-1
  40ad18:	cmp	w8, w9
  40ad1c:	b.ne	40ad24 <ferror@plt+0x8854>  // b.any
  40ad20:	b	40add8 <ferror@plt+0x8908>
  40ad24:	ldr	w8, [sp, #20]
  40ad28:	cbnz	w8, 40ad30 <ferror@plt+0x8860>
  40ad2c:	b	40ad8c <ferror@plt+0x88bc>
  40ad30:	mov	x8, xzr
  40ad34:	mov	x0, x8
  40ad38:	str	x8, [sp]
  40ad3c:	bl	411150 <ferror@plt+0xec80>
  40ad40:	ldurh	w1, [x29, #-38]
  40ad44:	ldrh	w2, [sp, #26]
  40ad48:	adrp	x0, 417000 <ferror@plt+0x14b30>
  40ad4c:	add	x0, x0, #0x4b8
  40ad50:	bl	4096bc <ferror@plt+0x71ec>
  40ad54:	ldur	w1, [x29, #-44]
  40ad58:	ldr	w2, [sp, #28]
  40ad5c:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40ad60:	add	x0, x0, #0x56d
  40ad64:	bl	4096bc <ferror@plt+0x71ec>
  40ad68:	bl	4111a4 <ferror@plt+0xecd4>
  40ad6c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40ad70:	add	x8, x8, #0x3a0
  40ad74:	ldr	x3, [x8]
  40ad78:	mov	w0, #0x1                   	// #1
  40ad7c:	ldr	x1, [sp]
  40ad80:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40ad84:	add	x2, x2, #0x934
  40ad88:	bl	4097f8 <ferror@plt+0x7328>
  40ad8c:	ldur	x8, [x29, #-24]
  40ad90:	ldrh	w9, [x8]
  40ad94:	add	w9, w9, #0x4
  40ad98:	subs	w9, w9, #0x1
  40ad9c:	and	w9, w9, #0xfffffffc
  40ada0:	ldur	w10, [x29, #-36]
  40ada4:	subs	w9, w10, w9
  40ada8:	stur	w9, [x29, #-36]
  40adac:	ldur	x8, [x29, #-24]
  40adb0:	ldur	x11, [x29, #-24]
  40adb4:	ldrh	w9, [x11]
  40adb8:	add	w9, w9, #0x4
  40adbc:	subs	w9, w9, #0x1
  40adc0:	and	w9, w9, #0xfffffffc
  40adc4:	mov	w11, w9
  40adc8:	ubfx	x11, x11, #0, #32
  40adcc:	add	x8, x8, x11
  40add0:	stur	x8, [x29, #-24]
  40add4:	b	40abdc <ferror@plt+0x870c>
  40add8:	bl	40983c <ferror@plt+0x736c>
  40addc:	ldp	x29, x30, [sp, #112]
  40ade0:	add	sp, sp, #0x80
  40ade4:	ret
  40ade8:	sub	sp, sp, #0x10
  40adec:	str	x0, [sp, #8]
  40adf0:	ldr	x8, [sp, #8]
  40adf4:	ldrh	w0, [x8, #4]
  40adf8:	add	sp, sp, #0x10
  40adfc:	ret
  40ae00:	sub	sp, sp, #0x10
  40ae04:	str	x0, [sp, #8]
  40ae08:	ldr	x8, [sp, #8]
  40ae0c:	ldr	w0, [x8, #4]
  40ae10:	add	sp, sp, #0x10
  40ae14:	ret
  40ae18:	sub	sp, sp, #0x70
  40ae1c:	stp	x29, x30, [sp, #96]
  40ae20:	add	x29, sp, #0x60
  40ae24:	mov	w8, #0x0                   	// #0
  40ae28:	mov	w9, #0x2                   	// #2
  40ae2c:	sub	x10, x29, #0x28
  40ae30:	stur	x0, [x29, #-8]
  40ae34:	stur	w1, [x29, #-12]
  40ae38:	strb	w8, [sp, #39]
  40ae3c:	ldur	x11, [x29, #-8]
  40ae40:	add	x2, x11, #0x4
  40ae44:	ldur	x11, [x29, #-8]
  40ae48:	ldrh	w8, [x11]
  40ae4c:	mov	w0, w8
  40ae50:	sxtw	x11, w0
  40ae54:	subs	x11, x11, #0x4
  40ae58:	mov	x0, x10
  40ae5c:	mov	w1, w9
  40ae60:	mov	w3, w11
  40ae64:	str	x10, [sp, #16]
  40ae68:	bl	41659c <ferror@plt+0x140cc>
  40ae6c:	ldr	x10, [sp, #16]
  40ae70:	ldr	x12, [x10, #8]
  40ae74:	cbnz	x12, 40ae7c <ferror@plt+0x89ac>
  40ae78:	b	40b024 <ferror@plt+0x8b54>
  40ae7c:	sub	x8, x29, #0x28
  40ae80:	ldr	x8, [x8, #8]
  40ae84:	str	x8, [sp, #40]
  40ae88:	ldr	x8, [sp, #40]
  40ae8c:	ldrh	w9, [x8]
  40ae90:	mov	w0, w9
  40ae94:	sxtw	x8, w0
  40ae98:	subs	x8, x8, #0x4
  40ae9c:	str	w8, [sp, #32]
  40aea0:	ldr	x10, [sp, #40]
  40aea4:	add	x10, x10, #0x4
  40aea8:	str	x10, [sp, #48]
  40aeac:	ldr	w8, [sp, #32]
  40aeb0:	mov	w9, #0x0                   	// #0
  40aeb4:	cmp	w8, #0x4
  40aeb8:	str	w9, [sp, #12]
  40aebc:	b.lt	40aef4 <ferror@plt+0x8a24>  // b.tstop
  40aec0:	ldr	x8, [sp, #48]
  40aec4:	ldrh	w9, [x8]
  40aec8:	mov	w8, w9
  40aecc:	mov	w9, #0x0                   	// #0
  40aed0:	cmp	x8, #0x4
  40aed4:	str	w9, [sp, #12]
  40aed8:	b.cc	40aef4 <ferror@plt+0x8a24>  // b.lo, b.ul, b.last
  40aedc:	ldr	x8, [sp, #48]
  40aee0:	ldrh	w9, [x8]
  40aee4:	ldr	w10, [sp, #32]
  40aee8:	cmp	w9, w10
  40aeec:	cset	w9, le
  40aef0:	str	w9, [sp, #12]
  40aef4:	ldr	w8, [sp, #12]
  40aef8:	tbnz	w8, #0, 40af00 <ferror@plt+0x8a30>
  40aefc:	b	40b014 <ferror@plt+0x8b44>
  40af00:	ldr	x8, [sp, #48]
  40af04:	add	x8, x8, #0x4
  40af08:	str	x8, [sp, #24]
  40af0c:	ldr	x8, [sp, #48]
  40af10:	ldrh	w9, [x8, #2]
  40af14:	cmp	w9, #0x1
  40af18:	b.eq	40af20 <ferror@plt+0x8a50>  // b.none
  40af1c:	b	40afc8 <ferror@plt+0x8af8>
  40af20:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40af24:	add	x8, x8, #0x47c
  40af28:	ldr	w9, [x8]
  40af2c:	cbz	w9, 40af50 <ferror@plt+0x8a80>
  40af30:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40af34:	add	x8, x8, #0x47c
  40af38:	ldr	w9, [x8]
  40af3c:	ldr	x8, [sp, #24]
  40af40:	ldrh	w10, [x8, #32]
  40af44:	cmp	w9, w10
  40af48:	b.eq	40af50 <ferror@plt+0x8a80>  // b.none
  40af4c:	b	40afc8 <ferror@plt+0x8af8>
  40af50:	ldr	x8, [sp, #24]
  40af54:	ldrh	w9, [x8, #34]
  40af58:	and	w9, w9, #0x1
  40af5c:	cbz	w9, 40af74 <ferror@plt+0x8aa4>
  40af60:	ldr	x8, [sp, #24]
  40af64:	ldrh	w9, [x8, #34]
  40af68:	and	w9, w9, #0x20
  40af6c:	cbnz	w9, 40af74 <ferror@plt+0x8aa4>
  40af70:	b	40afc8 <ferror@plt+0x8af8>
  40af74:	ldrb	w8, [sp, #39]
  40af78:	tbnz	w8, #0, 40afa0 <ferror@plt+0x8ad0>
  40af7c:	ldur	w0, [x29, #-12]
  40af80:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40af84:	add	x1, x1, #0x573
  40af88:	mov	w8, wzr
  40af8c:	mov	w2, w8
  40af90:	bl	40957c <ferror@plt+0x70ac>
  40af94:	mov	w8, #0x1                   	// #1
  40af98:	strb	w8, [sp, #39]
  40af9c:	b	40afc0 <ferror@plt+0x8af0>
  40afa0:	mov	w0, #0x1                   	// #1
  40afa4:	mov	x8, xzr
  40afa8:	mov	x1, x8
  40afac:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40afb0:	add	x2, x2, #0x573
  40afb4:	adrp	x3, 419000 <ferror@plt+0x16b30>
  40afb8:	add	x3, x3, #0x2f2
  40afbc:	bl	4097f8 <ferror@plt+0x7328>
  40afc0:	ldr	x0, [sp, #24]
  40afc4:	bl	40b030 <ferror@plt+0x8b60>
  40afc8:	ldr	x8, [sp, #48]
  40afcc:	ldrh	w9, [x8]
  40afd0:	add	w9, w9, #0x4
  40afd4:	subs	w9, w9, #0x1
  40afd8:	and	w9, w9, #0xfffffffc
  40afdc:	ldr	w10, [sp, #32]
  40afe0:	subs	w9, w10, w9
  40afe4:	str	w9, [sp, #32]
  40afe8:	ldr	x8, [sp, #48]
  40afec:	ldr	x11, [sp, #48]
  40aff0:	ldrh	w9, [x11]
  40aff4:	add	w9, w9, #0x4
  40aff8:	subs	w9, w9, #0x1
  40affc:	and	w9, w9, #0xfffffffc
  40b000:	mov	w11, w9
  40b004:	ubfx	x11, x11, #0, #32
  40b008:	add	x8, x8, x11
  40b00c:	str	x8, [sp, #48]
  40b010:	b	40aeac <ferror@plt+0x89dc>
  40b014:	ldrb	w8, [sp, #39]
  40b018:	tbnz	w8, #0, 40b020 <ferror@plt+0x8b50>
  40b01c:	b	40b024 <ferror@plt+0x8b54>
  40b020:	bl	40983c <ferror@plt+0x736c>
  40b024:	ldp	x29, x30, [sp, #96]
  40b028:	add	sp, sp, #0x70
  40b02c:	ret
  40b030:	sub	sp, sp, #0x70
  40b034:	stp	x29, x30, [sp, #96]
  40b038:	add	x29, sp, #0x60
  40b03c:	mov	x8, xzr
  40b040:	mov	w9, #0x4                   	// #4
  40b044:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b048:	add	x1, x1, #0x424
  40b04c:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40b050:	add	x2, x2, #0x579
  40b054:	adrp	x10, 418000 <ferror@plt+0x15b30>
  40b058:	add	x10, x10, #0x57e
  40b05c:	adrp	x11, 418000 <ferror@plt+0x15b30>
  40b060:	add	x11, x11, #0x587
  40b064:	adrp	x12, 418000 <ferror@plt+0x15b30>
  40b068:	add	x12, x12, #0x5aa
  40b06c:	adrp	x13, 418000 <ferror@plt+0x15b30>
  40b070:	add	x13, x13, #0x5b5
  40b074:	adrp	x14, 418000 <ferror@plt+0x15b30>
  40b078:	add	x14, x14, #0x5c4
  40b07c:	adrp	x15, 418000 <ferror@plt+0x15b30>
  40b080:	add	x15, x15, #0x5cd
  40b084:	adrp	x16, 418000 <ferror@plt+0x15b30>
  40b088:	add	x16, x16, #0x5ef
  40b08c:	stur	x0, [x29, #-8]
  40b090:	mov	x0, x8
  40b094:	stur	w9, [x29, #-12]
  40b098:	stur	x1, [x29, #-24]
  40b09c:	stur	x2, [x29, #-32]
  40b0a0:	stur	x10, [x29, #-40]
  40b0a4:	str	x11, [sp, #48]
  40b0a8:	str	x12, [sp, #40]
  40b0ac:	str	x13, [sp, #32]
  40b0b0:	str	x14, [sp, #24]
  40b0b4:	str	x15, [sp, #16]
  40b0b8:	str	x16, [sp, #8]
  40b0bc:	bl	411150 <ferror@plt+0xec80>
  40b0c0:	ldur	x8, [x29, #-8]
  40b0c4:	ldrh	w3, [x8, #32]
  40b0c8:	ldur	w0, [x29, #-12]
  40b0cc:	ldur	x1, [x29, #-24]
  40b0d0:	ldur	x2, [x29, #-32]
  40b0d4:	bl	40b154 <ferror@plt+0x8c84>
  40b0d8:	ldur	x8, [x29, #-8]
  40b0dc:	ldrh	w0, [x8, #34]
  40b0e0:	bl	409758 <ferror@plt+0x7288>
  40b0e4:	ldur	x8, [x29, #-8]
  40b0e8:	ldr	x3, [x8]
  40b0ec:	ldur	w0, [x29, #-12]
  40b0f0:	ldur	x1, [x29, #-40]
  40b0f4:	ldr	x2, [sp, #48]
  40b0f8:	bl	40b198 <ferror@plt+0x8cc8>
  40b0fc:	ldur	x8, [x29, #-8]
  40b100:	ldr	x3, [x8, #8]
  40b104:	ldur	w0, [x29, #-12]
  40b108:	ldr	x1, [sp, #40]
  40b10c:	ldr	x2, [sp, #32]
  40b110:	bl	40b198 <ferror@plt+0x8cc8>
  40b114:	ldur	x8, [x29, #-8]
  40b118:	ldr	x3, [x8, #16]
  40b11c:	ldur	w0, [x29, #-12]
  40b120:	ldr	x1, [sp, #24]
  40b124:	ldr	x2, [sp, #16]
  40b128:	bl	40b198 <ferror@plt+0x8cc8>
  40b12c:	ldur	x8, [x29, #-8]
  40b130:	ldr	x3, [x8, #24]
  40b134:	ldur	w0, [x29, #-12]
  40b138:	ldr	x1, [sp, #8]
  40b13c:	ldr	x2, [sp, #32]
  40b140:	bl	40b198 <ferror@plt+0x8cc8>
  40b144:	bl	4111a4 <ferror@plt+0xecd4>
  40b148:	ldp	x29, x30, [sp, #96]
  40b14c:	add	sp, sp, #0x70
  40b150:	ret
  40b154:	sub	sp, sp, #0x30
  40b158:	stp	x29, x30, [sp, #32]
  40b15c:	add	x29, sp, #0x20
  40b160:	mov	w8, #0x6                   	// #6
  40b164:	stur	w0, [x29, #-4]
  40b168:	str	x1, [sp, #16]
  40b16c:	str	x2, [sp, #8]
  40b170:	strh	w3, [sp, #6]
  40b174:	ldur	w0, [x29, #-4]
  40b178:	ldr	x2, [sp, #16]
  40b17c:	ldr	x3, [sp, #8]
  40b180:	ldrh	w4, [sp, #6]
  40b184:	mov	w1, w8
  40b188:	bl	411584 <ferror@plt+0xf0b4>
  40b18c:	ldp	x29, x30, [sp, #32]
  40b190:	add	sp, sp, #0x30
  40b194:	ret
  40b198:	sub	sp, sp, #0x30
  40b19c:	stp	x29, x30, [sp, #32]
  40b1a0:	add	x29, sp, #0x20
  40b1a4:	mov	w8, #0x6                   	// #6
  40b1a8:	stur	w0, [x29, #-4]
  40b1ac:	str	x1, [sp, #16]
  40b1b0:	str	x2, [sp, #8]
  40b1b4:	str	x3, [sp]
  40b1b8:	ldur	w0, [x29, #-4]
  40b1bc:	ldr	x2, [sp, #16]
  40b1c0:	ldr	x3, [sp, #8]
  40b1c4:	ldr	x4, [sp]
  40b1c8:	mov	w1, w8
  40b1cc:	bl	4118c4 <ferror@plt+0xf3f4>
  40b1d0:	ldp	x29, x30, [sp, #32]
  40b1d4:	add	sp, sp, #0x30
  40b1d8:	ret
  40b1dc:	sub	sp, sp, #0x170
  40b1e0:	stp	x29, x30, [sp, #336]
  40b1e4:	str	x28, [sp, #352]
  40b1e8:	add	x29, sp, #0x150
  40b1ec:	sub	x8, x29, #0x20
  40b1f0:	mov	x9, #0x80                  	// #128
  40b1f4:	adrp	x10, 418000 <ferror@plt+0x15b30>
  40b1f8:	add	x10, x10, #0x889
  40b1fc:	adrp	x11, 429000 <ferror@plt+0x26b30>
  40b200:	ldr	x11, [x11, #3992]
  40b204:	sub	x12, x29, #0xa0
  40b208:	str	x0, [x8, #16]
  40b20c:	str	x1, [x8, #8]
  40b210:	str	x2, [x8]
  40b214:	ldr	x3, [x8, #16]
  40b218:	ldr	x4, [x8, #8]
  40b21c:	mov	x0, x12
  40b220:	mov	x1, x9
  40b224:	mov	x2, x10
  40b228:	str	x8, [sp, #48]
  40b22c:	str	x11, [sp, #40]
  40b230:	bl	402020 <snprintf@plt>
  40b234:	str	w0, [sp, #60]
  40b238:	ldr	w13, [sp, #60]
  40b23c:	cmp	w13, #0x0
  40b240:	cset	w13, le
  40b244:	tbnz	w13, #0, 40b254 <ferror@plt+0x8d84>
  40b248:	ldrsw	x8, [sp, #60]
  40b24c:	cmp	x8, #0x80
  40b250:	b.cc	40b274 <ferror@plt+0x8da4>  // b.lo, b.ul, b.last
  40b254:	ldr	x8, [sp, #40]
  40b258:	ldr	x0, [x8]
  40b25c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b260:	add	x1, x1, #0x89e
  40b264:	bl	4024a0 <fprintf@plt>
  40b268:	mov	w9, #0xffffffff            	// #-1
  40b26c:	stur	w9, [x29, #-4]
  40b270:	b	40b440 <ferror@plt+0x8f70>
  40b274:	sub	x0, x29, #0xa0
  40b278:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b27c:	add	x1, x1, #0xf2e
  40b280:	bl	402350 <fopen64@plt>
  40b284:	str	x0, [sp, #72]
  40b288:	ldr	x8, [sp, #72]
  40b28c:	cbnz	x8, 40b2d4 <ferror@plt+0x8e04>
  40b290:	ldr	x8, [sp, #40]
  40b294:	ldr	x0, [x8]
  40b298:	str	x0, [sp, #32]
  40b29c:	bl	402460 <__errno_location@plt>
  40b2a0:	ldr	w0, [x0]
  40b2a4:	bl	4021a0 <strerror@plt>
  40b2a8:	ldr	x8, [sp, #32]
  40b2ac:	str	x0, [sp, #24]
  40b2b0:	mov	x0, x8
  40b2b4:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b2b8:	add	x1, x1, #0x8c5
  40b2bc:	sub	x2, x29, #0xa0
  40b2c0:	ldr	x3, [sp, #24]
  40b2c4:	bl	4024a0 <fprintf@plt>
  40b2c8:	mov	w9, #0xffffffff            	// #-1
  40b2cc:	stur	w9, [x29, #-4]
  40b2d0:	b	40b440 <ferror@plt+0x8f70>
  40b2d4:	ldr	x2, [sp, #72]
  40b2d8:	add	x0, sp, #0x60
  40b2dc:	mov	w1, #0x50                  	// #80
  40b2e0:	bl	4024b0 <fgets@plt>
  40b2e4:	cbnz	x0, 40b318 <ferror@plt+0x8e48>
  40b2e8:	ldr	x8, [sp, #40]
  40b2ec:	ldr	x0, [x8]
  40b2f0:	ldr	x9, [sp, #48]
  40b2f4:	ldr	x2, [x9, #8]
  40b2f8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b2fc:	add	x1, x1, #0x8d3
  40b300:	sub	x3, x29, #0xa0
  40b304:	bl	4024a0 <fprintf@plt>
  40b308:	ldr	x8, [sp, #72]
  40b30c:	mov	x0, x8
  40b310:	bl	402060 <fclose@plt>
  40b314:	b	40b420 <ferror@plt+0x8f50>
  40b318:	add	x0, sp, #0x60
  40b31c:	mov	w1, #0xa                   	// #10
  40b320:	bl	4022f0 <strchr@plt>
  40b324:	str	x0, [sp, #80]
  40b328:	ldr	x8, [sp, #80]
  40b32c:	cbz	x8, 40b33c <ferror@plt+0x8e6c>
  40b330:	ldr	x8, [sp, #80]
  40b334:	mov	w9, #0x0                   	// #0
  40b338:	strb	w9, [x8]
  40b33c:	ldr	x0, [sp, #72]
  40b340:	bl	402060 <fclose@plt>
  40b344:	add	x8, sp, #0x60
  40b348:	mov	x0, x8
  40b34c:	add	x1, sp, #0x58
  40b350:	mov	w9, wzr
  40b354:	mov	w2, w9
  40b358:	bl	402240 <strtol@plt>
  40b35c:	str	x0, [sp, #64]
  40b360:	ldr	x8, [sp, #88]
  40b364:	ldrb	w9, [x8]
  40b368:	cbnz	w9, 40b37c <ferror@plt+0x8eac>
  40b36c:	ldr	x8, [sp, #88]
  40b370:	add	x9, sp, #0x60
  40b374:	cmp	x9, x8
  40b378:	b.ne	40b39c <ferror@plt+0x8ecc>  // b.any
  40b37c:	ldr	x8, [sp, #40]
  40b380:	ldr	x0, [x8]
  40b384:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b388:	add	x1, x1, #0x902
  40b38c:	add	x2, sp, #0x60
  40b390:	sub	x3, x29, #0xa0
  40b394:	bl	4024a0 <fprintf@plt>
  40b398:	b	40b420 <ferror@plt+0x8f50>
  40b39c:	ldr	x8, [sp, #64]
  40b3a0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b3a4:	cmp	x8, x9
  40b3a8:	b.eq	40b3bc <ferror@plt+0x8eec>  // b.none
  40b3ac:	ldr	x8, [sp, #64]
  40b3b0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  40b3b4:	cmp	x8, x9
  40b3b8:	b.ne	40b408 <ferror@plt+0x8f38>  // b.any
  40b3bc:	bl	402460 <__errno_location@plt>
  40b3c0:	ldr	w8, [x0]
  40b3c4:	cmp	w8, #0x22
  40b3c8:	b.ne	40b408 <ferror@plt+0x8f38>  // b.any
  40b3cc:	ldr	x8, [sp, #40]
  40b3d0:	ldr	x0, [x8]
  40b3d4:	str	x0, [sp, #16]
  40b3d8:	bl	402460 <__errno_location@plt>
  40b3dc:	ldr	w0, [x0]
  40b3e0:	bl	4021a0 <strerror@plt>
  40b3e4:	ldr	x8, [sp, #16]
  40b3e8:	str	x0, [sp, #8]
  40b3ec:	mov	x0, x8
  40b3f0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b3f4:	add	x1, x1, #0x929
  40b3f8:	sub	x2, x29, #0xa0
  40b3fc:	ldr	x3, [sp, #8]
  40b400:	bl	4024a0 <fprintf@plt>
  40b404:	b	40b420 <ferror@plt+0x8f50>
  40b408:	ldr	x8, [sp, #64]
  40b40c:	ldr	x9, [sp, #48]
  40b410:	ldr	x10, [x9]
  40b414:	str	x8, [x10]
  40b418:	stur	wzr, [x29, #-4]
  40b41c:	b	40b440 <ferror@plt+0x8f70>
  40b420:	ldr	x8, [sp, #40]
  40b424:	ldr	x0, [x8]
  40b428:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b42c:	add	x1, x1, #0x937
  40b430:	sub	x2, x29, #0xa0
  40b434:	bl	4024a0 <fprintf@plt>
  40b438:	mov	w9, #0xffffffff            	// #-1
  40b43c:	stur	w9, [x29, #-4]
  40b440:	ldur	w0, [x29, #-4]
  40b444:	ldr	x28, [sp, #352]
  40b448:	ldp	x29, x30, [sp, #336]
  40b44c:	add	sp, sp, #0x170
  40b450:	ret
  40b454:	sub	sp, sp, #0x10
  40b458:	strb	w0, [sp, #11]
  40b45c:	ldrb	w8, [sp, #11]
  40b460:	cmp	w8, #0x41
  40b464:	b.lt	40b488 <ferror@plt+0x8fb8>  // b.tstop
  40b468:	ldrb	w8, [sp, #11]
  40b46c:	cmp	w8, #0x46
  40b470:	b.gt	40b488 <ferror@plt+0x8fb8>
  40b474:	ldrb	w8, [sp, #11]
  40b478:	subs	w8, w8, #0x41
  40b47c:	add	w8, w8, #0xa
  40b480:	str	w8, [sp, #12]
  40b484:	b	40b4e4 <ferror@plt+0x9014>
  40b488:	ldrb	w8, [sp, #11]
  40b48c:	cmp	w8, #0x61
  40b490:	b.lt	40b4b4 <ferror@plt+0x8fe4>  // b.tstop
  40b494:	ldrb	w8, [sp, #11]
  40b498:	cmp	w8, #0x66
  40b49c:	b.gt	40b4b4 <ferror@plt+0x8fe4>
  40b4a0:	ldrb	w8, [sp, #11]
  40b4a4:	subs	w8, w8, #0x61
  40b4a8:	add	w8, w8, #0xa
  40b4ac:	str	w8, [sp, #12]
  40b4b0:	b	40b4e4 <ferror@plt+0x9014>
  40b4b4:	ldrb	w8, [sp, #11]
  40b4b8:	cmp	w8, #0x30
  40b4bc:	b.lt	40b4dc <ferror@plt+0x900c>  // b.tstop
  40b4c0:	ldrb	w8, [sp, #11]
  40b4c4:	cmp	w8, #0x39
  40b4c8:	b.gt	40b4dc <ferror@plt+0x900c>
  40b4cc:	ldrb	w8, [sp, #11]
  40b4d0:	subs	w8, w8, #0x30
  40b4d4:	str	w8, [sp, #12]
  40b4d8:	b	40b4e4 <ferror@plt+0x9014>
  40b4dc:	mov	w8, #0xffffffff            	// #-1
  40b4e0:	str	w8, [sp, #12]
  40b4e4:	ldr	w0, [sp, #12]
  40b4e8:	add	sp, sp, #0x10
  40b4ec:	ret
  40b4f0:	sub	sp, sp, #0x40
  40b4f4:	stp	x29, x30, [sp, #48]
  40b4f8:	add	x29, sp, #0x30
  40b4fc:	stur	x0, [x29, #-16]
  40b500:	str	x1, [sp, #24]
  40b504:	str	w2, [sp, #20]
  40b508:	ldr	x8, [sp, #24]
  40b50c:	cbz	x8, 40b51c <ferror@plt+0x904c>
  40b510:	ldr	x8, [sp, #24]
  40b514:	ldrb	w9, [x8]
  40b518:	cbnz	w9, 40b528 <ferror@plt+0x9058>
  40b51c:	mov	w8, #0xffffffff            	// #-1
  40b520:	stur	w8, [x29, #-4]
  40b524:	b	40b5e4 <ferror@plt+0x9114>
  40b528:	ldr	x0, [sp, #24]
  40b52c:	ldr	w2, [sp, #20]
  40b530:	mov	x1, sp
  40b534:	bl	402240 <strtol@plt>
  40b538:	str	x0, [sp, #8]
  40b53c:	ldr	x8, [sp]
  40b540:	cbz	x8, 40b560 <ferror@plt+0x9090>
  40b544:	ldr	x8, [sp]
  40b548:	ldr	x9, [sp, #24]
  40b54c:	cmp	x8, x9
  40b550:	b.eq	40b560 <ferror@plt+0x9090>  // b.none
  40b554:	ldr	x8, [sp]
  40b558:	ldrb	w9, [x8]
  40b55c:	cbz	w9, 40b56c <ferror@plt+0x909c>
  40b560:	mov	w8, #0xffffffff            	// #-1
  40b564:	stur	w8, [x29, #-4]
  40b568:	b	40b5e4 <ferror@plt+0x9114>
  40b56c:	ldr	x8, [sp, #8]
  40b570:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b574:	cmp	x8, x9
  40b578:	b.eq	40b58c <ferror@plt+0x90bc>  // b.none
  40b57c:	ldr	x8, [sp, #8]
  40b580:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  40b584:	cmp	x8, x9
  40b588:	b.ne	40b5a8 <ferror@plt+0x90d8>  // b.any
  40b58c:	bl	402460 <__errno_location@plt>
  40b590:	ldr	w8, [x0]
  40b594:	cmp	w8, #0x22
  40b598:	b.ne	40b5a8 <ferror@plt+0x90d8>  // b.any
  40b59c:	mov	w8, #0xffffffff            	// #-1
  40b5a0:	stur	w8, [x29, #-4]
  40b5a4:	b	40b5e4 <ferror@plt+0x9114>
  40b5a8:	ldr	x8, [sp, #8]
  40b5ac:	mov	x9, #0xffffffff80000000    	// #-2147483648
  40b5b0:	cmp	x8, x9
  40b5b4:	b.lt	40b5c8 <ferror@plt+0x90f8>  // b.tstop
  40b5b8:	ldr	x8, [sp, #8]
  40b5bc:	mov	x9, #0x7fffffff            	// #2147483647
  40b5c0:	cmp	x8, x9
  40b5c4:	b.le	40b5d4 <ferror@plt+0x9104>
  40b5c8:	mov	w8, #0xffffffff            	// #-1
  40b5cc:	stur	w8, [x29, #-4]
  40b5d0:	b	40b5e4 <ferror@plt+0x9114>
  40b5d4:	ldr	x8, [sp, #8]
  40b5d8:	ldur	x9, [x29, #-16]
  40b5dc:	str	w8, [x9]
  40b5e0:	stur	wzr, [x29, #-4]
  40b5e4:	ldur	w0, [x29, #-4]
  40b5e8:	ldp	x29, x30, [sp, #48]
  40b5ec:	add	sp, sp, #0x40
  40b5f0:	ret
  40b5f4:	sub	sp, sp, #0x30
  40b5f8:	stp	x29, x30, [sp, #32]
  40b5fc:	add	x29, sp, #0x20
  40b600:	stur	w0, [x29, #-8]
  40b604:	stur	wzr, [x29, #-12]
  40b608:	ldur	w0, [x29, #-8]
  40b60c:	bl	401fa0 <ntohl@plt>
  40b610:	str	w0, [sp, #16]
  40b614:	ldr	w8, [sp, #16]
  40b618:	mvn	w8, w8
  40b61c:	str	w8, [sp, #12]
  40b620:	ldr	w8, [sp, #12]
  40b624:	ldr	w9, [sp, #12]
  40b628:	add	w9, w9, #0x1
  40b62c:	and	w8, w8, w9
  40b630:	cbz	w8, 40b640 <ferror@plt+0x9170>
  40b634:	mov	w8, #0xffffffff            	// #-1
  40b638:	stur	w8, [x29, #-4]
  40b63c:	b	40b66c <ferror@plt+0x919c>
  40b640:	ldr	w8, [sp, #16]
  40b644:	cbz	w8, 40b664 <ferror@plt+0x9194>
  40b648:	ldur	w8, [x29, #-12]
  40b64c:	add	w8, w8, #0x1
  40b650:	stur	w8, [x29, #-12]
  40b654:	ldr	w8, [sp, #16]
  40b658:	lsl	w8, w8, #1
  40b65c:	str	w8, [sp, #16]
  40b660:	b	40b640 <ferror@plt+0x9170>
  40b664:	ldur	w8, [x29, #-12]
  40b668:	stur	w8, [x29, #-4]
  40b66c:	ldur	w0, [x29, #-4]
  40b670:	ldp	x29, x30, [sp, #32]
  40b674:	add	sp, sp, #0x30
  40b678:	ret
  40b67c:	sub	sp, sp, #0x40
  40b680:	stp	x29, x30, [sp, #48]
  40b684:	add	x29, sp, #0x30
  40b688:	stur	x0, [x29, #-16]
  40b68c:	str	x1, [sp, #24]
  40b690:	str	w2, [sp, #20]
  40b694:	ldr	x8, [sp, #24]
  40b698:	cbz	x8, 40b6a8 <ferror@plt+0x91d8>
  40b69c:	ldr	x8, [sp, #24]
  40b6a0:	ldrb	w9, [x8]
  40b6a4:	cbnz	w9, 40b6b4 <ferror@plt+0x91e4>
  40b6a8:	mov	w8, #0xffffffff            	// #-1
  40b6ac:	stur	w8, [x29, #-4]
  40b6b0:	b	40b750 <ferror@plt+0x9280>
  40b6b4:	ldr	x0, [sp, #24]
  40b6b8:	ldr	w2, [sp, #20]
  40b6bc:	mov	x1, sp
  40b6c0:	bl	401ed0 <strtoul@plt>
  40b6c4:	str	x0, [sp, #8]
  40b6c8:	ldr	x8, [sp]
  40b6cc:	cbz	x8, 40b6ec <ferror@plt+0x921c>
  40b6d0:	ldr	x8, [sp]
  40b6d4:	ldr	x9, [sp, #24]
  40b6d8:	cmp	x8, x9
  40b6dc:	b.eq	40b6ec <ferror@plt+0x921c>  // b.none
  40b6e0:	ldr	x8, [sp]
  40b6e4:	ldrb	w9, [x8]
  40b6e8:	cbz	w9, 40b6f8 <ferror@plt+0x9228>
  40b6ec:	mov	w8, #0xffffffff            	// #-1
  40b6f0:	stur	w8, [x29, #-4]
  40b6f4:	b	40b750 <ferror@plt+0x9280>
  40b6f8:	ldr	x8, [sp, #8]
  40b6fc:	mov	x9, #0xffffffffffffffff    	// #-1
  40b700:	cmp	x8, x9
  40b704:	b.ne	40b724 <ferror@plt+0x9254>  // b.any
  40b708:	bl	402460 <__errno_location@plt>
  40b70c:	ldr	w8, [x0]
  40b710:	cmp	w8, #0x22
  40b714:	b.ne	40b724 <ferror@plt+0x9254>  // b.any
  40b718:	mov	w8, #0xffffffff            	// #-1
  40b71c:	stur	w8, [x29, #-4]
  40b720:	b	40b750 <ferror@plt+0x9280>
  40b724:	ldr	x8, [sp, #8]
  40b728:	mov	x9, #0xffffffff            	// #4294967295
  40b72c:	cmp	x8, x9
  40b730:	b.ls	40b740 <ferror@plt+0x9270>  // b.plast
  40b734:	mov	w8, #0xffffffff            	// #-1
  40b738:	stur	w8, [x29, #-4]
  40b73c:	b	40b750 <ferror@plt+0x9280>
  40b740:	ldr	x8, [sp, #8]
  40b744:	ldur	x9, [x29, #-16]
  40b748:	str	w8, [x9]
  40b74c:	stur	wzr, [x29, #-4]
  40b750:	ldur	w0, [x29, #-4]
  40b754:	ldp	x29, x30, [sp, #48]
  40b758:	add	sp, sp, #0x40
  40b75c:	ret
  40b760:	sub	sp, sp, #0x50
  40b764:	stp	x29, x30, [sp, #64]
  40b768:	add	x29, sp, #0x40
  40b76c:	stur	x0, [x29, #-16]
  40b770:	stur	x1, [x29, #-24]
  40b774:	str	x2, [sp, #32]
  40b778:	ldur	x0, [x29, #-24]
  40b77c:	mov	w1, #0x2e                  	// #46
  40b780:	bl	4022f0 <strchr@plt>
  40b784:	cbz	x0, 40b83c <ferror@plt+0x936c>
  40b788:	b	40b78c <ferror@plt+0x92bc>
  40b78c:	ldur	x0, [x29, #-24]
  40b790:	add	x1, sp, #0x8
  40b794:	bl	401f60 <strtod@plt>
  40b798:	str	d0, [sp, #24]
  40b79c:	ldr	d0, [sp, #24]
  40b7a0:	fcmp	d0, #0.0
  40b7a4:	b.pl	40b7b8 <ferror@plt+0x92e8>  // b.nfrst
  40b7a8:	b	40b7ac <ferror@plt+0x92dc>
  40b7ac:	mov	w8, #0xffffffff            	// #-1
  40b7b0:	stur	w8, [x29, #-4]
  40b7b4:	b	40ba18 <ferror@plt+0x9548>
  40b7b8:	ldr	x8, [sp, #8]
  40b7bc:	cbz	x8, 40b7d8 <ferror@plt+0x9308>
  40b7c0:	b	40b7c4 <ferror@plt+0x92f4>
  40b7c4:	ldr	x8, [sp, #8]
  40b7c8:	ldur	x9, [x29, #-24]
  40b7cc:	subs	x8, x8, x9
  40b7d0:	b.ne	40b7e4 <ferror@plt+0x9314>  // b.any
  40b7d4:	b	40b7d8 <ferror@plt+0x9308>
  40b7d8:	mov	w8, #0xffffffff            	// #-1
  40b7dc:	stur	w8, [x29, #-4]
  40b7e0:	b	40ba18 <ferror@plt+0x9548>
  40b7e4:	ldr	d0, [sp, #24]
  40b7e8:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40b7ec:	fmov	d1, x8
  40b7f0:	fcmp	d0, d1
  40b7f4:	b.eq	40b818 <ferror@plt+0x9348>  // b.none
  40b7f8:	b	40b7fc <ferror@plt+0x932c>
  40b7fc:	ldr	d0, [sp, #24]
  40b800:	bl	416fa0 <ferror@plt+0x14ad0>
  40b804:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40b808:	ldr	q1, [x8, #1888]
  40b80c:	bl	416e98 <ferror@plt+0x149c8>
  40b810:	cbnz	w0, 40b838 <ferror@plt+0x9368>
  40b814:	b	40b818 <ferror@plt+0x9348>
  40b818:	bl	402460 <__errno_location@plt>
  40b81c:	ldr	w8, [x0]
  40b820:	subs	w8, w8, #0x22
  40b824:	b.ne	40b838 <ferror@plt+0x9368>  // b.any
  40b828:	b	40b82c <ferror@plt+0x935c>
  40b82c:	mov	w8, #0xffffffff            	// #-1
  40b830:	stur	w8, [x29, #-4]
  40b834:	b	40ba18 <ferror@plt+0x9548>
  40b838:	b	40b8bc <ferror@plt+0x93ec>
  40b83c:	ldur	x0, [x29, #-24]
  40b840:	add	x1, sp, #0x8
  40b844:	mov	w2, wzr
  40b848:	bl	401ed0 <strtoul@plt>
  40b84c:	str	x0, [sp, #16]
  40b850:	ldr	x8, [sp, #8]
  40b854:	cbz	x8, 40b870 <ferror@plt+0x93a0>
  40b858:	b	40b85c <ferror@plt+0x938c>
  40b85c:	ldr	x8, [sp, #8]
  40b860:	ldur	x9, [x29, #-24]
  40b864:	subs	x8, x8, x9
  40b868:	b.ne	40b87c <ferror@plt+0x93ac>  // b.any
  40b86c:	b	40b870 <ferror@plt+0x93a0>
  40b870:	mov	w8, #0xffffffff            	// #-1
  40b874:	stur	w8, [x29, #-4]
  40b878:	b	40ba18 <ferror@plt+0x9548>
  40b87c:	ldr	x8, [sp, #16]
  40b880:	adds	x8, x8, #0x1
  40b884:	b.ne	40b8ac <ferror@plt+0x93dc>  // b.any
  40b888:	b	40b88c <ferror@plt+0x93bc>
  40b88c:	bl	402460 <__errno_location@plt>
  40b890:	ldr	w8, [x0]
  40b894:	subs	w8, w8, #0x22
  40b898:	b.ne	40b8ac <ferror@plt+0x93dc>  // b.any
  40b89c:	b	40b8a0 <ferror@plt+0x93d0>
  40b8a0:	mov	w8, #0xffffffff            	// #-1
  40b8a4:	stur	w8, [x29, #-4]
  40b8a8:	b	40ba18 <ferror@plt+0x9548>
  40b8ac:	ldr	d0, [sp, #16]
  40b8b0:	ucvtf	d0, d0
  40b8b4:	str	d0, [sp, #24]
  40b8b8:	b	40b8bc <ferror@plt+0x93ec>
  40b8bc:	ldr	x8, [sp, #8]
  40b8c0:	ldur	x9, [x29, #-24]
  40b8c4:	subs	x8, x8, x9
  40b8c8:	b.ne	40b8dc <ferror@plt+0x940c>  // b.any
  40b8cc:	b	40b8d0 <ferror@plt+0x9400>
  40b8d0:	mov	w8, #0xffffffff            	// #-1
  40b8d4:	stur	w8, [x29, #-4]
  40b8d8:	b	40ba18 <ferror@plt+0x9548>
  40b8dc:	ldr	x8, [sp, #32]
  40b8e0:	mov	w9, #0x1                   	// #1
  40b8e4:	str	w9, [x8]
  40b8e8:	ldr	x8, [sp, #8]
  40b8ec:	ldrb	w9, [x8]
  40b8f0:	cbz	w9, 40b9c8 <ferror@plt+0x94f8>
  40b8f4:	b	40b8f8 <ferror@plt+0x9428>
  40b8f8:	ldr	x8, [sp, #32]
  40b8fc:	mov	w9, wzr
  40b900:	str	w9, [x8]
  40b904:	ldr	x0, [sp, #8]
  40b908:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b90c:	add	x1, x1, #0x935
  40b910:	bl	402140 <strcasecmp@plt>
  40b914:	cbz	w0, 40b94c <ferror@plt+0x947c>
  40b918:	b	40b91c <ferror@plt+0x944c>
  40b91c:	ldr	x0, [sp, #8]
  40b920:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b924:	add	x1, x1, #0x94c
  40b928:	bl	402140 <strcasecmp@plt>
  40b92c:	cbz	w0, 40b94c <ferror@plt+0x947c>
  40b930:	b	40b934 <ferror@plt+0x9464>
  40b934:	ldr	x0, [sp, #8]
  40b938:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b93c:	add	x1, x1, #0x951
  40b940:	bl	402140 <strcasecmp@plt>
  40b944:	cbnz	w0, 40b968 <ferror@plt+0x9498>
  40b948:	b	40b94c <ferror@plt+0x947c>
  40b94c:	ldr	d0, [sp, #24]
  40b950:	mov	x8, #0x400000000000        	// #70368744177664
  40b954:	movk	x8, #0x408f, lsl #48
  40b958:	fmov	d1, x8
  40b95c:	fmul	d0, d0, d1
  40b960:	str	d0, [sp, #24]
  40b964:	b	40b9c4 <ferror@plt+0x94f4>
  40b968:	ldr	x0, [sp, #8]
  40b96c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b970:	add	x1, x1, #0xcb4
  40b974:	bl	402140 <strcasecmp@plt>
  40b978:	cbz	w0, 40b9b0 <ferror@plt+0x94e0>
  40b97c:	b	40b980 <ferror@plt+0x94b0>
  40b980:	ldr	x0, [sp, #8]
  40b984:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b988:	add	x1, x1, #0x94b
  40b98c:	bl	402140 <strcasecmp@plt>
  40b990:	cbz	w0, 40b9b0 <ferror@plt+0x94e0>
  40b994:	b	40b998 <ferror@plt+0x94c8>
  40b998:	ldr	x0, [sp, #8]
  40b99c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40b9a0:	add	x1, x1, #0x950
  40b9a4:	bl	402140 <strcasecmp@plt>
  40b9a8:	cbnz	w0, 40b9b4 <ferror@plt+0x94e4>
  40b9ac:	b	40b9b0 <ferror@plt+0x94e0>
  40b9b0:	b	40b9c0 <ferror@plt+0x94f0>
  40b9b4:	mov	w8, #0xffffffff            	// #-1
  40b9b8:	stur	w8, [x29, #-4]
  40b9bc:	b	40ba18 <ferror@plt+0x9548>
  40b9c0:	b	40b9c4 <ferror@plt+0x94f4>
  40b9c4:	b	40b9c8 <ferror@plt+0x94f8>
  40b9c8:	ldr	d0, [sp, #24]
  40b9cc:	fcvtzu	w8, d0
  40b9d0:	ldur	x9, [x29, #-16]
  40b9d4:	str	w8, [x9]
  40b9d8:	ldur	x9, [x29, #-16]
  40b9dc:	ldr	s1, [x9]
  40b9e0:	mov	v0.16b, v1.16b
  40b9e4:	ucvtf	d0, d0
  40b9e8:	ldr	d2, [sp, #24]
  40b9ec:	fcmp	d0, d2
  40b9f0:	b.pl	40ba0c <ferror@plt+0x953c>  // b.nfrst
  40b9f4:	b	40b9f8 <ferror@plt+0x9528>
  40b9f8:	ldur	x8, [x29, #-16]
  40b9fc:	ldr	w9, [x8]
  40ba00:	add	w9, w9, #0x1
  40ba04:	str	w9, [x8]
  40ba08:	b	40ba0c <ferror@plt+0x953c>
  40ba0c:	mov	w8, wzr
  40ba10:	stur	w8, [x29, #-4]
  40ba14:	b	40ba18 <ferror@plt+0x9548>
  40ba18:	ldur	w0, [x29, #-4]
  40ba1c:	ldp	x29, x30, [sp, #64]
  40ba20:	add	sp, sp, #0x50
  40ba24:	ret
  40ba28:	sub	sp, sp, #0x40
  40ba2c:	stp	x29, x30, [sp, #48]
  40ba30:	add	x29, sp, #0x30
  40ba34:	stur	x0, [x29, #-16]
  40ba38:	str	x1, [sp, #24]
  40ba3c:	str	w2, [sp, #20]
  40ba40:	ldr	x8, [sp, #24]
  40ba44:	cbz	x8, 40ba54 <ferror@plt+0x9584>
  40ba48:	ldr	x8, [sp, #24]
  40ba4c:	ldrb	w9, [x8]
  40ba50:	cbnz	w9, 40ba60 <ferror@plt+0x9590>
  40ba54:	mov	w8, #0xffffffff            	// #-1
  40ba58:	stur	w8, [x29, #-4]
  40ba5c:	b	40bafc <ferror@plt+0x962c>
  40ba60:	ldr	x0, [sp, #24]
  40ba64:	ldr	w2, [sp, #20]
  40ba68:	mov	x1, sp
  40ba6c:	bl	402300 <strtoull@plt>
  40ba70:	str	x0, [sp, #8]
  40ba74:	ldr	x8, [sp]
  40ba78:	cbz	x8, 40ba98 <ferror@plt+0x95c8>
  40ba7c:	ldr	x8, [sp]
  40ba80:	ldr	x9, [sp, #24]
  40ba84:	cmp	x8, x9
  40ba88:	b.eq	40ba98 <ferror@plt+0x95c8>  // b.none
  40ba8c:	ldr	x8, [sp]
  40ba90:	ldrb	w9, [x8]
  40ba94:	cbz	w9, 40baa4 <ferror@plt+0x95d4>
  40ba98:	mov	w8, #0xffffffff            	// #-1
  40ba9c:	stur	w8, [x29, #-4]
  40baa0:	b	40bafc <ferror@plt+0x962c>
  40baa4:	ldr	x8, [sp, #8]
  40baa8:	mov	x9, #0xffffffffffffffff    	// #-1
  40baac:	cmp	x8, x9
  40bab0:	b.ne	40bad0 <ferror@plt+0x9600>  // b.any
  40bab4:	bl	402460 <__errno_location@plt>
  40bab8:	ldr	w8, [x0]
  40babc:	cmp	w8, #0x22
  40bac0:	b.ne	40bad0 <ferror@plt+0x9600>  // b.any
  40bac4:	mov	w8, #0xffffffff            	// #-1
  40bac8:	stur	w8, [x29, #-4]
  40bacc:	b	40bafc <ferror@plt+0x962c>
  40bad0:	ldr	x8, [sp, #8]
  40bad4:	mov	x9, #0xffffffffffffffff    	// #-1
  40bad8:	cmp	x8, x9
  40badc:	b.ls	40baec <ferror@plt+0x961c>  // b.plast
  40bae0:	mov	w8, #0xffffffff            	// #-1
  40bae4:	stur	w8, [x29, #-4]
  40bae8:	b	40bafc <ferror@plt+0x962c>
  40baec:	ldr	x8, [sp, #8]
  40baf0:	ldur	x9, [x29, #-16]
  40baf4:	str	x8, [x9]
  40baf8:	stur	wzr, [x29, #-4]
  40bafc:	ldur	w0, [x29, #-4]
  40bb00:	ldp	x29, x30, [sp, #48]
  40bb04:	add	sp, sp, #0x40
  40bb08:	ret
  40bb0c:	sub	sp, sp, #0x40
  40bb10:	stp	x29, x30, [sp, #48]
  40bb14:	add	x29, sp, #0x30
  40bb18:	stur	x0, [x29, #-16]
  40bb1c:	str	x1, [sp, #24]
  40bb20:	str	w2, [sp, #20]
  40bb24:	ldr	x8, [sp, #24]
  40bb28:	cbz	x8, 40bb38 <ferror@plt+0x9668>
  40bb2c:	ldr	x8, [sp, #24]
  40bb30:	ldrb	w9, [x8]
  40bb34:	cbnz	w9, 40bb44 <ferror@plt+0x9674>
  40bb38:	mov	w8, #0xffffffff            	// #-1
  40bb3c:	stur	w8, [x29, #-4]
  40bb40:	b	40bbe0 <ferror@plt+0x9710>
  40bb44:	ldr	x0, [sp, #24]
  40bb48:	ldr	w2, [sp, #20]
  40bb4c:	mov	x1, sp
  40bb50:	bl	401ed0 <strtoul@plt>
  40bb54:	str	x0, [sp, #8]
  40bb58:	ldr	x8, [sp]
  40bb5c:	cbz	x8, 40bb7c <ferror@plt+0x96ac>
  40bb60:	ldr	x8, [sp]
  40bb64:	ldr	x9, [sp, #24]
  40bb68:	cmp	x8, x9
  40bb6c:	b.eq	40bb7c <ferror@plt+0x96ac>  // b.none
  40bb70:	ldr	x8, [sp]
  40bb74:	ldrb	w9, [x8]
  40bb78:	cbz	w9, 40bb88 <ferror@plt+0x96b8>
  40bb7c:	mov	w8, #0xffffffff            	// #-1
  40bb80:	stur	w8, [x29, #-4]
  40bb84:	b	40bbe0 <ferror@plt+0x9710>
  40bb88:	ldr	x8, [sp, #8]
  40bb8c:	mov	x9, #0xffffffffffffffff    	// #-1
  40bb90:	cmp	x8, x9
  40bb94:	b.ne	40bbb4 <ferror@plt+0x96e4>  // b.any
  40bb98:	bl	402460 <__errno_location@plt>
  40bb9c:	ldr	w8, [x0]
  40bba0:	cmp	w8, #0x22
  40bba4:	b.ne	40bbb4 <ferror@plt+0x96e4>  // b.any
  40bba8:	mov	w8, #0xffffffff            	// #-1
  40bbac:	stur	w8, [x29, #-4]
  40bbb0:	b	40bbe0 <ferror@plt+0x9710>
  40bbb4:	ldr	x8, [sp, #8]
  40bbb8:	mov	x9, #0xffffffff            	// #4294967295
  40bbbc:	cmp	x8, x9
  40bbc0:	b.ls	40bbd0 <ferror@plt+0x9700>  // b.plast
  40bbc4:	mov	w8, #0xffffffff            	// #-1
  40bbc8:	stur	w8, [x29, #-4]
  40bbcc:	b	40bbe0 <ferror@plt+0x9710>
  40bbd0:	ldr	x8, [sp, #8]
  40bbd4:	ldur	x9, [x29, #-16]
  40bbd8:	str	w8, [x9]
  40bbdc:	stur	wzr, [x29, #-4]
  40bbe0:	ldur	w0, [x29, #-4]
  40bbe4:	ldp	x29, x30, [sp, #48]
  40bbe8:	add	sp, sp, #0x40
  40bbec:	ret
  40bbf0:	sub	sp, sp, #0x40
  40bbf4:	stp	x29, x30, [sp, #48]
  40bbf8:	add	x29, sp, #0x30
  40bbfc:	stur	x0, [x29, #-16]
  40bc00:	str	x1, [sp, #24]
  40bc04:	str	w2, [sp, #20]
  40bc08:	ldr	x8, [sp, #24]
  40bc0c:	cbz	x8, 40bc1c <ferror@plt+0x974c>
  40bc10:	ldr	x8, [sp, #24]
  40bc14:	ldrb	w9, [x8]
  40bc18:	cbnz	w9, 40bc28 <ferror@plt+0x9758>
  40bc1c:	mov	w8, #0xffffffff            	// #-1
  40bc20:	stur	w8, [x29, #-4]
  40bc24:	b	40bcc4 <ferror@plt+0x97f4>
  40bc28:	ldr	x0, [sp, #24]
  40bc2c:	ldr	w2, [sp, #20]
  40bc30:	mov	x1, sp
  40bc34:	bl	401ed0 <strtoul@plt>
  40bc38:	str	x0, [sp, #8]
  40bc3c:	ldr	x8, [sp]
  40bc40:	cbz	x8, 40bc60 <ferror@plt+0x9790>
  40bc44:	ldr	x8, [sp]
  40bc48:	ldr	x9, [sp, #24]
  40bc4c:	cmp	x8, x9
  40bc50:	b.eq	40bc60 <ferror@plt+0x9790>  // b.none
  40bc54:	ldr	x8, [sp]
  40bc58:	ldrb	w9, [x8]
  40bc5c:	cbz	w9, 40bc6c <ferror@plt+0x979c>
  40bc60:	mov	w8, #0xffffffff            	// #-1
  40bc64:	stur	w8, [x29, #-4]
  40bc68:	b	40bcc4 <ferror@plt+0x97f4>
  40bc6c:	ldr	x8, [sp, #8]
  40bc70:	mov	x9, #0xffffffffffffffff    	// #-1
  40bc74:	cmp	x8, x9
  40bc78:	b.ne	40bc98 <ferror@plt+0x97c8>  // b.any
  40bc7c:	bl	402460 <__errno_location@plt>
  40bc80:	ldr	w8, [x0]
  40bc84:	cmp	w8, #0x22
  40bc88:	b.ne	40bc98 <ferror@plt+0x97c8>  // b.any
  40bc8c:	mov	w8, #0xffffffff            	// #-1
  40bc90:	stur	w8, [x29, #-4]
  40bc94:	b	40bcc4 <ferror@plt+0x97f4>
  40bc98:	ldr	x8, [sp, #8]
  40bc9c:	mov	x9, #0xffff                	// #65535
  40bca0:	cmp	x8, x9
  40bca4:	b.ls	40bcb4 <ferror@plt+0x97e4>  // b.plast
  40bca8:	mov	w8, #0xffffffff            	// #-1
  40bcac:	stur	w8, [x29, #-4]
  40bcb0:	b	40bcc4 <ferror@plt+0x97f4>
  40bcb4:	ldr	x8, [sp, #8]
  40bcb8:	ldur	x9, [x29, #-16]
  40bcbc:	strh	w8, [x9]
  40bcc0:	stur	wzr, [x29, #-4]
  40bcc4:	ldur	w0, [x29, #-4]
  40bcc8:	ldp	x29, x30, [sp, #48]
  40bccc:	add	sp, sp, #0x40
  40bcd0:	ret
  40bcd4:	sub	sp, sp, #0x40
  40bcd8:	stp	x29, x30, [sp, #48]
  40bcdc:	add	x29, sp, #0x30
  40bce0:	stur	x0, [x29, #-16]
  40bce4:	str	x1, [sp, #24]
  40bce8:	str	w2, [sp, #20]
  40bcec:	ldr	x8, [sp, #24]
  40bcf0:	cbz	x8, 40bd00 <ferror@plt+0x9830>
  40bcf4:	ldr	x8, [sp, #24]
  40bcf8:	ldrb	w9, [x8]
  40bcfc:	cbnz	w9, 40bd0c <ferror@plt+0x983c>
  40bd00:	mov	w8, #0xffffffff            	// #-1
  40bd04:	stur	w8, [x29, #-4]
  40bd08:	b	40bda4 <ferror@plt+0x98d4>
  40bd0c:	ldr	x0, [sp, #24]
  40bd10:	ldr	w2, [sp, #20]
  40bd14:	mov	x1, sp
  40bd18:	bl	401ed0 <strtoul@plt>
  40bd1c:	str	x0, [sp, #8]
  40bd20:	ldr	x8, [sp]
  40bd24:	cbz	x8, 40bd44 <ferror@plt+0x9874>
  40bd28:	ldr	x8, [sp]
  40bd2c:	ldr	x9, [sp, #24]
  40bd30:	cmp	x8, x9
  40bd34:	b.eq	40bd44 <ferror@plt+0x9874>  // b.none
  40bd38:	ldr	x8, [sp]
  40bd3c:	ldrb	w9, [x8]
  40bd40:	cbz	w9, 40bd50 <ferror@plt+0x9880>
  40bd44:	mov	w8, #0xffffffff            	// #-1
  40bd48:	stur	w8, [x29, #-4]
  40bd4c:	b	40bda4 <ferror@plt+0x98d4>
  40bd50:	ldr	x8, [sp, #8]
  40bd54:	mov	x9, #0xffffffffffffffff    	// #-1
  40bd58:	cmp	x8, x9
  40bd5c:	b.ne	40bd7c <ferror@plt+0x98ac>  // b.any
  40bd60:	bl	402460 <__errno_location@plt>
  40bd64:	ldr	w8, [x0]
  40bd68:	cmp	w8, #0x22
  40bd6c:	b.ne	40bd7c <ferror@plt+0x98ac>  // b.any
  40bd70:	mov	w8, #0xffffffff            	// #-1
  40bd74:	stur	w8, [x29, #-4]
  40bd78:	b	40bda4 <ferror@plt+0x98d4>
  40bd7c:	ldr	x8, [sp, #8]
  40bd80:	cmp	x8, #0xff
  40bd84:	b.ls	40bd94 <ferror@plt+0x98c4>  // b.plast
  40bd88:	mov	w8, #0xffffffff            	// #-1
  40bd8c:	stur	w8, [x29, #-4]
  40bd90:	b	40bda4 <ferror@plt+0x98d4>
  40bd94:	ldr	x8, [sp, #8]
  40bd98:	ldur	x9, [x29, #-16]
  40bd9c:	strb	w8, [x9]
  40bda0:	stur	wzr, [x29, #-4]
  40bda4:	ldur	w0, [x29, #-4]
  40bda8:	ldp	x29, x30, [sp, #48]
  40bdac:	add	sp, sp, #0x40
  40bdb0:	ret
  40bdb4:	sub	sp, sp, #0x40
  40bdb8:	stp	x29, x30, [sp, #48]
  40bdbc:	add	x29, sp, #0x30
  40bdc0:	stur	x0, [x29, #-16]
  40bdc4:	str	x1, [sp, #24]
  40bdc8:	str	w2, [sp, #20]
  40bdcc:	bl	402460 <__errno_location@plt>
  40bdd0:	str	wzr, [x0]
  40bdd4:	ldr	x8, [sp, #24]
  40bdd8:	cbz	x8, 40bde8 <ferror@plt+0x9918>
  40bddc:	ldr	x8, [sp, #24]
  40bde0:	ldrb	w9, [x8]
  40bde4:	cbnz	w9, 40bdf4 <ferror@plt+0x9924>
  40bde8:	mov	w8, #0xffffffff            	// #-1
  40bdec:	stur	w8, [x29, #-4]
  40bdf0:	b	40beb0 <ferror@plt+0x99e0>
  40bdf4:	ldr	x0, [sp, #24]
  40bdf8:	ldr	w2, [sp, #20]
  40bdfc:	mov	x1, sp
  40be00:	bl	401f50 <strtoll@plt>
  40be04:	str	x0, [sp, #8]
  40be08:	ldr	x8, [sp]
  40be0c:	cbz	x8, 40be2c <ferror@plt+0x995c>
  40be10:	ldr	x8, [sp]
  40be14:	ldr	x9, [sp, #24]
  40be18:	cmp	x8, x9
  40be1c:	b.eq	40be2c <ferror@plt+0x995c>  // b.none
  40be20:	ldr	x8, [sp]
  40be24:	ldrb	w9, [x8]
  40be28:	cbz	w9, 40be38 <ferror@plt+0x9968>
  40be2c:	mov	w8, #0xffffffff            	// #-1
  40be30:	stur	w8, [x29, #-4]
  40be34:	b	40beb0 <ferror@plt+0x99e0>
  40be38:	ldr	x8, [sp, #8]
  40be3c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  40be40:	cmp	x8, x9
  40be44:	b.eq	40be58 <ferror@plt+0x9988>  // b.none
  40be48:	ldr	x8, [sp, #8]
  40be4c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40be50:	cmp	x8, x9
  40be54:	b.ne	40be74 <ferror@plt+0x99a4>  // b.any
  40be58:	bl	402460 <__errno_location@plt>
  40be5c:	ldr	w8, [x0]
  40be60:	cmp	w8, #0x22
  40be64:	b.ne	40be74 <ferror@plt+0x99a4>  // b.any
  40be68:	mov	w8, #0xffffffff            	// #-1
  40be6c:	stur	w8, [x29, #-4]
  40be70:	b	40beb0 <ferror@plt+0x99e0>
  40be74:	ldr	x8, [sp, #8]
  40be78:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40be7c:	cmp	x8, x9
  40be80:	b.gt	40be94 <ferror@plt+0x99c4>
  40be84:	ldr	x8, [sp, #8]
  40be88:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  40be8c:	cmp	x8, x9
  40be90:	b.ge	40bea0 <ferror@plt+0x99d0>  // b.tcont
  40be94:	mov	w8, #0xffffffff            	// #-1
  40be98:	stur	w8, [x29, #-4]
  40be9c:	b	40beb0 <ferror@plt+0x99e0>
  40bea0:	ldr	x8, [sp, #8]
  40bea4:	ldur	x9, [x29, #-16]
  40bea8:	str	x8, [x9]
  40beac:	stur	wzr, [x29, #-4]
  40beb0:	ldur	w0, [x29, #-4]
  40beb4:	ldp	x29, x30, [sp, #48]
  40beb8:	add	sp, sp, #0x40
  40bebc:	ret
  40bec0:	sub	sp, sp, #0x40
  40bec4:	stp	x29, x30, [sp, #48]
  40bec8:	add	x29, sp, #0x30
  40becc:	stur	x0, [x29, #-16]
  40bed0:	str	x1, [sp, #24]
  40bed4:	str	w2, [sp, #20]
  40bed8:	bl	402460 <__errno_location@plt>
  40bedc:	str	wzr, [x0]
  40bee0:	ldr	x8, [sp, #24]
  40bee4:	cbz	x8, 40bef4 <ferror@plt+0x9a24>
  40bee8:	ldr	x8, [sp, #24]
  40beec:	ldrb	w9, [x8]
  40bef0:	cbnz	w9, 40bf00 <ferror@plt+0x9a30>
  40bef4:	mov	w8, #0xffffffff            	// #-1
  40bef8:	stur	w8, [x29, #-4]
  40befc:	b	40bfbc <ferror@plt+0x9aec>
  40bf00:	ldr	x0, [sp, #24]
  40bf04:	ldr	w2, [sp, #20]
  40bf08:	mov	x1, sp
  40bf0c:	bl	402240 <strtol@plt>
  40bf10:	str	x0, [sp, #8]
  40bf14:	ldr	x8, [sp]
  40bf18:	cbz	x8, 40bf38 <ferror@plt+0x9a68>
  40bf1c:	ldr	x8, [sp]
  40bf20:	ldr	x9, [sp, #24]
  40bf24:	cmp	x8, x9
  40bf28:	b.eq	40bf38 <ferror@plt+0x9a68>  // b.none
  40bf2c:	ldr	x8, [sp]
  40bf30:	ldrb	w9, [x8]
  40bf34:	cbz	w9, 40bf44 <ferror@plt+0x9a74>
  40bf38:	mov	w8, #0xffffffff            	// #-1
  40bf3c:	stur	w8, [x29, #-4]
  40bf40:	b	40bfbc <ferror@plt+0x9aec>
  40bf44:	ldr	x8, [sp, #8]
  40bf48:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  40bf4c:	cmp	x8, x9
  40bf50:	b.eq	40bf64 <ferror@plt+0x9a94>  // b.none
  40bf54:	ldr	x8, [sp, #8]
  40bf58:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40bf5c:	cmp	x8, x9
  40bf60:	b.ne	40bf80 <ferror@plt+0x9ab0>  // b.any
  40bf64:	bl	402460 <__errno_location@plt>
  40bf68:	ldr	w8, [x0]
  40bf6c:	cmp	w8, #0x22
  40bf70:	b.ne	40bf80 <ferror@plt+0x9ab0>  // b.any
  40bf74:	mov	w8, #0xffffffff            	// #-1
  40bf78:	stur	w8, [x29, #-4]
  40bf7c:	b	40bfbc <ferror@plt+0x9aec>
  40bf80:	ldr	x8, [sp, #8]
  40bf84:	mov	x9, #0x7fffffff            	// #2147483647
  40bf88:	cmp	x8, x9
  40bf8c:	b.gt	40bfa0 <ferror@plt+0x9ad0>
  40bf90:	ldr	x8, [sp, #8]
  40bf94:	mov	x9, #0xffffffff80000000    	// #-2147483648
  40bf98:	cmp	x8, x9
  40bf9c:	b.ge	40bfac <ferror@plt+0x9adc>  // b.tcont
  40bfa0:	mov	w8, #0xffffffff            	// #-1
  40bfa4:	stur	w8, [x29, #-4]
  40bfa8:	b	40bfbc <ferror@plt+0x9aec>
  40bfac:	ldr	x8, [sp, #8]
  40bfb0:	ldur	x9, [x29, #-16]
  40bfb4:	str	w8, [x9]
  40bfb8:	stur	wzr, [x29, #-4]
  40bfbc:	ldur	w0, [x29, #-4]
  40bfc0:	ldp	x29, x30, [sp, #48]
  40bfc4:	add	sp, sp, #0x40
  40bfc8:	ret
  40bfcc:	sub	sp, sp, #0x50
  40bfd0:	stp	x29, x30, [sp, #64]
  40bfd4:	add	x29, sp, #0x40
  40bfd8:	add	x8, sp, #0x20
  40bfdc:	stur	x0, [x29, #-8]
  40bfe0:	stur	x1, [x29, #-16]
  40bfe4:	stur	w2, [x29, #-20]
  40bfe8:	ldur	x1, [x29, #-16]
  40bfec:	ldur	w2, [x29, #-20]
  40bff0:	mov	x0, x8
  40bff4:	bl	40ba28 <ferror@plt+0x9558>
  40bff8:	str	w0, [sp, #28]
  40bffc:	ldr	w9, [sp, #28]
  40c000:	cbnz	w9, 40c078 <ferror@plt+0x9ba8>
  40c004:	mov	w8, #0x1                   	// #1
  40c008:	mov	w0, w8
  40c00c:	str	w8, [sp, #24]
  40c010:	bl	401f40 <htonl@plt>
  40c014:	ldr	w8, [sp, #24]
  40c018:	cmp	w8, w0
  40c01c:	b.ne	40c02c <ferror@plt+0x9b5c>  // b.any
  40c020:	ldr	x8, [sp, #32]
  40c024:	str	x8, [sp, #16]
  40c028:	b	40c06c <ferror@plt+0x9b9c>
  40c02c:	ldr	x8, [sp, #32]
  40c030:	and	x8, x8, #0xffffffff
  40c034:	mov	w0, w8
  40c038:	bl	401f40 <htonl@plt>
  40c03c:	mov	w9, w0
  40c040:	ubfx	x9, x9, #0, #32
  40c044:	ldr	x10, [sp, #32]
  40c048:	lsr	x10, x10, #32
  40c04c:	mov	w0, w10
  40c050:	str	x9, [sp, #8]
  40c054:	bl	401f40 <htonl@plt>
  40c058:	mov	w9, w0
  40c05c:	ubfx	x9, x9, #0, #32
  40c060:	ldr	x11, [sp, #8]
  40c064:	orr	x9, x9, x11, lsl #32
  40c068:	str	x9, [sp, #16]
  40c06c:	ldr	x8, [sp, #16]
  40c070:	ldur	x9, [x29, #-8]
  40c074:	str	x8, [x9]
  40c078:	ldr	w0, [sp, #28]
  40c07c:	ldp	x29, x30, [sp, #64]
  40c080:	add	sp, sp, #0x50
  40c084:	ret
  40c088:	sub	sp, sp, #0x30
  40c08c:	stp	x29, x30, [sp, #32]
  40c090:	add	x29, sp, #0x20
  40c094:	add	x8, sp, #0x8
  40c098:	stur	x0, [x29, #-8]
  40c09c:	str	x1, [sp, #16]
  40c0a0:	str	w2, [sp, #12]
  40c0a4:	ldr	x1, [sp, #16]
  40c0a8:	ldr	w2, [sp, #12]
  40c0ac:	mov	x0, x8
  40c0b0:	bl	40bb0c <ferror@plt+0x963c>
  40c0b4:	str	w0, [sp, #4]
  40c0b8:	ldr	w9, [sp, #4]
  40c0bc:	cbnz	w9, 40c0d0 <ferror@plt+0x9c00>
  40c0c0:	ldr	w0, [sp, #8]
  40c0c4:	bl	401f40 <htonl@plt>
  40c0c8:	ldur	x8, [x29, #-8]
  40c0cc:	str	w0, [x8]
  40c0d0:	ldr	w0, [sp, #4]
  40c0d4:	ldp	x29, x30, [sp, #32]
  40c0d8:	add	sp, sp, #0x30
  40c0dc:	ret
  40c0e0:	sub	sp, sp, #0x30
  40c0e4:	stp	x29, x30, [sp, #32]
  40c0e8:	add	x29, sp, #0x20
  40c0ec:	add	x8, sp, #0xa
  40c0f0:	stur	x0, [x29, #-8]
  40c0f4:	str	x1, [sp, #16]
  40c0f8:	str	w2, [sp, #12]
  40c0fc:	ldr	x1, [sp, #16]
  40c100:	ldr	w2, [sp, #12]
  40c104:	mov	x0, x8
  40c108:	bl	40bbf0 <ferror@plt+0x9720>
  40c10c:	str	w0, [sp, #4]
  40c110:	ldr	w9, [sp, #4]
  40c114:	cbnz	w9, 40c128 <ferror@plt+0x9c58>
  40c118:	ldrh	w0, [sp, #10]
  40c11c:	bl	402160 <htons@plt>
  40c120:	ldur	x8, [x29, #-8]
  40c124:	strh	w0, [x8]
  40c128:	ldr	w0, [sp, #4]
  40c12c:	ldp	x29, x30, [sp, #32]
  40c130:	add	sp, sp, #0x30
  40c134:	ret
  40c138:	sub	sp, sp, #0x50
  40c13c:	stp	x29, x30, [sp, #64]
  40c140:	add	x29, sp, #0x40
  40c144:	stur	x0, [x29, #-16]
  40c148:	stur	x1, [x29, #-24]
  40c14c:	stur	wzr, [x29, #-28]
  40c150:	ldur	w8, [x29, #-28]
  40c154:	cmp	w8, #0x4
  40c158:	b.ge	40c220 <ferror@plt+0x9d50>  // b.tcont
  40c15c:	ldur	x0, [x29, #-24]
  40c160:	add	x1, sp, #0x8
  40c164:	mov	w2, #0x10                  	// #16
  40c168:	bl	401ed0 <strtoul@plt>
  40c16c:	str	x0, [sp, #16]
  40c170:	ldr	x8, [sp, #16]
  40c174:	mov	x9, #0xffff                	// #65535
  40c178:	cmp	x8, x9
  40c17c:	b.ls	40c18c <ferror@plt+0x9cbc>  // b.plast
  40c180:	mov	w8, #0xffffffff            	// #-1
  40c184:	stur	w8, [x29, #-4]
  40c188:	b	40c234 <ferror@plt+0x9d64>
  40c18c:	ldr	x8, [sp, #8]
  40c190:	ldur	x9, [x29, #-24]
  40c194:	cmp	x8, x9
  40c198:	b.ne	40c1a8 <ferror@plt+0x9cd8>  // b.any
  40c19c:	mov	w8, #0xffffffff            	// #-1
  40c1a0:	stur	w8, [x29, #-4]
  40c1a4:	b	40c234 <ferror@plt+0x9d64>
  40c1a8:	ldr	x8, [sp, #16]
  40c1ac:	mov	w0, w8
  40c1b0:	bl	402160 <htons@plt>
  40c1b4:	ldursw	x9, [x29, #-28]
  40c1b8:	mov	x10, #0x2                   	// #2
  40c1bc:	mul	x9, x10, x9
  40c1c0:	add	x10, sp, #0x18
  40c1c4:	add	x9, x10, x9
  40c1c8:	strh	w0, [x9]
  40c1cc:	ldr	x9, [sp, #8]
  40c1d0:	ldrb	w8, [x9]
  40c1d4:	cbnz	w8, 40c1dc <ferror@plt+0x9d0c>
  40c1d8:	b	40c220 <ferror@plt+0x9d50>
  40c1dc:	ldur	w8, [x29, #-28]
  40c1e0:	cmp	w8, #0x3
  40c1e4:	b.eq	40c1f8 <ferror@plt+0x9d28>  // b.none
  40c1e8:	ldr	x8, [sp, #8]
  40c1ec:	ldrb	w9, [x8]
  40c1f0:	cmp	w9, #0x3a
  40c1f4:	b.eq	40c204 <ferror@plt+0x9d34>  // b.none
  40c1f8:	mov	w8, #0xffffffff            	// #-1
  40c1fc:	stur	w8, [x29, #-4]
  40c200:	b	40c234 <ferror@plt+0x9d64>
  40c204:	ldr	x8, [sp, #8]
  40c208:	add	x8, x8, #0x1
  40c20c:	stur	x8, [x29, #-24]
  40c210:	ldur	w8, [x29, #-28]
  40c214:	add	w8, w8, #0x1
  40c218:	stur	w8, [x29, #-28]
  40c21c:	b	40c150 <ferror@plt+0x9c80>
  40c220:	ldr	x8, [sp, #24]
  40c224:	ldur	x9, [x29, #-16]
  40c228:	str	x8, [x9]
  40c22c:	mov	w10, #0x1                   	// #1
  40c230:	stur	w10, [x29, #-4]
  40c234:	ldur	w0, [x29, #-4]
  40c238:	ldp	x29, x30, [sp, #64]
  40c23c:	add	sp, sp, #0x50
  40c240:	ret
  40c244:	sub	sp, sp, #0x30
  40c248:	stp	x29, x30, [sp, #32]
  40c24c:	add	x29, sp, #0x20
  40c250:	str	x0, [sp, #16]
  40c254:	str	x1, [sp, #8]
  40c258:	str	w2, [sp, #4]
  40c25c:	ldr	x0, [sp, #16]
  40c260:	ldr	x1, [sp, #8]
  40c264:	ldr	w2, [sp, #4]
  40c268:	bl	40c2a0 <ferror@plt+0x9dd0>
  40c26c:	str	w0, [sp]
  40c270:	ldr	w8, [sp]
  40c274:	cbz	w8, 40c284 <ferror@plt+0x9db4>
  40c278:	ldr	w8, [sp]
  40c27c:	stur	w8, [x29, #-4]
  40c280:	b	40c290 <ferror@plt+0x9dc0>
  40c284:	ldr	x0, [sp, #16]
  40c288:	bl	40c614 <ferror@plt+0xa144>
  40c28c:	stur	wzr, [x29, #-4]
  40c290:	ldur	w0, [x29, #-4]
  40c294:	ldp	x29, x30, [sp, #32]
  40c298:	add	sp, sp, #0x30
  40c29c:	ret
  40c2a0:	sub	sp, sp, #0x40
  40c2a4:	stp	x29, x30, [sp, #48]
  40c2a8:	add	x29, sp, #0x30
  40c2ac:	mov	x8, #0x108                 	// #264
  40c2b0:	adrp	x9, 418000 <ferror@plt+0x15b30>
  40c2b4:	add	x9, x9, #0xc94
  40c2b8:	mov	w10, wzr
  40c2bc:	stur	x0, [x29, #-16]
  40c2c0:	str	x1, [sp, #24]
  40c2c4:	str	w2, [sp, #20]
  40c2c8:	ldur	x0, [x29, #-16]
  40c2cc:	mov	w1, w10
  40c2d0:	mov	x2, x8
  40c2d4:	str	x9, [sp]
  40c2d8:	bl	402100 <memset@plt>
  40c2dc:	ldr	x0, [sp, #24]
  40c2e0:	ldr	x1, [sp]
  40c2e4:	bl	402220 <strcmp@plt>
  40c2e8:	cbnz	w0, 40c354 <ferror@plt+0x9e84>
  40c2ec:	ldr	w8, [sp, #20]
  40c2f0:	cmp	w8, #0xc
  40c2f4:	b.eq	40c304 <ferror@plt+0x9e34>  // b.none
  40c2f8:	ldr	w8, [sp, #20]
  40c2fc:	cmp	w8, #0x1c
  40c300:	b.ne	40c310 <ferror@plt+0x9e40>  // b.any
  40c304:	mov	w8, #0xffffffff            	// #-1
  40c308:	stur	w8, [x29, #-4]
  40c30c:	b	40c604 <ferror@plt+0xa134>
  40c310:	ldr	w8, [sp, #20]
  40c314:	ldur	x9, [x29, #-16]
  40c318:	strh	w8, [x9, #6]
  40c31c:	ldur	x9, [x29, #-16]
  40c320:	ldrh	w0, [x9, #6]
  40c324:	bl	40d8cc <ferror@plt+0xb3fc>
  40c328:	ldur	x9, [x29, #-16]
  40c32c:	strh	w0, [x9, #2]
  40c330:	ldur	x9, [x29, #-16]
  40c334:	mov	w8, #0xfffe                	// #65534
  40c338:	strh	w8, [x9, #4]
  40c33c:	ldur	x9, [x29, #-16]
  40c340:	ldrh	w8, [x9]
  40c344:	orr	w8, w8, #0x1
  40c348:	strh	w8, [x9]
  40c34c:	stur	wzr, [x29, #-4]
  40c350:	b	40c604 <ferror@plt+0xa134>
  40c354:	ldr	x0, [sp, #24]
  40c358:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40c35c:	add	x1, x1, #0x85c
  40c360:	bl	402220 <strcmp@plt>
  40c364:	cbz	w0, 40c37c <ferror@plt+0x9eac>
  40c368:	ldr	x0, [sp, #24]
  40c36c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40c370:	add	x1, x1, #0xc9c
  40c374:	bl	402220 <strcmp@plt>
  40c378:	cbnz	w0, 40c3cc <ferror@plt+0x9efc>
  40c37c:	ldr	w8, [sp, #20]
  40c380:	cmp	w8, #0xc
  40c384:	b.eq	40c394 <ferror@plt+0x9ec4>  // b.none
  40c388:	ldr	w8, [sp, #20]
  40c38c:	cmp	w8, #0x1c
  40c390:	b.ne	40c3a0 <ferror@plt+0x9ed0>  // b.any
  40c394:	mov	w8, #0xffffffff            	// #-1
  40c398:	stur	w8, [x29, #-4]
  40c39c:	b	40c604 <ferror@plt+0xa134>
  40c3a0:	ldr	w8, [sp, #20]
  40c3a4:	ldur	x9, [x29, #-16]
  40c3a8:	strh	w8, [x9, #6]
  40c3ac:	ldur	x9, [x29, #-16]
  40c3b0:	mov	w8, #0x0                   	// #0
  40c3b4:	strh	w8, [x9, #2]
  40c3b8:	ldur	x9, [x29, #-16]
  40c3bc:	mov	w8, #0xfffe                	// #65534
  40c3c0:	strh	w8, [x9, #4]
  40c3c4:	stur	wzr, [x29, #-4]
  40c3c8:	b	40c604 <ferror@plt+0xa134>
  40c3cc:	ldr	w8, [sp, #20]
  40c3d0:	cmp	w8, #0x11
  40c3d4:	b.ne	40c440 <ferror@plt+0x9f70>  // b.any
  40c3d8:	ldur	x8, [x29, #-16]
  40c3dc:	add	x0, x8, #0x8
  40c3e0:	ldr	x2, [sp, #24]
  40c3e4:	mov	w1, #0x100                 	// #256
  40c3e8:	bl	4107fc <ferror@plt+0xe32c>
  40c3ec:	str	w0, [sp, #16]
  40c3f0:	ldr	w9, [sp, #16]
  40c3f4:	cmp	w9, #0x0
  40c3f8:	cset	w9, ge  // ge = tcont
  40c3fc:	tbnz	w9, #0, 40c40c <ferror@plt+0x9f3c>
  40c400:	mov	w8, #0xffffffff            	// #-1
  40c404:	stur	w8, [x29, #-4]
  40c408:	b	40c604 <ferror@plt+0xa134>
  40c40c:	ldur	x8, [x29, #-16]
  40c410:	mov	w9, #0x11                  	// #17
  40c414:	strh	w9, [x8, #6]
  40c418:	ldr	w9, [sp, #16]
  40c41c:	ldur	x8, [x29, #-16]
  40c420:	strh	w9, [x8, #2]
  40c424:	ldr	w9, [sp, #16]
  40c428:	mov	w10, #0x8                   	// #8
  40c42c:	mul	w9, w9, w10
  40c430:	ldur	x8, [x29, #-16]
  40c434:	strh	w9, [x8, #4]
  40c438:	stur	wzr, [x29, #-4]
  40c43c:	b	40c604 <ferror@plt+0xa134>
  40c440:	ldr	x0, [sp, #24]
  40c444:	mov	w1, #0x3a                  	// #58
  40c448:	bl	4022f0 <strchr@plt>
  40c44c:	cbz	x0, 40c4c8 <ferror@plt+0x9ff8>
  40c450:	ldur	x8, [x29, #-16]
  40c454:	mov	w9, #0xa                   	// #10
  40c458:	strh	w9, [x8, #6]
  40c45c:	ldr	w9, [sp, #20]
  40c460:	cbz	w9, 40c47c <ferror@plt+0x9fac>
  40c464:	ldr	w8, [sp, #20]
  40c468:	cmp	w8, #0xa
  40c46c:	b.eq	40c47c <ferror@plt+0x9fac>  // b.none
  40c470:	mov	w8, #0xffffffff            	// #-1
  40c474:	stur	w8, [x29, #-4]
  40c478:	b	40c604 <ferror@plt+0xa134>
  40c47c:	ldr	x1, [sp, #24]
  40c480:	ldur	x8, [x29, #-16]
  40c484:	add	x2, x8, #0x8
  40c488:	mov	w0, #0xa                   	// #10
  40c48c:	bl	4022b0 <inet_pton@plt>
  40c490:	cmp	w0, #0x0
  40c494:	cset	w9, gt
  40c498:	tbnz	w9, #0, 40c4a8 <ferror@plt+0x9fd8>
  40c49c:	mov	w8, #0xffffffff            	// #-1
  40c4a0:	stur	w8, [x29, #-4]
  40c4a4:	b	40c604 <ferror@plt+0xa134>
  40c4a8:	ldur	x8, [x29, #-16]
  40c4ac:	mov	w9, #0x10                  	// #16
  40c4b0:	strh	w9, [x8, #2]
  40c4b4:	ldur	x8, [x29, #-16]
  40c4b8:	mov	w9, #0xffff                	// #65535
  40c4bc:	strh	w9, [x8, #4]
  40c4c0:	stur	wzr, [x29, #-4]
  40c4c4:	b	40c604 <ferror@plt+0xa134>
  40c4c8:	ldr	w8, [sp, #20]
  40c4cc:	cmp	w8, #0x1c
  40c4d0:	b.ne	40c594 <ferror@plt+0xa0c4>  // b.any
  40c4d4:	ldur	x8, [x29, #-16]
  40c4d8:	mov	w9, #0x1c                  	// #28
  40c4dc:	strh	w9, [x8, #6]
  40c4e0:	ldr	x1, [sp, #24]
  40c4e4:	ldur	x8, [x29, #-16]
  40c4e8:	add	x2, x8, #0x8
  40c4ec:	mov	w0, #0x1c                  	// #28
  40c4f0:	mov	x3, #0x100                 	// #256
  40c4f4:	bl	412738 <ferror@plt+0x10268>
  40c4f8:	cmp	w0, #0x0
  40c4fc:	cset	w9, gt
  40c500:	tbnz	w9, #0, 40c510 <ferror@plt+0xa040>
  40c504:	mov	w8, #0xffffffff            	// #-1
  40c508:	stur	w8, [x29, #-4]
  40c50c:	b	40c604 <ferror@plt+0xa134>
  40c510:	ldur	x8, [x29, #-16]
  40c514:	mov	w9, #0x4                   	// #4
  40c518:	strh	w9, [x8, #2]
  40c51c:	ldur	x8, [x29, #-16]
  40c520:	mov	w9, #0x14                  	// #20
  40c524:	strh	w9, [x8, #4]
  40c528:	mov	w9, #0x40                  	// #64
  40c52c:	str	w9, [sp, #12]
  40c530:	str	wzr, [sp, #8]
  40c534:	ldr	w8, [sp, #8]
  40c538:	ldr	w9, [sp, #12]
  40c53c:	cmp	w8, w9
  40c540:	b.cs	40c58c <ferror@plt+0xa0bc>  // b.hs, b.nlast
  40c544:	ldur	x8, [x29, #-16]
  40c548:	add	x8, x8, #0x8
  40c54c:	ldrsw	x9, [sp, #8]
  40c550:	ldr	w0, [x8, x9, lsl #2]
  40c554:	bl	401fa0 <ntohl@plt>
  40c558:	and	w10, w0, #0x100
  40c55c:	cbz	w10, 40c57c <ferror@plt+0xa0ac>
  40c560:	ldr	w8, [sp, #8]
  40c564:	add	w8, w8, #0x1
  40c568:	mov	w9, #0x4                   	// #4
  40c56c:	mul	w8, w8, w9
  40c570:	ldur	x10, [x29, #-16]
  40c574:	strh	w8, [x10, #2]
  40c578:	b	40c58c <ferror@plt+0xa0bc>
  40c57c:	ldr	w8, [sp, #8]
  40c580:	add	w8, w8, #0x1
  40c584:	str	w8, [sp, #8]
  40c588:	b	40c534 <ferror@plt+0xa064>
  40c58c:	stur	wzr, [x29, #-4]
  40c590:	b	40c604 <ferror@plt+0xa134>
  40c594:	ldur	x8, [x29, #-16]
  40c598:	mov	w9, #0x2                   	// #2
  40c59c:	strh	w9, [x8, #6]
  40c5a0:	ldr	w9, [sp, #20]
  40c5a4:	cbz	w9, 40c5c0 <ferror@plt+0xa0f0>
  40c5a8:	ldr	w8, [sp, #20]
  40c5ac:	cmp	w8, #0x2
  40c5b0:	b.eq	40c5c0 <ferror@plt+0xa0f0>  // b.none
  40c5b4:	mov	w8, #0xffffffff            	// #-1
  40c5b8:	stur	w8, [x29, #-4]
  40c5bc:	b	40c604 <ferror@plt+0xa134>
  40c5c0:	ldur	x8, [x29, #-16]
  40c5c4:	add	x0, x8, #0x8
  40c5c8:	ldr	x1, [sp, #24]
  40c5cc:	bl	40f470 <ferror@plt+0xcfa0>
  40c5d0:	cmp	w0, #0x0
  40c5d4:	cset	w9, gt
  40c5d8:	tbnz	w9, #0, 40c5e8 <ferror@plt+0xa118>
  40c5dc:	mov	w8, #0xffffffff            	// #-1
  40c5e0:	stur	w8, [x29, #-4]
  40c5e4:	b	40c604 <ferror@plt+0xa134>
  40c5e8:	ldur	x8, [x29, #-16]
  40c5ec:	mov	w9, #0x4                   	// #4
  40c5f0:	strh	w9, [x8, #2]
  40c5f4:	ldur	x8, [x29, #-16]
  40c5f8:	mov	w9, #0xffff                	// #65535
  40c5fc:	strh	w9, [x8, #4]
  40c600:	stur	wzr, [x29, #-4]
  40c604:	ldur	w0, [x29, #-4]
  40c608:	ldp	x29, x30, [sp, #48]
  40c60c:	add	sp, sp, #0x40
  40c610:	ret
  40c614:	sub	sp, sp, #0x30
  40c618:	stp	x29, x30, [sp, #32]
  40c61c:	add	x29, sp, #0x20
  40c620:	stur	x0, [x29, #-8]
  40c624:	ldur	x8, [x29, #-8]
  40c628:	ldrh	w9, [x8, #6]
  40c62c:	cmp	w9, #0x2
  40c630:	str	w9, [sp, #8]
  40c634:	b.eq	40c64c <ferror@plt+0xa17c>  // b.none
  40c638:	b	40c63c <ferror@plt+0xa16c>
  40c63c:	ldr	w8, [sp, #8]
  40c640:	cmp	w8, #0xa
  40c644:	b.eq	40c6b4 <ferror@plt+0xa1e4>  // b.none
  40c648:	b	40c770 <ferror@plt+0xa2a0>
  40c64c:	ldur	x8, [x29, #-8]
  40c650:	ldr	w9, [x8, #8]
  40c654:	cbnz	w9, 40c66c <ferror@plt+0xa19c>
  40c658:	ldur	x8, [x29, #-8]
  40c65c:	ldrh	w9, [x8]
  40c660:	orr	w9, w9, #0x6
  40c664:	strh	w9, [x8]
  40c668:	b	40c6b0 <ferror@plt+0xa1e0>
  40c66c:	ldur	x8, [x29, #-8]
  40c670:	ldr	w0, [x8, #8]
  40c674:	bl	401fa0 <ntohl@plt>
  40c678:	and	w9, w0, #0xf0000000
  40c67c:	mov	w10, #0xe0000000            	// #-536870912
  40c680:	cmp	w9, w10
  40c684:	b.ne	40c6a0 <ferror@plt+0xa1d0>  // b.any
  40c688:	ldur	x8, [x29, #-8]
  40c68c:	ldrh	w9, [x8]
  40c690:	mov	w10, #0xa                   	// #10
  40c694:	orr	w9, w9, w10
  40c698:	strh	w9, [x8]
  40c69c:	b	40c6b0 <ferror@plt+0xa1e0>
  40c6a0:	ldur	x8, [x29, #-8]
  40c6a4:	ldrh	w9, [x8]
  40c6a8:	orr	w9, w9, #0x2
  40c6ac:	strh	w9, [x8]
  40c6b0:	b	40c770 <ferror@plt+0xa2a0>
  40c6b4:	ldur	x8, [x29, #-8]
  40c6b8:	add	x8, x8, #0x8
  40c6bc:	str	x8, [sp, #16]
  40c6c0:	ldr	x8, [sp, #16]
  40c6c4:	ldr	w9, [x8]
  40c6c8:	mov	w10, #0x0                   	// #0
  40c6cc:	str	w10, [sp, #4]
  40c6d0:	cbnz	w9, 40c710 <ferror@plt+0xa240>
  40c6d4:	ldr	x8, [sp, #16]
  40c6d8:	ldr	w9, [x8, #4]
  40c6dc:	mov	w10, #0x0                   	// #0
  40c6e0:	str	w10, [sp, #4]
  40c6e4:	cbnz	w9, 40c710 <ferror@plt+0xa240>
  40c6e8:	ldr	x8, [sp, #16]
  40c6ec:	ldr	w9, [x8, #8]
  40c6f0:	mov	w10, #0x0                   	// #0
  40c6f4:	str	w10, [sp, #4]
  40c6f8:	cbnz	w9, 40c710 <ferror@plt+0xa240>
  40c6fc:	ldr	x8, [sp, #16]
  40c700:	ldr	w9, [x8, #12]
  40c704:	cmp	w9, #0x0
  40c708:	cset	w9, eq  // eq = none
  40c70c:	str	w9, [sp, #4]
  40c710:	ldr	w8, [sp, #4]
  40c714:	and	w8, w8, #0x1
  40c718:	str	w8, [sp, #12]
  40c71c:	ldr	w8, [sp, #12]
  40c720:	cbz	w8, 40c738 <ferror@plt+0xa268>
  40c724:	ldur	x8, [x29, #-8]
  40c728:	ldrh	w9, [x8]
  40c72c:	orr	w9, w9, #0x6
  40c730:	strh	w9, [x8]
  40c734:	b	40c770 <ferror@plt+0xa2a0>
  40c738:	ldur	x8, [x29, #-8]
  40c73c:	ldrb	w9, [x8, #8]
  40c740:	cmp	w9, #0xff
  40c744:	b.ne	40c760 <ferror@plt+0xa290>  // b.any
  40c748:	ldur	x8, [x29, #-8]
  40c74c:	ldrh	w9, [x8]
  40c750:	mov	w10, #0xa                   	// #10
  40c754:	orr	w9, w9, w10
  40c758:	strh	w9, [x8]
  40c75c:	b	40c770 <ferror@plt+0xa2a0>
  40c760:	ldur	x8, [x29, #-8]
  40c764:	ldrh	w9, [x8]
  40c768:	orr	w9, w9, #0x2
  40c76c:	strh	w9, [x8]
  40c770:	ldp	x29, x30, [sp, #32]
  40c774:	add	sp, sp, #0x30
  40c778:	ret
  40c77c:	sub	sp, sp, #0x10
  40c780:	str	w0, [sp, #8]
  40c784:	ldr	w8, [sp, #8]
  40c788:	subs	w8, w8, #0x2
  40c78c:	mov	w9, w8
  40c790:	ubfx	x9, x9, #0, #32
  40c794:	cmp	x9, #0x1a
  40c798:	str	x9, [sp]
  40c79c:	b.hi	40c7f4 <ferror@plt+0xa324>  // b.pmore
  40c7a0:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40c7a4:	add	x8, x8, #0x770
  40c7a8:	ldr	x11, [sp]
  40c7ac:	ldrsw	x10, [x8, x11, lsl #2]
  40c7b0:	add	x9, x8, x10
  40c7b4:	br	x9
  40c7b8:	mov	w8, #0x80                  	// #128
  40c7bc:	str	w8, [sp, #12]
  40c7c0:	b	40c7f8 <ferror@plt+0xa328>
  40c7c4:	mov	w8, #0x20                  	// #32
  40c7c8:	str	w8, [sp, #12]
  40c7cc:	b	40c7f8 <ferror@plt+0xa328>
  40c7d0:	mov	w8, #0x10                  	// #16
  40c7d4:	str	w8, [sp, #12]
  40c7d8:	b	40c7f8 <ferror@plt+0xa328>
  40c7dc:	mov	w8, #0x50                  	// #80
  40c7e0:	str	w8, [sp, #12]
  40c7e4:	b	40c7f8 <ferror@plt+0xa328>
  40c7e8:	mov	w8, #0x14                  	// #20
  40c7ec:	str	w8, [sp, #12]
  40c7f0:	b	40c7f8 <ferror@plt+0xa328>
  40c7f4:	str	wzr, [sp, #12]
  40c7f8:	ldr	w0, [sp, #12]
  40c7fc:	add	sp, sp, #0x10
  40c800:	ret
  40c804:	sub	sp, sp, #0x50
  40c808:	stp	x29, x30, [sp, #64]
  40c80c:	add	x29, sp, #0x40
  40c810:	mov	w8, #0x2f                  	// #47
  40c814:	stur	x0, [x29, #-16]
  40c818:	stur	x1, [x29, #-24]
  40c81c:	stur	w2, [x29, #-28]
  40c820:	ldur	x0, [x29, #-24]
  40c824:	mov	w1, w8
  40c828:	bl	4022f0 <strchr@plt>
  40c82c:	str	x0, [sp, #24]
  40c830:	ldr	x9, [sp, #24]
  40c834:	cbz	x9, 40c844 <ferror@plt+0xa374>
  40c838:	ldr	x8, [sp, #24]
  40c83c:	mov	w9, #0x0                   	// #0
  40c840:	strb	w9, [x8]
  40c844:	ldur	x0, [x29, #-16]
  40c848:	ldur	x1, [x29, #-24]
  40c84c:	ldur	w2, [x29, #-28]
  40c850:	bl	40c244 <ferror@plt+0x9d74>
  40c854:	str	w0, [sp, #20]
  40c858:	ldr	x8, [sp, #24]
  40c85c:	cbz	x8, 40c86c <ferror@plt+0xa39c>
  40c860:	ldr	x8, [sp, #24]
  40c864:	mov	w9, #0x2f                  	// #47
  40c868:	strb	w9, [x8]
  40c86c:	ldr	w8, [sp, #20]
  40c870:	cbz	w8, 40c880 <ferror@plt+0xa3b0>
  40c874:	ldr	w8, [sp, #20]
  40c878:	stur	w8, [x29, #-4]
  40c87c:	b	40c954 <ferror@plt+0xa484>
  40c880:	ldur	x8, [x29, #-16]
  40c884:	ldrh	w0, [x8, #6]
  40c888:	bl	40c77c <ferror@plt+0xa2ac>
  40c88c:	str	w0, [sp, #16]
  40c890:	str	wzr, [sp, #12]
  40c894:	ldr	x8, [sp, #24]
  40c898:	cbz	x8, 40c918 <ferror@plt+0xa448>
  40c89c:	ldur	x8, [x29, #-16]
  40c8a0:	ldrsh	w9, [x8, #4]
  40c8a4:	mov	w10, #0xfffffffe            	// #-2
  40c8a8:	cmp	w9, w10
  40c8ac:	b.ne	40c8bc <ferror@plt+0xa3ec>  // b.any
  40c8b0:	mov	w8, #0xffffffff            	// #-1
  40c8b4:	stur	w8, [x29, #-4]
  40c8b8:	b	40c954 <ferror@plt+0xa484>
  40c8bc:	ldr	x8, [sp, #24]
  40c8c0:	add	x1, x8, #0x1
  40c8c4:	add	x0, sp, #0x8
  40c8c8:	mov	w9, wzr
  40c8cc:	mov	w2, w9
  40c8d0:	bl	40c964 <ferror@plt+0xa494>
  40c8d4:	cbz	w0, 40c8e4 <ferror@plt+0xa414>
  40c8d8:	mov	w8, #0xffffffff            	// #-1
  40c8dc:	stur	w8, [x29, #-4]
  40c8e0:	b	40c954 <ferror@plt+0xa484>
  40c8e4:	ldr	w8, [sp, #8]
  40c8e8:	ldr	w9, [sp, #16]
  40c8ec:	cmp	w8, w9
  40c8f0:	b.ls	40c900 <ferror@plt+0xa430>  // b.plast
  40c8f4:	mov	w8, #0xffffffff            	// #-1
  40c8f8:	stur	w8, [x29, #-4]
  40c8fc:	b	40c954 <ferror@plt+0xa484>
  40c900:	ldr	w8, [sp, #12]
  40c904:	orr	w8, w8, #0x1
  40c908:	str	w8, [sp, #12]
  40c90c:	ldr	w8, [sp, #8]
  40c910:	str	w8, [sp, #16]
  40c914:	b	40c930 <ferror@plt+0xa460>
  40c918:	ldur	x8, [x29, #-16]
  40c91c:	ldrsh	w9, [x8, #4]
  40c920:	mov	w10, #0xfffffffe            	// #-2
  40c924:	cmp	w9, w10
  40c928:	b.ne	40c930 <ferror@plt+0xa460>  // b.any
  40c92c:	str	wzr, [sp, #16]
  40c930:	ldr	w8, [sp, #12]
  40c934:	ldur	x9, [x29, #-16]
  40c938:	ldrh	w10, [x9]
  40c93c:	orr	w8, w10, w8
  40c940:	strh	w8, [x9]
  40c944:	ldr	w8, [sp, #16]
  40c948:	ldur	x9, [x29, #-16]
  40c94c:	strh	w8, [x9, #4]
  40c950:	stur	wzr, [x29, #-4]
  40c954:	ldur	w0, [x29, #-4]
  40c958:	ldp	x29, x30, [sp, #64]
  40c95c:	add	sp, sp, #0x50
  40c960:	ret
  40c964:	sub	sp, sp, #0x150
  40c968:	stp	x29, x30, [sp, #304]
  40c96c:	str	x28, [sp, #320]
  40c970:	add	x29, sp, #0x130
  40c974:	stur	x0, [x29, #-16]
  40c978:	stur	x1, [x29, #-24]
  40c97c:	stur	w2, [x29, #-28]
  40c980:	ldur	x0, [x29, #-16]
  40c984:	ldur	x1, [x29, #-24]
  40c988:	ldur	w2, [x29, #-28]
  40c98c:	bl	40b67c <ferror@plt+0x91ac>
  40c990:	cbnz	w0, 40c99c <ferror@plt+0xa4cc>
  40c994:	stur	wzr, [x29, #-4]
  40c998:	b	40c9f4 <ferror@plt+0xa524>
  40c99c:	ldur	x1, [x29, #-24]
  40c9a0:	add	x0, sp, #0xc
  40c9a4:	mov	w2, #0x2                   	// #2
  40c9a8:	bl	40c244 <ferror@plt+0x9d74>
  40c9ac:	cbnz	w0, 40c9ec <ferror@plt+0xa51c>
  40c9b0:	ldrh	w8, [sp, #18]
  40c9b4:	cmp	w8, #0x2
  40c9b8:	b.ne	40c9ec <ferror@plt+0xa51c>  // b.any
  40c9bc:	ldr	w0, [sp, #20]
  40c9c0:	bl	40b5f4 <ferror@plt+0x9124>
  40c9c4:	str	w0, [sp, #8]
  40c9c8:	ldr	w8, [sp, #8]
  40c9cc:	cmp	w8, #0x0
  40c9d0:	cset	w8, lt  // lt = tstop
  40c9d4:	tbnz	w8, #0, 40c9ec <ferror@plt+0xa51c>
  40c9d8:	ldr	w8, [sp, #8]
  40c9dc:	ldur	x9, [x29, #-16]
  40c9e0:	str	w8, [x9]
  40c9e4:	stur	wzr, [x29, #-4]
  40c9e8:	b	40c9f4 <ferror@plt+0xa524>
  40c9ec:	mov	w8, #0xffffffff            	// #-1
  40c9f0:	stur	w8, [x29, #-4]
  40c9f4:	ldur	w0, [x29, #-4]
  40c9f8:	ldr	x28, [sp, #320]
  40c9fc:	ldp	x29, x30, [sp, #304]
  40ca00:	add	sp, sp, #0x150
  40ca04:	ret
  40ca08:	sub	sp, sp, #0x40
  40ca0c:	stp	x29, x30, [sp, #48]
  40ca10:	add	x29, sp, #0x30
  40ca14:	stur	x0, [x29, #-8]
  40ca18:	stur	x1, [x29, #-16]
  40ca1c:	stur	w2, [x29, #-20]
  40ca20:	ldur	x0, [x29, #-8]
  40ca24:	ldur	x1, [x29, #-16]
  40ca28:	ldur	w2, [x29, #-20]
  40ca2c:	bl	40c244 <ferror@plt+0x9d74>
  40ca30:	cbz	w0, 40ca7c <ferror@plt+0xa5ac>
  40ca34:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40ca38:	ldr	x8, [x8, #3992]
  40ca3c:	ldr	x0, [x8]
  40ca40:	ldur	w9, [x29, #-20]
  40ca44:	str	x0, [sp, #16]
  40ca48:	mov	w0, w9
  40ca4c:	bl	40ca90 <ferror@plt+0xa5c0>
  40ca50:	ldur	x3, [x29, #-16]
  40ca54:	ldr	x8, [sp, #16]
  40ca58:	str	x0, [sp, #8]
  40ca5c:	mov	x0, x8
  40ca60:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40ca64:	add	x1, x1, #0x956
  40ca68:	ldr	x2, [sp, #8]
  40ca6c:	bl	4024a0 <fprintf@plt>
  40ca70:	mov	w9, #0x1                   	// #1
  40ca74:	mov	w0, w9
  40ca78:	bl	401f00 <exit@plt>
  40ca7c:	mov	w8, wzr
  40ca80:	mov	w0, w8
  40ca84:	ldp	x29, x30, [sp, #48]
  40ca88:	add	sp, sp, #0x40
  40ca8c:	ret
  40ca90:	sub	sp, sp, #0x20
  40ca94:	stp	x29, x30, [sp, #16]
  40ca98:	add	x29, sp, #0x10
  40ca9c:	str	w0, [sp, #4]
  40caa0:	ldr	w8, [sp, #4]
  40caa4:	cbnz	w8, 40cab8 <ferror@plt+0xa5e8>
  40caa8:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40caac:	add	x8, x8, #0xca0
  40cab0:	str	x8, [sp, #8]
  40cab4:	b	40cac4 <ferror@plt+0xa5f4>
  40cab8:	ldr	w0, [sp, #4]
  40cabc:	bl	40d744 <ferror@plt+0xb274>
  40cac0:	str	x0, [sp, #8]
  40cac4:	ldr	x0, [sp, #8]
  40cac8:	ldp	x29, x30, [sp, #16]
  40cacc:	add	sp, sp, #0x20
  40cad0:	ret
  40cad4:	sub	sp, sp, #0x40
  40cad8:	stp	x29, x30, [sp, #48]
  40cadc:	add	x29, sp, #0x30
  40cae0:	stur	x0, [x29, #-16]
  40cae4:	str	x1, [sp, #24]
  40cae8:	str	w2, [sp, #20]
  40caec:	ldr	x8, [sp, #24]
  40caf0:	ldrh	w9, [x8]
  40caf4:	mov	w0, w9
  40caf8:	sxtw	x8, w0
  40cafc:	subs	x8, x8, #0x4
  40cb00:	str	w8, [sp, #16]
  40cb04:	ldr	x10, [sp, #24]
  40cb08:	add	x10, x10, #0x4
  40cb0c:	str	x10, [sp, #8]
  40cb10:	ldr	w8, [sp, #16]
  40cb14:	subs	w8, w8, #0x2
  40cb18:	mov	w10, w8
  40cb1c:	ubfx	x10, x10, #0, #32
  40cb20:	cmp	x10, #0xe
  40cb24:	str	x10, [sp]
  40cb28:	b.hi	40cbfc <ferror@plt+0xa72c>  // b.pmore
  40cb2c:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40cb30:	add	x8, x8, #0x7dc
  40cb34:	ldr	x11, [sp]
  40cb38:	ldrsw	x10, [x8, x11, lsl #2]
  40cb3c:	add	x9, x8, x10
  40cb40:	br	x9
  40cb44:	ldur	x8, [x29, #-16]
  40cb48:	mov	w9, #0x2                   	// #2
  40cb4c:	strh	w9, [x8, #6]
  40cb50:	ldur	x8, [x29, #-16]
  40cb54:	mov	w9, #0x4                   	// #4
  40cb58:	strh	w9, [x8, #2]
  40cb5c:	ldur	x8, [x29, #-16]
  40cb60:	ldr	x10, [sp, #8]
  40cb64:	ldr	w9, [x10]
  40cb68:	str	w9, [x8, #8]
  40cb6c:	b	40cc08 <ferror@plt+0xa738>
  40cb70:	ldur	x8, [x29, #-16]
  40cb74:	mov	w9, #0xa                   	// #10
  40cb78:	strh	w9, [x8, #6]
  40cb7c:	ldur	x8, [x29, #-16]
  40cb80:	mov	w9, #0x10                  	// #16
  40cb84:	strh	w9, [x8, #2]
  40cb88:	ldur	x8, [x29, #-16]
  40cb8c:	ldr	x10, [sp, #8]
  40cb90:	ldr	q0, [x10]
  40cb94:	stur	q0, [x8, #8]
  40cb98:	b	40cc08 <ferror@plt+0xa738>
  40cb9c:	ldur	x8, [x29, #-16]
  40cba0:	mov	w9, #0xc                   	// #12
  40cba4:	strh	w9, [x8, #6]
  40cba8:	ldur	x8, [x29, #-16]
  40cbac:	mov	w9, #0x2                   	// #2
  40cbb0:	strh	w9, [x8, #2]
  40cbb4:	ldur	x8, [x29, #-16]
  40cbb8:	ldr	x10, [sp, #8]
  40cbbc:	ldrh	w9, [x10]
  40cbc0:	strh	w9, [x8, #8]
  40cbc4:	b	40cc08 <ferror@plt+0xa738>
  40cbc8:	ldur	x8, [x29, #-16]
  40cbcc:	mov	w9, #0x4                   	// #4
  40cbd0:	strh	w9, [x8, #6]
  40cbd4:	ldur	x8, [x29, #-16]
  40cbd8:	mov	w9, #0xa                   	// #10
  40cbdc:	strh	w9, [x8, #2]
  40cbe0:	ldur	x8, [x29, #-16]
  40cbe4:	ldr	x10, [sp, #8]
  40cbe8:	ldr	x11, [x10]
  40cbec:	str	x11, [x8, #8]
  40cbf0:	ldrh	w9, [x10, #8]
  40cbf4:	strh	w9, [x8, #16]
  40cbf8:	b	40cc08 <ferror@plt+0xa738>
  40cbfc:	mov	w8, #0xffffffff            	// #-1
  40cc00:	stur	w8, [x29, #-4]
  40cc04:	b	40cc54 <ferror@plt+0xa784>
  40cc08:	ldr	w8, [sp, #20]
  40cc0c:	cbz	w8, 40cc30 <ferror@plt+0xa760>
  40cc10:	ldr	w8, [sp, #20]
  40cc14:	ldur	x9, [x29, #-16]
  40cc18:	ldrh	w10, [x9, #6]
  40cc1c:	cmp	w8, w10
  40cc20:	b.eq	40cc30 <ferror@plt+0xa760>  // b.none
  40cc24:	mov	w8, #0xfffffffe            	// #-2
  40cc28:	stur	w8, [x29, #-4]
  40cc2c:	b	40cc54 <ferror@plt+0xa784>
  40cc30:	ldur	x8, [x29, #-16]
  40cc34:	mov	w9, #0xffff                	// #65535
  40cc38:	strh	w9, [x8, #4]
  40cc3c:	ldur	x8, [x29, #-16]
  40cc40:	mov	w9, #0x0                   	// #0
  40cc44:	strh	w9, [x8]
  40cc48:	ldur	x0, [x29, #-16]
  40cc4c:	bl	40c614 <ferror@plt+0xa144>
  40cc50:	stur	wzr, [x29, #-4]
  40cc54:	ldur	w0, [x29, #-4]
  40cc58:	ldp	x29, x30, [sp, #48]
  40cc5c:	add	sp, sp, #0x40
  40cc60:	ret
  40cc64:	sub	sp, sp, #0x40
  40cc68:	stp	x29, x30, [sp, #48]
  40cc6c:	add	x29, sp, #0x30
  40cc70:	stur	x0, [x29, #-8]
  40cc74:	stur	x1, [x29, #-16]
  40cc78:	stur	w2, [x29, #-20]
  40cc7c:	ldur	w8, [x29, #-20]
  40cc80:	cmp	w8, #0x11
  40cc84:	b.ne	40ccb0 <ferror@plt+0xa7e0>  // b.any
  40cc88:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40cc8c:	ldr	x8, [x8, #3992]
  40cc90:	ldr	x0, [x8]
  40cc94:	ldur	x2, [x29, #-16]
  40cc98:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40cc9c:	add	x1, x1, #0x987
  40cca0:	bl	4024a0 <fprintf@plt>
  40cca4:	mov	w9, #0x1                   	// #1
  40cca8:	mov	w0, w9
  40ccac:	bl	401f00 <exit@plt>
  40ccb0:	ldur	x0, [x29, #-8]
  40ccb4:	ldur	x1, [x29, #-16]
  40ccb8:	ldur	w2, [x29, #-20]
  40ccbc:	bl	40c804 <ferror@plt+0xa334>
  40ccc0:	cbz	w0, 40cd0c <ferror@plt+0xa83c>
  40ccc4:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40ccc8:	ldr	x8, [x8, #3992]
  40cccc:	ldr	x0, [x8]
  40ccd0:	ldur	w9, [x29, #-20]
  40ccd4:	str	x0, [sp, #16]
  40ccd8:	mov	w0, w9
  40ccdc:	bl	40ca90 <ferror@plt+0xa5c0>
  40cce0:	ldur	x3, [x29, #-16]
  40cce4:	ldr	x8, [sp, #16]
  40cce8:	str	x0, [sp, #8]
  40ccec:	mov	x0, x8
  40ccf0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40ccf4:	add	x1, x1, #0x9cf
  40ccf8:	ldr	x2, [sp, #8]
  40ccfc:	bl	4024a0 <fprintf@plt>
  40cd00:	mov	w9, #0x1                   	// #1
  40cd04:	mov	w0, w9
  40cd08:	bl	401f00 <exit@plt>
  40cd0c:	mov	w8, wzr
  40cd10:	mov	w0, w8
  40cd14:	ldp	x29, x30, [sp, #48]
  40cd18:	add	sp, sp, #0x40
  40cd1c:	ret
  40cd20:	sub	sp, sp, #0x130
  40cd24:	stp	x29, x30, [sp, #272]
  40cd28:	str	x28, [sp, #288]
  40cd2c:	add	x29, sp, #0x110
  40cd30:	mov	w2, #0x2                   	// #2
  40cd34:	mov	x8, sp
  40cd38:	stur	x0, [x29, #-8]
  40cd3c:	ldur	x1, [x29, #-8]
  40cd40:	mov	x0, x8
  40cd44:	bl	40c244 <ferror@plt+0x9d74>
  40cd48:	cbz	w0, 40cd74 <ferror@plt+0xa8a4>
  40cd4c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40cd50:	ldr	x8, [x8, #3992]
  40cd54:	ldr	x0, [x8]
  40cd58:	ldur	x2, [x29, #-8]
  40cd5c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40cd60:	add	x1, x1, #0x9ff
  40cd64:	bl	4024a0 <fprintf@plt>
  40cd68:	mov	w9, #0x1                   	// #1
  40cd6c:	mov	w0, w9
  40cd70:	bl	401f00 <exit@plt>
  40cd74:	ldr	w0, [sp, #8]
  40cd78:	ldr	x28, [sp, #288]
  40cd7c:	ldp	x29, x30, [sp, #272]
  40cd80:	add	sp, sp, #0x130
  40cd84:	ret
  40cd88:	sub	sp, sp, #0x20
  40cd8c:	stp	x29, x30, [sp, #16]
  40cd90:	add	x29, sp, #0x10
  40cd94:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40cd98:	ldr	x8, [x8, #3992]
  40cd9c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40cda0:	add	x1, x1, #0xa32
  40cda4:	mov	w0, #0xffffffff            	// #-1
  40cda8:	ldr	x8, [x8]
  40cdac:	stur	w0, [x29, #-4]
  40cdb0:	mov	x0, x8
  40cdb4:	bl	4024a0 <fprintf@plt>
  40cdb8:	ldur	w9, [x29, #-4]
  40cdbc:	mov	w0, w9
  40cdc0:	bl	401f00 <exit@plt>
  40cdc4:	sub	sp, sp, #0x20
  40cdc8:	stp	x29, x30, [sp, #16]
  40cdcc:	add	x29, sp, #0x10
  40cdd0:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40cdd4:	ldr	x8, [x8, #3992]
  40cdd8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40cddc:	add	x1, x1, #0xa63
  40cde0:	mov	w9, #0xffffffff            	// #-1
  40cde4:	str	x0, [sp, #8]
  40cde8:	ldr	x0, [x8]
  40cdec:	ldr	x2, [sp, #8]
  40cdf0:	str	w9, [sp, #4]
  40cdf4:	bl	4024a0 <fprintf@plt>
  40cdf8:	ldr	w9, [sp, #4]
  40cdfc:	mov	w0, w9
  40ce00:	bl	401f00 <exit@plt>
  40ce04:	sub	sp, sp, #0x30
  40ce08:	stp	x29, x30, [sp, #32]
  40ce0c:	add	x29, sp, #0x20
  40ce10:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40ce14:	ldr	x8, [x8, #3992]
  40ce18:	adrp	x9, 418000 <ferror@plt+0x15b30>
  40ce1c:	add	x9, x9, #0xa85
  40ce20:	mov	w10, #0xffffffff            	// #-1
  40ce24:	stur	x0, [x29, #-8]
  40ce28:	str	x1, [sp, #16]
  40ce2c:	ldr	x0, [x8]
  40ce30:	ldr	x2, [sp, #16]
  40ce34:	ldur	x3, [x29, #-8]
  40ce38:	mov	x1, x9
  40ce3c:	str	w10, [sp, #12]
  40ce40:	bl	4024a0 <fprintf@plt>
  40ce44:	ldr	w10, [sp, #12]
  40ce48:	mov	w0, w10
  40ce4c:	bl	401f00 <exit@plt>
  40ce50:	sub	sp, sp, #0x30
  40ce54:	stp	x29, x30, [sp, #32]
  40ce58:	add	x29, sp, #0x20
  40ce5c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40ce60:	ldr	x8, [x8, #3992]
  40ce64:	adrp	x9, 418000 <ferror@plt+0x15b30>
  40ce68:	add	x9, x9, #0xaa8
  40ce6c:	mov	w10, #0xffffffff            	// #-1
  40ce70:	stur	x0, [x29, #-8]
  40ce74:	str	x1, [sp, #16]
  40ce78:	ldr	x0, [x8]
  40ce7c:	ldur	x2, [x29, #-8]
  40ce80:	ldr	x3, [sp, #16]
  40ce84:	mov	x1, x9
  40ce88:	str	w10, [sp, #12]
  40ce8c:	bl	4024a0 <fprintf@plt>
  40ce90:	ldr	w10, [sp, #12]
  40ce94:	mov	w0, w10
  40ce98:	bl	401f00 <exit@plt>
  40ce9c:	sub	sp, sp, #0x30
  40cea0:	stp	x29, x30, [sp, #32]
  40cea4:	add	x29, sp, #0x20
  40cea8:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40ceac:	ldr	x8, [x8, #3992]
  40ceb0:	adrp	x9, 418000 <ferror@plt+0x15b30>
  40ceb4:	add	x9, x9, #0xada
  40ceb8:	mov	w10, #0xffffffff            	// #-1
  40cebc:	stur	x0, [x29, #-8]
  40cec0:	str	x1, [sp, #16]
  40cec4:	ldr	x0, [x8]
  40cec8:	ldur	x2, [x29, #-8]
  40cecc:	ldr	x3, [sp, #16]
  40ced0:	mov	x1, x9
  40ced4:	str	w10, [sp, #12]
  40ced8:	bl	4024a0 <fprintf@plt>
  40cedc:	ldr	w10, [sp, #12]
  40cee0:	mov	w0, w10
  40cee4:	bl	401f00 <exit@plt>
  40cee8:	sub	sp, sp, #0x20
  40ceec:	stp	x29, x30, [sp, #16]
  40cef0:	add	x29, sp, #0x10
  40cef4:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40cef8:	ldr	x8, [x8, #3992]
  40cefc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40cf00:	add	x1, x1, #0x7d3
  40cf04:	mov	w9, #0xffffffff            	// #-1
  40cf08:	str	x0, [sp, #8]
  40cf0c:	ldr	x0, [x8]
  40cf10:	ldr	x2, [sp, #8]
  40cf14:	str	w9, [sp, #4]
  40cf18:	bl	4024a0 <fprintf@plt>
  40cf1c:	ldr	w9, [sp, #4]
  40cf20:	mov	w0, w9
  40cf24:	ldp	x29, x30, [sp, #16]
  40cf28:	add	sp, sp, #0x20
  40cf2c:	ret
  40cf30:	sub	sp, sp, #0x20
  40cf34:	stp	x29, x30, [sp, #16]
  40cf38:	add	x29, sp, #0x10
  40cf3c:	str	x0, [sp]
  40cf40:	ldr	x0, [sp]
  40cf44:	bl	401ee0 <strlen@plt>
  40cf48:	cmp	x0, #0x10
  40cf4c:	b.cc	40cf5c <ferror@plt+0xaa8c>  // b.lo, b.ul, b.last
  40cf50:	mov	w8, #0xffffffff            	// #-1
  40cf54:	stur	w8, [x29, #-4]
  40cf58:	b	40cf68 <ferror@plt+0xaa98>
  40cf5c:	ldr	x0, [sp]
  40cf60:	bl	40cf78 <ferror@plt+0xaaa8>
  40cf64:	stur	w0, [x29, #-4]
  40cf68:	ldur	w0, [x29, #-4]
  40cf6c:	ldp	x29, x30, [sp, #16]
  40cf70:	add	sp, sp, #0x20
  40cf74:	ret
  40cf78:	sub	sp, sp, #0x20
  40cf7c:	stp	x29, x30, [sp, #16]
  40cf80:	add	x29, sp, #0x10
  40cf84:	str	x0, [sp]
  40cf88:	ldr	x8, [sp]
  40cf8c:	ldrb	w9, [x8]
  40cf90:	cbnz	w9, 40cfa0 <ferror@plt+0xaad0>
  40cf94:	mov	w8, #0xffffffff            	// #-1
  40cf98:	stur	w8, [x29, #-4]
  40cf9c:	b	40cff8 <ferror@plt+0xab28>
  40cfa0:	ldr	x8, [sp]
  40cfa4:	ldrb	w9, [x8]
  40cfa8:	cbz	w9, 40cff4 <ferror@plt+0xab24>
  40cfac:	ldr	x8, [sp]
  40cfb0:	ldrb	w9, [x8]
  40cfb4:	cmp	w9, #0x2f
  40cfb8:	b.eq	40cfd8 <ferror@plt+0xab08>  // b.none
  40cfbc:	bl	402230 <__ctype_b_loc@plt>
  40cfc0:	ldr	x8, [x0]
  40cfc4:	ldr	x9, [sp]
  40cfc8:	ldrb	w10, [x9]
  40cfcc:	ldrh	w10, [x8, w10, sxtw #1]
  40cfd0:	and	w10, w10, #0x2000
  40cfd4:	cbz	w10, 40cfe4 <ferror@plt+0xab14>
  40cfd8:	mov	w8, #0xffffffff            	// #-1
  40cfdc:	stur	w8, [x29, #-4]
  40cfe0:	b	40cff8 <ferror@plt+0xab28>
  40cfe4:	ldr	x8, [sp]
  40cfe8:	add	x8, x8, #0x1
  40cfec:	str	x8, [sp]
  40cff0:	b	40cfa0 <ferror@plt+0xaad0>
  40cff4:	stur	wzr, [x29, #-4]
  40cff8:	ldur	w0, [x29, #-4]
  40cffc:	ldp	x29, x30, [sp, #16]
  40d000:	add	sp, sp, #0x20
  40d004:	ret
  40d008:	sub	sp, sp, #0x20
  40d00c:	stp	x29, x30, [sp, #16]
  40d010:	add	x29, sp, #0x10
  40d014:	str	x0, [sp, #8]
  40d018:	ldr	x0, [sp, #8]
  40d01c:	bl	40cf78 <ferror@plt+0xaaa8>
  40d020:	ldp	x29, x30, [sp, #16]
  40d024:	add	sp, sp, #0x20
  40d028:	ret
  40d02c:	sub	sp, sp, #0x30
  40d030:	stp	x29, x30, [sp, #32]
  40d034:	add	x29, sp, #0x20
  40d038:	stur	x0, [x29, #-8]
  40d03c:	str	x1, [sp, #16]
  40d040:	ldr	x0, [sp, #16]
  40d044:	bl	40cf30 <ferror@plt+0xaa60>
  40d048:	str	w0, [sp, #12]
  40d04c:	ldr	w8, [sp, #12]
  40d050:	cbnz	w8, 40d064 <ferror@plt+0xab94>
  40d054:	ldur	x0, [x29, #-8]
  40d058:	ldr	x1, [sp, #16]
  40d05c:	mov	x2, #0x10                  	// #16
  40d060:	bl	402410 <strncpy@plt>
  40d064:	ldr	w0, [sp, #12]
  40d068:	ldp	x29, x30, [sp, #32]
  40d06c:	add	sp, sp, #0x30
  40d070:	ret
  40d074:	sub	sp, sp, #0x30
  40d078:	stp	x29, x30, [sp, #32]
  40d07c:	add	x29, sp, #0x20
  40d080:	stur	w0, [x29, #-12]
  40d084:	str	x1, [sp, #8]
  40d088:	ldr	x8, [sp, #8]
  40d08c:	cbz	x8, 40d0a0 <ferror@plt+0xabd0>
  40d090:	ldr	x0, [sp, #8]
  40d094:	bl	40d0fc <ferror@plt+0xac2c>
  40d098:	str	x0, [sp]
  40d09c:	b	40d0cc <ferror@plt+0xabfc>
  40d0a0:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40d0a4:	ldr	x8, [x8, #3992]
  40d0a8:	ldr	x0, [x8]
  40d0ac:	ldur	w2, [x29, #-12]
  40d0b0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40d0b4:	add	x1, x1, #0xb12
  40d0b8:	bl	4024a0 <fprintf@plt>
  40d0bc:	ldur	w9, [x29, #-12]
  40d0c0:	mov	w0, w9
  40d0c4:	bl	40f88c <ferror@plt+0xd3bc>
  40d0c8:	str	x0, [sp]
  40d0cc:	ldr	x0, [sp]
  40d0d0:	bl	40cf30 <ferror@plt+0xaa60>
  40d0d4:	cbz	w0, 40d0e4 <ferror@plt+0xac14>
  40d0d8:	mov	x8, xzr
  40d0dc:	stur	x8, [x29, #-8]
  40d0e0:	b	40d0ec <ferror@plt+0xac1c>
  40d0e4:	ldr	x8, [sp]
  40d0e8:	stur	x8, [x29, #-8]
  40d0ec:	ldur	x0, [x29, #-8]
  40d0f0:	ldp	x29, x30, [sp, #32]
  40d0f4:	add	sp, sp, #0x30
  40d0f8:	ret
  40d0fc:	sub	sp, sp, #0x10
  40d100:	str	x0, [sp, #8]
  40d104:	ldr	x8, [sp, #8]
  40d108:	add	x0, x8, #0x4
  40d10c:	add	sp, sp, #0x10
  40d110:	ret
  40d114:	sub	sp, sp, #0x20
  40d118:	str	x0, [sp, #16]
  40d11c:	str	x1, [sp, #8]
  40d120:	ldr	x8, [sp, #16]
  40d124:	ldrb	w9, [x8]
  40d128:	cbnz	w9, 40d13c <ferror@plt+0xac6c>
  40d12c:	mov	w8, #0x1                   	// #1
  40d130:	and	w8, w8, #0x1
  40d134:	strb	w8, [sp, #31]
  40d138:	b	40d1b8 <ferror@plt+0xace8>
  40d13c:	ldr	x8, [sp, #8]
  40d140:	ldrb	w9, [x8]
  40d144:	mov	w10, #0x0                   	// #0
  40d148:	str	w10, [sp, #4]
  40d14c:	cbz	w9, 40d16c <ferror@plt+0xac9c>
  40d150:	ldr	x8, [sp, #16]
  40d154:	ldrb	w9, [x8]
  40d158:	ldr	x8, [sp, #8]
  40d15c:	ldrb	w10, [x8]
  40d160:	cmp	w9, w10
  40d164:	cset	w9, eq  // eq = none
  40d168:	str	w9, [sp, #4]
  40d16c:	ldr	w8, [sp, #4]
  40d170:	tbnz	w8, #0, 40d178 <ferror@plt+0xaca8>
  40d174:	b	40d194 <ferror@plt+0xacc4>
  40d178:	ldr	x8, [sp, #16]
  40d17c:	add	x8, x8, #0x1
  40d180:	str	x8, [sp, #16]
  40d184:	ldr	x8, [sp, #8]
  40d188:	add	x8, x8, #0x1
  40d18c:	str	x8, [sp, #8]
  40d190:	b	40d13c <ferror@plt+0xac6c>
  40d194:	ldr	x8, [sp, #16]
  40d198:	ldrb	w9, [x8]
  40d19c:	cmp	w9, #0x0
  40d1a0:	cset	w9, ne  // ne = any
  40d1a4:	mov	w10, #0x1                   	// #1
  40d1a8:	eor	w9, w9, #0x1
  40d1ac:	eor	w9, w9, w10
  40d1b0:	and	w9, w9, w10
  40d1b4:	strb	w9, [sp, #31]
  40d1b8:	ldrb	w8, [sp, #31]
  40d1bc:	and	w0, w8, #0x1
  40d1c0:	add	sp, sp, #0x20
  40d1c4:	ret
  40d1c8:	sub	sp, sp, #0x50
  40d1cc:	stp	x29, x30, [sp, #64]
  40d1d0:	add	x29, sp, #0x40
  40d1d4:	stur	x0, [x29, #-16]
  40d1d8:	stur	x1, [x29, #-24]
  40d1dc:	stur	w2, [x29, #-28]
  40d1e0:	ldur	x8, [x29, #-16]
  40d1e4:	add	x8, x8, #0x8
  40d1e8:	str	x8, [sp, #24]
  40d1ec:	ldur	x8, [x29, #-24]
  40d1f0:	add	x8, x8, #0x8
  40d1f4:	str	x8, [sp, #16]
  40d1f8:	ldur	w9, [x29, #-28]
  40d1fc:	asr	w9, w9, #5
  40d200:	str	w9, [sp, #12]
  40d204:	ldur	w9, [x29, #-28]
  40d208:	and	w9, w9, #0x1f
  40d20c:	stur	w9, [x29, #-28]
  40d210:	ldr	w9, [sp, #12]
  40d214:	cbz	w9, 40d244 <ferror@plt+0xad74>
  40d218:	ldr	x0, [sp, #24]
  40d21c:	ldr	x1, [sp, #16]
  40d220:	ldr	w8, [sp, #12]
  40d224:	lsl	w8, w8, #2
  40d228:	mov	w2, w8
  40d22c:	sxtw	x2, w2
  40d230:	bl	402210 <memcmp@plt>
  40d234:	cbz	w0, 40d244 <ferror@plt+0xad74>
  40d238:	mov	w8, #0xffffffff            	// #-1
  40d23c:	stur	w8, [x29, #-4]
  40d240:	b	40d2b0 <ferror@plt+0xade0>
  40d244:	ldur	w8, [x29, #-28]
  40d248:	cbz	w8, 40d2ac <ferror@plt+0xaddc>
  40d24c:	ldr	x8, [sp, #24]
  40d250:	ldrsw	x9, [sp, #12]
  40d254:	ldr	w10, [x8, x9, lsl #2]
  40d258:	str	w10, [sp, #8]
  40d25c:	ldr	x8, [sp, #16]
  40d260:	ldrsw	x9, [sp, #12]
  40d264:	ldr	w10, [x8, x9, lsl #2]
  40d268:	str	w10, [sp, #4]
  40d26c:	ldur	w10, [x29, #-28]
  40d270:	mov	w11, #0x20                  	// #32
  40d274:	subs	w10, w11, w10
  40d278:	mov	w11, #0xffffffff            	// #-1
  40d27c:	lsl	w0, w11, w10
  40d280:	bl	401f40 <htonl@plt>
  40d284:	str	w0, [sp]
  40d288:	ldr	w10, [sp, #8]
  40d28c:	ldr	w11, [sp, #4]
  40d290:	eor	w10, w10, w11
  40d294:	ldr	w11, [sp]
  40d298:	and	w10, w10, w11
  40d29c:	cbz	w10, 40d2ac <ferror@plt+0xaddc>
  40d2a0:	mov	w8, #0x1                   	// #1
  40d2a4:	stur	w8, [x29, #-4]
  40d2a8:	b	40d2b0 <ferror@plt+0xade0>
  40d2ac:	stur	wzr, [x29, #-4]
  40d2b0:	ldur	w0, [x29, #-4]
  40d2b4:	ldp	x29, x30, [sp, #64]
  40d2b8:	add	sp, sp, #0x50
  40d2bc:	ret
  40d2c0:	sub	sp, sp, #0x140
  40d2c4:	stp	x29, x30, [sp, #288]
  40d2c8:	str	x28, [sp, #304]
  40d2cc:	add	x29, sp, #0x120
  40d2d0:	stur	x0, [x29, #-16]
  40d2d4:	stur	x1, [x29, #-24]
  40d2d8:	ldur	x8, [x29, #-24]
  40d2dc:	cbz	x8, 40d300 <ferror@plt+0xae30>
  40d2e0:	ldur	x8, [x29, #-16]
  40d2e4:	ldrh	w9, [x8, #6]
  40d2e8:	cbz	w9, 40d300 <ferror@plt+0xae30>
  40d2ec:	ldur	x8, [x29, #-16]
  40d2f0:	ldrsh	w9, [x8, #4]
  40d2f4:	cmp	w9, #0x0
  40d2f8:	cset	w9, gt
  40d2fc:	tbnz	w9, #0, 40d308 <ferror@plt+0xae38>
  40d300:	stur	wzr, [x29, #-4]
  40d304:	b	40d344 <ferror@plt+0xae74>
  40d308:	ldur	x1, [x29, #-24]
  40d30c:	ldur	x8, [x29, #-16]
  40d310:	ldrh	w2, [x8, #6]
  40d314:	mov	x0, sp
  40d318:	bl	40cad4 <ferror@plt+0xa604>
  40d31c:	cbz	w0, 40d32c <ferror@plt+0xae5c>
  40d320:	mov	w8, #0xffffffff            	// #-1
  40d324:	stur	w8, [x29, #-4]
  40d328:	b	40d344 <ferror@plt+0xae74>
  40d32c:	ldur	x1, [x29, #-16]
  40d330:	ldur	x8, [x29, #-16]
  40d334:	ldrsh	w2, [x8, #4]
  40d338:	mov	x0, sp
  40d33c:	bl	40d1c8 <ferror@plt+0xacf8>
  40d340:	stur	w0, [x29, #-4]
  40d344:	ldur	w0, [x29, #-4]
  40d348:	ldr	x28, [sp, #304]
  40d34c:	ldp	x29, x30, [sp, #288]
  40d350:	add	sp, sp, #0x140
  40d354:	ret
  40d358:	stp	x29, x30, [sp, #-32]!
  40d35c:	str	x28, [sp, #16]
  40d360:	mov	x29, sp
  40d364:	sub	sp, sp, #0x430
  40d368:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40d36c:	add	x0, x0, #0xb3e
  40d370:	str	wzr, [sp, #40]
  40d374:	bl	402470 <getenv@plt>
  40d378:	cbz	x0, 40d3b4 <ferror@plt+0xaee4>
  40d37c:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40d380:	add	x0, x0, #0xb3e
  40d384:	bl	402470 <getenv@plt>
  40d388:	bl	402070 <atoi@plt>
  40d38c:	str	w0, [sp, #20]
  40d390:	cbz	w0, 40d3a0 <ferror@plt+0xaed0>
  40d394:	ldr	w8, [sp, #20]
  40d398:	str	w8, [sp, #16]
  40d39c:	b	40d3a8 <ferror@plt+0xaed8>
  40d3a0:	mov	w8, #0x64                  	// #100
  40d3a4:	str	w8, [sp, #16]
  40d3a8:	ldr	w8, [sp, #16]
  40d3ac:	stur	w8, [x29, #-4]
  40d3b0:	b	40d4c0 <ferror@plt+0xaff0>
  40d3b4:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40d3b8:	add	x0, x0, #0xb41
  40d3bc:	bl	402470 <getenv@plt>
  40d3c0:	cbz	x0, 40d3f4 <ferror@plt+0xaf24>
  40d3c4:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40d3c8:	add	x0, x0, #0xb41
  40d3cc:	bl	402470 <getenv@plt>
  40d3d0:	add	x8, sp, #0x2c
  40d3d4:	str	x0, [sp, #8]
  40d3d8:	mov	x0, x8
  40d3dc:	mov	x1, #0x3ff                 	// #1023
  40d3e0:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40d3e4:	add	x2, x2, #0x934
  40d3e8:	ldr	x3, [sp, #8]
  40d3ec:	bl	402020 <snprintf@plt>
  40d3f0:	b	40d444 <ferror@plt+0xaf74>
  40d3f4:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40d3f8:	add	x0, x0, #0xb51
  40d3fc:	bl	402470 <getenv@plt>
  40d400:	cbz	x0, 40d434 <ferror@plt+0xaf64>
  40d404:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40d408:	add	x0, x0, #0xb51
  40d40c:	bl	402470 <getenv@plt>
  40d410:	add	x8, sp, #0x2c
  40d414:	str	x0, [sp]
  40d418:	mov	x0, x8
  40d41c:	mov	x1, #0x3ff                 	// #1023
  40d420:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40d424:	add	x2, x2, #0xb5b
  40d428:	ldr	x3, [sp]
  40d42c:	bl	402020 <snprintf@plt>
  40d430:	b	40d444 <ferror@plt+0xaf74>
  40d434:	add	x0, sp, #0x2c
  40d438:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40d43c:	add	x1, x1, #0xb69
  40d440:	bl	402340 <strcpy@plt>
  40d444:	add	x0, sp, #0x2c
  40d448:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40d44c:	add	x1, x1, #0xf2e
  40d450:	bl	402350 <fopen64@plt>
  40d454:	str	x0, [sp, #32]
  40d458:	ldr	x8, [sp, #32]
  40d45c:	cbz	x8, 40d4a4 <ferror@plt+0xafd4>
  40d460:	ldr	x0, [sp, #32]
  40d464:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40d468:	add	x1, x1, #0xb7a
  40d46c:	add	x2, sp, #0x1c
  40d470:	add	x3, sp, #0x18
  40d474:	bl	4020c0 <__isoc99_fscanf@plt>
  40d478:	cmp	w0, #0x2
  40d47c:	b.ne	40d49c <ferror@plt+0xafcc>  // b.any
  40d480:	ldr	w8, [sp, #28]
  40d484:	mov	w9, #0x4240                	// #16960
  40d488:	movk	w9, #0xf, lsl #16
  40d48c:	cmp	w8, w9
  40d490:	b.ne	40d49c <ferror@plt+0xafcc>  // b.any
  40d494:	ldr	w8, [sp, #24]
  40d498:	str	w8, [sp, #40]
  40d49c:	ldr	x0, [sp, #32]
  40d4a0:	bl	402060 <fclose@plt>
  40d4a4:	ldr	w8, [sp, #40]
  40d4a8:	cbz	w8, 40d4b8 <ferror@plt+0xafe8>
  40d4ac:	ldr	w8, [sp, #40]
  40d4b0:	stur	w8, [x29, #-4]
  40d4b4:	b	40d4c0 <ferror@plt+0xaff0>
  40d4b8:	mov	w8, #0x64                  	// #100
  40d4bc:	stur	w8, [x29, #-4]
  40d4c0:	ldur	w0, [x29, #-4]
  40d4c4:	add	sp, sp, #0x430
  40d4c8:	ldr	x28, [sp, #16]
  40d4cc:	ldp	x29, x30, [sp], #32
  40d4d0:	ret
  40d4d4:	stp	x29, x30, [sp, #-16]!
  40d4d8:	mov	x29, sp
  40d4dc:	mov	w0, #0x2                   	// #2
  40d4e0:	bl	402390 <sysconf@plt>
  40d4e4:	ldp	x29, x30, [sp], #16
  40d4e8:	ret
  40d4ec:	sub	sp, sp, #0x50
  40d4f0:	stp	x29, x30, [sp, #64]
  40d4f4:	add	x29, sp, #0x40
  40d4f8:	stur	w0, [x29, #-12]
  40d4fc:	stur	w1, [x29, #-16]
  40d500:	stur	x2, [x29, #-24]
  40d504:	str	x3, [sp, #32]
  40d508:	str	w4, [sp, #28]
  40d50c:	ldur	w8, [x29, #-12]
  40d510:	subs	w8, w8, #0x2
  40d514:	mov	w9, w8
  40d518:	ubfx	x9, x9, #0, #32
  40d51c:	cmp	x9, #0x1a
  40d520:	str	x9, [sp, #8]
  40d524:	b.hi	40d608 <ferror@plt+0xb138>  // b.pmore
  40d528:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40d52c:	add	x8, x8, #0x818
  40d530:	ldr	x11, [sp, #8]
  40d534:	ldrsw	x10, [x8, x11, lsl #2]
  40d538:	add	x9, x8, x10
  40d53c:	br	x9
  40d540:	ldur	w0, [x29, #-12]
  40d544:	ldur	x1, [x29, #-24]
  40d548:	ldr	x2, [sp, #32]
  40d54c:	ldr	w3, [sp, #28]
  40d550:	bl	4024c0 <inet_ntop@plt>
  40d554:	stur	x0, [x29, #-8]
  40d558:	b	40d614 <ferror@plt+0xb144>
  40d55c:	ldur	w0, [x29, #-12]
  40d560:	ldur	x1, [x29, #-24]
  40d564:	ldr	x2, [sp, #32]
  40d568:	ldrsw	x3, [sp, #28]
  40d56c:	bl	4125a8 <ferror@plt+0x100d8>
  40d570:	stur	x0, [x29, #-8]
  40d574:	b	40d614 <ferror@plt+0xb144>
  40d578:	ldur	x0, [x29, #-24]
  40d57c:	ldur	w1, [x29, #-16]
  40d580:	ldr	x3, [sp, #32]
  40d584:	ldr	w4, [sp, #28]
  40d588:	mov	w2, #0xffff                	// #65535
  40d58c:	bl	410680 <ferror@plt+0xe1b0>
  40d590:	stur	x0, [x29, #-8]
  40d594:	b	40d614 <ferror@plt+0xb144>
  40d598:	ldur	x8, [x29, #-24]
  40d59c:	str	x8, [sp, #16]
  40d5a0:	ldr	x8, [sp, #16]
  40d5a4:	ldrh	w9, [x8]
  40d5a8:	cmp	w9, #0x2
  40d5ac:	str	w9, [sp, #4]
  40d5b0:	b.eq	40d5c8 <ferror@plt+0xb0f8>  // b.none
  40d5b4:	b	40d5b8 <ferror@plt+0xb0e8>
  40d5b8:	ldr	w8, [sp, #4]
  40d5bc:	cmp	w8, #0xa
  40d5c0:	b.eq	40d5e8 <ferror@plt+0xb118>  // b.none
  40d5c4:	b	40d608 <ferror@plt+0xb138>
  40d5c8:	ldr	x8, [sp, #16]
  40d5cc:	add	x1, x8, #0x4
  40d5d0:	ldr	x2, [sp, #32]
  40d5d4:	ldr	w3, [sp, #28]
  40d5d8:	mov	w0, #0x2                   	// #2
  40d5dc:	bl	4024c0 <inet_ntop@plt>
  40d5e0:	stur	x0, [x29, #-8]
  40d5e4:	b	40d614 <ferror@plt+0xb144>
  40d5e8:	ldr	x8, [sp, #16]
  40d5ec:	add	x1, x8, #0x8
  40d5f0:	ldr	x2, [sp, #32]
  40d5f4:	ldr	w3, [sp, #28]
  40d5f8:	mov	w0, #0xa                   	// #10
  40d5fc:	bl	4024c0 <inet_ntop@plt>
  40d600:	stur	x0, [x29, #-8]
  40d604:	b	40d614 <ferror@plt+0xb144>
  40d608:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40d60c:	add	x8, x8, #0xb8d
  40d610:	stur	x8, [x29, #-8]
  40d614:	ldur	x0, [x29, #-8]
  40d618:	ldp	x29, x30, [sp, #64]
  40d61c:	add	sp, sp, #0x50
  40d620:	ret
  40d624:	sub	sp, sp, #0x20
  40d628:	stp	x29, x30, [sp, #16]
  40d62c:	add	x29, sp, #0x10
  40d630:	adrp	x3, 42a000 <ferror@plt+0x27b30>
  40d634:	add	x3, x3, #0x488
  40d638:	mov	w4, #0x100                 	// #256
  40d63c:	stur	w0, [x29, #-4]
  40d640:	str	w1, [sp, #8]
  40d644:	str	x2, [sp]
  40d648:	ldur	w0, [x29, #-4]
  40d64c:	ldr	w1, [sp, #8]
  40d650:	ldr	x2, [sp]
  40d654:	bl	40d4ec <ferror@plt+0xb01c>
  40d658:	ldp	x29, x30, [sp, #16]
  40d65c:	add	sp, sp, #0x20
  40d660:	ret
  40d664:	sub	sp, sp, #0x20
  40d668:	stp	x29, x30, [sp, #16]
  40d66c:	add	x29, sp, #0x10
  40d670:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40d674:	add	x1, x1, #0x277
  40d678:	str	x0, [sp, #8]
  40d67c:	str	wzr, [sp, #4]
  40d680:	ldr	x0, [sp, #8]
  40d684:	bl	402220 <strcmp@plt>
  40d688:	cbnz	w0, 40d698 <ferror@plt+0xb1c8>
  40d68c:	mov	w8, #0x2                   	// #2
  40d690:	str	w8, [sp, #4]
  40d694:	b	40d734 <ferror@plt+0xb264>
  40d698:	ldr	x0, [sp, #8]
  40d69c:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40d6a0:	add	x1, x1, #0x27c
  40d6a4:	bl	402220 <strcmp@plt>
  40d6a8:	cbnz	w0, 40d6b8 <ferror@plt+0xb1e8>
  40d6ac:	mov	w8, #0xa                   	// #10
  40d6b0:	str	w8, [sp, #4]
  40d6b4:	b	40d734 <ferror@plt+0xb264>
  40d6b8:	ldr	x0, [sp, #8]
  40d6bc:	adrp	x1, 419000 <ferror@plt+0x16b30>
  40d6c0:	add	x1, x1, #0x2bc
  40d6c4:	bl	402220 <strcmp@plt>
  40d6c8:	cbnz	w0, 40d6d8 <ferror@plt+0xb208>
  40d6cc:	mov	w8, #0x11                  	// #17
  40d6d0:	str	w8, [sp, #4]
  40d6d4:	b	40d734 <ferror@plt+0xb264>
  40d6d8:	ldr	x0, [sp, #8]
  40d6dc:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40d6e0:	add	x1, x1, #0xb91
  40d6e4:	bl	402220 <strcmp@plt>
  40d6e8:	cbnz	w0, 40d6f8 <ferror@plt+0xb228>
  40d6ec:	mov	w8, #0x4                   	// #4
  40d6f0:	str	w8, [sp, #4]
  40d6f4:	b	40d734 <ferror@plt+0xb264>
  40d6f8:	ldr	x0, [sp, #8]
  40d6fc:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40d700:	add	x1, x1, #0xb95
  40d704:	bl	402220 <strcmp@plt>
  40d708:	cbnz	w0, 40d718 <ferror@plt+0xb248>
  40d70c:	mov	w8, #0x1c                  	// #28
  40d710:	str	w8, [sp, #4]
  40d714:	b	40d734 <ferror@plt+0xb264>
  40d718:	ldr	x0, [sp, #8]
  40d71c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40d720:	add	x1, x1, #0xb9a
  40d724:	bl	402220 <strcmp@plt>
  40d728:	cbnz	w0, 40d734 <ferror@plt+0xb264>
  40d72c:	mov	w8, #0x7                   	// #7
  40d730:	str	w8, [sp, #4]
  40d734:	ldr	w0, [sp, #4]
  40d738:	ldp	x29, x30, [sp, #16]
  40d73c:	add	sp, sp, #0x20
  40d740:	ret
  40d744:	sub	sp, sp, #0x10
  40d748:	str	w0, [sp, #4]
  40d74c:	ldr	w8, [sp, #4]
  40d750:	cmp	w8, #0x2
  40d754:	b.ne	40d768 <ferror@plt+0xb298>  // b.any
  40d758:	adrp	x8, 417000 <ferror@plt+0x14b30>
  40d75c:	add	x8, x8, #0x277
  40d760:	str	x8, [sp, #8]
  40d764:	b	40d800 <ferror@plt+0xb330>
  40d768:	ldr	w8, [sp, #4]
  40d76c:	cmp	w8, #0xa
  40d770:	b.ne	40d784 <ferror@plt+0xb2b4>  // b.any
  40d774:	adrp	x8, 417000 <ferror@plt+0x14b30>
  40d778:	add	x8, x8, #0x27c
  40d77c:	str	x8, [sp, #8]
  40d780:	b	40d800 <ferror@plt+0xb330>
  40d784:	ldr	w8, [sp, #4]
  40d788:	cmp	w8, #0x11
  40d78c:	b.ne	40d7a0 <ferror@plt+0xb2d0>  // b.any
  40d790:	adrp	x8, 419000 <ferror@plt+0x16b30>
  40d794:	add	x8, x8, #0x2bc
  40d798:	str	x8, [sp, #8]
  40d79c:	b	40d800 <ferror@plt+0xb330>
  40d7a0:	ldr	w8, [sp, #4]
  40d7a4:	cmp	w8, #0x4
  40d7a8:	b.ne	40d7bc <ferror@plt+0xb2ec>  // b.any
  40d7ac:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40d7b0:	add	x8, x8, #0xb91
  40d7b4:	str	x8, [sp, #8]
  40d7b8:	b	40d800 <ferror@plt+0xb330>
  40d7bc:	ldr	w8, [sp, #4]
  40d7c0:	cmp	w8, #0x1c
  40d7c4:	b.ne	40d7d8 <ferror@plt+0xb308>  // b.any
  40d7c8:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40d7cc:	add	x8, x8, #0xb95
  40d7d0:	str	x8, [sp, #8]
  40d7d4:	b	40d800 <ferror@plt+0xb330>
  40d7d8:	ldr	w8, [sp, #4]
  40d7dc:	cmp	w8, #0x7
  40d7e0:	b.ne	40d7f4 <ferror@plt+0xb324>  // b.any
  40d7e4:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40d7e8:	add	x8, x8, #0xb9a
  40d7ec:	str	x8, [sp, #8]
  40d7f0:	b	40d800 <ferror@plt+0xb330>
  40d7f4:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40d7f8:	add	x8, x8, #0xb8d
  40d7fc:	str	x8, [sp, #8]
  40d800:	ldr	x0, [sp, #8]
  40d804:	add	sp, sp, #0x10
  40d808:	ret
  40d80c:	sub	sp, sp, #0x50
  40d810:	stp	x29, x30, [sp, #64]
  40d814:	add	x29, sp, #0x40
  40d818:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40d81c:	ldr	x8, [x8, #4064]
  40d820:	stur	w0, [x29, #-12]
  40d824:	stur	w1, [x29, #-16]
  40d828:	stur	x2, [x29, #-24]
  40d82c:	str	x3, [sp, #32]
  40d830:	str	w4, [sp, #28]
  40d834:	ldr	w9, [x8]
  40d838:	cbz	w9, 40d8a0 <ferror@plt+0xb3d0>
  40d83c:	ldur	w8, [x29, #-16]
  40d840:	cmp	w8, #0x0
  40d844:	cset	w8, gt
  40d848:	tbnz	w8, #0, 40d85c <ferror@plt+0xb38c>
  40d84c:	ldur	w0, [x29, #-12]
  40d850:	bl	40d8cc <ferror@plt+0xb3fc>
  40d854:	str	w0, [sp, #12]
  40d858:	b	40d864 <ferror@plt+0xb394>
  40d85c:	ldur	w8, [x29, #-16]
  40d860:	str	w8, [sp, #12]
  40d864:	ldr	w8, [sp, #12]
  40d868:	stur	w8, [x29, #-16]
  40d86c:	ldur	w8, [x29, #-16]
  40d870:	cmp	w8, #0x0
  40d874:	cset	w8, le
  40d878:	tbnz	w8, #0, 40d8a0 <ferror@plt+0xb3d0>
  40d87c:	ldur	x0, [x29, #-24]
  40d880:	ldur	w1, [x29, #-16]
  40d884:	ldur	w2, [x29, #-12]
  40d888:	bl	40d900 <ferror@plt+0xb430>
  40d88c:	str	x0, [sp, #16]
  40d890:	cbz	x0, 40d8a0 <ferror@plt+0xb3d0>
  40d894:	ldr	x8, [sp, #16]
  40d898:	stur	x8, [x29, #-8]
  40d89c:	b	40d8bc <ferror@plt+0xb3ec>
  40d8a0:	ldur	w0, [x29, #-12]
  40d8a4:	ldur	w1, [x29, #-16]
  40d8a8:	ldur	x2, [x29, #-24]
  40d8ac:	ldr	x3, [sp, #32]
  40d8b0:	ldr	w4, [sp, #28]
  40d8b4:	bl	40d4ec <ferror@plt+0xb01c>
  40d8b8:	stur	x0, [x29, #-8]
  40d8bc:	ldur	x0, [x29, #-8]
  40d8c0:	ldp	x29, x30, [sp, #64]
  40d8c4:	add	sp, sp, #0x50
  40d8c8:	ret
  40d8cc:	sub	sp, sp, #0x20
  40d8d0:	stp	x29, x30, [sp, #16]
  40d8d4:	add	x29, sp, #0x10
  40d8d8:	mov	w8, #0x8                   	// #8
  40d8dc:	stur	w0, [x29, #-4]
  40d8e0:	ldur	w0, [x29, #-4]
  40d8e4:	str	w8, [sp, #8]
  40d8e8:	bl	40c77c <ferror@plt+0xa2ac>
  40d8ec:	ldr	w8, [sp, #8]
  40d8f0:	sdiv	w0, w0, w8
  40d8f4:	ldp	x29, x30, [sp, #16]
  40d8f8:	add	sp, sp, #0x20
  40d8fc:	ret
  40d900:	sub	sp, sp, #0x60
  40d904:	stp	x29, x30, [sp, #80]
  40d908:	add	x29, sp, #0x50
  40d90c:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40d910:	add	x8, x8, #0x690
  40d914:	stur	x0, [x29, #-16]
  40d918:	stur	w1, [x29, #-20]
  40d91c:	stur	w2, [x29, #-24]
  40d920:	ldur	w9, [x29, #-24]
  40d924:	cmp	w9, #0xa
  40d928:	str	x8, [sp, #24]
  40d92c:	b.ne	40d984 <ferror@plt+0xb4b4>  // b.any
  40d930:	ldur	x8, [x29, #-16]
  40d934:	ldr	w9, [x8]
  40d938:	cbnz	w9, 40d984 <ferror@plt+0xb4b4>
  40d93c:	ldur	x8, [x29, #-16]
  40d940:	ldr	w9, [x8, #4]
  40d944:	cbnz	w9, 40d984 <ferror@plt+0xb4b4>
  40d948:	ldur	x8, [x29, #-16]
  40d94c:	ldr	w9, [x8, #8]
  40d950:	mov	w0, #0xffff                	// #65535
  40d954:	str	w9, [sp, #20]
  40d958:	bl	401f40 <htonl@plt>
  40d95c:	ldr	w9, [sp, #20]
  40d960:	cmp	w9, w0
  40d964:	b.ne	40d984 <ferror@plt+0xb4b4>  // b.any
  40d968:	mov	w8, #0x2                   	// #2
  40d96c:	stur	w8, [x29, #-24]
  40d970:	ldur	x9, [x29, #-16]
  40d974:	add	x9, x9, #0xc
  40d978:	stur	x9, [x29, #-16]
  40d97c:	mov	w8, #0x4                   	// #4
  40d980:	stur	w8, [x29, #-20]
  40d984:	ldur	x8, [x29, #-16]
  40d988:	ldursw	x9, [x29, #-20]
  40d98c:	add	x8, x8, x9
  40d990:	ldur	w10, [x8, #-4]
  40d994:	mov	w11, #0x101                 	// #257
  40d998:	udiv	w12, w10, w11
  40d99c:	mul	w11, w12, w11
  40d9a0:	subs	w10, w10, w11
  40d9a4:	str	w10, [sp, #36]
  40d9a8:	ldr	w10, [sp, #36]
  40d9ac:	mov	w8, w10
  40d9b0:	mov	x9, #0x8                   	// #8
  40d9b4:	mul	x8, x9, x8
  40d9b8:	ldr	x9, [sp, #24]
  40d9bc:	add	x8, x9, x8
  40d9c0:	ldr	x8, [x8]
  40d9c4:	stur	x8, [x29, #-32]
  40d9c8:	ldur	x8, [x29, #-32]
  40d9cc:	cbz	x8, 40da30 <ferror@plt+0xb560>
  40d9d0:	ldur	x8, [x29, #-32]
  40d9d4:	ldrh	w9, [x8, #22]
  40d9d8:	ldur	w10, [x29, #-24]
  40d9dc:	cmp	w9, w10
  40d9e0:	b.ne	40da20 <ferror@plt+0xb550>  // b.any
  40d9e4:	ldur	x8, [x29, #-32]
  40d9e8:	ldrh	w9, [x8, #18]
  40d9ec:	ldur	w10, [x29, #-20]
  40d9f0:	cmp	w9, w10
  40d9f4:	b.ne	40da20 <ferror@plt+0xb550>  // b.any
  40d9f8:	ldur	x8, [x29, #-32]
  40d9fc:	add	x0, x8, #0x18
  40da00:	ldur	x1, [x29, #-16]
  40da04:	ldursw	x2, [x29, #-20]
  40da08:	bl	402210 <memcmp@plt>
  40da0c:	cbnz	w0, 40da20 <ferror@plt+0xb550>
  40da10:	ldur	x8, [x29, #-32]
  40da14:	ldr	x8, [x8, #8]
  40da18:	stur	x8, [x29, #-8]
  40da1c:	b	40db40 <ferror@plt+0xb670>
  40da20:	ldur	x8, [x29, #-32]
  40da24:	ldr	x8, [x8]
  40da28:	stur	x8, [x29, #-32]
  40da2c:	b	40d9c8 <ferror@plt+0xb4f8>
  40da30:	mov	x0, #0x118                 	// #280
  40da34:	bl	4020a0 <malloc@plt>
  40da38:	stur	x0, [x29, #-32]
  40da3c:	ldur	x8, [x29, #-32]
  40da40:	cbnz	x8, 40da50 <ferror@plt+0xb580>
  40da44:	mov	x8, xzr
  40da48:	stur	x8, [x29, #-8]
  40da4c:	b	40db40 <ferror@plt+0xb670>
  40da50:	ldur	w8, [x29, #-24]
  40da54:	ldur	x9, [x29, #-32]
  40da58:	strh	w8, [x9, #22]
  40da5c:	ldur	w8, [x29, #-20]
  40da60:	ldur	x9, [x29, #-32]
  40da64:	strh	w8, [x9, #18]
  40da68:	ldur	x9, [x29, #-32]
  40da6c:	mov	x10, #0x8                   	// #8
  40da70:	mov	x11, xzr
  40da74:	str	x11, [x9, #8]
  40da78:	ldur	x9, [x29, #-32]
  40da7c:	add	x0, x9, #0x18
  40da80:	ldur	x1, [x29, #-16]
  40da84:	ldursw	x2, [x29, #-20]
  40da88:	str	x10, [sp, #8]
  40da8c:	bl	401ea0 <memcpy@plt>
  40da90:	ldr	w8, [sp, #36]
  40da94:	mov	w9, w8
  40da98:	ldr	x10, [sp, #8]
  40da9c:	mul	x9, x10, x9
  40daa0:	ldr	x11, [sp, #24]
  40daa4:	add	x9, x11, x9
  40daa8:	ldr	x9, [x9]
  40daac:	ldur	x12, [x29, #-32]
  40dab0:	str	x9, [x12]
  40dab4:	ldur	x9, [x29, #-32]
  40dab8:	ldr	w8, [sp, #36]
  40dabc:	mov	w12, w8
  40dac0:	mul	x12, x10, x12
  40dac4:	add	x12, x11, x12
  40dac8:	str	x9, [x12]
  40dacc:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  40dad0:	add	x9, x9, #0x688
  40dad4:	ldr	w8, [x9]
  40dad8:	add	w8, w8, #0x1
  40dadc:	str	w8, [x9]
  40dae0:	cmp	w8, #0x1
  40dae4:	b.ne	40daf0 <ferror@plt+0xb620>  // b.any
  40dae8:	mov	w0, #0x1                   	// #1
  40daec:	bl	401f80 <sethostent@plt>
  40daf0:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40daf4:	ldr	x8, [x8, #4016]
  40daf8:	ldr	x0, [x8]
  40dafc:	bl	402330 <fflush@plt>
  40db00:	ldur	x8, [x29, #-16]
  40db04:	ldur	w1, [x29, #-20]
  40db08:	ldur	w2, [x29, #-24]
  40db0c:	mov	x0, x8
  40db10:	bl	402280 <gethostbyaddr@plt>
  40db14:	str	x0, [sp, #40]
  40db18:	ldr	x8, [sp, #40]
  40db1c:	cbz	x8, 40db34 <ferror@plt+0xb664>
  40db20:	ldr	x8, [sp, #40]
  40db24:	ldr	x0, [x8]
  40db28:	bl	402180 <strdup@plt>
  40db2c:	ldur	x8, [x29, #-32]
  40db30:	str	x0, [x8, #8]
  40db34:	ldur	x8, [x29, #-32]
  40db38:	ldr	x8, [x8, #8]
  40db3c:	stur	x8, [x29, #-8]
  40db40:	ldur	x0, [x29, #-8]
  40db44:	ldp	x29, x30, [sp, #80]
  40db48:	add	sp, sp, #0x60
  40db4c:	ret
  40db50:	sub	sp, sp, #0x20
  40db54:	stp	x29, x30, [sp, #16]
  40db58:	add	x29, sp, #0x10
  40db5c:	adrp	x3, 42a000 <ferror@plt+0x27b30>
  40db60:	add	x3, x3, #0x588
  40db64:	mov	w4, #0x100                 	// #256
  40db68:	stur	w0, [x29, #-4]
  40db6c:	str	w1, [sp, #8]
  40db70:	str	x2, [sp]
  40db74:	ldur	w0, [x29, #-4]
  40db78:	ldr	w1, [sp, #8]
  40db7c:	ldr	x2, [sp]
  40db80:	bl	40d80c <ferror@plt+0xb33c>
  40db84:	ldp	x29, x30, [sp, #16]
  40db88:	add	sp, sp, #0x20
  40db8c:	ret
  40db90:	sub	sp, sp, #0x40
  40db94:	stp	x29, x30, [sp, #48]
  40db98:	add	x29, sp, #0x30
  40db9c:	stur	x0, [x29, #-8]
  40dba0:	stur	w1, [x29, #-12]
  40dba4:	str	x2, [sp, #24]
  40dba8:	str	w3, [sp, #20]
  40dbac:	ldr	x8, [sp, #24]
  40dbb0:	str	x8, [sp, #8]
  40dbb4:	str	wzr, [sp, #4]
  40dbb8:	ldr	w8, [sp, #4]
  40dbbc:	ldur	w9, [x29, #-12]
  40dbc0:	cmp	w8, w9
  40dbc4:	b.ge	40dc1c <ferror@plt+0xb74c>  // b.tcont
  40dbc8:	ldr	w8, [sp, #20]
  40dbcc:	cmp	w8, #0x3
  40dbd0:	b.ge	40dbd8 <ferror@plt+0xb708>  // b.tcont
  40dbd4:	b	40dc1c <ferror@plt+0xb74c>
  40dbd8:	ldr	x0, [sp, #8]
  40dbdc:	ldur	x8, [x29, #-8]
  40dbe0:	ldrsw	x9, [sp, #4]
  40dbe4:	ldrb	w2, [x8, x9]
  40dbe8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40dbec:	add	x1, x1, #0xcdf
  40dbf0:	bl	401fc0 <sprintf@plt>
  40dbf4:	ldr	x8, [sp, #8]
  40dbf8:	add	x8, x8, #0x2
  40dbfc:	str	x8, [sp, #8]
  40dc00:	ldr	w10, [sp, #20]
  40dc04:	subs	w10, w10, #0x2
  40dc08:	str	w10, [sp, #20]
  40dc0c:	ldr	w8, [sp, #4]
  40dc10:	add	w8, w8, #0x1
  40dc14:	str	w8, [sp, #4]
  40dc18:	b	40dbb8 <ferror@plt+0xb6e8>
  40dc1c:	ldr	x0, [sp, #24]
  40dc20:	ldp	x29, x30, [sp, #48]
  40dc24:	add	sp, sp, #0x40
  40dc28:	ret
  40dc2c:	sub	sp, sp, #0x70
  40dc30:	stp	x29, x30, [sp, #96]
  40dc34:	add	x29, sp, #0x60
  40dc38:	mov	x8, #0x2                   	// #2
  40dc3c:	stur	x0, [x29, #-16]
  40dc40:	stur	x1, [x29, #-24]
  40dc44:	stur	w2, [x29, #-28]
  40dc48:	stur	x3, [x29, #-40]
  40dc4c:	stur	wzr, [x29, #-44]
  40dc50:	ldur	x0, [x29, #-16]
  40dc54:	str	x8, [sp, #24]
  40dc58:	bl	401ee0 <strlen@plt>
  40dc5c:	ldr	x8, [sp, #24]
  40dc60:	udiv	x9, x0, x8
  40dc64:	mul	x9, x9, x8
  40dc68:	subs	x9, x0, x9
  40dc6c:	cbz	x9, 40dc7c <ferror@plt+0xb7ac>
  40dc70:	mov	x8, xzr
  40dc74:	stur	x8, [x29, #-8]
  40dc78:	b	40dd74 <ferror@plt+0xb8a4>
  40dc7c:	ldur	w8, [x29, #-44]
  40dc80:	ldur	w9, [x29, #-28]
  40dc84:	mov	w10, #0x0                   	// #0
  40dc88:	cmp	w8, w9
  40dc8c:	str	w10, [sp, #20]
  40dc90:	b.cs	40dca8 <ferror@plt+0xb7d8>  // b.hs, b.nlast
  40dc94:	ldur	x0, [x29, #-16]
  40dc98:	bl	401ee0 <strlen@plt>
  40dc9c:	cmp	x0, #0x1
  40dca0:	cset	w8, hi  // hi = pmore
  40dca4:	str	w8, [sp, #20]
  40dca8:	ldr	w8, [sp, #20]
  40dcac:	tbnz	w8, #0, 40dcb4 <ferror@plt+0xb7e4>
  40dcb0:	b	40dd58 <ferror@plt+0xb888>
  40dcb4:	ldur	x1, [x29, #-16]
  40dcb8:	add	x8, sp, #0x21
  40dcbc:	mov	x0, x8
  40dcc0:	mov	x2, #0x2                   	// #2
  40dcc4:	str	x8, [sp, #8]
  40dcc8:	bl	402410 <strncpy@plt>
  40dccc:	mov	w9, #0x0                   	// #0
  40dcd0:	ldr	x8, [sp, #8]
  40dcd4:	strb	w9, [x8, #2]
  40dcd8:	bl	402460 <__errno_location@plt>
  40dcdc:	str	wzr, [x0]
  40dce0:	ldr	x0, [sp, #8]
  40dce4:	add	x1, sp, #0x28
  40dce8:	mov	w2, #0x10                  	// #16
  40dcec:	bl	401ed0 <strtoul@plt>
  40dcf0:	str	w0, [sp, #36]
  40dcf4:	bl	402460 <__errno_location@plt>
  40dcf8:	ldr	w9, [x0]
  40dcfc:	cbnz	w9, 40dd18 <ferror@plt+0xb848>
  40dd00:	ldr	w8, [sp, #36]
  40dd04:	cmp	w8, #0xff
  40dd08:	b.hi	40dd18 <ferror@plt+0xb848>  // b.pmore
  40dd0c:	ldr	x8, [sp, #40]
  40dd10:	ldrb	w9, [x8]
  40dd14:	cbz	w9, 40dd24 <ferror@plt+0xb854>
  40dd18:	mov	x8, xzr
  40dd1c:	stur	x8, [x29, #-8]
  40dd20:	b	40dd74 <ferror@plt+0xb8a4>
  40dd24:	ldr	w8, [sp, #36]
  40dd28:	ldur	x9, [x29, #-24]
  40dd2c:	ldur	w10, [x29, #-44]
  40dd30:	mov	w11, w10
  40dd34:	mov	w10, w11
  40dd38:	add	w10, w10, #0x1
  40dd3c:	stur	w10, [x29, #-44]
  40dd40:	add	x9, x9, x11
  40dd44:	strb	w8, [x9]
  40dd48:	ldur	x9, [x29, #-16]
  40dd4c:	add	x9, x9, #0x2
  40dd50:	stur	x9, [x29, #-16]
  40dd54:	b	40dc7c <ferror@plt+0xb7ac>
  40dd58:	ldur	x8, [x29, #-40]
  40dd5c:	cbz	x8, 40dd6c <ferror@plt+0xb89c>
  40dd60:	ldur	w8, [x29, #-44]
  40dd64:	ldur	x9, [x29, #-40]
  40dd68:	str	w8, [x9]
  40dd6c:	ldur	x8, [x29, #-24]
  40dd70:	stur	x8, [x29, #-8]
  40dd74:	ldur	x0, [x29, #-8]
  40dd78:	ldp	x29, x30, [sp, #96]
  40dd7c:	add	sp, sp, #0x70
  40dd80:	ret
  40dd84:	sub	sp, sp, #0x40
  40dd88:	stp	x29, x30, [sp, #48]
  40dd8c:	add	x29, sp, #0x30
  40dd90:	stur	x0, [x29, #-16]
  40dd94:	str	x1, [sp, #24]
  40dd98:	str	w2, [sp, #20]
  40dd9c:	str	wzr, [sp, #16]
  40dda0:	str	wzr, [sp, #12]
  40dda4:	ldr	w8, [sp, #16]
  40dda8:	ldr	w9, [sp, #20]
  40ddac:	cmp	w8, w9
  40ddb0:	b.ge	40de68 <ferror@plt+0xb998>  // b.tcont
  40ddb4:	ldur	x8, [x29, #-16]
  40ddb8:	ldrsw	x9, [sp, #12]
  40ddbc:	ldrb	w0, [x8, x9]
  40ddc0:	bl	40b454 <ferror@plt+0x8f84>
  40ddc4:	str	w0, [sp, #8]
  40ddc8:	ldr	w10, [sp, #8]
  40ddcc:	cmp	w10, #0x0
  40ddd0:	cset	w10, ge  // ge = tcont
  40ddd4:	tbnz	w10, #0, 40dde4 <ferror@plt+0xb914>
  40ddd8:	mov	w8, #0xffffffff            	// #-1
  40dddc:	stur	w8, [x29, #-4]
  40dde0:	b	40de6c <ferror@plt+0xb99c>
  40dde4:	ldr	w8, [sp, #8]
  40dde8:	lsl	w8, w8, #4
  40ddec:	ldr	x9, [sp, #24]
  40ddf0:	ldrsw	x10, [sp, #16]
  40ddf4:	add	x9, x9, x10
  40ddf8:	strb	w8, [x9]
  40ddfc:	ldur	x9, [x29, #-16]
  40de00:	ldr	w8, [sp, #12]
  40de04:	add	w8, w8, #0x1
  40de08:	ldrb	w0, [x9, w8, sxtw]
  40de0c:	bl	40b454 <ferror@plt+0x8f84>
  40de10:	str	w0, [sp, #8]
  40de14:	ldr	w8, [sp, #8]
  40de18:	cmp	w8, #0x0
  40de1c:	cset	w8, ge  // ge = tcont
  40de20:	tbnz	w8, #0, 40de30 <ferror@plt+0xb960>
  40de24:	mov	w8, #0xffffffff            	// #-1
  40de28:	stur	w8, [x29, #-4]
  40de2c:	b	40de6c <ferror@plt+0xb99c>
  40de30:	ldr	w8, [sp, #8]
  40de34:	ldr	x9, [sp, #24]
  40de38:	ldrsw	x10, [sp, #16]
  40de3c:	add	x9, x9, x10
  40de40:	ldrb	w11, [x9]
  40de44:	orr	w8, w11, w8
  40de48:	strb	w8, [x9]
  40de4c:	ldr	w8, [sp, #16]
  40de50:	add	w8, w8, #0x1
  40de54:	str	w8, [sp, #16]
  40de58:	ldr	w8, [sp, #12]
  40de5c:	add	w8, w8, #0x2
  40de60:	str	w8, [sp, #12]
  40de64:	b	40dda4 <ferror@plt+0xb8d4>
  40de68:	stur	wzr, [x29, #-4]
  40de6c:	ldur	w0, [x29, #-4]
  40de70:	ldp	x29, x30, [sp, #48]
  40de74:	add	sp, sp, #0x40
  40de78:	ret
  40de7c:	sub	sp, sp, #0x60
  40de80:	stp	x29, x30, [sp, #80]
  40de84:	add	x29, sp, #0x50
  40de88:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40de8c:	add	x8, x8, #0xba1
  40de90:	sub	x9, x29, #0x10
  40de94:	stur	x0, [x29, #-16]
  40de98:	stur	x1, [x29, #-24]
  40de9c:	stur	x2, [x29, #-32]
  40dea0:	str	x9, [sp, #40]
  40dea4:	str	xzr, [sp, #16]
  40dea8:	str	x8, [sp, #8]
  40deac:	str	wzr, [sp, #32]
  40deb0:	ldr	w8, [sp, #32]
  40deb4:	cmp	w8, #0x4
  40deb8:	b.ge	40df54 <ferror@plt+0xba84>  // b.tcont
  40debc:	ldr	x8, [sp, #40]
  40dec0:	ldrsw	x9, [sp, #32]
  40dec4:	ldrh	w0, [x8, x9, lsl #1]
  40dec8:	bl	402090 <ntohs@plt>
  40decc:	strh	w0, [sp, #38]
  40ded0:	ldr	w10, [sp, #32]
  40ded4:	cmp	w10, #0x3
  40ded8:	b.ne	40dee8 <ferror@plt+0xba18>  // b.any
  40dedc:	adrp	x8, 419000 <ferror@plt+0x16b30>
  40dee0:	add	x8, x8, #0x2f2
  40dee4:	str	x8, [sp, #8]
  40dee8:	ldur	x8, [x29, #-24]
  40deec:	ldr	x9, [sp, #16]
  40def0:	add	x0, x8, x9
  40def4:	ldur	x8, [x29, #-32]
  40def8:	ldr	x9, [sp, #16]
  40defc:	subs	x1, x8, x9
  40df00:	ldrh	w3, [sp, #38]
  40df04:	ldr	x4, [sp, #8]
  40df08:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40df0c:	add	x2, x2, #0xba3
  40df10:	bl	402020 <snprintf@plt>
  40df14:	str	w0, [sp, #28]
  40df18:	ldr	w10, [sp, #28]
  40df1c:	cmp	w10, #0x0
  40df20:	cset	w10, ge  // ge = tcont
  40df24:	tbnz	w10, #0, 40df34 <ferror@plt+0xba64>
  40df28:	ldr	w8, [sp, #28]
  40df2c:	stur	w8, [x29, #-4]
  40df30:	b	40df5c <ferror@plt+0xba8c>
  40df34:	ldrsw	x8, [sp, #28]
  40df38:	ldr	x9, [sp, #16]
  40df3c:	add	x8, x9, x8
  40df40:	str	x8, [sp, #16]
  40df44:	ldr	w8, [sp, #32]
  40df48:	add	w8, w8, #0x1
  40df4c:	str	w8, [sp, #32]
  40df50:	b	40deb0 <ferror@plt+0xb9e0>
  40df54:	ldr	x8, [sp, #16]
  40df58:	stur	w8, [x29, #-4]
  40df5c:	ldur	w0, [x29, #-4]
  40df60:	ldp	x29, x30, [sp, #80]
  40df64:	add	sp, sp, #0x60
  40df68:	ret
  40df6c:	sub	sp, sp, #0x30
  40df70:	stp	x29, x30, [sp, #32]
  40df74:	add	x29, sp, #0x20
  40df78:	stur	x0, [x29, #-8]
  40df7c:	str	x1, [sp, #16]
  40df80:	str	x2, [sp, #8]
  40df84:	str	xzr, [sp]
  40df88:	ldr	x8, [sp]
  40df8c:	ldr	x9, [sp, #16]
  40df90:	cmp	x8, x9
  40df94:	b.cs	40e028 <ferror@plt+0xbb58>  // b.hs, b.nlast
  40df98:	bl	402230 <__ctype_b_loc@plt>
  40df9c:	ldr	x8, [x0]
  40dfa0:	ldur	x9, [x29, #-8]
  40dfa4:	ldr	x10, [sp]
  40dfa8:	ldrb	w11, [x9, x10]
  40dfac:	ldrh	w11, [x8, w11, sxtw #1]
  40dfb0:	and	w11, w11, #0x4000
  40dfb4:	cbz	w11, 40e000 <ferror@plt+0xbb30>
  40dfb8:	ldur	x8, [x29, #-8]
  40dfbc:	ldr	x9, [sp]
  40dfc0:	ldrb	w10, [x8, x9]
  40dfc4:	cmp	w10, #0x5c
  40dfc8:	b.eq	40e000 <ferror@plt+0xbb30>  // b.none
  40dfcc:	ldr	x0, [sp, #8]
  40dfd0:	ldur	x8, [x29, #-8]
  40dfd4:	ldr	x9, [sp]
  40dfd8:	ldrb	w1, [x8, x9]
  40dfdc:	bl	4022f0 <strchr@plt>
  40dfe0:	cbnz	x0, 40e000 <ferror@plt+0xbb30>
  40dfe4:	ldur	x8, [x29, #-8]
  40dfe8:	ldr	x9, [sp]
  40dfec:	ldrb	w1, [x8, x9]
  40dff0:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40dff4:	add	x0, x0, #0xba8
  40dff8:	bl	402440 <printf@plt>
  40dffc:	b	40e018 <ferror@plt+0xbb48>
  40e000:	ldur	x8, [x29, #-8]
  40e004:	ldr	x9, [sp]
  40e008:	ldrb	w1, [x8, x9]
  40e00c:	adrp	x0, 418000 <ferror@plt+0x15b30>
  40e010:	add	x0, x0, #0xbab
  40e014:	bl	402440 <printf@plt>
  40e018:	ldr	x8, [sp]
  40e01c:	add	x8, x8, #0x1
  40e020:	str	x8, [sp]
  40e024:	b	40df88 <ferror@plt+0xbab8>
  40e028:	ldp	x29, x30, [sp, #32]
  40e02c:	add	sp, sp, #0x30
  40e030:	ret
  40e034:	sub	sp, sp, #0x80
  40e038:	stp	x29, x30, [sp, #112]
  40e03c:	add	x29, sp, #0x70
  40e040:	mov	x8, xzr
  40e044:	adrp	x9, 429000 <ferror@plt+0x26b30>
  40e048:	ldr	x9, [x9, #4032]
  40e04c:	sub	x10, x29, #0x18
  40e050:	stur	x0, [x29, #-8]
  40e054:	mov	x0, x10
  40e058:	mov	x1, x8
  40e05c:	str	x9, [sp, #24]
  40e060:	str	x10, [sp, #16]
  40e064:	bl	402110 <gettimeofday@plt>
  40e068:	ldr	x8, [sp, #16]
  40e06c:	mov	x0, x8
  40e070:	bl	402050 <localtime@plt>
  40e074:	stur	x0, [x29, #-32]
  40e078:	ldr	x8, [sp, #24]
  40e07c:	ldr	w11, [x8]
  40e080:	cbz	w11, 40e0c4 <ferror@plt+0xbbf4>
  40e084:	ldur	x3, [x29, #-32]
  40e088:	add	x8, sp, #0x28
  40e08c:	mov	x0, x8
  40e090:	mov	x1, #0x28                  	// #40
  40e094:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40e098:	add	x2, x2, #0xbb1
  40e09c:	str	x8, [sp, #8]
  40e0a0:	bl	402000 <strftime@plt>
  40e0a4:	ldur	x8, [x29, #-8]
  40e0a8:	ldur	x3, [x29, #-16]
  40e0ac:	mov	x0, x8
  40e0b0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e0b4:	add	x1, x1, #0xbc3
  40e0b8:	ldr	x2, [sp, #8]
  40e0bc:	bl	4024a0 <fprintf@plt>
  40e0c0:	b	40e10c <ferror@plt+0xbc3c>
  40e0c4:	ldur	x0, [x29, #-32]
  40e0c8:	bl	4023b0 <asctime@plt>
  40e0cc:	str	x0, [sp, #32]
  40e0d0:	ldr	x8, [sp, #32]
  40e0d4:	ldr	x0, [sp, #32]
  40e0d8:	str	x8, [sp]
  40e0dc:	bl	401ee0 <strlen@plt>
  40e0e0:	subs	x8, x0, #0x1
  40e0e4:	ldr	x9, [sp]
  40e0e8:	add	x8, x9, x8
  40e0ec:	mov	w10, #0x0                   	// #0
  40e0f0:	strb	w10, [x8]
  40e0f4:	ldur	x0, [x29, #-8]
  40e0f8:	ldr	x2, [sp, #32]
  40e0fc:	ldur	x3, [x29, #-16]
  40e100:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e104:	add	x1, x1, #0xbcf
  40e108:	bl	4024a0 <fprintf@plt>
  40e10c:	mov	w8, wzr
  40e110:	mov	w0, w8
  40e114:	ldp	x29, x30, [sp, #112]
  40e118:	add	sp, sp, #0x80
  40e11c:	ret
  40e120:	sub	sp, sp, #0x90
  40e124:	stp	x29, x30, [sp, #128]
  40e128:	add	x29, sp, #0x80
  40e12c:	mov	x8, xzr
  40e130:	stur	x0, [x29, #-8]
  40e134:	stur	x1, [x29, #-16]
  40e138:	stur	x2, [x29, #-24]
  40e13c:	stur	x8, [x29, #-32]
  40e140:	stur	wzr, [x29, #-36]
  40e144:	ldur	x8, [x29, #-24]
  40e148:	ldr	x8, [x8, #40]
  40e14c:	cbz	x8, 40e284 <ferror@plt+0xbdb4>
  40e150:	ldur	x8, [x29, #-24]
  40e154:	ldr	x0, [x8, #40]
  40e158:	bl	40e2b4 <ferror@plt+0xbde4>
  40e15c:	str	w0, [sp, #24]
  40e160:	ldr	w9, [sp, #24]
  40e164:	cbz	w9, 40e218 <ferror@plt+0xbd48>
  40e168:	ldur	x8, [x29, #-24]
  40e16c:	ldr	x8, [x8, #296]
  40e170:	cbz	x8, 40e1b0 <ferror@plt+0xbce0>
  40e174:	bl	411124 <ferror@plt+0xec54>
  40e178:	tbnz	w0, #0, 40e180 <ferror@plt+0xbcb0>
  40e17c:	b	40e1a0 <ferror@plt+0xbcd0>
  40e180:	ldr	w3, [sp, #24]
  40e184:	mov	w0, #0x2                   	// #2
  40e188:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e18c:	add	x1, x1, #0xbe7
  40e190:	mov	x8, xzr
  40e194:	mov	x2, x8
  40e198:	bl	40e2cc <ferror@plt+0xbdfc>
  40e19c:	b	40e1ac <ferror@plt+0xbcdc>
  40e1a0:	ldr	w0, [sp, #24]
  40e1a4:	bl	40f88c <ferror@plt+0xd3bc>
  40e1a8:	stur	x0, [x29, #-32]
  40e1ac:	b	40e214 <ferror@plt+0xbd44>
  40e1b0:	ldr	w0, [sp, #24]
  40e1b4:	bl	40f8d4 <ferror@plt+0xd404>
  40e1b8:	stur	x0, [x29, #-32]
  40e1bc:	bl	411124 <ferror@plt+0xec54>
  40e1c0:	tbnz	w0, #0, 40e1c8 <ferror@plt+0xbcf8>
  40e1c4:	b	40e1f0 <ferror@plt+0xbd20>
  40e1c8:	ldur	x3, [x29, #-32]
  40e1cc:	mov	w0, #0x2                   	// #2
  40e1d0:	adrp	x1, 419000 <ferror@plt+0x16b30>
  40e1d4:	add	x1, x1, #0x2bc
  40e1d8:	mov	x8, xzr
  40e1dc:	mov	x2, x8
  40e1e0:	str	x8, [sp, #16]
  40e1e4:	bl	40e310 <ferror@plt+0xbe40>
  40e1e8:	ldr	x8, [sp, #16]
  40e1ec:	stur	x8, [x29, #-32]
  40e1f0:	ldr	w0, [sp, #24]
  40e1f4:	bl	40fbd0 <ferror@plt+0xd700>
  40e1f8:	stur	w0, [x29, #-36]
  40e1fc:	ldur	w8, [x29, #-36]
  40e200:	tst	w8, #0x1
  40e204:	cset	w8, ne  // ne = any
  40e208:	eor	w8, w8, #0x1
  40e20c:	and	w8, w8, #0x1
  40e210:	stur	w8, [x29, #-36]
  40e214:	b	40e250 <ferror@plt+0xbd80>
  40e218:	bl	411124 <ferror@plt+0xec54>
  40e21c:	tbnz	w0, #0, 40e224 <ferror@plt+0xbd54>
  40e220:	b	40e244 <ferror@plt+0xbd74>
  40e224:	mov	w0, #0x2                   	// #2
  40e228:	adrp	x1, 419000 <ferror@plt+0x16b30>
  40e22c:	add	x1, x1, #0x2bc
  40e230:	mov	x8, xzr
  40e234:	mov	x2, x8
  40e238:	mov	x3, x8
  40e23c:	bl	40e354 <ferror@plt+0xbe84>
  40e240:	b	40e250 <ferror@plt+0xbd80>
  40e244:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40e248:	add	x8, x8, #0xbf2
  40e24c:	stur	x8, [x29, #-32]
  40e250:	ldur	x8, [x29, #-32]
  40e254:	cbz	x8, 40e284 <ferror@plt+0xbdb4>
  40e258:	ldur	x3, [x29, #-16]
  40e25c:	ldur	x4, [x29, #-32]
  40e260:	add	x8, sp, #0x1c
  40e264:	mov	x0, x8
  40e268:	mov	x1, #0x40                  	// #64
  40e26c:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40e270:	add	x2, x2, #0xbf7
  40e274:	str	x8, [sp, #8]
  40e278:	bl	402020 <snprintf@plt>
  40e27c:	ldr	x8, [sp, #8]
  40e280:	stur	x8, [x29, #-16]
  40e284:	ldur	x3, [x29, #-8]
  40e288:	ldur	x4, [x29, #-16]
  40e28c:	mov	w0, #0x4                   	// #4
  40e290:	mov	w8, wzr
  40e294:	mov	w1, w8
  40e298:	adrp	x2, 417000 <ferror@plt+0x14b30>
  40e29c:	add	x2, x2, #0x588
  40e2a0:	bl	411bb4 <ferror@plt+0xf6e4>
  40e2a4:	ldur	w0, [x29, #-36]
  40e2a8:	ldp	x29, x30, [sp, #128]
  40e2ac:	add	sp, sp, #0x90
  40e2b0:	ret
  40e2b4:	sub	sp, sp, #0x10
  40e2b8:	str	x0, [sp, #8]
  40e2bc:	ldr	x8, [sp, #8]
  40e2c0:	ldr	w0, [x8, #4]
  40e2c4:	add	sp, sp, #0x10
  40e2c8:	ret
  40e2cc:	sub	sp, sp, #0x30
  40e2d0:	stp	x29, x30, [sp, #32]
  40e2d4:	add	x29, sp, #0x20
  40e2d8:	mov	w8, #0x6                   	// #6
  40e2dc:	stur	w0, [x29, #-4]
  40e2e0:	str	x1, [sp, #16]
  40e2e4:	str	x2, [sp, #8]
  40e2e8:	str	w3, [sp, #4]
  40e2ec:	ldur	w0, [x29, #-4]
  40e2f0:	ldr	x2, [sp, #16]
  40e2f4:	ldr	x3, [sp, #8]
  40e2f8:	ldr	w4, [sp, #4]
  40e2fc:	mov	w1, w8
  40e300:	bl	411314 <ferror@plt+0xee44>
  40e304:	ldp	x29, x30, [sp, #32]
  40e308:	add	sp, sp, #0x30
  40e30c:	ret
  40e310:	sub	sp, sp, #0x30
  40e314:	stp	x29, x30, [sp, #32]
  40e318:	add	x29, sp, #0x20
  40e31c:	mov	w8, #0x6                   	// #6
  40e320:	stur	w0, [x29, #-4]
  40e324:	str	x1, [sp, #16]
  40e328:	str	x2, [sp, #8]
  40e32c:	str	x3, [sp]
  40e330:	ldur	w0, [x29, #-4]
  40e334:	ldr	x2, [sp, #16]
  40e338:	ldr	x3, [sp, #8]
  40e33c:	ldr	x4, [sp]
  40e340:	mov	w1, w8
  40e344:	bl	411bb4 <ferror@plt+0xf6e4>
  40e348:	ldp	x29, x30, [sp, #32]
  40e34c:	add	sp, sp, #0x30
  40e350:	ret
  40e354:	sub	sp, sp, #0x30
  40e358:	stp	x29, x30, [sp, #32]
  40e35c:	add	x29, sp, #0x20
  40e360:	mov	w8, #0x6                   	// #6
  40e364:	stur	w0, [x29, #-4]
  40e368:	str	x1, [sp, #16]
  40e36c:	str	x2, [sp, #8]
  40e370:	str	x3, [sp]
  40e374:	ldur	w0, [x29, #-4]
  40e378:	ldr	x2, [sp, #16]
  40e37c:	ldr	x3, [sp, #8]
  40e380:	ldr	x4, [sp]
  40e384:	mov	w1, w8
  40e388:	bl	411f68 <ferror@plt+0xfa98>
  40e38c:	ldp	x29, x30, [sp, #32]
  40e390:	add	sp, sp, #0x30
  40e394:	ret
  40e398:	sub	sp, sp, #0x70
  40e39c:	stp	x29, x30, [sp, #96]
  40e3a0:	add	x29, sp, #0x60
  40e3a4:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40e3a8:	ldr	x8, [x8, #4000]
  40e3ac:	stur	x0, [x29, #-16]
  40e3b0:	stur	x1, [x29, #-24]
  40e3b4:	stur	x2, [x29, #-32]
  40e3b8:	ldur	x0, [x29, #-16]
  40e3bc:	ldur	x1, [x29, #-24]
  40e3c0:	ldur	x2, [x29, #-32]
  40e3c4:	str	x8, [sp, #16]
  40e3c8:	bl	402270 <getline@plt>
  40e3cc:	stur	x0, [x29, #-40]
  40e3d0:	ldur	x8, [x29, #-40]
  40e3d4:	cmp	x8, #0x0
  40e3d8:	cset	w9, ge  // ge = tcont
  40e3dc:	tbnz	w9, #0, 40e3ec <ferror@plt+0xbf1c>
  40e3e0:	ldur	x8, [x29, #-40]
  40e3e4:	stur	x8, [x29, #-8]
  40e3e8:	b	40e594 <ferror@plt+0xc0c4>
  40e3ec:	ldr	x8, [sp, #16]
  40e3f0:	ldr	w9, [x8]
  40e3f4:	add	w9, w9, #0x1
  40e3f8:	str	w9, [x8]
  40e3fc:	ldur	x10, [x29, #-16]
  40e400:	ldr	x0, [x10]
  40e404:	mov	w1, #0x23                  	// #35
  40e408:	bl	4022f0 <strchr@plt>
  40e40c:	str	x0, [sp, #48]
  40e410:	ldr	x8, [sp, #48]
  40e414:	cbz	x8, 40e424 <ferror@plt+0xbf54>
  40e418:	ldr	x8, [sp, #48]
  40e41c:	mov	w9, #0x0                   	// #0
  40e420:	strb	w9, [x8]
  40e424:	ldur	x8, [x29, #-16]
  40e428:	ldr	x0, [x8]
  40e42c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e430:	add	x1, x1, #0xbfd
  40e434:	bl	4023f0 <strstr@plt>
  40e438:	str	x0, [sp, #48]
  40e43c:	cbz	x0, 40e58c <ferror@plt+0xc0bc>
  40e440:	add	x0, sp, #0x28
  40e444:	mov	x8, xzr
  40e448:	str	x8, [sp, #40]
  40e44c:	add	x1, sp, #0x20
  40e450:	str	xzr, [sp, #32]
  40e454:	ldur	x2, [x29, #-32]
  40e458:	bl	402270 <getline@plt>
  40e45c:	str	x0, [sp, #24]
  40e460:	ldr	x8, [sp, #24]
  40e464:	cmp	x8, #0x0
  40e468:	cset	w9, ge  // ge = tcont
  40e46c:	tbnz	w9, #0, 40e494 <ferror@plt+0xbfc4>
  40e470:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40e474:	ldr	x8, [x8, #3992]
  40e478:	ldr	x0, [x8]
  40e47c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e480:	add	x1, x1, #0xc00
  40e484:	bl	4024a0 <fprintf@plt>
  40e488:	ldr	x8, [sp, #24]
  40e48c:	stur	x8, [x29, #-8]
  40e490:	b	40e594 <ferror@plt+0xc0c4>
  40e494:	ldr	x8, [sp, #16]
  40e498:	ldr	w9, [x8]
  40e49c:	add	w9, w9, #0x1
  40e4a0:	str	w9, [x8]
  40e4a4:	ldr	x10, [sp, #48]
  40e4a8:	mov	w9, #0x0                   	// #0
  40e4ac:	strb	w9, [x10]
  40e4b0:	ldr	x0, [sp, #40]
  40e4b4:	mov	w1, #0x23                  	// #35
  40e4b8:	bl	4022f0 <strchr@plt>
  40e4bc:	str	x0, [sp, #48]
  40e4c0:	ldr	x8, [sp, #48]
  40e4c4:	cbz	x8, 40e4d4 <ferror@plt+0xc004>
  40e4c8:	ldr	x8, [sp, #48]
  40e4cc:	mov	w9, #0x0                   	// #0
  40e4d0:	strb	w9, [x8]
  40e4d4:	ldur	x8, [x29, #-16]
  40e4d8:	ldr	x0, [x8]
  40e4dc:	bl	401ee0 <strlen@plt>
  40e4e0:	ldr	x8, [sp, #40]
  40e4e4:	str	x0, [sp, #8]
  40e4e8:	mov	x0, x8
  40e4ec:	bl	401ee0 <strlen@plt>
  40e4f0:	ldr	x8, [sp, #8]
  40e4f4:	add	x9, x8, x0
  40e4f8:	add	x9, x9, #0x1
  40e4fc:	ldur	x10, [x29, #-24]
  40e500:	str	x9, [x10]
  40e504:	ldur	x9, [x29, #-16]
  40e508:	ldr	x0, [x9]
  40e50c:	ldur	x9, [x29, #-24]
  40e510:	ldr	x1, [x9]
  40e514:	bl	402150 <realloc@plt>
  40e518:	ldur	x8, [x29, #-16]
  40e51c:	str	x0, [x8]
  40e520:	ldur	x8, [x29, #-16]
  40e524:	ldr	x8, [x8]
  40e528:	cbnz	x8, 40e558 <ferror@plt+0xc088>
  40e52c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40e530:	ldr	x8, [x8, #3992]
  40e534:	ldr	x0, [x8]
  40e538:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e53c:	add	x1, x1, #0xc1b
  40e540:	bl	4024a0 <fprintf@plt>
  40e544:	ldur	x8, [x29, #-24]
  40e548:	str	xzr, [x8]
  40e54c:	mov	x8, #0xffffffffffffffff    	// #-1
  40e550:	stur	x8, [x29, #-8]
  40e554:	b	40e594 <ferror@plt+0xc0c4>
  40e558:	ldr	x8, [sp, #24]
  40e55c:	subs	x8, x8, #0x2
  40e560:	ldur	x9, [x29, #-40]
  40e564:	add	x8, x9, x8
  40e568:	stur	x8, [x29, #-40]
  40e56c:	ldur	x8, [x29, #-16]
  40e570:	ldr	x0, [x8]
  40e574:	ldr	x1, [sp, #40]
  40e578:	bl	4020e0 <strcat@plt>
  40e57c:	ldr	x8, [sp, #40]
  40e580:	mov	x0, x8
  40e584:	bl	4022a0 <free@plt>
  40e588:	b	40e424 <ferror@plt+0xbf54>
  40e58c:	ldur	x8, [x29, #-40]
  40e590:	stur	x8, [x29, #-8]
  40e594:	ldur	x0, [x29, #-8]
  40e598:	ldp	x29, x30, [sp, #96]
  40e59c:	add	sp, sp, #0x70
  40e5a0:	ret
  40e5a4:	sub	sp, sp, #0x40
  40e5a8:	stp	x29, x30, [sp, #48]
  40e5ac:	add	x29, sp, #0x30
  40e5b0:	stur	x0, [x29, #-8]
  40e5b4:	stur	x1, [x29, #-16]
  40e5b8:	stur	w2, [x29, #-20]
  40e5bc:	ldur	x8, [x29, #-8]
  40e5c0:	str	x8, [sp, #16]
  40e5c4:	str	wzr, [sp, #12]
  40e5c8:	ldr	x8, [sp, #16]
  40e5cc:	ldrb	w9, [x8]
  40e5d0:	cbz	w9, 40e740 <ferror@plt+0xc270>
  40e5d4:	ldr	x0, [sp, #16]
  40e5d8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e5dc:	add	x1, x1, #0x884
  40e5e0:	bl	4022e0 <strspn@plt>
  40e5e4:	ldr	x8, [sp, #16]
  40e5e8:	add	x8, x8, x0
  40e5ec:	str	x8, [sp, #16]
  40e5f0:	ldr	x8, [sp, #16]
  40e5f4:	ldrb	w9, [x8]
  40e5f8:	cbnz	w9, 40e600 <ferror@plt+0xc130>
  40e5fc:	b	40e740 <ferror@plt+0xc270>
  40e600:	ldr	w8, [sp, #12]
  40e604:	ldur	w9, [x29, #-20]
  40e608:	subs	w9, w9, #0x1
  40e60c:	cmp	w8, w9
  40e610:	b.lt	40e638 <ferror@plt+0xc168>  // b.tstop
  40e614:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40e618:	ldr	x8, [x8, #3992]
  40e61c:	ldr	x0, [x8]
  40e620:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e624:	add	x1, x1, #0xc2a
  40e628:	bl	4024a0 <fprintf@plt>
  40e62c:	mov	w9, #0x1                   	// #1
  40e630:	mov	w0, w9
  40e634:	bl	401f00 <exit@plt>
  40e638:	ldr	x8, [sp, #16]
  40e63c:	ldrb	w9, [x8]
  40e640:	cmp	w9, #0x27
  40e644:	b.eq	40e658 <ferror@plt+0xc188>  // b.none
  40e648:	ldr	x8, [sp, #16]
  40e64c:	ldrb	w9, [x8]
  40e650:	cmp	w9, #0x22
  40e654:	b.ne	40e6d4 <ferror@plt+0xc204>  // b.any
  40e658:	ldr	x8, [sp, #16]
  40e65c:	add	x9, x8, #0x1
  40e660:	str	x9, [sp, #16]
  40e664:	ldrb	w10, [x8]
  40e668:	strb	w10, [sp, #11]
  40e66c:	ldr	x8, [sp, #16]
  40e670:	ldur	x9, [x29, #-16]
  40e674:	ldrsw	x11, [sp, #12]
  40e678:	mov	w10, w11
  40e67c:	add	w10, w10, #0x1
  40e680:	str	w10, [sp, #12]
  40e684:	mov	x12, #0x8                   	// #8
  40e688:	mul	x11, x12, x11
  40e68c:	add	x9, x9, x11
  40e690:	str	x8, [x9]
  40e694:	ldr	x0, [sp, #16]
  40e698:	ldrb	w1, [sp, #11]
  40e69c:	bl	4022f0 <strchr@plt>
  40e6a0:	str	x0, [sp, #16]
  40e6a4:	ldr	x8, [sp, #16]
  40e6a8:	cbnz	x8, 40e6d0 <ferror@plt+0xc200>
  40e6ac:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40e6b0:	ldr	x8, [x8, #3992]
  40e6b4:	ldr	x0, [x8]
  40e6b8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e6bc:	add	x1, x1, #0xc49
  40e6c0:	bl	4024a0 <fprintf@plt>
  40e6c4:	mov	w9, #0x1                   	// #1
  40e6c8:	mov	w0, w9
  40e6cc:	bl	401f00 <exit@plt>
  40e6d0:	b	40e728 <ferror@plt+0xc258>
  40e6d4:	ldr	x8, [sp, #16]
  40e6d8:	ldur	x9, [x29, #-16]
  40e6dc:	ldrsw	x10, [sp, #12]
  40e6e0:	mov	w11, w10
  40e6e4:	add	w11, w11, #0x1
  40e6e8:	str	w11, [sp, #12]
  40e6ec:	mov	x12, #0x8                   	// #8
  40e6f0:	mul	x10, x12, x10
  40e6f4:	add	x9, x9, x10
  40e6f8:	str	x8, [x9]
  40e6fc:	ldr	x0, [sp, #16]
  40e700:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40e704:	add	x1, x1, #0x884
  40e708:	bl	402420 <strcspn@plt>
  40e70c:	ldr	x8, [sp, #16]
  40e710:	add	x8, x8, x0
  40e714:	str	x8, [sp, #16]
  40e718:	ldr	x8, [sp, #16]
  40e71c:	ldrb	w11, [x8]
  40e720:	cbnz	w11, 40e728 <ferror@plt+0xc258>
  40e724:	b	40e740 <ferror@plt+0xc270>
  40e728:	ldr	x8, [sp, #16]
  40e72c:	add	x9, x8, #0x1
  40e730:	str	x9, [sp, #16]
  40e734:	mov	w10, #0x0                   	// #0
  40e738:	strb	w10, [x8]
  40e73c:	b	40e5c8 <ferror@plt+0xc0f8>
  40e740:	ldur	x8, [x29, #-16]
  40e744:	ldrsw	x9, [sp, #12]
  40e748:	mov	x10, #0x8                   	// #8
  40e74c:	mul	x9, x10, x9
  40e750:	add	x8, x8, x9
  40e754:	mov	x9, xzr
  40e758:	str	x9, [x8]
  40e75c:	ldr	w0, [sp, #12]
  40e760:	ldp	x29, x30, [sp, #48]
  40e764:	add	sp, sp, #0x40
  40e768:	ret
  40e76c:	sub	sp, sp, #0x50
  40e770:	stp	x29, x30, [sp, #64]
  40e774:	add	x29, sp, #0x40
  40e778:	mov	w8, #0x0                   	// #0
  40e77c:	adrp	x9, 418000 <ferror@plt+0x15b30>
  40e780:	add	x9, x9, #0xc65
  40e784:	add	x10, sp, #0x20
  40e788:	stur	x0, [x29, #-8]
  40e78c:	stur	x1, [x29, #-16]
  40e790:	ldur	x11, [x29, #-16]
  40e794:	ldr	w12, [x11, #16]
  40e798:	mov	w11, w12
  40e79c:	str	x11, [sp, #32]
  40e7a0:	ldur	x11, [x29, #-16]
  40e7a4:	ldr	w12, [x11, #20]
  40e7a8:	mov	w11, w12
  40e7ac:	str	x11, [sp, #24]
  40e7b0:	mov	x0, x10
  40e7b4:	str	w8, [sp, #20]
  40e7b8:	str	x9, [sp, #8]
  40e7bc:	bl	402050 <localtime@plt>
  40e7c0:	bl	4023b0 <asctime@plt>
  40e7c4:	stur	x0, [x29, #-24]
  40e7c8:	ldur	x9, [x29, #-24]
  40e7cc:	ldur	x0, [x29, #-24]
  40e7d0:	str	x9, [sp]
  40e7d4:	bl	401ee0 <strlen@plt>
  40e7d8:	subs	x9, x0, #0x1
  40e7dc:	ldr	x10, [sp]
  40e7e0:	add	x9, x10, x9
  40e7e4:	ldr	w8, [sp, #20]
  40e7e8:	strb	w8, [x9]
  40e7ec:	ldur	x0, [x29, #-8]
  40e7f0:	ldur	x2, [x29, #-24]
  40e7f4:	ldr	x3, [sp, #24]
  40e7f8:	ldr	x1, [sp, #8]
  40e7fc:	bl	4024a0 <fprintf@plt>
  40e800:	ldp	x29, x30, [sp, #64]
  40e804:	add	sp, sp, #0x50
  40e808:	ret
  40e80c:	sub	sp, sp, #0x20
  40e810:	stp	x29, x30, [sp, #16]
  40e814:	add	x29, sp, #0x10
  40e818:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40e81c:	add	x8, x8, #0xc7b
  40e820:	stur	w0, [x29, #-4]
  40e824:	str	x1, [sp]
  40e828:	ldr	x0, [sp]
  40e82c:	ldur	w2, [x29, #-4]
  40e830:	mov	x1, x8
  40e834:	bl	401fc0 <sprintf@plt>
  40e838:	ldr	x8, [sp]
  40e83c:	mov	x0, x8
  40e840:	ldp	x29, x30, [sp, #16]
  40e844:	add	sp, sp, #0x20
  40e848:	ret
  40e84c:	sub	sp, sp, #0x40
  40e850:	stp	x29, x30, [sp, #48]
  40e854:	add	x29, sp, #0x30
  40e858:	stur	x0, [x29, #-16]
  40e85c:	str	x1, [sp, #24]
  40e860:	ldr	x0, [sp, #24]
  40e864:	bl	401ee0 <strlen@plt>
  40e868:	cmp	x0, #0x17
  40e86c:	b.eq	40e87c <ferror@plt+0xc3ac>  // b.none
  40e870:	mov	w8, #0xffffffff            	// #-1
  40e874:	stur	w8, [x29, #-4]
  40e878:	b	40e9a4 <ferror@plt+0xc4d4>
  40e87c:	str	wzr, [sp, #4]
  40e880:	ldr	w8, [sp, #4]
  40e884:	cmp	w8, #0x7
  40e888:	b.ge	40e8c8 <ferror@plt+0xc3f8>  // b.tcont
  40e88c:	ldr	x8, [sp, #24]
  40e890:	ldr	w9, [sp, #4]
  40e894:	mov	w10, #0x3                   	// #3
  40e898:	mul	w9, w9, w10
  40e89c:	add	w9, w9, #0x2
  40e8a0:	ldrb	w9, [x8, w9, sxtw]
  40e8a4:	cmp	w9, #0x3a
  40e8a8:	b.eq	40e8b8 <ferror@plt+0xc3e8>  // b.none
  40e8ac:	mov	w8, #0xffffffff            	// #-1
  40e8b0:	stur	w8, [x29, #-4]
  40e8b4:	b	40e9a4 <ferror@plt+0xc4d4>
  40e8b8:	ldr	w8, [sp, #4]
  40e8bc:	add	w8, w8, #0x1
  40e8c0:	str	w8, [sp, #4]
  40e8c4:	b	40e880 <ferror@plt+0xc3b0>
  40e8c8:	ldur	x8, [x29, #-16]
  40e8cc:	str	xzr, [x8]
  40e8d0:	str	wzr, [sp, #4]
  40e8d4:	ldr	w8, [sp, #4]
  40e8d8:	cmp	w8, #0x8
  40e8dc:	b.ge	40e9a0 <ferror@plt+0xc4d0>  // b.tcont
  40e8e0:	ldr	x8, [sp, #24]
  40e8e4:	ldr	w9, [sp, #4]
  40e8e8:	mov	w10, #0x3                   	// #3
  40e8ec:	mul	w9, w9, w10
  40e8f0:	mov	w0, w9
  40e8f4:	sxtw	x11, w0
  40e8f8:	add	x0, x8, x11
  40e8fc:	add	x1, sp, #0x8
  40e900:	mov	w2, #0x10                  	// #16
  40e904:	str	w10, [sp]
  40e908:	bl	401ed0 <strtoul@plt>
  40e90c:	str	x0, [sp, #16]
  40e910:	ldr	x8, [sp, #8]
  40e914:	ldr	x11, [sp, #24]
  40e918:	ldr	w9, [sp, #4]
  40e91c:	ldr	w10, [sp]
  40e920:	mul	w9, w9, w10
  40e924:	mov	w0, w9
  40e928:	sxtw	x12, w0
  40e92c:	add	x11, x11, x12
  40e930:	add	x11, x11, #0x2
  40e934:	cmp	x8, x11
  40e938:	b.eq	40e948 <ferror@plt+0xc478>  // b.none
  40e93c:	mov	w8, #0xffffffff            	// #-1
  40e940:	stur	w8, [x29, #-4]
  40e944:	b	40e9a4 <ferror@plt+0xc4d4>
  40e948:	ldr	x8, [sp, #16]
  40e94c:	cmp	x8, #0xff
  40e950:	b.ls	40e960 <ferror@plt+0xc490>  // b.plast
  40e954:	mov	w8, #0xffffffff            	// #-1
  40e958:	stur	w8, [x29, #-4]
  40e95c:	b	40e9a4 <ferror@plt+0xc4d4>
  40e960:	ldr	x8, [sp, #16]
  40e964:	ldr	w9, [sp, #4]
  40e968:	mov	w10, #0x8                   	// #8
  40e96c:	mul	w9, w10, w9
  40e970:	mov	w10, #0x38                  	// #56
  40e974:	subs	w9, w10, w9
  40e978:	mov	w11, w9
  40e97c:	lsl	x8, x8, x11
  40e980:	ldur	x11, [x29, #-16]
  40e984:	ldr	x12, [x11]
  40e988:	orr	x8, x12, x8
  40e98c:	str	x8, [x11]
  40e990:	ldr	w8, [sp, #4]
  40e994:	add	w8, w8, #0x1
  40e998:	str	w8, [sp, #4]
  40e99c:	b	40e8d4 <ferror@plt+0xc404>
  40e9a0:	stur	wzr, [x29, #-4]
  40e9a4:	ldur	w0, [x29, #-4]
  40e9a8:	ldp	x29, x30, [sp, #48]
  40e9ac:	add	sp, sp, #0x40
  40e9b0:	ret
  40e9b4:	sub	sp, sp, #0x10
  40e9b8:	str	w0, [sp, #8]
  40e9bc:	str	w1, [sp, #4]
  40e9c0:	ldr	w8, [sp, #8]
  40e9c4:	cmp	w8, #0x5
  40e9c8:	b.eq	40e9d8 <ferror@plt+0xc508>  // b.none
  40e9cc:	ldr	w8, [sp, #4]
  40e9d0:	str	w8, [sp, #12]
  40e9d4:	b	40ea10 <ferror@plt+0xc540>
  40e9d8:	ldr	w8, [sp, #4]
  40e9dc:	cmp	w8, #0x80
  40e9e0:	b.ne	40e9f0 <ferror@plt+0xc520>  // b.any
  40e9e4:	mov	w8, #0x2                   	// #2
  40e9e8:	str	w8, [sp, #12]
  40e9ec:	b	40ea10 <ferror@plt+0xc540>
  40e9f0:	ldr	w8, [sp, #4]
  40e9f4:	cmp	w8, #0x81
  40e9f8:	b.ne	40ea08 <ferror@plt+0xc538>  // b.any
  40e9fc:	mov	w8, #0xa                   	// #10
  40ea00:	str	w8, [sp, #12]
  40ea04:	b	40ea10 <ferror@plt+0xc540>
  40ea08:	ldr	w8, [sp, #4]
  40ea0c:	str	w8, [sp, #12]
  40ea10:	ldr	w0, [sp, #12]
  40ea14:	add	sp, sp, #0x10
  40ea18:	ret
  40ea1c:	stp	x29, x30, [sp, #-32]!
  40ea20:	str	x28, [sp, #16]
  40ea24:	mov	x29, sp
  40ea28:	sub	sp, sp, #0x9e0
  40ea2c:	stur	x0, [x29, #-16]
  40ea30:	stur	x1, [x29, #-24]
  40ea34:	ldur	x8, [x29, #-24]
  40ea38:	ldr	x8, [x8, #184]
  40ea3c:	cbz	x8, 40ea60 <ferror@plt+0xc590>
  40ea40:	ldur	x8, [x29, #-24]
  40ea44:	ldr	x8, [x8, #184]
  40ea48:	stur	x8, [x29, #-136]
  40ea4c:	mov	w9, #0xc0                  	// #192
  40ea50:	stur	w9, [x29, #-140]
  40ea54:	ldur	x8, [x29, #-16]
  40ea58:	stur	x8, [x29, #-128]
  40ea5c:	b	40eb08 <ferror@plt+0xc638>
  40ea60:	ldur	x8, [x29, #-24]
  40ea64:	ldr	x8, [x8, #56]
  40ea68:	cbz	x8, 40ea8c <ferror@plt+0xc5bc>
  40ea6c:	ldur	x8, [x29, #-24]
  40ea70:	ldr	x8, [x8, #56]
  40ea74:	stur	x8, [x29, #-136]
  40ea78:	mov	w9, #0x60                  	// #96
  40ea7c:	stur	w9, [x29, #-140]
  40ea80:	sub	x8, x29, #0x78
  40ea84:	stur	x8, [x29, #-128]
  40ea88:	b	40eb08 <ferror@plt+0xc638>
  40ea8c:	ldur	x8, [x29, #-24]
  40ea90:	ldr	x8, [x8, #96]
  40ea94:	cbz	x8, 40eafc <ferror@plt+0xc62c>
  40ea98:	ldur	x8, [x29, #-24]
  40ea9c:	ldr	x8, [x8, #96]
  40eaa0:	add	x2, x8, #0x4
  40eaa4:	ldur	x8, [x29, #-24]
  40eaa8:	ldr	x8, [x8, #96]
  40eaac:	ldrh	w9, [x8]
  40eab0:	mov	w0, w9
  40eab4:	sxtw	x8, w0
  40eab8:	subs	x8, x8, #0x4
  40eabc:	add	x10, sp, #0x8
  40eac0:	mov	x0, x10
  40eac4:	mov	w1, #0x128                 	// #296
  40eac8:	mov	w3, w8
  40eacc:	str	x10, [sp]
  40ead0:	bl	41659c <ferror@plt+0x140cc>
  40ead4:	ldr	x10, [sp]
  40ead8:	ldr	x11, [x10, #24]
  40eadc:	cbz	x11, 40eaf0 <ferror@plt+0xc620>
  40eae0:	ldur	x0, [x29, #-16]
  40eae4:	add	x8, sp, #0x8
  40eae8:	ldr	x1, [x8, #24]
  40eaec:	bl	40ebb4 <ferror@plt+0xc6e4>
  40eaf0:	mov	w8, #0xc0                  	// #192
  40eaf4:	stur	w8, [x29, #-4]
  40eaf8:	b	40eba0 <ferror@plt+0xc6d0>
  40eafc:	mov	w8, #0xffffffff            	// #-1
  40eb00:	stur	w8, [x29, #-4]
  40eb04:	b	40eba0 <ferror@plt+0xc6d0>
  40eb08:	ldur	x8, [x29, #-136]
  40eb0c:	ldrh	w9, [x8]
  40eb10:	mov	w0, w9
  40eb14:	sxtw	x8, w0
  40eb18:	subs	x8, x8, #0x4
  40eb1c:	stur	w8, [x29, #-144]
  40eb20:	ldur	w8, [x29, #-144]
  40eb24:	ldur	w9, [x29, #-140]
  40eb28:	cmp	w8, w9
  40eb2c:	b.ge	40eb60 <ferror@plt+0xc690>  // b.tcont
  40eb30:	ldur	x8, [x29, #-128]
  40eb34:	ldursw	x9, [x29, #-144]
  40eb38:	add	x0, x8, x9
  40eb3c:	ldur	w10, [x29, #-140]
  40eb40:	ldur	w11, [x29, #-144]
  40eb44:	subs	w10, w10, w11
  40eb48:	mov	w1, w10
  40eb4c:	sxtw	x2, w1
  40eb50:	mov	w10, wzr
  40eb54:	mov	w1, w10
  40eb58:	bl	402100 <memset@plt>
  40eb5c:	b	40eb68 <ferror@plt+0xc698>
  40eb60:	ldur	w8, [x29, #-140]
  40eb64:	stur	w8, [x29, #-144]
  40eb68:	ldur	x0, [x29, #-128]
  40eb6c:	ldur	x8, [x29, #-136]
  40eb70:	add	x1, x8, #0x4
  40eb74:	ldursw	x2, [x29, #-144]
  40eb78:	bl	401ea0 <memcpy@plt>
  40eb7c:	ldur	x8, [x29, #-128]
  40eb80:	ldur	x9, [x29, #-16]
  40eb84:	cmp	x8, x9
  40eb88:	b.eq	40eb98 <ferror@plt+0xc6c8>  // b.none
  40eb8c:	ldur	x0, [x29, #-16]
  40eb90:	ldur	x1, [x29, #-128]
  40eb94:	bl	40ec74 <ferror@plt+0xc7a4>
  40eb98:	ldur	w8, [x29, #-140]
  40eb9c:	stur	w8, [x29, #-4]
  40eba0:	ldur	w0, [x29, #-4]
  40eba4:	add	sp, sp, #0x9e0
  40eba8:	ldr	x28, [sp, #16]
  40ebac:	ldp	x29, x30, [sp], #32
  40ebb0:	ret
  40ebb4:	sub	sp, sp, #0x30
  40ebb8:	stp	x29, x30, [sp, #32]
  40ebbc:	add	x29, sp, #0x20
  40ebc0:	mov	x2, #0xc0                  	// #192
  40ebc4:	stur	x0, [x29, #-8]
  40ebc8:	str	x1, [sp, #16]
  40ebcc:	ldr	x8, [sp, #16]
  40ebd0:	add	x8, x8, #0x4
  40ebd4:	str	x8, [sp, #8]
  40ebd8:	ldur	x0, [x29, #-8]
  40ebdc:	mov	w9, wzr
  40ebe0:	mov	w1, w9
  40ebe4:	bl	402100 <memset@plt>
  40ebe8:	ldr	x8, [sp, #8]
  40ebec:	ldr	x8, [x8, #8]
  40ebf0:	ldur	x10, [x29, #-8]
  40ebf4:	str	x8, [x10]
  40ebf8:	ldr	x8, [sp, #8]
  40ebfc:	ldr	x8, [x8, #16]
  40ec00:	ldur	x10, [x29, #-8]
  40ec04:	str	x8, [x10, #16]
  40ec08:	ldr	x8, [sp, #8]
  40ec0c:	ldr	x8, [x8, #40]
  40ec10:	ldur	x10, [x29, #-8]
  40ec14:	str	x8, [x10, #8]
  40ec18:	ldr	x8, [sp, #8]
  40ec1c:	ldr	x8, [x8, #48]
  40ec20:	ldur	x10, [x29, #-8]
  40ec24:	str	x8, [x10, #24]
  40ec28:	ldr	x8, [sp, #8]
  40ec2c:	ldr	x8, [x8, #104]
  40ec30:	ldur	x10, [x29, #-8]
  40ec34:	str	x8, [x10, #32]
  40ec38:	ldr	x8, [sp, #8]
  40ec3c:	ldr	x8, [x8, #112]
  40ec40:	ldur	x10, [x29, #-8]
  40ec44:	str	x8, [x10, #40]
  40ec48:	ldr	x8, [sp, #8]
  40ec4c:	ldr	x8, [x8, #184]
  40ec50:	ldur	x10, [x29, #-8]
  40ec54:	str	x8, [x10, #64]
  40ec58:	ldr	x8, [sp, #8]
  40ec5c:	ldr	x8, [x8, #248]
  40ec60:	ldur	x10, [x29, #-8]
  40ec64:	str	x8, [x10, #104]
  40ec68:	ldp	x29, x30, [sp, #32]
  40ec6c:	add	sp, sp, #0x30
  40ec70:	ret
  40ec74:	sub	sp, sp, #0x30
  40ec78:	str	x0, [sp, #40]
  40ec7c:	str	x1, [sp, #32]
  40ec80:	ldr	x8, [sp, #40]
  40ec84:	str	x8, [sp, #24]
  40ec88:	ldr	x8, [sp, #32]
  40ec8c:	str	x8, [sp, #16]
  40ec90:	ldr	x8, [sp, #16]
  40ec94:	add	x8, x8, #0x60
  40ec98:	str	x8, [sp, #8]
  40ec9c:	ldr	x8, [sp, #16]
  40eca0:	ldr	x9, [sp, #8]
  40eca4:	cmp	x8, x9
  40eca8:	b.cs	40ecd4 <ferror@plt+0xc804>  // b.hs, b.nlast
  40ecac:	ldr	x8, [sp, #16]
  40ecb0:	add	x9, x8, #0x4
  40ecb4:	str	x9, [sp, #16]
  40ecb8:	ldr	w10, [x8]
  40ecbc:	mov	w8, w10
  40ecc0:	ldr	x9, [sp, #24]
  40ecc4:	add	x11, x9, #0x8
  40ecc8:	str	x11, [sp, #24]
  40eccc:	str	x8, [x9]
  40ecd0:	b	40ec9c <ferror@plt+0xc7cc>
  40ecd4:	add	sp, sp, #0x30
  40ecd8:	ret
  40ecdc:	sub	sp, sp, #0x60
  40ece0:	stp	x29, x30, [sp, #80]
  40ece4:	add	x29, sp, #0x50
  40ece8:	stur	x0, [x29, #-8]
  40ecec:	stur	x1, [x29, #-16]
  40ecf0:	stur	x2, [x29, #-24]
  40ecf4:	ldur	x0, [x29, #-16]
  40ecf8:	bl	401ee0 <strlen@plt>
  40ecfc:	stur	x0, [x29, #-32]
  40ed00:	ldur	x8, [x29, #-24]
  40ed04:	cbz	x8, 40ed74 <ferror@plt+0xc8a4>
  40ed08:	ldur	x8, [x29, #-32]
  40ed0c:	str	x8, [sp, #32]
  40ed10:	ldur	x8, [x29, #-24]
  40ed14:	subs	x8, x8, #0x1
  40ed18:	str	x8, [sp, #24]
  40ed1c:	ldr	x8, [sp, #32]
  40ed20:	ldr	x9, [sp, #24]
  40ed24:	cmp	x8, x9
  40ed28:	b.cs	40ed38 <ferror@plt+0xc868>  // b.hs, b.nlast
  40ed2c:	ldr	x8, [sp, #32]
  40ed30:	str	x8, [sp, #8]
  40ed34:	b	40ed40 <ferror@plt+0xc870>
  40ed38:	ldr	x8, [sp, #24]
  40ed3c:	str	x8, [sp, #8]
  40ed40:	ldr	x8, [sp, #8]
  40ed44:	str	x8, [sp, #16]
  40ed48:	ldr	x8, [sp, #16]
  40ed4c:	str	x8, [sp, #40]
  40ed50:	ldur	x0, [x29, #-8]
  40ed54:	ldur	x1, [x29, #-16]
  40ed58:	ldr	x2, [sp, #40]
  40ed5c:	bl	401ea0 <memcpy@plt>
  40ed60:	ldur	x8, [x29, #-8]
  40ed64:	ldr	x9, [sp, #40]
  40ed68:	add	x8, x8, x9
  40ed6c:	mov	w10, #0x0                   	// #0
  40ed70:	strb	w10, [x8]
  40ed74:	ldur	x0, [x29, #-32]
  40ed78:	ldp	x29, x30, [sp, #80]
  40ed7c:	add	sp, sp, #0x60
  40ed80:	ret
  40ed84:	sub	sp, sp, #0x50
  40ed88:	stp	x29, x30, [sp, #64]
  40ed8c:	add	x29, sp, #0x40
  40ed90:	stur	x0, [x29, #-16]
  40ed94:	stur	x1, [x29, #-24]
  40ed98:	str	x2, [sp, #32]
  40ed9c:	ldur	x0, [x29, #-16]
  40eda0:	bl	401ee0 <strlen@plt>
  40eda4:	str	x0, [sp, #24]
  40eda8:	ldr	x8, [sp, #24]
  40edac:	ldr	x9, [sp, #32]
  40edb0:	cmp	x8, x9
  40edb4:	b.cc	40edd8 <ferror@plt+0xc908>  // b.lo, b.ul, b.last
  40edb8:	ldr	x8, [sp, #24]
  40edbc:	ldur	x0, [x29, #-24]
  40edc0:	str	x8, [sp, #16]
  40edc4:	bl	401ee0 <strlen@plt>
  40edc8:	ldr	x8, [sp, #16]
  40edcc:	add	x9, x8, x0
  40edd0:	stur	x9, [x29, #-8]
  40edd4:	b	40ee0c <ferror@plt+0xc93c>
  40edd8:	ldr	x8, [sp, #24]
  40eddc:	ldur	x9, [x29, #-16]
  40ede0:	ldr	x10, [sp, #24]
  40ede4:	add	x0, x9, x10
  40ede8:	ldur	x1, [x29, #-24]
  40edec:	ldr	x9, [sp, #32]
  40edf0:	ldr	x10, [sp, #24]
  40edf4:	subs	x2, x9, x10
  40edf8:	str	x8, [sp, #8]
  40edfc:	bl	40ecdc <ferror@plt+0xc80c>
  40ee00:	ldr	x8, [sp, #8]
  40ee04:	add	x9, x8, x0
  40ee08:	stur	x9, [x29, #-8]
  40ee0c:	ldur	x0, [x29, #-8]
  40ee10:	ldp	x29, x30, [sp, #64]
  40ee14:	add	sp, sp, #0x50
  40ee18:	ret
  40ee1c:	sub	sp, sp, #0x30
  40ee20:	stp	x29, x30, [sp, #32]
  40ee24:	add	x29, sp, #0x20
  40ee28:	bl	401fd0 <getuid@plt>
  40ee2c:	cbz	w0, 40eeb8 <ferror@plt+0xc9e8>
  40ee30:	bl	401f70 <geteuid@plt>
  40ee34:	cbz	w0, 40eeb8 <ferror@plt+0xc9e8>
  40ee38:	mov	w8, #0xc                   	// #12
  40ee3c:	stur	w8, [x29, #-12]
  40ee40:	mov	w8, #0x2                   	// #2
  40ee44:	str	w8, [sp, #16]
  40ee48:	bl	402250 <cap_get_proc@plt>
  40ee4c:	stur	x0, [x29, #-8]
  40ee50:	ldur	x9, [x29, #-8]
  40ee54:	cbnz	x9, 40ee60 <ferror@plt+0xc990>
  40ee58:	mov	w0, #0x1                   	// #1
  40ee5c:	bl	401f00 <exit@plt>
  40ee60:	ldur	x0, [x29, #-8]
  40ee64:	ldur	w1, [x29, #-12]
  40ee68:	ldr	w2, [sp, #16]
  40ee6c:	add	x3, sp, #0xc
  40ee70:	bl	402130 <cap_get_flag@plt>
  40ee74:	cbz	w0, 40ee80 <ferror@plt+0xc9b0>
  40ee78:	mov	w0, #0x1                   	// #1
  40ee7c:	bl	401f00 <exit@plt>
  40ee80:	ldr	w8, [sp, #12]
  40ee84:	cbnz	w8, 40eeb0 <ferror@plt+0xc9e0>
  40ee88:	ldur	x0, [x29, #-8]
  40ee8c:	bl	402370 <cap_clear@plt>
  40ee90:	cbz	w0, 40ee9c <ferror@plt+0xc9cc>
  40ee94:	mov	w0, #0x1                   	// #1
  40ee98:	bl	401f00 <exit@plt>
  40ee9c:	ldur	x0, [x29, #-8]
  40eea0:	bl	402170 <cap_set_proc@plt>
  40eea4:	cbz	w0, 40eeb0 <ferror@plt+0xc9e0>
  40eea8:	mov	w0, #0x1                   	// #1
  40eeac:	bl	401f00 <exit@plt>
  40eeb0:	ldur	x0, [x29, #-8]
  40eeb4:	bl	4023c0 <cap_free@plt>
  40eeb8:	ldp	x29, x30, [sp, #32]
  40eebc:	add	sp, sp, #0x30
  40eec0:	ret
  40eec4:	sub	sp, sp, #0x40
  40eec8:	stp	x29, x30, [sp, #48]
  40eecc:	add	x29, sp, #0x30
  40eed0:	add	x8, sp, #0x8
  40eed4:	stur	x0, [x29, #-16]
  40eed8:	str	x1, [sp, #24]
  40eedc:	ldr	x0, [sp, #24]
  40eee0:	mov	x1, x8
  40eee4:	bl	401f60 <strtod@plt>
  40eee8:	str	d0, [sp, #16]
  40eeec:	ldr	x8, [sp, #8]
  40eef0:	ldr	x9, [sp, #24]
  40eef4:	cmp	x8, x9
  40eef8:	b.ne	40ef08 <ferror@plt+0xca38>  // b.any
  40eefc:	mov	w8, #0xffffffff            	// #-1
  40ef00:	stur	w8, [x29, #-4]
  40ef04:	b	40f034 <ferror@plt+0xcb64>
  40ef08:	ldr	x8, [sp, #8]
  40ef0c:	ldrb	w9, [x8]
  40ef10:	cbz	w9, 40f020 <ferror@plt+0xcb50>
  40ef14:	ldr	x0, [sp, #8]
  40ef18:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40ef1c:	add	x1, x1, #0x935
  40ef20:	bl	402140 <strcasecmp@plt>
  40ef24:	cbz	w0, 40ef50 <ferror@plt+0xca80>
  40ef28:	ldr	x0, [sp, #8]
  40ef2c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40ef30:	add	x1, x1, #0x94c
  40ef34:	bl	402140 <strcasecmp@plt>
  40ef38:	cbz	w0, 40ef50 <ferror@plt+0xca80>
  40ef3c:	ldr	x0, [sp, #8]
  40ef40:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40ef44:	add	x1, x1, #0x951
  40ef48:	bl	402140 <strcasecmp@plt>
  40ef4c:	cbnz	w0, 40ef6c <ferror@plt+0xca9c>
  40ef50:	ldr	d0, [sp, #16]
  40ef54:	mov	x8, #0x848000000000        	// #145685290680320
  40ef58:	movk	x8, #0x412e, lsl #48
  40ef5c:	fmov	d1, x8
  40ef60:	fmul	d0, d0, d1
  40ef64:	str	d0, [sp, #16]
  40ef68:	b	40f020 <ferror@plt+0xcb50>
  40ef6c:	ldr	x0, [sp, #8]
  40ef70:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40ef74:	add	x1, x1, #0xcb4
  40ef78:	bl	402140 <strcasecmp@plt>
  40ef7c:	cbz	w0, 40efa8 <ferror@plt+0xcad8>
  40ef80:	ldr	x0, [sp, #8]
  40ef84:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40ef88:	add	x1, x1, #0x94b
  40ef8c:	bl	402140 <strcasecmp@plt>
  40ef90:	cbz	w0, 40efa8 <ferror@plt+0xcad8>
  40ef94:	ldr	x0, [sp, #8]
  40ef98:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40ef9c:	add	x1, x1, #0x950
  40efa0:	bl	402140 <strcasecmp@plt>
  40efa4:	cbnz	w0, 40efc4 <ferror@plt+0xcaf4>
  40efa8:	ldr	d0, [sp, #16]
  40efac:	mov	x8, #0x400000000000        	// #70368744177664
  40efb0:	movk	x8, #0x408f, lsl #48
  40efb4:	fmov	d1, x8
  40efb8:	fmul	d0, d0, d1
  40efbc:	str	d0, [sp, #16]
  40efc0:	b	40f020 <ferror@plt+0xcb50>
  40efc4:	ldr	x0, [sp, #8]
  40efc8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40efcc:	add	x1, x1, #0xccd
  40efd0:	bl	402140 <strcasecmp@plt>
  40efd4:	cbz	w0, 40f000 <ferror@plt+0xcb30>
  40efd8:	ldr	x0, [sp, #8]
  40efdc:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40efe0:	add	x1, x1, #0xc7e
  40efe4:	bl	402140 <strcasecmp@plt>
  40efe8:	cbz	w0, 40f000 <ferror@plt+0xcb30>
  40efec:	ldr	x0, [sp, #8]
  40eff0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40eff4:	add	x1, x1, #0xc83
  40eff8:	bl	402140 <strcasecmp@plt>
  40effc:	cbnz	w0, 40f014 <ferror@plt+0xcb44>
  40f000:	ldr	d0, [sp, #16]
  40f004:	fmov	d1, #1.000000000000000000e+00
  40f008:	fmul	d0, d0, d1
  40f00c:	str	d0, [sp, #16]
  40f010:	b	40f020 <ferror@plt+0xcb50>
  40f014:	mov	w8, #0xffffffff            	// #-1
  40f018:	stur	w8, [x29, #-4]
  40f01c:	b	40f034 <ferror@plt+0xcb64>
  40f020:	ldr	d0, [sp, #16]
  40f024:	fcvtzu	w8, d0
  40f028:	ldur	x9, [x29, #-16]
  40f02c:	str	w8, [x9]
  40f030:	stur	wzr, [x29, #-4]
  40f034:	ldur	w0, [x29, #-4]
  40f038:	ldp	x29, x30, [sp, #48]
  40f03c:	add	sp, sp, #0x40
  40f040:	ret
  40f044:	sub	sp, sp, #0x20
  40f048:	stp	x29, x30, [sp, #16]
  40f04c:	add	x29, sp, #0x10
  40f050:	mov	w8, #0x3f                  	// #63
  40f054:	stur	w0, [x29, #-4]
  40f058:	str	x1, [sp]
  40f05c:	ldr	x0, [sp]
  40f060:	ldur	w2, [x29, #-4]
  40f064:	mov	w1, w8
  40f068:	bl	40f07c <ferror@plt+0xcbac>
  40f06c:	ldr	x0, [sp]
  40f070:	ldp	x29, x30, [sp, #16]
  40f074:	add	sp, sp, #0x20
  40f078:	ret
  40f07c:	sub	sp, sp, #0x30
  40f080:	stp	x29, x30, [sp, #32]
  40f084:	add	x29, sp, #0x20
  40f088:	mov	x8, #0x848000000000        	// #145685290680320
  40f08c:	movk	x8, #0x412e, lsl #48
  40f090:	fmov	d0, x8
  40f094:	stur	x0, [x29, #-8]
  40f098:	stur	w1, [x29, #-12]
  40f09c:	str	w2, [sp, #16]
  40f0a0:	ldr	s1, [sp, #16]
  40f0a4:	mov	v2.16b, v1.16b
  40f0a8:	ucvtf	d2, d2
  40f0ac:	str	d2, [sp, #8]
  40f0b0:	ldr	d2, [sp, #8]
  40f0b4:	fcmp	d2, d0
  40f0b8:	cset	w9, ge  // ge = tcont
  40f0bc:	tbnz	w9, #0, 40f0c4 <ferror@plt+0xcbf4>
  40f0c0:	b	40f0f0 <ferror@plt+0xcc20>
  40f0c4:	ldur	x0, [x29, #-8]
  40f0c8:	ldursw	x1, [x29, #-12]
  40f0cc:	ldr	d0, [sp, #8]
  40f0d0:	mov	x8, #0x848000000000        	// #145685290680320
  40f0d4:	movk	x8, #0x412e, lsl #48
  40f0d8:	fmov	d1, x8
  40f0dc:	fdiv	d0, d0, d1
  40f0e0:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f0e4:	add	x2, x2, #0xcaa
  40f0e8:	bl	402020 <snprintf@plt>
  40f0ec:	b	40f154 <ferror@plt+0xcc84>
  40f0f0:	ldr	d0, [sp, #8]
  40f0f4:	mov	x8, #0x400000000000        	// #70368744177664
  40f0f8:	movk	x8, #0x408f, lsl #48
  40f0fc:	fmov	d1, x8
  40f100:	fcmp	d0, d1
  40f104:	cset	w9, ge  // ge = tcont
  40f108:	tbnz	w9, #0, 40f110 <ferror@plt+0xcc40>
  40f10c:	b	40f13c <ferror@plt+0xcc6c>
  40f110:	ldur	x0, [x29, #-8]
  40f114:	ldursw	x1, [x29, #-12]
  40f118:	ldr	d0, [sp, #8]
  40f11c:	mov	x8, #0x400000000000        	// #70368744177664
  40f120:	movk	x8, #0x408f, lsl #48
  40f124:	fmov	d1, x8
  40f128:	fdiv	d0, d0, d1
  40f12c:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f130:	add	x2, x2, #0xcb0
  40f134:	bl	402020 <snprintf@plt>
  40f138:	b	40f154 <ferror@plt+0xcc84>
  40f13c:	ldur	x0, [x29, #-8]
  40f140:	ldursw	x1, [x29, #-12]
  40f144:	ldr	w3, [sp, #16]
  40f148:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f14c:	add	x2, x2, #0xcb7
  40f150:	bl	402020 <snprintf@plt>
  40f154:	ldp	x29, x30, [sp, #32]
  40f158:	add	sp, sp, #0x30
  40f15c:	ret
  40f160:	sub	sp, sp, #0x40
  40f164:	stp	x29, x30, [sp, #48]
  40f168:	add	x29, sp, #0x30
  40f16c:	add	x8, sp, #0x8
  40f170:	stur	x0, [x29, #-16]
  40f174:	str	x1, [sp, #24]
  40f178:	ldr	x0, [sp, #24]
  40f17c:	mov	x1, x8
  40f180:	bl	401f60 <strtod@plt>
  40f184:	str	d0, [sp, #16]
  40f188:	ldr	x8, [sp, #8]
  40f18c:	ldr	x9, [sp, #24]
  40f190:	cmp	x8, x9
  40f194:	b.ne	40f1a4 <ferror@plt+0xccd4>  // b.any
  40f198:	mov	w8, #0xffffffff            	// #-1
  40f19c:	stur	w8, [x29, #-4]
  40f1a0:	b	40f328 <ferror@plt+0xce58>
  40f1a4:	ldr	x8, [sp, #8]
  40f1a8:	ldrb	w9, [x8]
  40f1ac:	cbz	w9, 40f314 <ferror@plt+0xce44>
  40f1b0:	ldr	x0, [sp, #8]
  40f1b4:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f1b8:	add	x1, x1, #0x935
  40f1bc:	bl	402140 <strcasecmp@plt>
  40f1c0:	cbz	w0, 40f1ec <ferror@plt+0xcd1c>
  40f1c4:	ldr	x0, [sp, #8]
  40f1c8:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f1cc:	add	x1, x1, #0x94c
  40f1d0:	bl	402140 <strcasecmp@plt>
  40f1d4:	cbz	w0, 40f1ec <ferror@plt+0xcd1c>
  40f1d8:	ldr	x0, [sp, #8]
  40f1dc:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f1e0:	add	x1, x1, #0x951
  40f1e4:	bl	402140 <strcasecmp@plt>
  40f1e8:	cbnz	w0, 40f208 <ferror@plt+0xcd38>
  40f1ec:	ldr	d0, [sp, #16]
  40f1f0:	mov	x8, #0xcd6500000000        	// #225833675390976
  40f1f4:	movk	x8, #0x41cd, lsl #48
  40f1f8:	fmov	d1, x8
  40f1fc:	fmul	d0, d0, d1
  40f200:	str	d0, [sp, #16]
  40f204:	b	40f314 <ferror@plt+0xce44>
  40f208:	ldr	x0, [sp, #8]
  40f20c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f210:	add	x1, x1, #0xcb4
  40f214:	bl	402140 <strcasecmp@plt>
  40f218:	cbz	w0, 40f244 <ferror@plt+0xcd74>
  40f21c:	ldr	x0, [sp, #8]
  40f220:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f224:	add	x1, x1, #0x94b
  40f228:	bl	402140 <strcasecmp@plt>
  40f22c:	cbz	w0, 40f244 <ferror@plt+0xcd74>
  40f230:	ldr	x0, [sp, #8]
  40f234:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f238:	add	x1, x1, #0x950
  40f23c:	bl	402140 <strcasecmp@plt>
  40f240:	cbnz	w0, 40f260 <ferror@plt+0xcd90>
  40f244:	ldr	d0, [sp, #16]
  40f248:	mov	x8, #0x848000000000        	// #145685290680320
  40f24c:	movk	x8, #0x412e, lsl #48
  40f250:	fmov	d1, x8
  40f254:	fmul	d0, d0, d1
  40f258:	str	d0, [sp, #16]
  40f25c:	b	40f314 <ferror@plt+0xce44>
  40f260:	ldr	x0, [sp, #8]
  40f264:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f268:	add	x1, x1, #0xccd
  40f26c:	bl	402140 <strcasecmp@plt>
  40f270:	cbz	w0, 40f29c <ferror@plt+0xcdcc>
  40f274:	ldr	x0, [sp, #8]
  40f278:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f27c:	add	x1, x1, #0xc7e
  40f280:	bl	402140 <strcasecmp@plt>
  40f284:	cbz	w0, 40f29c <ferror@plt+0xcdcc>
  40f288:	ldr	x0, [sp, #8]
  40f28c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f290:	add	x1, x1, #0xc83
  40f294:	bl	402140 <strcasecmp@plt>
  40f298:	cbnz	w0, 40f2b8 <ferror@plt+0xcde8>
  40f29c:	ldr	d0, [sp, #16]
  40f2a0:	mov	x8, #0x400000000000        	// #70368744177664
  40f2a4:	movk	x8, #0x408f, lsl #48
  40f2a8:	fmov	d1, x8
  40f2ac:	fmul	d0, d0, d1
  40f2b0:	str	d0, [sp, #16]
  40f2b4:	b	40f314 <ferror@plt+0xce44>
  40f2b8:	ldr	x0, [sp, #8]
  40f2bc:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40f2c0:	add	x1, x1, #0x2b3
  40f2c4:	bl	402140 <strcasecmp@plt>
  40f2c8:	cbz	w0, 40f2f4 <ferror@plt+0xce24>
  40f2cc:	ldr	x0, [sp, #8]
  40f2d0:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f2d4:	add	x1, x1, #0xc89
  40f2d8:	bl	402140 <strcasecmp@plt>
  40f2dc:	cbz	w0, 40f2f4 <ferror@plt+0xce24>
  40f2e0:	ldr	x0, [sp, #8]
  40f2e4:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40f2e8:	add	x1, x1, #0xc8e
  40f2ec:	bl	402140 <strcasecmp@plt>
  40f2f0:	cbnz	w0, 40f308 <ferror@plt+0xce38>
  40f2f4:	ldr	d0, [sp, #16]
  40f2f8:	fmov	d1, #1.000000000000000000e+00
  40f2fc:	fmul	d0, d0, d1
  40f300:	str	d0, [sp, #16]
  40f304:	b	40f314 <ferror@plt+0xce44>
  40f308:	mov	w8, #0xffffffff            	// #-1
  40f30c:	stur	w8, [x29, #-4]
  40f310:	b	40f328 <ferror@plt+0xce58>
  40f314:	ldr	d0, [sp, #16]
  40f318:	fcvtzs	x8, d0
  40f31c:	ldur	x9, [x29, #-16]
  40f320:	str	x8, [x9]
  40f324:	stur	wzr, [x29, #-4]
  40f328:	ldur	w0, [x29, #-4]
  40f32c:	ldp	x29, x30, [sp, #48]
  40f330:	add	sp, sp, #0x40
  40f334:	ret
  40f338:	sub	sp, sp, #0x20
  40f33c:	stp	x29, x30, [sp, #16]
  40f340:	add	x29, sp, #0x10
  40f344:	mov	w8, #0x3f                  	// #63
  40f348:	str	x0, [sp, #8]
  40f34c:	str	x1, [sp]
  40f350:	ldr	x0, [sp]
  40f354:	ldr	x2, [sp, #8]
  40f358:	mov	w1, w8
  40f35c:	bl	40f370 <ferror@plt+0xcea0>
  40f360:	ldr	x0, [sp]
  40f364:	ldp	x29, x30, [sp, #16]
  40f368:	add	sp, sp, #0x20
  40f36c:	ret
  40f370:	sub	sp, sp, #0x30
  40f374:	stp	x29, x30, [sp, #32]
  40f378:	add	x29, sp, #0x20
  40f37c:	mov	x8, #0xca00                	// #51712
  40f380:	movk	x8, #0x3b9a, lsl #16
  40f384:	stur	x0, [x29, #-8]
  40f388:	stur	w1, [x29, #-12]
  40f38c:	str	x2, [sp, #8]
  40f390:	ldr	x9, [sp, #8]
  40f394:	scvtf	d0, x9
  40f398:	str	d0, [sp]
  40f39c:	ldr	x9, [sp, #8]
  40f3a0:	cmp	x9, x8
  40f3a4:	b.lt	40f3d4 <ferror@plt+0xcf04>  // b.tstop
  40f3a8:	ldur	x0, [x29, #-8]
  40f3ac:	ldursw	x1, [x29, #-12]
  40f3b0:	ldr	d0, [sp]
  40f3b4:	mov	x8, #0xcd6500000000        	// #225833675390976
  40f3b8:	movk	x8, #0x41cd, lsl #48
  40f3bc:	fmov	d1, x8
  40f3c0:	fdiv	d0, d0, d1
  40f3c4:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f3c8:	add	x2, x2, #0xcbc
  40f3cc:	bl	402020 <snprintf@plt>
  40f3d0:	b	40f464 <ferror@plt+0xcf94>
  40f3d4:	ldr	x8, [sp, #8]
  40f3d8:	mov	x9, #0x4240                	// #16960
  40f3dc:	movk	x9, #0xf, lsl #16
  40f3e0:	cmp	x8, x9
  40f3e4:	b.lt	40f414 <ferror@plt+0xcf44>  // b.tstop
  40f3e8:	ldur	x0, [x29, #-8]
  40f3ec:	ldursw	x1, [x29, #-12]
  40f3f0:	ldr	d0, [sp]
  40f3f4:	mov	x8, #0x848000000000        	// #145685290680320
  40f3f8:	movk	x8, #0x412e, lsl #48
  40f3fc:	fmov	d1, x8
  40f400:	fdiv	d0, d0, d1
  40f404:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f408:	add	x2, x2, #0xcc2
  40f40c:	bl	402020 <snprintf@plt>
  40f410:	b	40f464 <ferror@plt+0xcf94>
  40f414:	ldr	x8, [sp, #8]
  40f418:	cmp	x8, #0x3e8
  40f41c:	b.lt	40f44c <ferror@plt+0xcf7c>  // b.tstop
  40f420:	ldur	x0, [x29, #-8]
  40f424:	ldursw	x1, [x29, #-12]
  40f428:	ldr	d0, [sp]
  40f42c:	mov	x8, #0x400000000000        	// #70368744177664
  40f430:	movk	x8, #0x408f, lsl #48
  40f434:	fmov	d1, x8
  40f438:	fdiv	d0, d0, d1
  40f43c:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f440:	add	x2, x2, #0xcc9
  40f444:	bl	402020 <snprintf@plt>
  40f448:	b	40f464 <ferror@plt+0xcf94>
  40f44c:	ldur	x0, [x29, #-8]
  40f450:	ldursw	x1, [x29, #-12]
  40f454:	ldr	x3, [sp, #8]
  40f458:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f45c:	add	x2, x2, #0xcd0
  40f460:	bl	402020 <snprintf@plt>
  40f464:	ldp	x29, x30, [sp, #32]
  40f468:	add	sp, sp, #0x30
  40f46c:	ret
  40f470:	sub	sp, sp, #0x40
  40f474:	stp	x29, x30, [sp, #48]
  40f478:	add	x29, sp, #0x30
  40f47c:	stur	x0, [x29, #-16]
  40f480:	str	x1, [sp, #24]
  40f484:	str	wzr, [sp, #20]
  40f488:	ldr	w8, [sp, #20]
  40f48c:	cmp	w8, #0x4
  40f490:	b.ge	40f548 <ferror@plt+0xd078>  // b.tcont
  40f494:	ldr	x0, [sp, #24]
  40f498:	mov	x1, sp
  40f49c:	mov	w8, wzr
  40f4a0:	mov	w2, w8
  40f4a4:	bl	401ed0 <strtoul@plt>
  40f4a8:	str	x0, [sp, #8]
  40f4ac:	ldr	x9, [sp, #8]
  40f4b0:	cmp	x9, #0xff
  40f4b4:	b.ls	40f4c4 <ferror@plt+0xcff4>  // b.plast
  40f4b8:	mov	w8, #0xffffffff            	// #-1
  40f4bc:	stur	w8, [x29, #-4]
  40f4c0:	b	40f550 <ferror@plt+0xd080>
  40f4c4:	ldr	x8, [sp]
  40f4c8:	ldr	x9, [sp, #24]
  40f4cc:	cmp	x8, x9
  40f4d0:	b.ne	40f4e0 <ferror@plt+0xd010>  // b.any
  40f4d4:	mov	w8, #0xffffffff            	// #-1
  40f4d8:	stur	w8, [x29, #-4]
  40f4dc:	b	40f550 <ferror@plt+0xd080>
  40f4e0:	ldr	x8, [sp, #8]
  40f4e4:	ldur	x9, [x29, #-16]
  40f4e8:	ldrsw	x10, [sp, #20]
  40f4ec:	add	x9, x9, x10
  40f4f0:	strb	w8, [x9]
  40f4f4:	ldr	x9, [sp]
  40f4f8:	ldrb	w8, [x9]
  40f4fc:	cbnz	w8, 40f504 <ferror@plt+0xd034>
  40f500:	b	40f548 <ferror@plt+0xd078>
  40f504:	ldr	w8, [sp, #20]
  40f508:	cmp	w8, #0x3
  40f50c:	b.eq	40f520 <ferror@plt+0xd050>  // b.none
  40f510:	ldr	x8, [sp]
  40f514:	ldrb	w9, [x8]
  40f518:	cmp	w9, #0x2e
  40f51c:	b.eq	40f52c <ferror@plt+0xd05c>  // b.none
  40f520:	mov	w8, #0xffffffff            	// #-1
  40f524:	stur	w8, [x29, #-4]
  40f528:	b	40f550 <ferror@plt+0xd080>
  40f52c:	ldr	x8, [sp]
  40f530:	add	x8, x8, #0x1
  40f534:	str	x8, [sp, #24]
  40f538:	ldr	w8, [sp, #20]
  40f53c:	add	w8, w8, #0x1
  40f540:	str	w8, [sp, #20]
  40f544:	b	40f488 <ferror@plt+0xcfb8>
  40f548:	mov	w8, #0x1                   	// #1
  40f54c:	stur	w8, [x29, #-4]
  40f550:	ldur	w0, [x29, #-4]
  40f554:	ldp	x29, x30, [sp, #48]
  40f558:	add	sp, sp, #0x40
  40f55c:	ret
  40f560:	sub	sp, sp, #0x10
  40f564:	mov	w8, #0x1505                	// #5381
  40f568:	str	x0, [sp, #8]
  40f56c:	str	w8, [sp, #4]
  40f570:	ldr	x8, [sp, #8]
  40f574:	ldrb	w9, [x8]
  40f578:	cbz	w9, 40f5a4 <ferror@plt+0xd0d4>
  40f57c:	ldr	w8, [sp, #4]
  40f580:	ldr	w9, [sp, #4]
  40f584:	add	w8, w9, w8, lsl #5
  40f588:	ldr	x10, [sp, #8]
  40f58c:	add	x11, x10, #0x1
  40f590:	str	x11, [sp, #8]
  40f594:	ldrb	w9, [x10]
  40f598:	add	w8, w8, w9
  40f59c:	str	w8, [sp, #4]
  40f5a0:	b	40f570 <ferror@plt+0xd0a0>
  40f5a4:	ldr	w0, [sp, #4]
  40f5a8:	add	sp, sp, #0x10
  40f5ac:	ret
  40f5b0:	stp	x29, x30, [sp, #-32]!
  40f5b4:	str	x28, [sp, #16]
  40f5b8:	mov	x29, sp
  40f5bc:	sub	sp, sp, #0x1e0
  40f5c0:	stur	x0, [x29, #-16]
  40f5c4:	stur	x1, [x29, #-24]
  40f5c8:	ldur	x8, [x29, #-16]
  40f5cc:	add	x8, x8, #0x10
  40f5d0:	stur	x8, [x29, #-32]
  40f5d4:	ldur	x8, [x29, #-16]
  40f5d8:	ldrh	w9, [x8, #4]
  40f5dc:	cmp	w9, #0x10
  40f5e0:	b.eq	40f5fc <ferror@plt+0xd12c>  // b.none
  40f5e4:	ldur	x8, [x29, #-16]
  40f5e8:	ldrh	w9, [x8, #4]
  40f5ec:	cmp	w9, #0x11
  40f5f0:	b.eq	40f5fc <ferror@plt+0xd12c>  // b.none
  40f5f4:	stur	wzr, [x29, #-4]
  40f5f8:	b	40f6ac <ferror@plt+0xd1dc>
  40f5fc:	ldur	x8, [x29, #-16]
  40f600:	ldr	w9, [x8]
  40f604:	mov	w8, w9
  40f608:	cmp	x8, #0x20
  40f60c:	b.cs	40f61c <ferror@plt+0xd14c>  // b.hs, b.nlast
  40f610:	mov	w8, #0xffffffff            	// #-1
  40f614:	stur	w8, [x29, #-4]
  40f618:	b	40f6ac <ferror@plt+0xd1dc>
  40f61c:	ldur	x8, [x29, #-32]
  40f620:	ldr	w0, [x8, #4]
  40f624:	bl	40f6c0 <ferror@plt+0xd1f0>
  40f628:	stur	x0, [x29, #-40]
  40f62c:	ldur	x8, [x29, #-16]
  40f630:	ldrh	w9, [x8, #4]
  40f634:	cmp	w9, #0x11
  40f638:	b.ne	40f654 <ferror@plt+0xd184>  // b.any
  40f63c:	ldur	x8, [x29, #-40]
  40f640:	cbz	x8, 40f64c <ferror@plt+0xd17c>
  40f644:	ldur	x0, [x29, #-40]
  40f648:	bl	40f75c <ferror@plt+0xd28c>
  40f64c:	stur	wzr, [x29, #-4]
  40f650:	b	40f6ac <ferror@plt+0xd1dc>
  40f654:	ldur	x8, [x29, #-32]
  40f658:	add	x2, x8, #0x10
  40f65c:	ldur	x8, [x29, #-16]
  40f660:	ldr	w9, [x8]
  40f664:	mov	w8, w9
  40f668:	subs	x8, x8, #0x20
  40f66c:	add	x0, sp, #0x8
  40f670:	mov	w1, #0x35                  	// #53
  40f674:	mov	w3, w8
  40f678:	mov	w4, #0xffff8000            	// #-32768
  40f67c:	bl	4165e0 <ferror@plt+0x14110>
  40f680:	ldur	x10, [x29, #-40]
  40f684:	cbz	x10, 40f69c <ferror@plt+0xd1cc>
  40f688:	ldur	x0, [x29, #-40]
  40f68c:	ldur	x1, [x29, #-32]
  40f690:	add	x2, sp, #0x8
  40f694:	bl	40f790 <ferror@plt+0xd2c0>
  40f698:	b	40f6a8 <ferror@plt+0xd1d8>
  40f69c:	ldur	x0, [x29, #-32]
  40f6a0:	add	x1, sp, #0x8
  40f6a4:	bl	40f808 <ferror@plt+0xd338>
  40f6a8:	stur	wzr, [x29, #-4]
  40f6ac:	ldur	w0, [x29, #-4]
  40f6b0:	add	sp, sp, #0x1e0
  40f6b4:	ldr	x28, [sp, #16]
  40f6b8:	ldp	x29, x30, [sp], #32
  40f6bc:	ret
  40f6c0:	sub	sp, sp, #0x40
  40f6c4:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40f6c8:	add	x8, x8, #0xec0
  40f6cc:	str	w0, [sp, #52]
  40f6d0:	ldr	w9, [sp, #52]
  40f6d4:	and	w9, w9, #0x3ff
  40f6d8:	str	w9, [sp, #36]
  40f6dc:	ldr	w9, [sp, #36]
  40f6e0:	mov	w10, w9
  40f6e4:	mov	x11, #0x8                   	// #8
  40f6e8:	mul	x10, x11, x10
  40f6ec:	add	x8, x8, x10
  40f6f0:	ldr	x8, [x8]
  40f6f4:	str	x8, [sp, #40]
  40f6f8:	ldr	x8, [sp, #40]
  40f6fc:	cbz	x8, 40f748 <ferror@plt+0xd278>
  40f700:	ldr	x8, [sp, #40]
  40f704:	str	x8, [sp, #16]
  40f708:	ldr	x8, [sp, #16]
  40f70c:	str	x8, [sp, #8]
  40f710:	ldr	x8, [sp, #8]
  40f714:	str	x8, [sp, #24]
  40f718:	ldr	x8, [sp, #24]
  40f71c:	ldr	w9, [x8, #36]
  40f720:	ldr	w10, [sp, #52]
  40f724:	cmp	w9, w10
  40f728:	b.ne	40f738 <ferror@plt+0xd268>  // b.any
  40f72c:	ldr	x8, [sp, #24]
  40f730:	str	x8, [sp, #56]
  40f734:	b	40f750 <ferror@plt+0xd280>
  40f738:	ldr	x8, [sp, #40]
  40f73c:	ldr	x8, [x8]
  40f740:	str	x8, [sp, #40]
  40f744:	b	40f6f8 <ferror@plt+0xd228>
  40f748:	mov	x8, xzr
  40f74c:	str	x8, [sp, #56]
  40f750:	ldr	x0, [sp, #56]
  40f754:	add	sp, sp, #0x40
  40f758:	ret
  40f75c:	sub	sp, sp, #0x20
  40f760:	stp	x29, x30, [sp, #16]
  40f764:	add	x29, sp, #0x10
  40f768:	str	x0, [sp, #8]
  40f76c:	ldr	x0, [sp, #8]
  40f770:	bl	40ff2c <ferror@plt+0xda5c>
  40f774:	ldr	x0, [sp, #8]
  40f778:	mov	w8, #0x1                   	// #1
  40f77c:	and	w1, w8, #0x1
  40f780:	bl	40ffe4 <ferror@plt+0xdb14>
  40f784:	ldp	x29, x30, [sp, #16]
  40f788:	add	sp, sp, #0x20
  40f78c:	ret
  40f790:	sub	sp, sp, #0x40
  40f794:	stp	x29, x30, [sp, #48]
  40f798:	add	x29, sp, #0x30
  40f79c:	stur	x0, [x29, #-8]
  40f7a0:	stur	x1, [x29, #-16]
  40f7a4:	str	x2, [sp, #24]
  40f7a8:	ldr	x8, [sp, #24]
  40f7ac:	ldr	x8, [x8, #24]
  40f7b0:	cbz	x8, 40f7ec <ferror@plt+0xd31c>
  40f7b4:	ldur	x0, [x29, #-8]
  40f7b8:	ldur	x1, [x29, #-16]
  40f7bc:	ldr	x8, [sp, #24]
  40f7c0:	ldr	x8, [x8, #24]
  40f7c4:	str	x0, [sp, #16]
  40f7c8:	mov	x0, x8
  40f7cc:	str	x1, [sp, #8]
  40f7d0:	bl	41012c <ferror@plt+0xdc5c>
  40f7d4:	ldr	x8, [sp, #16]
  40f7d8:	str	x0, [sp]
  40f7dc:	mov	x0, x8
  40f7e0:	ldr	x1, [sp, #8]
  40f7e4:	ldr	x2, [sp]
  40f7e8:	bl	41009c <ferror@plt+0xdbcc>
  40f7ec:	ldur	x0, [x29, #-8]
  40f7f0:	ldur	x1, [x29, #-16]
  40f7f4:	ldr	x2, [sp, #24]
  40f7f8:	bl	410144 <ferror@plt+0xdc74>
  40f7fc:	ldp	x29, x30, [sp, #48]
  40f800:	add	sp, sp, #0x40
  40f804:	ret
  40f808:	sub	sp, sp, #0x40
  40f80c:	stp	x29, x30, [sp, #48]
  40f810:	add	x29, sp, #0x30
  40f814:	stur	x0, [x29, #-8]
  40f818:	stur	x1, [x29, #-16]
  40f81c:	ldur	x8, [x29, #-16]
  40f820:	ldr	x8, [x8, #24]
  40f824:	cbnz	x8, 40f82c <ferror@plt+0xd35c>
  40f828:	b	40f880 <ferror@plt+0xd3b0>
  40f82c:	ldur	x0, [x29, #-8]
  40f830:	ldur	x8, [x29, #-16]
  40f834:	ldr	x8, [x8, #24]
  40f838:	str	x0, [sp, #16]
  40f83c:	mov	x0, x8
  40f840:	bl	41012c <ferror@plt+0xdc5c>
  40f844:	ldr	x8, [sp, #16]
  40f848:	str	x0, [sp, #8]
  40f84c:	mov	x0, x8
  40f850:	ldr	x1, [sp, #8]
  40f854:	mov	x9, xzr
  40f858:	mov	x2, x9
  40f85c:	bl	4104a8 <ferror@plt+0xdfd8>
  40f860:	str	x0, [sp, #24]
  40f864:	ldr	x8, [sp, #24]
  40f868:	cbnz	x8, 40f870 <ferror@plt+0xd3a0>
  40f86c:	b	40f880 <ferror@plt+0xd3b0>
  40f870:	ldr	x0, [sp, #24]
  40f874:	ldur	x1, [x29, #-8]
  40f878:	ldur	x2, [x29, #-16]
  40f87c:	bl	410368 <ferror@plt+0xde98>
  40f880:	ldp	x29, x30, [sp, #48]
  40f884:	add	sp, sp, #0x40
  40f888:	ret
  40f88c:	sub	sp, sp, #0x20
  40f890:	stp	x29, x30, [sp, #16]
  40f894:	add	x29, sp, #0x10
  40f898:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40f89c:	add	x8, x8, #0xe98
  40f8a0:	mov	x1, #0x10                  	// #16
  40f8a4:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f8a8:	add	x2, x2, #0xcd7
  40f8ac:	stur	w0, [x29, #-4]
  40f8b0:	ldur	w3, [x29, #-4]
  40f8b4:	mov	x0, x8
  40f8b8:	str	x8, [sp]
  40f8bc:	bl	402020 <snprintf@plt>
  40f8c0:	ldr	x8, [sp]
  40f8c4:	mov	x0, x8
  40f8c8:	ldp	x29, x30, [sp, #16]
  40f8cc:	add	sp, sp, #0x20
  40f8d0:	ret
  40f8d4:	sub	sp, sp, #0x30
  40f8d8:	stp	x29, x30, [sp, #32]
  40f8dc:	add	x29, sp, #0x20
  40f8e0:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40f8e4:	add	x8, x8, #0xea8
  40f8e8:	stur	w0, [x29, #-12]
  40f8ec:	ldur	w9, [x29, #-12]
  40f8f0:	str	x8, [sp]
  40f8f4:	cbnz	w9, 40f908 <ferror@plt+0xd438>
  40f8f8:	adrp	x8, 418000 <ferror@plt+0x15b30>
  40f8fc:	add	x8, x8, #0xcdc
  40f900:	stur	x8, [x29, #-8]
  40f904:	b	40f99c <ferror@plt+0xd4cc>
  40f908:	ldur	w0, [x29, #-12]
  40f90c:	bl	40f6c0 <ferror@plt+0xd1f0>
  40f910:	str	x0, [sp, #8]
  40f914:	ldr	x8, [sp, #8]
  40f918:	cbz	x8, 40f92c <ferror@plt+0xd45c>
  40f91c:	ldr	x8, [sp, #8]
  40f920:	add	x8, x8, #0x40
  40f924:	stur	x8, [x29, #-8]
  40f928:	b	40f99c <ferror@plt+0xd4cc>
  40f92c:	ldur	w1, [x29, #-12]
  40f930:	mov	x8, xzr
  40f934:	mov	x0, x8
  40f938:	bl	40f9ac <ferror@plt+0xd4dc>
  40f93c:	ldur	w9, [x29, #-12]
  40f940:	cmp	w0, w9
  40f944:	b.ne	40f96c <ferror@plt+0xd49c>  // b.any
  40f948:	ldur	w0, [x29, #-12]
  40f94c:	bl	40f6c0 <ferror@plt+0xd1f0>
  40f950:	str	x0, [sp, #8]
  40f954:	ldr	x8, [sp, #8]
  40f958:	cbz	x8, 40f96c <ferror@plt+0xd49c>
  40f95c:	ldr	x8, [sp, #8]
  40f960:	add	x8, x8, #0x40
  40f964:	stur	x8, [x29, #-8]
  40f968:	b	40f99c <ferror@plt+0xd4cc>
  40f96c:	ldur	w0, [x29, #-12]
  40f970:	ldr	x1, [sp]
  40f974:	bl	4020f0 <if_indextoname@plt>
  40f978:	cbnz	x0, 40f994 <ferror@plt+0xd4c4>
  40f97c:	ldur	w3, [x29, #-12]
  40f980:	ldr	x0, [sp]
  40f984:	mov	x1, #0x10                  	// #16
  40f988:	adrp	x2, 418000 <ferror@plt+0x15b30>
  40f98c:	add	x2, x2, #0xcd7
  40f990:	bl	402020 <snprintf@plt>
  40f994:	ldr	x8, [sp]
  40f998:	stur	x8, [x29, #-8]
  40f99c:	ldur	x0, [x29, #-8]
  40f9a0:	ldp	x29, x30, [sp, #32]
  40f9a4:	add	sp, sp, #0x30
  40f9a8:	ret
  40f9ac:	stp	x29, x30, [sp, #-32]!
  40f9b0:	str	x28, [sp, #16]
  40f9b4:	mov	x29, sp
  40f9b8:	sub	sp, sp, #0x4d0
  40f9bc:	mov	x2, #0x420                 	// #1056
  40f9c0:	mov	w8, #0x20                  	// #32
  40f9c4:	mov	w9, #0x12                  	// #18
  40f9c8:	mov	w10, #0x1                   	// #1
  40f9cc:	mov	w11, #0x9                   	// #9
  40f9d0:	mov	x12, #0x38                  	// #56
  40f9d4:	mov	w13, wzr
  40f9d8:	add	x14, sp, #0x9c
  40f9dc:	add	x15, sp, #0x60
  40f9e0:	stur	x0, [x29, #-16]
  40f9e4:	stur	w1, [x29, #-20]
  40f9e8:	mov	x0, x14
  40f9ec:	mov	w1, w13
  40f9f0:	str	w8, [sp, #68]
  40f9f4:	str	w9, [sp, #64]
  40f9f8:	str	w10, [sp, #60]
  40f9fc:	str	w11, [sp, #56]
  40fa00:	str	x12, [sp, #48]
  40fa04:	str	w13, [sp, #44]
  40fa08:	str	x14, [sp, #32]
  40fa0c:	str	x15, [sp, #24]
  40fa10:	bl	402100 <memset@plt>
  40fa14:	ldr	w8, [sp, #68]
  40fa18:	str	w8, [sp, #156]
  40fa1c:	ldr	w9, [sp, #64]
  40fa20:	ldr	x12, [sp, #32]
  40fa24:	strh	w9, [x12, #4]
  40fa28:	ldr	w10, [sp, #60]
  40fa2c:	strh	w10, [x12, #6]
  40fa30:	ldur	w11, [x29, #-20]
  40fa34:	str	w11, [sp, #176]
  40fa38:	ldr	w11, [sp, #56]
  40fa3c:	str	w11, [sp, #152]
  40fa40:	ldr	x0, [sp, #24]
  40fa44:	ldr	w13, [sp, #44]
  40fa48:	mov	w1, w13
  40fa4c:	ldr	x2, [sp, #48]
  40fa50:	bl	402100 <memset@plt>
  40fa54:	str	wzr, [sp, #84]
  40fa58:	ldr	x0, [sp, #24]
  40fa5c:	ldr	w1, [sp, #44]
  40fa60:	bl	413980 <ferror@plt+0x114b0>
  40fa64:	cmp	w0, #0x0
  40fa68:	cset	w8, ge  // ge = tcont
  40fa6c:	tbnz	w8, #0, 40fa78 <ferror@plt+0xd5a8>
  40fa70:	stur	wzr, [x29, #-4]
  40fa74:	b	40fb54 <ferror@plt+0xd684>
  40fa78:	ldr	w3, [sp, #152]
  40fa7c:	add	x0, sp, #0x9c
  40fa80:	mov	w1, #0x420                 	// #1056
  40fa84:	mov	w2, #0x1d                  	// #29
  40fa88:	bl	415dc0 <ferror@plt+0x138f0>
  40fa8c:	ldur	x8, [x29, #-16]
  40fa90:	cbz	x8, 40fae8 <ferror@plt+0xd618>
  40fa94:	ldur	x0, [x29, #-16]
  40fa98:	bl	40cf30 <ferror@plt+0xaa60>
  40fa9c:	cmp	w0, #0x0
  40faa0:	cset	w8, ne  // ne = any
  40faa4:	eor	w8, w8, #0x1
  40faa8:	mov	w9, #0x35                  	// #53
  40faac:	mov	w10, #0x3                   	// #3
  40fab0:	tst	w8, #0x1
  40fab4:	csel	w2, w10, w9, ne  // ne = any
  40fab8:	ldur	x3, [x29, #-16]
  40fabc:	ldur	x0, [x29, #-16]
  40fac0:	str	w2, [sp, #20]
  40fac4:	str	x3, [sp, #8]
  40fac8:	bl	401ee0 <strlen@plt>
  40facc:	add	x11, x0, #0x1
  40fad0:	add	x0, sp, #0x9c
  40fad4:	mov	w1, #0x420                 	// #1056
  40fad8:	ldr	w2, [sp, #20]
  40fadc:	ldr	x3, [sp, #8]
  40fae0:	mov	w4, w11
  40fae4:	bl	415c10 <ferror@plt+0x13740>
  40fae8:	add	x0, sp, #0x60
  40faec:	add	x1, sp, #0x9c
  40faf0:	add	x2, sp, #0x58
  40faf4:	bl	41544c <ferror@plt+0x12f7c>
  40faf8:	cmp	w0, #0x0
  40fafc:	cset	w8, ge  // ge = tcont
  40fb00:	tbnz	w8, #0, 40fb08 <ferror@plt+0xd638>
  40fb04:	b	40fb44 <ferror@plt+0xd674>
  40fb08:	ldr	x0, [sp, #88]
  40fb0c:	mov	x8, xzr
  40fb10:	mov	x1, x8
  40fb14:	bl	40f5b0 <ferror@plt+0xd0e0>
  40fb18:	str	w0, [sp, #84]
  40fb1c:	ldr	w9, [sp, #84]
  40fb20:	cbnz	w9, 40fb3c <ferror@plt+0xd66c>
  40fb24:	ldr	x8, [sp, #88]
  40fb28:	add	x8, x8, #0x10
  40fb2c:	str	x8, [sp, #72]
  40fb30:	ldr	x8, [sp, #72]
  40fb34:	ldr	w9, [x8, #4]
  40fb38:	str	w9, [sp, #84]
  40fb3c:	ldr	x0, [sp, #88]
  40fb40:	bl	4022a0 <free@plt>
  40fb44:	add	x0, sp, #0x60
  40fb48:	bl	4136a0 <ferror@plt+0x111d0>
  40fb4c:	ldr	w8, [sp, #84]
  40fb50:	stur	w8, [x29, #-4]
  40fb54:	ldur	w0, [x29, #-4]
  40fb58:	add	sp, sp, #0x4d0
  40fb5c:	ldr	x28, [sp, #16]
  40fb60:	ldp	x29, x30, [sp], #32
  40fb64:	ret
  40fb68:	sub	sp, sp, #0x30
  40fb6c:	stp	x29, x30, [sp, #32]
  40fb70:	add	x29, sp, #0x20
  40fb74:	stur	w0, [x29, #-8]
  40fb78:	ldur	w8, [x29, #-8]
  40fb7c:	cbnz	w8, 40fb8c <ferror@plt+0xd6bc>
  40fb80:	mov	w8, #0xffffffff            	// #-1
  40fb84:	stur	w8, [x29, #-4]
  40fb88:	b	40fbc0 <ferror@plt+0xd6f0>
  40fb8c:	ldur	w0, [x29, #-8]
  40fb90:	bl	40f6c0 <ferror@plt+0xd1f0>
  40fb94:	str	x0, [sp, #16]
  40fb98:	ldr	x8, [sp, #16]
  40fb9c:	cbz	x8, 40fbb0 <ferror@plt+0xd6e0>
  40fba0:	ldr	x8, [sp, #16]
  40fba4:	ldrh	w9, [x8, #40]
  40fba8:	str	w9, [sp, #12]
  40fbac:	b	40fbb8 <ferror@plt+0xd6e8>
  40fbb0:	mov	w8, #0xffffffff            	// #-1
  40fbb4:	str	w8, [sp, #12]
  40fbb8:	ldr	w8, [sp, #12]
  40fbbc:	stur	w8, [x29, #-4]
  40fbc0:	ldur	w0, [x29, #-4]
  40fbc4:	ldp	x29, x30, [sp, #32]
  40fbc8:	add	sp, sp, #0x30
  40fbcc:	ret
  40fbd0:	sub	sp, sp, #0x30
  40fbd4:	stp	x29, x30, [sp, #32]
  40fbd8:	add	x29, sp, #0x20
  40fbdc:	stur	w0, [x29, #-8]
  40fbe0:	ldur	w8, [x29, #-8]
  40fbe4:	cbnz	w8, 40fbf0 <ferror@plt+0xd720>
  40fbe8:	stur	wzr, [x29, #-4]
  40fbec:	b	40fc24 <ferror@plt+0xd754>
  40fbf0:	ldur	w0, [x29, #-8]
  40fbf4:	bl	40f6c0 <ferror@plt+0xd1f0>
  40fbf8:	str	x0, [sp, #16]
  40fbfc:	ldr	x8, [sp, #16]
  40fc00:	cbz	x8, 40fc14 <ferror@plt+0xd744>
  40fc04:	ldr	x8, [sp, #16]
  40fc08:	ldr	w9, [x8, #32]
  40fc0c:	str	w9, [sp, #12]
  40fc10:	b	40fc1c <ferror@plt+0xd74c>
  40fc14:	mov	w8, #0xffffffff            	// #-1
  40fc18:	str	w8, [sp, #12]
  40fc1c:	ldr	w8, [sp, #12]
  40fc20:	stur	w8, [x29, #-4]
  40fc24:	ldur	w0, [x29, #-4]
  40fc28:	ldp	x29, x30, [sp, #32]
  40fc2c:	add	sp, sp, #0x30
  40fc30:	ret
  40fc34:	sub	sp, sp, #0x30
  40fc38:	stp	x29, x30, [sp, #32]
  40fc3c:	add	x29, sp, #0x20
  40fc40:	str	x0, [sp, #16]
  40fc44:	ldr	x8, [sp, #16]
  40fc48:	cbnz	x8, 40fc54 <ferror@plt+0xd784>
  40fc4c:	stur	wzr, [x29, #-4]
  40fc50:	b	40fcbc <ferror@plt+0xd7ec>
  40fc54:	ldr	x0, [sp, #16]
  40fc58:	bl	40fccc <ferror@plt+0xd7fc>
  40fc5c:	str	x0, [sp, #8]
  40fc60:	ldr	x8, [sp, #8]
  40fc64:	cbz	x8, 40fc78 <ferror@plt+0xd7a8>
  40fc68:	ldr	x8, [sp, #8]
  40fc6c:	ldr	w9, [x8, #36]
  40fc70:	stur	w9, [x29, #-4]
  40fc74:	b	40fcbc <ferror@plt+0xd7ec>
  40fc78:	ldr	x0, [sp, #16]
  40fc7c:	mov	w8, wzr
  40fc80:	mov	w1, w8
  40fc84:	bl	40f9ac <ferror@plt+0xd4dc>
  40fc88:	str	w0, [sp, #4]
  40fc8c:	ldr	w8, [sp, #4]
  40fc90:	cbnz	w8, 40fca0 <ferror@plt+0xd7d0>
  40fc94:	ldr	x0, [sp, #16]
  40fc98:	bl	4023d0 <if_nametoindex@plt>
  40fc9c:	str	w0, [sp, #4]
  40fca0:	ldr	w8, [sp, #4]
  40fca4:	cbnz	w8, 40fcb4 <ferror@plt+0xd7e4>
  40fca8:	ldr	x0, [sp, #16]
  40fcac:	bl	40fd88 <ferror@plt+0xd8b8>
  40fcb0:	str	w0, [sp, #4]
  40fcb4:	ldr	w8, [sp, #4]
  40fcb8:	stur	w8, [x29, #-4]
  40fcbc:	ldur	w0, [x29, #-4]
  40fcc0:	ldp	x29, x30, [sp, #32]
  40fcc4:	add	sp, sp, #0x30
  40fcc8:	ret
  40fccc:	sub	sp, sp, #0x50
  40fcd0:	stp	x29, x30, [sp, #64]
  40fcd4:	add	x29, sp, #0x40
  40fcd8:	adrp	x8, 42c000 <stdin@@GLIBC_2.17+0x1c08>
  40fcdc:	add	x8, x8, #0xec0
  40fce0:	stur	x0, [x29, #-16]
  40fce4:	ldur	x0, [x29, #-16]
  40fce8:	str	x8, [sp]
  40fcec:	bl	40f560 <ferror@plt+0xd090>
  40fcf0:	and	w9, w0, #0x3ff
  40fcf4:	stur	w9, [x29, #-28]
  40fcf8:	ldur	w9, [x29, #-28]
  40fcfc:	mov	w8, w9
  40fd00:	mov	x10, #0x8                   	// #8
  40fd04:	mul	x8, x10, x8
  40fd08:	ldr	x10, [sp]
  40fd0c:	add	x8, x10, x8
  40fd10:	ldr	x8, [x8]
  40fd14:	stur	x8, [x29, #-24]
  40fd18:	ldur	x8, [x29, #-24]
  40fd1c:	cbz	x8, 40fd70 <ferror@plt+0xd8a0>
  40fd20:	ldur	x8, [x29, #-24]
  40fd24:	str	x8, [sp, #16]
  40fd28:	ldr	x8, [sp, #16]
  40fd2c:	mov	x9, #0xfffffffffffffff0    	// #-16
  40fd30:	add	x8, x8, x9
  40fd34:	str	x8, [sp, #8]
  40fd38:	ldr	x8, [sp, #8]
  40fd3c:	str	x8, [sp, #24]
  40fd40:	ldr	x8, [sp, #24]
  40fd44:	add	x0, x8, #0x40
  40fd48:	ldur	x1, [x29, #-16]
  40fd4c:	bl	402220 <strcmp@plt>
  40fd50:	cbnz	w0, 40fd60 <ferror@plt+0xd890>
  40fd54:	ldr	x8, [sp, #24]
  40fd58:	stur	x8, [x29, #-8]
  40fd5c:	b	40fd78 <ferror@plt+0xd8a8>
  40fd60:	ldur	x8, [x29, #-24]
  40fd64:	ldr	x8, [x8]
  40fd68:	stur	x8, [x29, #-24]
  40fd6c:	b	40fd18 <ferror@plt+0xd848>
  40fd70:	mov	x8, xzr
  40fd74:	stur	x8, [x29, #-8]
  40fd78:	ldur	x0, [x29, #-8]
  40fd7c:	ldp	x29, x30, [sp, #64]
  40fd80:	add	sp, sp, #0x50
  40fd84:	ret
  40fd88:	sub	sp, sp, #0x30
  40fd8c:	stp	x29, x30, [sp, #32]
  40fd90:	add	x29, sp, #0x20
  40fd94:	adrp	x1, 418000 <ferror@plt+0x15b30>
  40fd98:	add	x1, x1, #0xcd7
  40fd9c:	add	x2, sp, #0xc
  40fda0:	str	x0, [sp, #16]
  40fda4:	ldr	x0, [sp, #16]
  40fda8:	bl	402400 <__isoc99_sscanf@plt>
  40fdac:	cmp	w0, #0x1
  40fdb0:	b.eq	40fdbc <ferror@plt+0xd8ec>  // b.none
  40fdb4:	stur	wzr, [x29, #-4]
  40fdb8:	b	40fdc4 <ferror@plt+0xd8f4>
  40fdbc:	ldr	w8, [sp, #12]
  40fdc0:	stur	w8, [x29, #-4]
  40fdc4:	ldur	w0, [x29, #-4]
  40fdc8:	ldp	x29, x30, [sp, #32]
  40fdcc:	add	sp, sp, #0x30
  40fdd0:	ret
  40fdd4:	sub	sp, sp, #0x20
  40fdd8:	stp	x29, x30, [sp, #16]
  40fddc:	add	x29, sp, #0x10
  40fde0:	stur	w0, [x29, #-4]
  40fde4:	ldur	w0, [x29, #-4]
  40fde8:	bl	40f6c0 <ferror@plt+0xd1f0>
  40fdec:	str	x0, [sp]
  40fdf0:	ldr	x8, [sp]
  40fdf4:	cbnz	x8, 40fdfc <ferror@plt+0xd92c>
  40fdf8:	b	40fe18 <ferror@plt+0xd948>
  40fdfc:	ldr	x0, [sp]
  40fe00:	bl	40fe24 <ferror@plt+0xd954>
  40fe04:	ldr	x8, [sp]
  40fe08:	add	x0, x8, #0x10
  40fe0c:	bl	40fe24 <ferror@plt+0xd954>
  40fe10:	ldr	x0, [sp]
  40fe14:	bl	4022a0 <free@plt>
  40fe18:	ldp	x29, x30, [sp, #16]
  40fe1c:	add	sp, sp, #0x20
  40fe20:	ret
  40fe24:	sub	sp, sp, #0x20
  40fe28:	str	x0, [sp, #24]
  40fe2c:	ldr	x8, [sp, #24]
  40fe30:	ldr	x8, [x8]
  40fe34:	str	x8, [sp, #16]
  40fe38:	ldr	x8, [sp, #24]
  40fe3c:	ldr	x8, [x8, #8]
  40fe40:	str	x8, [sp, #8]
  40fe44:	ldr	x8, [sp, #16]
  40fe48:	ldr	x9, [sp, #8]
  40fe4c:	str	x8, [x9]
  40fe50:	ldr	x8, [sp, #16]
  40fe54:	cbz	x8, 40fe64 <ferror@plt+0xd994>
  40fe58:	ldr	x8, [sp, #8]
  40fe5c:	ldr	x9, [sp, #16]
  40fe60:	str	x8, [x9, #8]
  40fe64:	add	sp, sp, #0x20
  40fe68:	ret
  40fe6c:	sub	sp, sp, #0x20
  40fe70:	stp	x29, x30, [sp, #16]
  40fe74:	add	x29, sp, #0x10
  40fe78:	adrp	x8, 42a000 <ferror@plt+0x27b30>
  40fe7c:	add	x8, x8, #0xeb8
  40fe80:	str	x0, [sp, #8]
  40fe84:	ldr	w9, [x8]
  40fe88:	cbz	w9, 40fe90 <ferror@plt+0xd9c0>
  40fe8c:	b	40ff20 <ferror@plt+0xda50>
  40fe90:	ldr	x0, [sp, #8]
  40fe94:	mov	w8, wzr
  40fe98:	mov	w1, w8
  40fe9c:	bl	41417c <ferror@plt+0x11cac>
  40fea0:	cmp	w0, #0x0
  40fea4:	cset	w8, ge  // ge = tcont
  40fea8:	tbnz	w8, #0, 40fec0 <ferror@plt+0xd9f0>
  40feac:	adrp	x0, 417000 <ferror@plt+0x14b30>
  40feb0:	add	x0, x0, #0x828
  40feb4:	bl	401f20 <perror@plt>
  40feb8:	mov	w0, #0x1                   	// #1
  40febc:	bl	401f00 <exit@plt>
  40fec0:	ldr	x0, [sp, #8]
  40fec4:	adrp	x1, 429000 <ferror@plt+0x26b30>
  40fec8:	ldr	x1, [x1, #4008]
  40fecc:	mov	x8, xzr
  40fed0:	mov	x2, x8
  40fed4:	mov	w9, wzr
  40fed8:	mov	w3, w9
  40fedc:	bl	4149f8 <ferror@plt+0x12528>
  40fee0:	cmp	w0, #0x0
  40fee4:	cset	w9, ge  // ge = tcont
  40fee8:	tbnz	w9, #0, 40ff10 <ferror@plt+0xda40>
  40feec:	adrp	x8, 429000 <ferror@plt+0x26b30>
  40fef0:	ldr	x8, [x8, #3992]
  40fef4:	ldr	x0, [x8]
  40fef8:	adrp	x1, 417000 <ferror@plt+0x14b30>
  40fefc:	add	x1, x1, #0x841
  40ff00:	bl	4024a0 <fprintf@plt>
  40ff04:	mov	w9, #0x1                   	// #1
  40ff08:	mov	w0, w9
  40ff0c:	bl	401f00 <exit@plt>
  40ff10:	mov	w8, #0x1                   	// #1
  40ff14:	adrp	x9, 42a000 <ferror@plt+0x27b30>
  40ff18:	add	x9, x9, #0xeb8
  40ff1c:	str	w8, [x9]
  40ff20:	ldp	x29, x30, [sp, #16]
  40ff24:	add	sp, sp, #0x20
  40ff28:	ret
  40ff2c:	sub	sp, sp, #0x60
  40ff30:	stp	x29, x30, [sp, #80]
  40ff34:	add	x29, sp, #0x50
  40ff38:	stur	x0, [x29, #-8]
  40ff3c:	ldur	x8, [x29, #-8]
  40ff40:	ldr	x8, [x8, #48]
  40ff44:	stur	x8, [x29, #-32]
  40ff48:	ldur	x8, [x29, #-32]
  40ff4c:	mov	x9, #0xffffffffffffffd0    	// #-48
  40ff50:	add	x8, x8, x9
  40ff54:	str	x8, [sp, #40]
  40ff58:	ldr	x8, [sp, #40]
  40ff5c:	stur	x8, [x29, #-16]
  40ff60:	ldur	x8, [x29, #-16]
  40ff64:	ldr	x8, [x8, #48]
  40ff68:	str	x8, [sp, #32]
  40ff6c:	ldr	x8, [sp, #32]
  40ff70:	add	x8, x8, x9
  40ff74:	str	x8, [sp, #24]
  40ff78:	ldr	x8, [sp, #24]
  40ff7c:	stur	x8, [x29, #-24]
  40ff80:	ldur	x8, [x29, #-16]
  40ff84:	add	x8, x8, #0x30
  40ff88:	ldur	x9, [x29, #-8]
  40ff8c:	add	x9, x9, #0x30
  40ff90:	cmp	x8, x9
  40ff94:	b.eq	40ffd8 <ferror@plt+0xdb08>  // b.none
  40ff98:	ldur	x0, [x29, #-16]
  40ff9c:	mov	w8, wzr
  40ffa0:	and	w1, w8, #0x1
  40ffa4:	bl	40ffe4 <ferror@plt+0xdb14>
  40ffa8:	ldur	x8, [x29, #-24]
  40ffac:	stur	x8, [x29, #-16]
  40ffb0:	ldur	x8, [x29, #-24]
  40ffb4:	ldr	x8, [x8, #48]
  40ffb8:	str	x8, [sp, #16]
  40ffbc:	ldr	x8, [sp, #16]
  40ffc0:	mov	x9, #0xffffffffffffffd0    	// #-48
  40ffc4:	add	x8, x8, x9
  40ffc8:	str	x8, [sp, #8]
  40ffcc:	ldr	x8, [sp, #8]
  40ffd0:	stur	x8, [x29, #-24]
  40ffd4:	b	40ff80 <ferror@plt+0xdab0>
  40ffd8:	ldp	x29, x30, [sp, #80]
  40ffdc:	add	sp, sp, #0x60
  40ffe0:	ret
  40ffe4:	sub	sp, sp, #0x20
  40ffe8:	stp	x29, x30, [sp, #16]
  40ffec:	add	x29, sp, #0x10
  40fff0:	str	x0, [sp, #8]
  40fff4:	and	w8, w1, #0x1
  40fff8:	strb	w8, [sp, #7]
  40fffc:	ldr	x9, [sp, #8]
  410000:	add	x0, x9, #0x10
  410004:	bl	40fe24 <ferror@plt+0xd954>
  410008:	ldrb	w8, [sp, #7]
  41000c:	tbnz	w8, #0, 410014 <ferror@plt+0xdb44>
  410010:	b	410020 <ferror@plt+0xdb50>
  410014:	ldr	x0, [sp, #8]
  410018:	bl	40fe24 <ferror@plt+0xd954>
  41001c:	b	41002c <ferror@plt+0xdb5c>
  410020:	ldr	x8, [sp, #8]
  410024:	add	x0, x8, #0x30
  410028:	bl	410040 <ferror@plt+0xdb70>
  41002c:	ldr	x0, [sp, #8]
  410030:	bl	4022a0 <free@plt>
  410034:	ldp	x29, x30, [sp, #16]
  410038:	add	sp, sp, #0x20
  41003c:	ret
  410040:	sub	sp, sp, #0x20
  410044:	stp	x29, x30, [sp, #16]
  410048:	add	x29, sp, #0x10
  41004c:	str	x0, [sp, #8]
  410050:	ldr	x8, [sp, #8]
  410054:	ldr	x0, [x8, #8]
  410058:	ldr	x8, [sp, #8]
  41005c:	ldr	x1, [x8]
  410060:	bl	410070 <ferror@plt+0xdba0>
  410064:	ldp	x29, x30, [sp, #16]
  410068:	add	sp, sp, #0x20
  41006c:	ret
  410070:	sub	sp, sp, #0x10
  410074:	str	x0, [sp, #8]
  410078:	str	x1, [sp]
  41007c:	ldr	x8, [sp, #8]
  410080:	ldr	x9, [sp]
  410084:	str	x8, [x9, #8]
  410088:	ldr	x8, [sp]
  41008c:	ldr	x9, [sp, #8]
  410090:	str	x8, [x9]
  410094:	add	sp, sp, #0x10
  410098:	ret
  41009c:	sub	sp, sp, #0x30
  4100a0:	stp	x29, x30, [sp, #32]
  4100a4:	add	x29, sp, #0x20
  4100a8:	stur	x0, [x29, #-8]
  4100ac:	str	x1, [sp, #16]
  4100b0:	str	x2, [sp, #8]
  4100b4:	ldr	x8, [sp, #16]
  4100b8:	ldr	w9, [x8, #8]
  4100bc:	ldur	x8, [x29, #-8]
  4100c0:	str	w9, [x8, #32]
  4100c4:	ldur	x8, [x29, #-8]
  4100c8:	add	x0, x8, #0x40
  4100cc:	ldr	x1, [sp, #8]
  4100d0:	bl	402220 <strcmp@plt>
  4100d4:	cbnz	w0, 4100dc <ferror@plt+0xdc0c>
  4100d8:	b	410120 <ferror@plt+0xdc50>
  4100dc:	ldur	x8, [x29, #-8]
  4100e0:	add	x0, x8, #0x10
  4100e4:	bl	40fe24 <ferror@plt+0xd954>
  4100e8:	ldr	x0, [sp, #8]
  4100ec:	bl	40f560 <ferror@plt+0xd090>
  4100f0:	and	w9, w0, #0x3ff
  4100f4:	str	w9, [sp, #4]
  4100f8:	ldur	x8, [x29, #-8]
  4100fc:	add	x0, x8, #0x10
  410100:	ldr	w9, [sp, #4]
  410104:	mov	w8, w9
  410108:	mov	x10, #0x8                   	// #8
  41010c:	mul	x8, x10, x8
  410110:	adrp	x10, 42c000 <stdin@@GLIBC_2.17+0x1c08>
  410114:	add	x10, x10, #0xec0
  410118:	add	x1, x10, x8
  41011c:	bl	410310 <ferror@plt+0xde40>
  410120:	ldp	x29, x30, [sp, #32]
  410124:	add	sp, sp, #0x30
  410128:	ret
  41012c:	sub	sp, sp, #0x10
  410130:	str	x0, [sp, #8]
  410134:	ldr	x8, [sp, #8]
  410138:	add	x0, x8, #0x4
  41013c:	add	sp, sp, #0x10
  410140:	ret
  410144:	sub	sp, sp, #0x80
  410148:	stp	x29, x30, [sp, #112]
  41014c:	add	x29, sp, #0x70
  410150:	stur	x0, [x29, #-8]
  410154:	stur	x1, [x29, #-16]
  410158:	stur	x2, [x29, #-24]
  41015c:	ldur	x8, [x29, #-24]
  410160:	ldr	x8, [x8, #416]
  410164:	stur	x8, [x29, #-40]
  410168:	ldur	x8, [x29, #-40]
  41016c:	cbnz	x8, 41017c <ferror@plt+0xdcac>
  410170:	ldur	x0, [x29, #-8]
  410174:	bl	40ff2c <ferror@plt+0xda5c>
  410178:	b	410304 <ferror@plt+0xde34>
  41017c:	ldur	x8, [x29, #-8]
  410180:	ldr	x8, [x8, #48]
  410184:	str	x8, [sp, #48]
  410188:	ldr	x8, [sp, #48]
  41018c:	mov	x9, #0xffffffffffffffd0    	// #-48
  410190:	add	x8, x8, x9
  410194:	str	x8, [sp, #40]
  410198:	ldr	x8, [sp, #40]
  41019c:	stur	x8, [x29, #-48]
  4101a0:	ldur	x8, [x29, #-40]
  4101a4:	ldrh	w10, [x8]
  4101a8:	mov	w0, w10
  4101ac:	sxtw	x8, w0
  4101b0:	subs	x8, x8, #0x4
  4101b4:	stur	w8, [x29, #-52]
  4101b8:	ldur	x9, [x29, #-40]
  4101bc:	add	x9, x9, #0x4
  4101c0:	stur	x9, [x29, #-32]
  4101c4:	ldur	w8, [x29, #-52]
  4101c8:	mov	w9, #0x0                   	// #0
  4101cc:	cmp	w8, #0x4
  4101d0:	str	w9, [sp, #4]
  4101d4:	b.lt	41020c <ferror@plt+0xdd3c>  // b.tstop
  4101d8:	ldur	x8, [x29, #-32]
  4101dc:	ldrh	w9, [x8]
  4101e0:	mov	w8, w9
  4101e4:	mov	w9, #0x0                   	// #0
  4101e8:	cmp	x8, #0x4
  4101ec:	str	w9, [sp, #4]
  4101f0:	b.cc	41020c <ferror@plt+0xdd3c>  // b.lo, b.ul, b.last
  4101f4:	ldur	x8, [x29, #-32]
  4101f8:	ldrh	w9, [x8]
  4101fc:	ldur	w10, [x29, #-52]
  410200:	cmp	w9, w10
  410204:	cset	w9, le
  410208:	str	w9, [sp, #4]
  41020c:	ldr	w8, [sp, #4]
  410210:	tbnz	w8, #0, 410218 <ferror@plt+0xdd48>
  410214:	b	4102c0 <ferror@plt+0xddf0>
  410218:	ldur	x8, [x29, #-32]
  41021c:	ldrh	w9, [x8, #2]
  410220:	cmp	w9, #0x35
  410224:	b.eq	41022c <ferror@plt+0xdd5c>  // b.none
  410228:	b	410274 <ferror@plt+0xdda4>
  41022c:	ldur	x8, [x29, #-48]
  410230:	cbz	x8, 41024c <ferror@plt+0xdd7c>
  410234:	ldur	x0, [x29, #-32]
  410238:	bl	41012c <ferror@plt+0xdc5c>
  41023c:	ldur	x8, [x29, #-48]
  410240:	add	x1, x8, #0x40
  410244:	bl	402220 <strcmp@plt>
  410248:	cbz	w0, 410250 <ferror@plt+0xdd80>
  41024c:	b	4102ec <ferror@plt+0xde1c>
  410250:	ldur	x8, [x29, #-48]
  410254:	ldr	x8, [x8, #48]
  410258:	str	x8, [sp, #32]
  41025c:	ldr	x8, [sp, #32]
  410260:	mov	x9, #0xffffffffffffffd0    	// #-48
  410264:	add	x8, x8, x9
  410268:	str	x8, [sp, #24]
  41026c:	ldr	x8, [sp, #24]
  410270:	stur	x8, [x29, #-48]
  410274:	ldur	x8, [x29, #-32]
  410278:	ldrh	w9, [x8]
  41027c:	add	w9, w9, #0x4
  410280:	subs	w9, w9, #0x1
  410284:	and	w9, w9, #0xfffffffc
  410288:	ldur	w10, [x29, #-52]
  41028c:	subs	w9, w10, w9
  410290:	stur	w9, [x29, #-52]
  410294:	ldur	x8, [x29, #-32]
  410298:	ldur	x11, [x29, #-32]
  41029c:	ldrh	w9, [x11]
  4102a0:	add	w9, w9, #0x4
  4102a4:	subs	w9, w9, #0x1
  4102a8:	and	w9, w9, #0xfffffffc
  4102ac:	mov	w11, w9
  4102b0:	ubfx	x11, x11, #0, #32
  4102b4:	add	x8, x8, x11
  4102b8:	stur	x8, [x29, #-32]
  4102bc:	b	4101c4 <ferror@plt+0xdcf4>
  4102c0:	ldur	x8, [x29, #-48]
  4102c4:	ldr	x8, [x8, #48]
  4102c8:	str	x8, [sp, #16]
  4102cc:	ldr	x8, [sp, #16]
  4102d0:	mov	x9, #0xffffffffffffffd0    	// #-48
  4102d4:	add	x8, x8, x9
  4102d8:	str	x8, [sp, #8]
  4102dc:	ldr	x8, [sp, #8]
  4102e0:	cbz	x8, 4102e8 <ferror@plt+0xde18>
  4102e4:	b	4102ec <ferror@plt+0xde1c>
  4102e8:	b	410304 <ferror@plt+0xde34>
  4102ec:	ldur	x0, [x29, #-8]
  4102f0:	bl	40ff2c <ferror@plt+0xda5c>
  4102f4:	ldur	x0, [x29, #-8]
  4102f8:	ldur	x1, [x29, #-16]
  4102fc:	ldur	x2, [x29, #-24]
  410300:	bl	410368 <ferror@plt+0xde98>
  410304:	ldp	x29, x30, [sp, #112]
  410308:	add	sp, sp, #0x80
  41030c:	ret
  410310:	sub	sp, sp, #0x20
  410314:	str	x0, [sp, #24]
  410318:	str	x1, [sp, #16]
  41031c:	ldr	x8, [sp, #16]
  410320:	ldr	x8, [x8]
  410324:	str	x8, [sp, #8]
  410328:	ldr	x8, [sp, #8]
  41032c:	ldr	x9, [sp, #24]
  410330:	str	x8, [x9]
  410334:	ldr	x8, [sp, #8]
  410338:	cbz	x8, 410348 <ferror@plt+0xde78>
  41033c:	ldr	x8, [sp, #24]
  410340:	ldr	x9, [sp, #8]
  410344:	str	x8, [x9, #8]
  410348:	ldr	x8, [sp, #24]
  41034c:	ldr	x9, [sp, #16]
  410350:	str	x8, [x9]
  410354:	ldr	x8, [sp, #16]
  410358:	ldr	x9, [sp, #24]
  41035c:	str	x8, [x9, #8]
  410360:	add	sp, sp, #0x20
  410364:	ret
  410368:	sub	sp, sp, #0x50
  41036c:	stp	x29, x30, [sp, #64]
  410370:	add	x29, sp, #0x40
  410374:	stur	x0, [x29, #-8]
  410378:	stur	x1, [x29, #-16]
  41037c:	stur	x2, [x29, #-24]
  410380:	ldur	x8, [x29, #-24]
  410384:	ldr	x8, [x8, #416]
  410388:	str	x8, [sp, #24]
  41038c:	ldr	x8, [sp, #24]
  410390:	cbnz	x8, 410398 <ferror@plt+0xdec8>
  410394:	b	41049c <ferror@plt+0xdfcc>
  410398:	ldr	x8, [sp, #24]
  41039c:	ldrh	w9, [x8]
  4103a0:	mov	w0, w9
  4103a4:	sxtw	x8, w0
  4103a8:	subs	x8, x8, #0x4
  4103ac:	str	w8, [sp, #20]
  4103b0:	ldr	x10, [sp, #24]
  4103b4:	add	x10, x10, #0x4
  4103b8:	str	x10, [sp, #32]
  4103bc:	ldr	w8, [sp, #20]
  4103c0:	mov	w9, #0x0                   	// #0
  4103c4:	cmp	w8, #0x4
  4103c8:	str	w9, [sp, #16]
  4103cc:	b.lt	410404 <ferror@plt+0xdf34>  // b.tstop
  4103d0:	ldr	x8, [sp, #32]
  4103d4:	ldrh	w9, [x8]
  4103d8:	mov	w8, w9
  4103dc:	mov	w9, #0x0                   	// #0
  4103e0:	cmp	x8, #0x4
  4103e4:	str	w9, [sp, #16]
  4103e8:	b.cc	410404 <ferror@plt+0xdf34>  // b.lo, b.ul, b.last
  4103ec:	ldr	x8, [sp, #32]
  4103f0:	ldrh	w9, [x8]
  4103f4:	ldr	w10, [sp, #20]
  4103f8:	cmp	w9, w10
  4103fc:	cset	w9, le
  410400:	str	w9, [sp, #16]
  410404:	ldr	w8, [sp, #16]
  410408:	tbnz	w8, #0, 410410 <ferror@plt+0xdf40>
  41040c:	b	41049c <ferror@plt+0xdfcc>
  410410:	ldr	x8, [sp, #32]
  410414:	ldrh	w9, [x8, #2]
  410418:	cmp	w9, #0x35
  41041c:	b.eq	410424 <ferror@plt+0xdf54>  // b.none
  410420:	b	410450 <ferror@plt+0xdf80>
  410424:	ldur	x0, [x29, #-16]
  410428:	ldr	x8, [sp, #32]
  41042c:	str	x0, [sp, #8]
  410430:	mov	x0, x8
  410434:	bl	41012c <ferror@plt+0xdc5c>
  410438:	ldur	x2, [x29, #-8]
  41043c:	ldr	x8, [sp, #8]
  410440:	str	x0, [sp]
  410444:	mov	x0, x8
  410448:	ldr	x1, [sp]
  41044c:	bl	4104a8 <ferror@plt+0xdfd8>
  410450:	ldr	x8, [sp, #32]
  410454:	ldrh	w9, [x8]
  410458:	add	w9, w9, #0x4
  41045c:	subs	w9, w9, #0x1
  410460:	and	w9, w9, #0xfffffffc
  410464:	ldr	w10, [sp, #20]
  410468:	subs	w9, w10, w9
  41046c:	str	w9, [sp, #20]
  410470:	ldr	x8, [sp, #32]
  410474:	ldr	x11, [sp, #32]
  410478:	ldrh	w9, [x11]
  41047c:	add	w9, w9, #0x4
  410480:	subs	w9, w9, #0x1
  410484:	and	w9, w9, #0xfffffffc
  410488:	mov	w11, w9
  41048c:	ubfx	x11, x11, #0, #32
  410490:	add	x8, x8, x11
  410494:	str	x8, [sp, #32]
  410498:	b	4103bc <ferror@plt+0xdeec>
  41049c:	ldp	x29, x30, [sp, #64]
  4104a0:	add	sp, sp, #0x50
  4104a4:	ret
  4104a8:	sub	sp, sp, #0x40
  4104ac:	stp	x29, x30, [sp, #48]
  4104b0:	add	x29, sp, #0x30
  4104b4:	stur	x0, [x29, #-16]
  4104b8:	str	x1, [sp, #24]
  4104bc:	str	x2, [sp, #16]
  4104c0:	ldr	x0, [sp, #24]
  4104c4:	bl	401ee0 <strlen@plt>
  4104c8:	add	x8, x0, #0x40
  4104cc:	add	x0, x8, #0x1
  4104d0:	bl	4020a0 <malloc@plt>
  4104d4:	str	x0, [sp, #8]
  4104d8:	ldr	x8, [sp, #8]
  4104dc:	cbnz	x8, 4104ec <ferror@plt+0xe01c>
  4104e0:	mov	x8, xzr
  4104e4:	stur	x8, [x29, #-8]
  4104e8:	b	4105cc <ferror@plt+0xe0fc>
  4104ec:	ldur	x8, [x29, #-16]
  4104f0:	ldr	w9, [x8, #4]
  4104f4:	ldr	x8, [sp, #8]
  4104f8:	str	w9, [x8, #36]
  4104fc:	ldr	x8, [sp, #8]
  410500:	add	x0, x8, #0x40
  410504:	ldr	x1, [sp, #24]
  410508:	bl	402340 <strcpy@plt>
  41050c:	ldur	x8, [x29, #-16]
  410510:	ldrh	w9, [x8, #2]
  410514:	ldr	x8, [sp, #8]
  410518:	strh	w9, [x8, #40]
  41051c:	ldur	x8, [x29, #-16]
  410520:	ldr	w9, [x8, #8]
  410524:	ldr	x8, [sp, #8]
  410528:	str	w9, [x8, #32]
  41052c:	ldr	x8, [sp, #16]
  410530:	cbz	x8, 41054c <ferror@plt+0xe07c>
  410534:	ldr	x8, [sp, #8]
  410538:	add	x0, x8, #0x30
  41053c:	ldr	x8, [sp, #16]
  410540:	add	x1, x8, #0x30
  410544:	bl	4105dc <ferror@plt+0xe10c>
  410548:	b	41058c <ferror@plt+0xe0bc>
  41054c:	ldur	x8, [x29, #-16]
  410550:	ldr	w9, [x8, #4]
  410554:	and	w9, w9, #0x3ff
  410558:	str	w9, [sp, #4]
  41055c:	ldr	x0, [sp, #8]
  410560:	ldr	w9, [sp, #4]
  410564:	mov	w8, w9
  410568:	mov	x10, #0x8                   	// #8
  41056c:	mul	x8, x10, x8
  410570:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  410574:	add	x10, x10, #0xec0
  410578:	add	x1, x10, x8
  41057c:	bl	410310 <ferror@plt+0xde40>
  410580:	ldr	x8, [sp, #8]
  410584:	add	x0, x8, #0x30
  410588:	bl	410610 <ferror@plt+0xe140>
  41058c:	ldr	x0, [sp, #24]
  410590:	bl	40f560 <ferror@plt+0xd090>
  410594:	and	w8, w0, #0x3ff
  410598:	str	w8, [sp, #4]
  41059c:	ldr	x9, [sp, #8]
  4105a0:	add	x0, x9, #0x10
  4105a4:	ldr	w8, [sp, #4]
  4105a8:	mov	w9, w8
  4105ac:	mov	x10, #0x8                   	// #8
  4105b0:	mul	x9, x10, x9
  4105b4:	adrp	x10, 42c000 <stdin@@GLIBC_2.17+0x1c08>
  4105b8:	add	x10, x10, #0xec0
  4105bc:	add	x1, x10, x9
  4105c0:	bl	410310 <ferror@plt+0xde40>
  4105c4:	ldr	x9, [sp, #8]
  4105c8:	stur	x9, [x29, #-8]
  4105cc:	ldur	x0, [x29, #-8]
  4105d0:	ldp	x29, x30, [sp, #48]
  4105d4:	add	sp, sp, #0x40
  4105d8:	ret
  4105dc:	sub	sp, sp, #0x20
  4105e0:	stp	x29, x30, [sp, #16]
  4105e4:	add	x29, sp, #0x10
  4105e8:	str	x0, [sp, #8]
  4105ec:	str	x1, [sp]
  4105f0:	ldr	x0, [sp, #8]
  4105f4:	ldr	x8, [sp]
  4105f8:	ldr	x1, [x8, #8]
  4105fc:	ldr	x2, [sp]
  410600:	bl	410638 <ferror@plt+0xe168>
  410604:	ldp	x29, x30, [sp, #16]
  410608:	add	sp, sp, #0x20
  41060c:	ret
  410610:	sub	sp, sp, #0x10
  410614:	str	x0, [sp, #8]
  410618:	ldr	x8, [sp, #8]
  41061c:	ldr	x9, [sp, #8]
  410620:	str	x8, [x9]
  410624:	ldr	x8, [sp, #8]
  410628:	ldr	x9, [sp, #8]
  41062c:	str	x8, [x9, #8]
  410630:	add	sp, sp, #0x10
  410634:	ret
  410638:	sub	sp, sp, #0x20
  41063c:	str	x0, [sp, #24]
  410640:	str	x1, [sp, #16]
  410644:	str	x2, [sp, #8]
  410648:	ldr	x8, [sp, #24]
  41064c:	ldr	x9, [sp, #8]
  410650:	str	x8, [x9, #8]
  410654:	ldr	x8, [sp, #8]
  410658:	ldr	x9, [sp, #24]
  41065c:	str	x8, [x9]
  410660:	ldr	x8, [sp, #16]
  410664:	ldr	x9, [sp, #24]
  410668:	str	x8, [x9, #8]
  41066c:	ldr	x8, [sp, #24]
  410670:	ldr	x9, [sp, #16]
  410674:	str	x8, [x9]
  410678:	add	sp, sp, #0x20
  41067c:	ret
  410680:	sub	sp, sp, #0x40
  410684:	stp	x29, x30, [sp, #48]
  410688:	add	x29, sp, #0x30
  41068c:	stur	x0, [x29, #-16]
  410690:	stur	w1, [x29, #-20]
  410694:	str	w2, [sp, #24]
  410698:	str	x3, [sp, #16]
  41069c:	str	w4, [sp, #12]
  4106a0:	ldur	w8, [x29, #-20]
  4106a4:	cmp	w8, #0x4
  4106a8:	b.ne	4106ec <ferror@plt+0xe21c>  // b.any
  4106ac:	ldr	w8, [sp, #24]
  4106b0:	cmp	w8, #0x300
  4106b4:	b.eq	4106d0 <ferror@plt+0xe200>  // b.none
  4106b8:	ldr	w8, [sp, #24]
  4106bc:	cmp	w8, #0x308
  4106c0:	b.eq	4106d0 <ferror@plt+0xe200>  // b.none
  4106c4:	ldr	w8, [sp, #24]
  4106c8:	cmp	w8, #0x30a
  4106cc:	b.ne	4106ec <ferror@plt+0xe21c>  // b.any
  4106d0:	ldur	x1, [x29, #-16]
  4106d4:	ldr	x2, [sp, #16]
  4106d8:	ldr	w3, [sp, #12]
  4106dc:	mov	w0, #0x2                   	// #2
  4106e0:	bl	4024c0 <inet_ntop@plt>
  4106e4:	stur	x0, [x29, #-8]
  4106e8:	b	4107ec <ferror@plt+0xe31c>
  4106ec:	ldur	w8, [x29, #-20]
  4106f0:	cmp	w8, #0x10
  4106f4:	b.ne	41072c <ferror@plt+0xe25c>  // b.any
  4106f8:	ldr	w8, [sp, #24]
  4106fc:	cmp	w8, #0x301
  410700:	b.eq	410710 <ferror@plt+0xe240>  // b.none
  410704:	ldr	w8, [sp, #24]
  410708:	cmp	w8, #0x337
  41070c:	b.ne	41072c <ferror@plt+0xe25c>  // b.any
  410710:	ldur	x1, [x29, #-16]
  410714:	ldr	x2, [sp, #16]
  410718:	ldr	w3, [sp, #12]
  41071c:	mov	w0, #0xa                   	// #10
  410720:	bl	4024c0 <inet_ntop@plt>
  410724:	stur	x0, [x29, #-8]
  410728:	b	4107ec <ferror@plt+0xe31c>
  41072c:	ldr	x0, [sp, #16]
  410730:	ldrsw	x1, [sp, #12]
  410734:	ldur	x8, [x29, #-16]
  410738:	ldrb	w3, [x8]
  41073c:	adrp	x2, 418000 <ferror@plt+0x15b30>
  410740:	add	x2, x2, #0xcdf
  410744:	bl	402020 <snprintf@plt>
  410748:	mov	w9, #0x1                   	// #1
  41074c:	str	w9, [sp, #8]
  410750:	mov	w9, #0x2                   	// #2
  410754:	str	w9, [sp, #4]
  410758:	ldr	w8, [sp, #8]
  41075c:	ldur	w9, [x29, #-20]
  410760:	mov	w10, #0x0                   	// #0
  410764:	cmp	w8, w9
  410768:	str	w10, [sp]
  41076c:	b.ge	410784 <ferror@plt+0xe2b4>  // b.tcont
  410770:	ldr	w8, [sp, #4]
  410774:	ldr	w9, [sp, #12]
  410778:	cmp	w8, w9
  41077c:	cset	w8, lt  // lt = tstop
  410780:	str	w8, [sp]
  410784:	ldr	w8, [sp]
  410788:	tbnz	w8, #0, 410790 <ferror@plt+0xe2c0>
  41078c:	b	4107e4 <ferror@plt+0xe314>
  410790:	ldr	x8, [sp, #16]
  410794:	ldrsw	x9, [sp, #4]
  410798:	add	x0, x8, x9
  41079c:	ldr	w10, [sp, #12]
  4107a0:	ldr	w11, [sp, #4]
  4107a4:	subs	w10, w10, w11
  4107a8:	mov	w1, w10
  4107ac:	sxtw	x1, w1
  4107b0:	ldur	x8, [x29, #-16]
  4107b4:	ldrsw	x9, [sp, #8]
  4107b8:	ldrb	w3, [x8, x9]
  4107bc:	adrp	x2, 418000 <ferror@plt+0x15b30>
  4107c0:	add	x2, x2, #0xcde
  4107c4:	bl	402020 <snprintf@plt>
  4107c8:	ldr	w8, [sp, #8]
  4107cc:	add	w8, w8, #0x1
  4107d0:	str	w8, [sp, #8]
  4107d4:	ldr	w8, [sp, #4]
  4107d8:	add	w8, w8, #0x3
  4107dc:	str	w8, [sp, #4]
  4107e0:	b	410758 <ferror@plt+0xe288>
  4107e4:	ldr	x8, [sp, #16]
  4107e8:	stur	x8, [x29, #-8]
  4107ec:	ldur	x0, [x29, #-8]
  4107f0:	ldp	x29, x30, [sp, #48]
  4107f4:	add	sp, sp, #0x40
  4107f8:	ret
  4107fc:	sub	sp, sp, #0x170
  410800:	stp	x29, x30, [sp, #336]
  410804:	str	x28, [sp, #352]
  410808:	add	x29, sp, #0x150
  41080c:	mov	w8, #0x2e                  	// #46
  410810:	adrp	x9, 429000 <ferror@plt+0x26b30>
  410814:	ldr	x9, [x9, #3992]
  410818:	adrp	x10, 418000 <ferror@plt+0x15b30>
  41081c:	add	x10, x10, #0xce4
  410820:	stur	x0, [x29, #-16]
  410824:	stur	w1, [x29, #-20]
  410828:	stur	x2, [x29, #-32]
  41082c:	ldur	x0, [x29, #-32]
  410830:	mov	w1, w8
  410834:	str	x9, [sp, #16]
  410838:	str	x10, [sp, #8]
  41083c:	bl	4022f0 <strchr@plt>
  410840:	cbz	x0, 4108a8 <ferror@plt+0xe3d8>
  410844:	ldur	x1, [x29, #-32]
  410848:	add	x0, sp, #0x28
  41084c:	mov	w2, #0x2                   	// #2
  410850:	bl	40c244 <ferror@plt+0x9d74>
  410854:	cbz	w0, 410878 <ferror@plt+0xe3a8>
  410858:	ldr	x8, [sp, #16]
  41085c:	ldr	x0, [x8]
  410860:	ldur	x2, [x29, #-32]
  410864:	ldr	x1, [sp, #8]
  410868:	bl	4024a0 <fprintf@plt>
  41086c:	mov	w9, #0xffffffff            	// #-1
  410870:	stur	w9, [x29, #-4]
  410874:	b	4109a8 <ferror@plt+0xe4d8>
  410878:	ldur	w8, [x29, #-20]
  41087c:	cmp	w8, #0x4
  410880:	b.ge	410890 <ferror@plt+0xe3c0>  // b.tcont
  410884:	mov	w8, #0xffffffff            	// #-1
  410888:	stur	w8, [x29, #-4]
  41088c:	b	4109a8 <ferror@plt+0xe4d8>
  410890:	ldur	x8, [x29, #-16]
  410894:	ldr	w9, [sp, #48]
  410898:	str	w9, [x8]
  41089c:	mov	w9, #0x4                   	// #4
  4108a0:	stur	w9, [x29, #-4]
  4108a4:	b	4109a8 <ferror@plt+0xe4d8>
  4108a8:	str	wzr, [sp, #36]
  4108ac:	ldr	w8, [sp, #36]
  4108b0:	ldur	w9, [x29, #-20]
  4108b4:	cmp	w8, w9
  4108b8:	b.ge	41099c <ferror@plt+0xe4cc>  // b.tcont
  4108bc:	ldur	x0, [x29, #-32]
  4108c0:	mov	w1, #0x3a                  	// #58
  4108c4:	bl	4022f0 <strchr@plt>
  4108c8:	str	x0, [sp, #24]
  4108cc:	ldr	x8, [sp, #24]
  4108d0:	cbz	x8, 4108ec <ferror@plt+0xe41c>
  4108d4:	ldr	x8, [sp, #24]
  4108d8:	mov	w9, #0x0                   	// #0
  4108dc:	strb	w9, [x8]
  4108e0:	ldr	x8, [sp, #24]
  4108e4:	add	x8, x8, #0x1
  4108e8:	str	x8, [sp, #24]
  4108ec:	ldur	x0, [x29, #-32]
  4108f0:	adrp	x1, 417000 <ferror@plt+0x14b30>
  4108f4:	add	x1, x1, #0xc01
  4108f8:	add	x2, sp, #0x20
  4108fc:	bl	402400 <__isoc99_sscanf@plt>
  410900:	cmp	w0, #0x1
  410904:	b.eq	410928 <ferror@plt+0xe458>  // b.none
  410908:	ldr	x8, [sp, #16]
  41090c:	ldr	x0, [x8]
  410910:	ldur	x2, [x29, #-32]
  410914:	ldr	x1, [sp, #8]
  410918:	bl	4024a0 <fprintf@plt>
  41091c:	mov	w9, #0xffffffff            	// #-1
  410920:	stur	w9, [x29, #-4]
  410924:	b	4109a8 <ferror@plt+0xe4d8>
  410928:	ldr	w8, [sp, #32]
  41092c:	cmp	w8, #0x0
  410930:	cset	w8, lt  // lt = tstop
  410934:	tbnz	w8, #0, 410944 <ferror@plt+0xe474>
  410938:	ldr	w8, [sp, #32]
  41093c:	cmp	w8, #0xff
  410940:	b.le	410964 <ferror@plt+0xe494>
  410944:	ldr	x8, [sp, #16]
  410948:	ldr	x0, [x8]
  41094c:	ldur	x2, [x29, #-32]
  410950:	ldr	x1, [sp, #8]
  410954:	bl	4024a0 <fprintf@plt>
  410958:	mov	w9, #0xffffffff            	// #-1
  41095c:	stur	w9, [x29, #-4]
  410960:	b	4109a8 <ferror@plt+0xe4d8>
  410964:	ldr	w8, [sp, #32]
  410968:	ldur	x9, [x29, #-16]
  41096c:	ldrsw	x10, [sp, #36]
  410970:	add	x9, x9, x10
  410974:	strb	w8, [x9]
  410978:	ldr	x9, [sp, #24]
  41097c:	cbnz	x9, 410984 <ferror@plt+0xe4b4>
  410980:	b	41099c <ferror@plt+0xe4cc>
  410984:	ldr	x8, [sp, #24]
  410988:	stur	x8, [x29, #-32]
  41098c:	ldr	w8, [sp, #36]
  410990:	add	w8, w8, #0x1
  410994:	str	w8, [sp, #36]
  410998:	b	4108ac <ferror@plt+0xe3dc>
  41099c:	ldr	w8, [sp, #36]
  4109a0:	add	w8, w8, #0x1
  4109a4:	stur	w8, [x29, #-4]
  4109a8:	ldur	w0, [x29, #-4]
  4109ac:	ldr	x28, [sp, #352]
  4109b0:	ldp	x29, x30, [sp, #336]
  4109b4:	add	sp, sp, #0x170
  4109b8:	ret
  4109bc:	stp	x29, x30, [sp, #-32]!
  4109c0:	str	x28, [sp, #16]
  4109c4:	mov	x29, sp
  4109c8:	sub	sp, sp, #0x1, lsl #12
  4109cc:	sub	sp, sp, #0x110
  4109d0:	mov	x1, #0x1000                	// #4096
  4109d4:	adrp	x2, 418000 <ferror@plt+0x15b30>
  4109d8:	add	x2, x2, #0x898
  4109dc:	adrp	x3, 418000 <ferror@plt+0x15b30>
  4109e0:	add	x3, x3, #0xcfd
  4109e4:	mov	w8, #0x80000               	// #524288
  4109e8:	adrp	x9, 418000 <ferror@plt+0x15b30>
  4109ec:	add	x9, x9, #0xda2
  4109f0:	adrp	x10, 429000 <ferror@plt+0x26b30>
  4109f4:	ldr	x10, [x10, #3992]
  4109f8:	add	x11, sp, #0x100
  4109fc:	stur	x0, [x29, #-16]
  410a00:	str	xzr, [sp, #240]
  410a04:	ldur	x4, [x29, #-16]
  410a08:	mov	x0, x11
  410a0c:	str	w8, [sp, #124]
  410a10:	str	x9, [sp, #112]
  410a14:	str	x10, [sp, #104]
  410a18:	str	x11, [sp, #96]
  410a1c:	bl	402020 <snprintf@plt>
  410a20:	ldr	x9, [sp, #96]
  410a24:	mov	x0, x9
  410a28:	ldr	w1, [sp, #124]
  410a2c:	bl	4023a0 <open64@plt>
  410a30:	str	w0, [sp, #252]
  410a34:	ldr	w8, [sp, #252]
  410a38:	cmp	w8, #0x0
  410a3c:	cset	w8, ge  // ge = tcont
  410a40:	tbnz	w8, #0, 410a90 <ferror@plt+0xe5c0>
  410a44:	ldr	x8, [sp, #104]
  410a48:	ldr	x0, [x8]
  410a4c:	ldur	x2, [x29, #-16]
  410a50:	str	x0, [sp, #88]
  410a54:	str	x2, [sp, #80]
  410a58:	bl	402460 <__errno_location@plt>
  410a5c:	ldr	w0, [x0]
  410a60:	bl	4021a0 <strerror@plt>
  410a64:	ldr	x8, [sp, #88]
  410a68:	str	x0, [sp, #72]
  410a6c:	mov	x0, x8
  410a70:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410a74:	add	x1, x1, #0xd0c
  410a78:	ldr	x2, [sp, #80]
  410a7c:	ldr	x3, [sp, #72]
  410a80:	bl	4024a0 <fprintf@plt>
  410a84:	mov	w9, #0xffffffff            	// #-1
  410a88:	stur	w9, [x29, #-4]
  410a8c:	b	410c84 <ferror@plt+0xe7b4>
  410a90:	ldr	w0, [sp, #252]
  410a94:	mov	w1, #0x40000000            	// #1073741824
  410a98:	bl	402360 <setns@plt>
  410a9c:	cmp	w0, #0x0
  410aa0:	cset	w8, ge  // ge = tcont
  410aa4:	tbnz	w8, #0, 410b00 <ferror@plt+0xe630>
  410aa8:	ldr	x8, [sp, #104]
  410aac:	ldr	x0, [x8]
  410ab0:	ldur	x2, [x29, #-16]
  410ab4:	str	x0, [sp, #64]
  410ab8:	str	x2, [sp, #56]
  410abc:	bl	402460 <__errno_location@plt>
  410ac0:	ldr	w0, [x0]
  410ac4:	bl	4021a0 <strerror@plt>
  410ac8:	ldr	x8, [sp, #64]
  410acc:	str	x0, [sp, #48]
  410ad0:	mov	x0, x8
  410ad4:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410ad8:	add	x1, x1, #0xd34
  410adc:	ldr	x2, [sp, #56]
  410ae0:	ldr	x3, [sp, #48]
  410ae4:	bl	4024a0 <fprintf@plt>
  410ae8:	ldr	w9, [sp, #252]
  410aec:	mov	w0, w9
  410af0:	bl	4021b0 <close@plt>
  410af4:	mov	w9, #0xffffffff            	// #-1
  410af8:	stur	w9, [x29, #-4]
  410afc:	b	410c84 <ferror@plt+0xe7b4>
  410b00:	ldr	w0, [sp, #252]
  410b04:	bl	4021b0 <close@plt>
  410b08:	mov	w8, #0x20000               	// #131072
  410b0c:	mov	w0, w8
  410b10:	bl	402010 <unshare@plt>
  410b14:	cmp	w0, #0x0
  410b18:	cset	w8, ge  // ge = tcont
  410b1c:	tbnz	w8, #0, 410b60 <ferror@plt+0xe690>
  410b20:	ldr	x8, [sp, #104]
  410b24:	ldr	x0, [x8]
  410b28:	str	x0, [sp, #40]
  410b2c:	bl	402460 <__errno_location@plt>
  410b30:	ldr	w0, [x0]
  410b34:	bl	4021a0 <strerror@plt>
  410b38:	ldr	x8, [sp, #40]
  410b3c:	str	x0, [sp, #32]
  410b40:	mov	x0, x8
  410b44:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410b48:	add	x1, x1, #0xd63
  410b4c:	ldr	x2, [sp, #32]
  410b50:	bl	4024a0 <fprintf@plt>
  410b54:	mov	w9, #0xffffffff            	// #-1
  410b58:	stur	w9, [x29, #-4]
  410b5c:	b	410c84 <ferror@plt+0xe7b4>
  410b60:	adrp	x0, 419000 <ferror@plt+0x16b30>
  410b64:	add	x0, x0, #0x2f2
  410b68:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410b6c:	add	x1, x1, #0xd77
  410b70:	adrp	x2, 418000 <ferror@plt+0x15b30>
  410b74:	add	x2, x2, #0xd79
  410b78:	mov	x3, #0x4000                	// #16384
  410b7c:	movk	x3, #0x8, lsl #16
  410b80:	mov	x8, xzr
  410b84:	mov	x4, x8
  410b88:	bl	401f10 <mount@plt>
  410b8c:	cbz	w0, 410bd0 <ferror@plt+0xe700>
  410b90:	ldr	x8, [sp, #104]
  410b94:	ldr	x0, [x8]
  410b98:	str	x0, [sp, #24]
  410b9c:	bl	402460 <__errno_location@plt>
  410ba0:	ldr	w0, [x0]
  410ba4:	bl	4021a0 <strerror@plt>
  410ba8:	ldr	x8, [sp, #24]
  410bac:	str	x0, [sp, #16]
  410bb0:	mov	x0, x8
  410bb4:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410bb8:	add	x1, x1, #0xd7e
  410bbc:	ldr	x2, [sp, #16]
  410bc0:	bl	4024a0 <fprintf@plt>
  410bc4:	mov	w9, #0xffffffff            	// #-1
  410bc8:	stur	w9, [x29, #-4]
  410bcc:	b	410c84 <ferror@plt+0xe7b4>
  410bd0:	ldr	x0, [sp, #112]
  410bd4:	mov	w1, #0x2                   	// #2
  410bd8:	bl	402030 <umount2@plt>
  410bdc:	cmp	w0, #0x0
  410be0:	cset	w8, ge  // ge = tcont
  410be4:	tbnz	w8, #0, 410c0c <ferror@plt+0xe73c>
  410be8:	ldr	x0, [sp, #112]
  410bec:	add	x1, sp, #0x80
  410bf0:	bl	402290 <statvfs64@plt>
  410bf4:	cbnz	w0, 410c0c <ferror@plt+0xe73c>
  410bf8:	ldr	x8, [sp, #200]
  410bfc:	and	x8, x8, #0x1
  410c00:	cbz	x8, 410c0c <ferror@plt+0xe73c>
  410c04:	mov	x8, #0x1                   	// #1
  410c08:	str	x8, [sp, #240]
  410c0c:	ldur	x0, [x29, #-16]
  410c10:	ldr	x3, [sp, #240]
  410c14:	ldr	x1, [sp, #112]
  410c18:	adrp	x2, 418000 <ferror@plt+0x15b30>
  410c1c:	add	x2, x2, #0xda7
  410c20:	mov	x8, xzr
  410c24:	mov	x4, x8
  410c28:	bl	401f10 <mount@plt>
  410c2c:	cmp	w0, #0x0
  410c30:	cset	w9, ge  // ge = tcont
  410c34:	tbnz	w9, #0, 410c78 <ferror@plt+0xe7a8>
  410c38:	ldr	x8, [sp, #104]
  410c3c:	ldr	x0, [x8]
  410c40:	str	x0, [sp, #8]
  410c44:	bl	402460 <__errno_location@plt>
  410c48:	ldr	w0, [x0]
  410c4c:	bl	4021a0 <strerror@plt>
  410c50:	ldr	x8, [sp, #8]
  410c54:	str	x0, [sp]
  410c58:	mov	x0, x8
  410c5c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410c60:	add	x1, x1, #0xdad
  410c64:	ldr	x2, [sp]
  410c68:	bl	4024a0 <fprintf@plt>
  410c6c:	mov	w9, #0xffffffff            	// #-1
  410c70:	stur	w9, [x29, #-4]
  410c74:	b	410c84 <ferror@plt+0xe7b4>
  410c78:	ldur	x0, [x29, #-16]
  410c7c:	bl	410c9c <ferror@plt+0xe7cc>
  410c80:	stur	wzr, [x29, #-4]
  410c84:	ldur	w0, [x29, #-4]
  410c88:	add	sp, sp, #0x1, lsl #12
  410c8c:	add	sp, sp, #0x110
  410c90:	ldr	x28, [sp, #16]
  410c94:	ldp	x29, x30, [sp], #32
  410c98:	ret
  410c9c:	stp	x29, x30, [sp, #-32]!
  410ca0:	str	x28, [sp, #16]
  410ca4:	mov	x29, sp
  410ca8:	sub	sp, sp, #0x2, lsl #12
  410cac:	sub	sp, sp, #0x160
  410cb0:	stur	x0, [x29, #-8]
  410cb4:	ldur	x0, [x29, #-8]
  410cb8:	bl	401ee0 <strlen@plt>
  410cbc:	cmp	x0, #0xff
  410cc0:	b.cc	410cc8 <ferror@plt+0xe7f8>  // b.lo, b.ul, b.last
  410cc4:	b	410e34 <ferror@plt+0xe964>
  410cc8:	ldur	x4, [x29, #-8]
  410ccc:	add	x8, sp, #0x2, lsl #12
  410cd0:	add	x8, x8, #0x4e
  410cd4:	mov	x0, x8
  410cd8:	mov	x1, #0x10a                 	// #266
  410cdc:	adrp	x2, 418000 <ferror@plt+0x15b30>
  410ce0:	add	x2, x2, #0x898
  410ce4:	adrp	x3, 418000 <ferror@plt+0x15b30>
  410ce8:	add	x3, x3, #0xdca
  410cec:	str	x8, [sp, #48]
  410cf0:	bl	402020 <snprintf@plt>
  410cf4:	ldr	x8, [sp, #48]
  410cf8:	mov	x0, x8
  410cfc:	bl	401ff0 <opendir@plt>
  410d00:	str	x0, [sp, #56]
  410d04:	ldr	x8, [sp, #56]
  410d08:	cbnz	x8, 410d10 <ferror@plt+0xe840>
  410d0c:	b	410e34 <ferror@plt+0xe964>
  410d10:	ldr	x0, [sp, #56]
  410d14:	bl	4022c0 <readdir64@plt>
  410d18:	str	x0, [sp, #64]
  410d1c:	cbz	x0, 410e2c <ferror@plt+0xe95c>
  410d20:	ldr	x8, [sp, #64]
  410d24:	add	x0, x8, #0x13
  410d28:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410d2c:	add	x1, x1, #0xdc8
  410d30:	bl	402220 <strcmp@plt>
  410d34:	cbnz	w0, 410d3c <ferror@plt+0xe86c>
  410d38:	b	410d10 <ferror@plt+0xe840>
  410d3c:	ldr	x8, [sp, #64]
  410d40:	add	x0, x8, #0x13
  410d44:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410d48:	add	x1, x1, #0xdc7
  410d4c:	bl	402220 <strcmp@plt>
  410d50:	cbnz	w0, 410d58 <ferror@plt+0xe888>
  410d54:	b	410d10 <ferror@plt+0xe840>
  410d58:	ldr	x8, [sp, #64]
  410d5c:	add	x4, x8, #0x13
  410d60:	add	x8, sp, #0x1, lsl #12
  410d64:	add	x8, x8, #0x4e
  410d68:	mov	x0, x8
  410d6c:	mov	x9, #0x1000                	// #4096
  410d70:	mov	x1, x9
  410d74:	adrp	x2, 418000 <ferror@plt+0x15b30>
  410d78:	add	x2, x2, #0x898
  410d7c:	add	x3, sp, #0x2, lsl #12
  410d80:	add	x3, x3, #0x4e
  410d84:	str	x8, [sp, #40]
  410d88:	str	x9, [sp, #32]
  410d8c:	bl	402020 <snprintf@plt>
  410d90:	ldr	x8, [sp, #64]
  410d94:	add	x3, x8, #0x13
  410d98:	add	x8, sp, #0x4e
  410d9c:	mov	x0, x8
  410da0:	ldr	x1, [sp, #32]
  410da4:	adrp	x2, 418000 <ferror@plt+0x15b30>
  410da8:	add	x2, x2, #0xdd5
  410dac:	str	x8, [sp, #24]
  410db0:	bl	402020 <snprintf@plt>
  410db4:	ldr	x8, [sp, #40]
  410db8:	mov	x0, x8
  410dbc:	ldr	x1, [sp, #24]
  410dc0:	adrp	x2, 418000 <ferror@plt+0x15b30>
  410dc4:	add	x2, x2, #0xd79
  410dc8:	ldr	x3, [sp, #32]
  410dcc:	mov	x9, xzr
  410dd0:	mov	x4, x9
  410dd4:	bl	401f10 <mount@plt>
  410dd8:	cmp	w0, #0x0
  410ddc:	cset	w10, ge  // ge = tcont
  410de0:	tbnz	w10, #0, 410e28 <ferror@plt+0xe958>
  410de4:	adrp	x8, 429000 <ferror@plt+0x26b30>
  410de8:	ldr	x8, [x8, #3992]
  410dec:	ldr	x0, [x8]
  410df0:	str	x0, [sp, #16]
  410df4:	bl	402460 <__errno_location@plt>
  410df8:	ldr	w0, [x0]
  410dfc:	bl	4021a0 <strerror@plt>
  410e00:	ldr	x8, [sp, #16]
  410e04:	str	x0, [sp, #8]
  410e08:	mov	x0, x8
  410e0c:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410e10:	add	x1, x1, #0xddd
  410e14:	add	x2, sp, #0x1, lsl #12
  410e18:	add	x2, x2, #0x4e
  410e1c:	add	x3, sp, #0x4e
  410e20:	ldr	x4, [sp, #8]
  410e24:	bl	4024a0 <fprintf@plt>
  410e28:	b	410d10 <ferror@plt+0xe840>
  410e2c:	ldr	x0, [sp, #56]
  410e30:	bl	402190 <closedir@plt>
  410e34:	add	sp, sp, #0x2, lsl #12
  410e38:	add	sp, sp, #0x160
  410e3c:	ldr	x28, [sp, #16]
  410e40:	ldp	x29, x30, [sp], #32
  410e44:	ret
  410e48:	stp	x29, x30, [sp, #-32]!
  410e4c:	str	x28, [sp, #16]
  410e50:	mov	x29, sp
  410e54:	sub	sp, sp, #0x1, lsl #12
  410e58:	sub	sp, sp, #0x20
  410e5c:	mov	w1, #0x2f                  	// #47
  410e60:	stur	x0, [x29, #-8]
  410e64:	ldur	x8, [x29, #-8]
  410e68:	str	x8, [sp, #16]
  410e6c:	ldur	x0, [x29, #-8]
  410e70:	bl	4022f0 <strchr@plt>
  410e74:	str	x0, [sp, #8]
  410e78:	ldr	x8, [sp, #8]
  410e7c:	cbnz	x8, 410eb0 <ferror@plt+0xe9e0>
  410e80:	ldur	x4, [x29, #-8]
  410e84:	add	x8, sp, #0x18
  410e88:	mov	x0, x8
  410e8c:	mov	x1, #0x1000                	// #4096
  410e90:	adrp	x2, 418000 <ferror@plt+0x15b30>
  410e94:	add	x2, x2, #0x898
  410e98:	adrp	x3, 418000 <ferror@plt+0x15b30>
  410e9c:	add	x3, x3, #0xcfd
  410ea0:	str	x8, [sp]
  410ea4:	bl	402020 <snprintf@plt>
  410ea8:	ldr	x8, [sp]
  410eac:	str	x8, [sp, #16]
  410eb0:	ldr	x0, [sp, #16]
  410eb4:	mov	w8, wzr
  410eb8:	mov	w1, w8
  410ebc:	bl	4023a0 <open64@plt>
  410ec0:	add	sp, sp, #0x1, lsl #12
  410ec4:	add	sp, sp, #0x20
  410ec8:	ldr	x28, [sp, #16]
  410ecc:	ldp	x29, x30, [sp], #32
  410ed0:	ret
  410ed4:	sub	sp, sp, #0x40
  410ed8:	stp	x29, x30, [sp, #48]
  410edc:	add	x29, sp, #0x30
  410ee0:	adrp	x8, 418000 <ferror@plt+0x15b30>
  410ee4:	add	x8, x8, #0xcfd
  410ee8:	stur	x0, [x29, #-16]
  410eec:	str	x1, [sp, #24]
  410ef0:	mov	x0, x8
  410ef4:	bl	401ff0 <opendir@plt>
  410ef8:	str	x0, [sp, #16]
  410efc:	ldr	x8, [sp, #16]
  410f00:	cbnz	x8, 410f10 <ferror@plt+0xea40>
  410f04:	mov	w8, #0xffffffff            	// #-1
  410f08:	stur	w8, [x29, #-4]
  410f0c:	b	410f84 <ferror@plt+0xeab4>
  410f10:	ldr	x0, [sp, #16]
  410f14:	bl	4022c0 <readdir64@plt>
  410f18:	str	x0, [sp, #8]
  410f1c:	cbz	x0, 410f78 <ferror@plt+0xeaa8>
  410f20:	ldr	x8, [sp, #8]
  410f24:	add	x0, x8, #0x13
  410f28:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410f2c:	add	x1, x1, #0xdc8
  410f30:	bl	402220 <strcmp@plt>
  410f34:	cbnz	w0, 410f3c <ferror@plt+0xea6c>
  410f38:	b	410f10 <ferror@plt+0xea40>
  410f3c:	ldr	x8, [sp, #8]
  410f40:	add	x0, x8, #0x13
  410f44:	adrp	x1, 418000 <ferror@plt+0x15b30>
  410f48:	add	x1, x1, #0xdc7
  410f4c:	bl	402220 <strcmp@plt>
  410f50:	cbnz	w0, 410f58 <ferror@plt+0xea88>
  410f54:	b	410f10 <ferror@plt+0xea40>
  410f58:	ldur	x8, [x29, #-16]
  410f5c:	ldr	x9, [sp, #8]
  410f60:	add	x0, x9, #0x13
  410f64:	ldr	x1, [sp, #24]
  410f68:	blr	x8
  410f6c:	cbz	w0, 410f74 <ferror@plt+0xeaa4>
  410f70:	b	410f78 <ferror@plt+0xeaa8>
  410f74:	b	410f10 <ferror@plt+0xea40>
  410f78:	ldr	x0, [sp, #16]
  410f7c:	bl	402190 <closedir@plt>
  410f80:	stur	wzr, [x29, #-4]
  410f84:	ldur	w0, [x29, #-4]
  410f88:	ldp	x29, x30, [sp, #48]
  410f8c:	add	sp, sp, #0x40
  410f90:	ret
  410f94:	sub	sp, sp, #0x20
  410f98:	stp	x29, x30, [sp, #16]
  410f9c:	add	x29, sp, #0x10
  410fa0:	stur	w0, [x29, #-4]
  410fa4:	ldur	w0, [x29, #-4]
  410fa8:	mov	w8, #0x1                   	// #1
  410fac:	and	w1, w8, #0x1
  410fb0:	bl	410fc0 <ferror@plt+0xeaf0>
  410fb4:	ldp	x29, x30, [sp, #16]
  410fb8:	add	sp, sp, #0x20
  410fbc:	ret
  410fc0:	sub	sp, sp, #0x20
  410fc4:	stp	x29, x30, [sp, #16]
  410fc8:	add	x29, sp, #0x10
  410fcc:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  410fd0:	add	x8, x8, #0xec0
  410fd4:	mov	w9, #0x1                   	// #1
  410fd8:	stur	w0, [x29, #-4]
  410fdc:	and	w9, w1, w9
  410fe0:	sturb	w9, [x29, #-5]
  410fe4:	ldur	w9, [x29, #-4]
  410fe8:	str	x8, [sp]
  410fec:	cbz	w9, 411060 <ferror@plt+0xeb90>
  410ff0:	adrp	x8, 429000 <ferror@plt+0x26b30>
  410ff4:	ldr	x8, [x8, #4016]
  410ff8:	ldr	x0, [x8]
  410ffc:	bl	4128e4 <ferror@plt+0x10414>
  411000:	ldr	x8, [sp]
  411004:	str	x0, [x8]
  411008:	ldr	x9, [x8]
  41100c:	cbnz	x9, 411024 <ferror@plt+0xeb54>
  411010:	adrp	x0, 418000 <ferror@plt+0x15b30>
  411014:	add	x0, x0, #0xe16
  411018:	bl	401f20 <perror@plt>
  41101c:	mov	w0, #0x1                   	// #1
  411020:	bl	401f00 <exit@plt>
  411024:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411028:	ldr	x8, [x8, #4056]
  41102c:	ldr	w9, [x8]
  411030:	cbz	w9, 411048 <ferror@plt+0xeb78>
  411034:	ldr	x8, [sp]
  411038:	ldr	x0, [x8]
  41103c:	mov	w9, #0x1                   	// #1
  411040:	and	w1, w9, #0x1
  411044:	bl	4129d8 <ferror@plt+0x10508>
  411048:	ldurb	w8, [x29, #-5]
  41104c:	tbnz	w8, #0, 411054 <ferror@plt+0xeb84>
  411050:	b	411060 <ferror@plt+0xeb90>
  411054:	ldr	x8, [sp]
  411058:	ldr	x0, [x8]
  41105c:	bl	412ed8 <ferror@plt+0x10a08>
  411060:	ldp	x29, x30, [sp, #16]
  411064:	add	sp, sp, #0x20
  411068:	ret
  41106c:	stp	x29, x30, [sp, #-16]!
  411070:	mov	x29, sp
  411074:	mov	w8, #0x1                   	// #1
  411078:	and	w0, w8, #0x1
  41107c:	bl	411088 <ferror@plt+0xebb8>
  411080:	ldp	x29, x30, [sp], #16
  411084:	ret
  411088:	sub	sp, sp, #0x20
  41108c:	stp	x29, x30, [sp, #16]
  411090:	add	x29, sp, #0x10
  411094:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411098:	add	x8, x8, #0xec0
  41109c:	and	w9, w0, #0x1
  4110a0:	sturb	w9, [x29, #-1]
  4110a4:	ldr	x10, [x8]
  4110a8:	str	x8, [sp]
  4110ac:	cbz	x10, 4110d0 <ferror@plt+0xec00>
  4110b0:	ldurb	w8, [x29, #-1]
  4110b4:	tbnz	w8, #0, 4110bc <ferror@plt+0xebec>
  4110b8:	b	4110c8 <ferror@plt+0xebf8>
  4110bc:	ldr	x8, [sp]
  4110c0:	ldr	x0, [x8]
  4110c4:	bl	412f20 <ferror@plt+0x10a50>
  4110c8:	ldr	x0, [sp]
  4110cc:	bl	412944 <ferror@plt+0x10474>
  4110d0:	ldp	x29, x30, [sp, #16]
  4110d4:	add	sp, sp, #0x20
  4110d8:	ret
  4110dc:	sub	sp, sp, #0x20
  4110e0:	stp	x29, x30, [sp, #16]
  4110e4:	add	x29, sp, #0x10
  4110e8:	stur	w0, [x29, #-4]
  4110ec:	ldur	w0, [x29, #-4]
  4110f0:	mov	w8, wzr
  4110f4:	and	w1, w8, #0x1
  4110f8:	bl	410fc0 <ferror@plt+0xeaf0>
  4110fc:	ldp	x29, x30, [sp, #16]
  411100:	add	sp, sp, #0x20
  411104:	ret
  411108:	stp	x29, x30, [sp, #-16]!
  41110c:	mov	x29, sp
  411110:	mov	w8, wzr
  411114:	and	w0, w8, #0x1
  411118:	bl	411088 <ferror@plt+0xebb8>
  41111c:	ldp	x29, x30, [sp], #16
  411120:	ret
  411124:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411128:	add	x8, x8, #0xec0
  41112c:	ldr	x8, [x8]
  411130:	cmp	x8, #0x0
  411134:	cset	w9, ne  // ne = any
  411138:	and	w0, w9, #0x1
  41113c:	ret
  411140:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411144:	add	x8, x8, #0xec0
  411148:	ldr	x0, [x8]
  41114c:	ret
  411150:	sub	sp, sp, #0x20
  411154:	stp	x29, x30, [sp, #16]
  411158:	add	x29, sp, #0x10
  41115c:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411160:	add	x8, x8, #0xec0
  411164:	str	x0, [sp, #8]
  411168:	ldr	x9, [x8]
  41116c:	str	x8, [sp]
  411170:	cbz	x9, 411198 <ferror@plt+0xecc8>
  411174:	ldr	x8, [sp, #8]
  411178:	cbz	x8, 41118c <ferror@plt+0xecbc>
  41117c:	ldr	x8, [sp]
  411180:	ldr	x0, [x8]
  411184:	ldr	x1, [sp, #8]
  411188:	bl	412a04 <ferror@plt+0x10534>
  41118c:	ldr	x8, [sp]
  411190:	ldr	x0, [x8]
  411194:	bl	412d94 <ferror@plt+0x108c4>
  411198:	ldp	x29, x30, [sp, #16]
  41119c:	add	sp, sp, #0x20
  4111a0:	ret
  4111a4:	stp	x29, x30, [sp, #-16]!
  4111a8:	mov	x29, sp
  4111ac:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4111b0:	add	x8, x8, #0xec0
  4111b4:	ldr	x8, [x8]
  4111b8:	cbz	x8, 4111cc <ferror@plt+0xecfc>
  4111bc:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4111c0:	add	x8, x8, #0xec0
  4111c4:	ldr	x0, [x8]
  4111c8:	bl	412e18 <ferror@plt+0x10948>
  4111cc:	ldp	x29, x30, [sp], #16
  4111d0:	ret
  4111d4:	sub	sp, sp, #0x30
  4111d8:	stp	x29, x30, [sp, #32]
  4111dc:	add	x29, sp, #0x20
  4111e0:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4111e4:	add	x8, x8, #0xec0
  4111e8:	stur	w0, [x29, #-4]
  4111ec:	str	x1, [sp, #16]
  4111f0:	ldur	w9, [x29, #-4]
  4111f4:	and	w9, w9, #0x2
  4111f8:	str	x8, [sp, #8]
  4111fc:	cbnz	w9, 41120c <ferror@plt+0xed3c>
  411200:	ldur	w8, [x29, #-4]
  411204:	and	w8, w8, #0x4
  411208:	cbz	w8, 411240 <ferror@plt+0xed70>
  41120c:	ldr	x8, [sp, #8]
  411210:	ldr	x9, [x8]
  411214:	cbz	x9, 411240 <ferror@plt+0xed70>
  411218:	ldr	x8, [sp, #16]
  41121c:	cbz	x8, 411230 <ferror@plt+0xed60>
  411220:	ldr	x8, [sp, #8]
  411224:	ldr	x0, [x8]
  411228:	ldr	x1, [sp, #16]
  41122c:	bl	412a04 <ferror@plt+0x10534>
  411230:	ldr	x8, [sp, #8]
  411234:	ldr	x0, [x8]
  411238:	bl	412ed8 <ferror@plt+0x10a08>
  41123c:	b	411274 <ferror@plt+0xeda4>
  411240:	ldr	x8, [sp, #8]
  411244:	ldr	x9, [x8]
  411248:	cbnz	x9, 411274 <ferror@plt+0xeda4>
  41124c:	ldur	w8, [x29, #-4]
  411250:	and	w8, w8, #0x1
  411254:	cbnz	w8, 411264 <ferror@plt+0xed94>
  411258:	ldur	w8, [x29, #-4]
  41125c:	and	w8, w8, #0x4
  411260:	cbz	w8, 411274 <ferror@plt+0xeda4>
  411264:	ldr	x1, [sp, #16]
  411268:	adrp	x0, 418000 <ferror@plt+0x15b30>
  41126c:	add	x0, x0, #0x934
  411270:	bl	402440 <printf@plt>
  411274:	ldp	x29, x30, [sp, #32]
  411278:	add	sp, sp, #0x30
  41127c:	ret
  411280:	sub	sp, sp, #0x30
  411284:	stp	x29, x30, [sp, #32]
  411288:	add	x29, sp, #0x20
  41128c:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411290:	add	x8, x8, #0xec0
  411294:	stur	w0, [x29, #-4]
  411298:	str	x1, [sp, #16]
  41129c:	ldur	w9, [x29, #-4]
  4112a0:	and	w9, w9, #0x2
  4112a4:	str	x8, [sp, #8]
  4112a8:	cbnz	w9, 4112b8 <ferror@plt+0xede8>
  4112ac:	ldur	w8, [x29, #-4]
  4112b0:	and	w8, w8, #0x4
  4112b4:	cbz	w8, 4112d4 <ferror@plt+0xee04>
  4112b8:	ldr	x8, [sp, #8]
  4112bc:	ldr	x9, [x8]
  4112c0:	cbz	x9, 4112d4 <ferror@plt+0xee04>
  4112c4:	ldr	x8, [sp, #8]
  4112c8:	ldr	x0, [x8]
  4112cc:	bl	412f20 <ferror@plt+0x10a50>
  4112d0:	b	411308 <ferror@plt+0xee38>
  4112d4:	ldr	x8, [sp, #8]
  4112d8:	ldr	x9, [x8]
  4112dc:	cbnz	x9, 411308 <ferror@plt+0xee38>
  4112e0:	ldur	w8, [x29, #-4]
  4112e4:	and	w8, w8, #0x1
  4112e8:	cbnz	w8, 4112f8 <ferror@plt+0xee28>
  4112ec:	ldur	w8, [x29, #-4]
  4112f0:	and	w8, w8, #0x4
  4112f4:	cbz	w8, 411308 <ferror@plt+0xee38>
  4112f8:	ldr	x1, [sp, #16]
  4112fc:	adrp	x0, 418000 <ferror@plt+0x15b30>
  411300:	add	x0, x0, #0x934
  411304:	bl	402440 <printf@plt>
  411308:	ldp	x29, x30, [sp, #32]
  41130c:	add	sp, sp, #0x30
  411310:	ret
  411314:	sub	sp, sp, #0x40
  411318:	stp	x29, x30, [sp, #48]
  41131c:	add	x29, sp, #0x30
  411320:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411324:	add	x8, x8, #0xec0
  411328:	stur	w0, [x29, #-4]
  41132c:	stur	w1, [x29, #-8]
  411330:	stur	x2, [x29, #-16]
  411334:	str	x3, [sp, #24]
  411338:	str	w4, [sp, #20]
  41133c:	ldur	w9, [x29, #-4]
  411340:	and	w9, w9, #0x2
  411344:	str	x8, [sp, #8]
  411348:	cbnz	w9, 411358 <ferror@plt+0xee88>
  41134c:	ldur	w8, [x29, #-4]
  411350:	and	w8, w8, #0x4
  411354:	cbz	w8, 411398 <ferror@plt+0xeec8>
  411358:	ldr	x8, [sp, #8]
  41135c:	ldr	x9, [x8]
  411360:	cbz	x9, 411398 <ferror@plt+0xeec8>
  411364:	ldur	x8, [x29, #-16]
  411368:	cbnz	x8, 411380 <ferror@plt+0xeeb0>
  41136c:	ldr	x8, [sp, #8]
  411370:	ldr	x0, [x8]
  411374:	ldr	w1, [sp, #20]
  411378:	bl	4131f0 <ferror@plt+0x10d20>
  41137c:	b	411394 <ferror@plt+0xeec4>
  411380:	ldr	x8, [sp, #8]
  411384:	ldr	x0, [x8]
  411388:	ldur	x1, [x29, #-16]
  41138c:	ldr	w2, [sp, #20]
  411390:	bl	4134c4 <ferror@plt+0x10ff4>
  411394:	b	4113d8 <ferror@plt+0xef08>
  411398:	ldr	x8, [sp, #8]
  41139c:	ldr	x9, [x8]
  4113a0:	cbnz	x9, 4113d8 <ferror@plt+0xef08>
  4113a4:	ldur	w8, [x29, #-4]
  4113a8:	and	w8, w8, #0x1
  4113ac:	cbnz	w8, 4113bc <ferror@plt+0xeeec>
  4113b0:	ldur	w8, [x29, #-4]
  4113b4:	and	w8, w8, #0x4
  4113b8:	cbz	w8, 4113d8 <ferror@plt+0xef08>
  4113bc:	adrp	x8, 429000 <ferror@plt+0x26b30>
  4113c0:	ldr	x8, [x8, #4016]
  4113c4:	ldr	x0, [x8]
  4113c8:	ldur	w1, [x29, #-8]
  4113cc:	ldr	x2, [sp, #24]
  4113d0:	ldr	w3, [sp, #20]
  4113d4:	bl	4122a4 <ferror@plt+0xfdd4>
  4113d8:	ldp	x29, x30, [sp, #48]
  4113dc:	add	sp, sp, #0x40
  4113e0:	ret
  4113e4:	sub	sp, sp, #0x40
  4113e8:	stp	x29, x30, [sp, #48]
  4113ec:	add	x29, sp, #0x30
  4113f0:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4113f4:	add	x8, x8, #0xec0
  4113f8:	stur	w0, [x29, #-4]
  4113fc:	stur	w1, [x29, #-8]
  411400:	stur	x2, [x29, #-16]
  411404:	str	x3, [sp, #24]
  411408:	str	x4, [sp, #16]
  41140c:	ldur	w9, [x29, #-4]
  411410:	and	w9, w9, #0x2
  411414:	str	x8, [sp, #8]
  411418:	cbnz	w9, 411428 <ferror@plt+0xef58>
  41141c:	ldur	w8, [x29, #-4]
  411420:	and	w8, w8, #0x4
  411424:	cbz	w8, 411468 <ferror@plt+0xef98>
  411428:	ldr	x8, [sp, #8]
  41142c:	ldr	x9, [x8]
  411430:	cbz	x9, 411468 <ferror@plt+0xef98>
  411434:	ldur	x8, [x29, #-16]
  411438:	cbnz	x8, 411450 <ferror@plt+0xef80>
  41143c:	ldr	x8, [sp, #8]
  411440:	ldr	x0, [x8]
  411444:	ldr	x1, [sp, #16]
  411448:	bl	413228 <ferror@plt+0x10d58>
  41144c:	b	411464 <ferror@plt+0xef94>
  411450:	ldr	x8, [sp, #8]
  411454:	ldr	x0, [x8]
  411458:	ldur	x1, [x29, #-16]
  41145c:	ldr	x2, [sp, #16]
  411460:	bl	413500 <ferror@plt+0x11030>
  411464:	b	4114a8 <ferror@plt+0xefd8>
  411468:	ldr	x8, [sp, #8]
  41146c:	ldr	x9, [x8]
  411470:	cbnz	x9, 4114a8 <ferror@plt+0xefd8>
  411474:	ldur	w8, [x29, #-4]
  411478:	and	w8, w8, #0x1
  41147c:	cbnz	w8, 41148c <ferror@plt+0xefbc>
  411480:	ldur	w8, [x29, #-4]
  411484:	and	w8, w8, #0x4
  411488:	cbz	w8, 4114a8 <ferror@plt+0xefd8>
  41148c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411490:	ldr	x8, [x8, #4016]
  411494:	ldr	x0, [x8]
  411498:	ldur	w1, [x29, #-8]
  41149c:	ldr	x2, [sp, #24]
  4114a0:	ldr	x3, [sp, #16]
  4114a4:	bl	4122a4 <ferror@plt+0xfdd4>
  4114a8:	ldp	x29, x30, [sp, #48]
  4114ac:	add	sp, sp, #0x40
  4114b0:	ret
  4114b4:	sub	sp, sp, #0x40
  4114b8:	stp	x29, x30, [sp, #48]
  4114bc:	add	x29, sp, #0x30
  4114c0:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4114c4:	add	x8, x8, #0xec0
  4114c8:	stur	w0, [x29, #-4]
  4114cc:	stur	w1, [x29, #-8]
  4114d0:	stur	x2, [x29, #-16]
  4114d4:	str	x3, [sp, #24]
  4114d8:	strb	w4, [sp, #23]
  4114dc:	ldur	w9, [x29, #-4]
  4114e0:	and	w9, w9, #0x2
  4114e4:	str	x8, [sp, #8]
  4114e8:	cbnz	w9, 4114f8 <ferror@plt+0xf028>
  4114ec:	ldur	w8, [x29, #-4]
  4114f0:	and	w8, w8, #0x4
  4114f4:	cbz	w8, 411538 <ferror@plt+0xf068>
  4114f8:	ldr	x8, [sp, #8]
  4114fc:	ldr	x9, [x8]
  411500:	cbz	x9, 411538 <ferror@plt+0xf068>
  411504:	ldur	x8, [x29, #-16]
  411508:	cbnz	x8, 411520 <ferror@plt+0xf050>
  41150c:	ldr	x8, [sp, #8]
  411510:	ldr	x0, [x8]
  411514:	ldrb	w1, [sp, #23]
  411518:	bl	413068 <ferror@plt+0x10b98>
  41151c:	b	411534 <ferror@plt+0xf064>
  411520:	ldr	x8, [sp, #8]
  411524:	ldr	x0, [x8]
  411528:	ldur	x1, [x29, #-16]
  41152c:	ldrb	w2, [sp, #23]
  411530:	bl	4133d4 <ferror@plt+0x10f04>
  411534:	b	411578 <ferror@plt+0xf0a8>
  411538:	ldr	x8, [sp, #8]
  41153c:	ldr	x9, [x8]
  411540:	cbnz	x9, 411578 <ferror@plt+0xf0a8>
  411544:	ldur	w8, [x29, #-4]
  411548:	and	w8, w8, #0x1
  41154c:	cbnz	w8, 41155c <ferror@plt+0xf08c>
  411550:	ldur	w8, [x29, #-4]
  411554:	and	w8, w8, #0x4
  411558:	cbz	w8, 411578 <ferror@plt+0xf0a8>
  41155c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411560:	ldr	x8, [x8, #4016]
  411564:	ldr	x0, [x8]
  411568:	ldur	w1, [x29, #-8]
  41156c:	ldr	x2, [sp, #24]
  411570:	ldrb	w3, [sp, #23]
  411574:	bl	4122a4 <ferror@plt+0xfdd4>
  411578:	ldp	x29, x30, [sp, #48]
  41157c:	add	sp, sp, #0x40
  411580:	ret
  411584:	sub	sp, sp, #0x40
  411588:	stp	x29, x30, [sp, #48]
  41158c:	add	x29, sp, #0x30
  411590:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411594:	add	x8, x8, #0xec0
  411598:	stur	w0, [x29, #-4]
  41159c:	stur	w1, [x29, #-8]
  4115a0:	stur	x2, [x29, #-16]
  4115a4:	str	x3, [sp, #24]
  4115a8:	strh	w4, [sp, #22]
  4115ac:	ldur	w9, [x29, #-4]
  4115b0:	and	w9, w9, #0x2
  4115b4:	str	x8, [sp, #8]
  4115b8:	cbnz	w9, 4115c8 <ferror@plt+0xf0f8>
  4115bc:	ldur	w8, [x29, #-4]
  4115c0:	and	w8, w8, #0x4
  4115c4:	cbz	w8, 411608 <ferror@plt+0xf138>
  4115c8:	ldr	x8, [sp, #8]
  4115cc:	ldr	x9, [x8]
  4115d0:	cbz	x9, 411608 <ferror@plt+0xf138>
  4115d4:	ldur	x8, [x29, #-16]
  4115d8:	cbnz	x8, 4115f0 <ferror@plt+0xf120>
  4115dc:	ldr	x8, [sp, #8]
  4115e0:	ldr	x0, [x8]
  4115e4:	ldrh	w1, [sp, #22]
  4115e8:	bl	4130a0 <ferror@plt+0x10bd0>
  4115ec:	b	411604 <ferror@plt+0xf134>
  4115f0:	ldr	x8, [sp, #8]
  4115f4:	ldr	x0, [x8]
  4115f8:	ldur	x1, [x29, #-16]
  4115fc:	ldrh	w2, [sp, #22]
  411600:	bl	413410 <ferror@plt+0x10f40>
  411604:	b	411648 <ferror@plt+0xf178>
  411608:	ldr	x8, [sp, #8]
  41160c:	ldr	x9, [x8]
  411610:	cbnz	x9, 411648 <ferror@plt+0xf178>
  411614:	ldur	w8, [x29, #-4]
  411618:	and	w8, w8, #0x1
  41161c:	cbnz	w8, 41162c <ferror@plt+0xf15c>
  411620:	ldur	w8, [x29, #-4]
  411624:	and	w8, w8, #0x4
  411628:	cbz	w8, 411648 <ferror@plt+0xf178>
  41162c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411630:	ldr	x8, [x8, #4016]
  411634:	ldr	x0, [x8]
  411638:	ldur	w1, [x29, #-8]
  41163c:	ldr	x2, [sp, #24]
  411640:	ldrh	w3, [sp, #22]
  411644:	bl	4122a4 <ferror@plt+0xfdd4>
  411648:	ldp	x29, x30, [sp, #48]
  41164c:	add	sp, sp, #0x40
  411650:	ret
  411654:	sub	sp, sp, #0x40
  411658:	stp	x29, x30, [sp, #48]
  41165c:	add	x29, sp, #0x30
  411660:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411664:	add	x8, x8, #0xec0
  411668:	stur	w0, [x29, #-4]
  41166c:	stur	w1, [x29, #-8]
  411670:	stur	x2, [x29, #-16]
  411674:	str	x3, [sp, #24]
  411678:	str	w4, [sp, #20]
  41167c:	ldur	w9, [x29, #-4]
  411680:	and	w9, w9, #0x2
  411684:	str	x8, [sp, #8]
  411688:	cbnz	w9, 411698 <ferror@plt+0xf1c8>
  41168c:	ldur	w8, [x29, #-4]
  411690:	and	w8, w8, #0x4
  411694:	cbz	w8, 4116d8 <ferror@plt+0xf208>
  411698:	ldr	x8, [sp, #8]
  41169c:	ldr	x9, [x8]
  4116a0:	cbz	x9, 4116d8 <ferror@plt+0xf208>
  4116a4:	ldur	x8, [x29, #-16]
  4116a8:	cbnz	x8, 4116c0 <ferror@plt+0xf1f0>
  4116ac:	ldr	x8, [sp, #8]
  4116b0:	ldr	x0, [x8]
  4116b4:	ldr	w1, [sp, #20]
  4116b8:	bl	4130d8 <ferror@plt+0x10c08>
  4116bc:	b	4116d4 <ferror@plt+0xf204>
  4116c0:	ldr	x8, [sp, #8]
  4116c4:	ldr	x0, [x8]
  4116c8:	ldur	x1, [x29, #-16]
  4116cc:	ldr	w2, [sp, #20]
  4116d0:	bl	413320 <ferror@plt+0x10e50>
  4116d4:	b	411718 <ferror@plt+0xf248>
  4116d8:	ldr	x8, [sp, #8]
  4116dc:	ldr	x9, [x8]
  4116e0:	cbnz	x9, 411718 <ferror@plt+0xf248>
  4116e4:	ldur	w8, [x29, #-4]
  4116e8:	and	w8, w8, #0x1
  4116ec:	cbnz	w8, 4116fc <ferror@plt+0xf22c>
  4116f0:	ldur	w8, [x29, #-4]
  4116f4:	and	w8, w8, #0x4
  4116f8:	cbz	w8, 411718 <ferror@plt+0xf248>
  4116fc:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411700:	ldr	x8, [x8, #4016]
  411704:	ldr	x0, [x8]
  411708:	ldur	w1, [x29, #-8]
  41170c:	ldr	x2, [sp, #24]
  411710:	ldr	w3, [sp, #20]
  411714:	bl	4122a4 <ferror@plt+0xfdd4>
  411718:	ldp	x29, x30, [sp, #48]
  41171c:	add	sp, sp, #0x40
  411720:	ret
  411724:	sub	sp, sp, #0x40
  411728:	stp	x29, x30, [sp, #48]
  41172c:	add	x29, sp, #0x30
  411730:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411734:	add	x8, x8, #0xec0
  411738:	stur	w0, [x29, #-4]
  41173c:	stur	w1, [x29, #-8]
  411740:	stur	x2, [x29, #-16]
  411744:	str	x3, [sp, #24]
  411748:	str	x4, [sp, #16]
  41174c:	ldur	w9, [x29, #-4]
  411750:	and	w9, w9, #0x2
  411754:	str	x8, [sp, #8]
  411758:	cbnz	w9, 411768 <ferror@plt+0xf298>
  41175c:	ldur	w8, [x29, #-4]
  411760:	and	w8, w8, #0x4
  411764:	cbz	w8, 4117a8 <ferror@plt+0xf2d8>
  411768:	ldr	x8, [sp, #8]
  41176c:	ldr	x9, [x8]
  411770:	cbz	x9, 4117a8 <ferror@plt+0xf2d8>
  411774:	ldur	x8, [x29, #-16]
  411778:	cbnz	x8, 411790 <ferror@plt+0xf2c0>
  41177c:	ldr	x8, [sp, #8]
  411780:	ldr	x0, [x8]
  411784:	ldr	x1, [sp, #16]
  411788:	bl	413110 <ferror@plt+0x10c40>
  41178c:	b	4117a4 <ferror@plt+0xf2d4>
  411790:	ldr	x8, [sp, #8]
  411794:	ldr	x0, [x8]
  411798:	ldur	x1, [x29, #-16]
  41179c:	ldr	x2, [sp, #16]
  4117a0:	bl	41335c <ferror@plt+0x10e8c>
  4117a4:	b	4117e8 <ferror@plt+0xf318>
  4117a8:	ldr	x8, [sp, #8]
  4117ac:	ldr	x9, [x8]
  4117b0:	cbnz	x9, 4117e8 <ferror@plt+0xf318>
  4117b4:	ldur	w8, [x29, #-4]
  4117b8:	and	w8, w8, #0x1
  4117bc:	cbnz	w8, 4117cc <ferror@plt+0xf2fc>
  4117c0:	ldur	w8, [x29, #-4]
  4117c4:	and	w8, w8, #0x4
  4117c8:	cbz	w8, 4117e8 <ferror@plt+0xf318>
  4117cc:	adrp	x8, 429000 <ferror@plt+0x26b30>
  4117d0:	ldr	x8, [x8, #4016]
  4117d4:	ldr	x0, [x8]
  4117d8:	ldur	w1, [x29, #-8]
  4117dc:	ldr	x2, [sp, #24]
  4117e0:	ldr	x3, [sp, #16]
  4117e4:	bl	4122a4 <ferror@plt+0xfdd4>
  4117e8:	ldp	x29, x30, [sp, #48]
  4117ec:	add	sp, sp, #0x40
  4117f0:	ret
  4117f4:	sub	sp, sp, #0x40
  4117f8:	stp	x29, x30, [sp, #48]
  4117fc:	add	x29, sp, #0x30
  411800:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411804:	add	x8, x8, #0xec0
  411808:	stur	w0, [x29, #-4]
  41180c:	stur	w1, [x29, #-8]
  411810:	stur	x2, [x29, #-16]
  411814:	str	x3, [sp, #24]
  411818:	str	x4, [sp, #16]
  41181c:	ldur	w9, [x29, #-4]
  411820:	and	w9, w9, #0x2
  411824:	str	x8, [sp, #8]
  411828:	cbnz	w9, 411838 <ferror@plt+0xf368>
  41182c:	ldur	w8, [x29, #-4]
  411830:	and	w8, w8, #0x4
  411834:	cbz	w8, 411878 <ferror@plt+0xf3a8>
  411838:	ldr	x8, [sp, #8]
  41183c:	ldr	x9, [x8]
  411840:	cbz	x9, 411878 <ferror@plt+0xf3a8>
  411844:	ldur	x8, [x29, #-16]
  411848:	cbnz	x8, 411860 <ferror@plt+0xf390>
  41184c:	ldr	x8, [sp, #8]
  411850:	ldr	x0, [x8]
  411854:	ldr	x1, [sp, #16]
  411858:	bl	413180 <ferror@plt+0x10cb0>
  41185c:	b	411874 <ferror@plt+0xf3a4>
  411860:	ldr	x8, [sp, #8]
  411864:	ldr	x0, [x8]
  411868:	ldur	x1, [x29, #-16]
  41186c:	ldr	x2, [sp, #16]
  411870:	bl	41344c <ferror@plt+0x10f7c>
  411874:	b	4118b8 <ferror@plt+0xf3e8>
  411878:	ldr	x8, [sp, #8]
  41187c:	ldr	x9, [x8]
  411880:	cbnz	x9, 4118b8 <ferror@plt+0xf3e8>
  411884:	ldur	w8, [x29, #-4]
  411888:	and	w8, w8, #0x1
  41188c:	cbnz	w8, 41189c <ferror@plt+0xf3cc>
  411890:	ldur	w8, [x29, #-4]
  411894:	and	w8, w8, #0x4
  411898:	cbz	w8, 4118b8 <ferror@plt+0xf3e8>
  41189c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  4118a0:	ldr	x8, [x8, #4016]
  4118a4:	ldr	x0, [x8]
  4118a8:	ldur	w1, [x29, #-8]
  4118ac:	ldr	x2, [sp, #24]
  4118b0:	ldr	x3, [sp, #16]
  4118b4:	bl	4122a4 <ferror@plt+0xfdd4>
  4118b8:	ldp	x29, x30, [sp, #48]
  4118bc:	add	sp, sp, #0x40
  4118c0:	ret
  4118c4:	sub	sp, sp, #0x40
  4118c8:	stp	x29, x30, [sp, #48]
  4118cc:	add	x29, sp, #0x30
  4118d0:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4118d4:	add	x8, x8, #0xec0
  4118d8:	stur	w0, [x29, #-4]
  4118dc:	stur	w1, [x29, #-8]
  4118e0:	stur	x2, [x29, #-16]
  4118e4:	str	x3, [sp, #24]
  4118e8:	str	x4, [sp, #16]
  4118ec:	ldur	w9, [x29, #-4]
  4118f0:	and	w9, w9, #0x2
  4118f4:	str	x8, [sp, #8]
  4118f8:	cbnz	w9, 411908 <ferror@plt+0xf438>
  4118fc:	ldur	w8, [x29, #-4]
  411900:	and	w8, w8, #0x4
  411904:	cbz	w8, 411948 <ferror@plt+0xf478>
  411908:	ldr	x8, [sp, #8]
  41190c:	ldr	x9, [x8]
  411910:	cbz	x9, 411948 <ferror@plt+0xf478>
  411914:	ldur	x8, [x29, #-16]
  411918:	cbnz	x8, 411930 <ferror@plt+0xf460>
  41191c:	ldr	x8, [sp, #8]
  411920:	ldr	x0, [x8]
  411924:	ldr	x1, [sp, #16]
  411928:	bl	4131b8 <ferror@plt+0x10ce8>
  41192c:	b	411944 <ferror@plt+0xf474>
  411930:	ldr	x8, [sp, #8]
  411934:	ldr	x0, [x8]
  411938:	ldur	x1, [x29, #-16]
  41193c:	ldr	x2, [sp, #16]
  411940:	bl	413488 <ferror@plt+0x10fb8>
  411944:	b	411988 <ferror@plt+0xf4b8>
  411948:	ldr	x8, [sp, #8]
  41194c:	ldr	x9, [x8]
  411950:	cbnz	x9, 411988 <ferror@plt+0xf4b8>
  411954:	ldur	w8, [x29, #-4]
  411958:	and	w8, w8, #0x1
  41195c:	cbnz	w8, 41196c <ferror@plt+0xf49c>
  411960:	ldur	w8, [x29, #-4]
  411964:	and	w8, w8, #0x4
  411968:	cbz	w8, 411988 <ferror@plt+0xf4b8>
  41196c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411970:	ldr	x8, [x8, #4016]
  411974:	ldr	x0, [x8]
  411978:	ldur	w1, [x29, #-8]
  41197c:	ldr	x2, [sp, #24]
  411980:	ldr	x3, [sp, #16]
  411984:	bl	4122a4 <ferror@plt+0xfdd4>
  411988:	ldp	x29, x30, [sp, #48]
  41198c:	add	sp, sp, #0x40
  411990:	ret
  411994:	sub	sp, sp, #0x40
  411998:	stp	x29, x30, [sp, #48]
  41199c:	add	x29, sp, #0x30
  4119a0:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  4119a4:	add	x8, x8, #0xec0
  4119a8:	stur	w0, [x29, #-4]
  4119ac:	stur	w1, [x29, #-8]
  4119b0:	stur	x2, [x29, #-16]
  4119b4:	str	x3, [sp, #24]
  4119b8:	str	d0, [sp, #16]
  4119bc:	ldur	w9, [x29, #-4]
  4119c0:	and	w9, w9, #0x2
  4119c4:	str	x8, [sp, #8]
  4119c8:	cbnz	w9, 4119d8 <ferror@plt+0xf508>
  4119cc:	ldur	w8, [x29, #-4]
  4119d0:	and	w8, w8, #0x4
  4119d4:	cbz	w8, 411a18 <ferror@plt+0xf548>
  4119d8:	ldr	x8, [sp, #8]
  4119dc:	ldr	x9, [x8]
  4119e0:	cbz	x9, 411a18 <ferror@plt+0xf548>
  4119e4:	ldur	x8, [x29, #-16]
  4119e8:	cbnz	x8, 411a00 <ferror@plt+0xf530>
  4119ec:	ldr	x8, [sp, #8]
  4119f0:	ldr	x0, [x8]
  4119f4:	ldr	d0, [sp, #16]
  4119f8:	bl	413034 <ferror@plt+0x10b64>
  4119fc:	b	411a14 <ferror@plt+0xf544>
  411a00:	ldr	x8, [sp, #8]
  411a04:	ldr	x0, [x8]
  411a08:	ldur	x1, [x29, #-16]
  411a0c:	ldr	d0, [sp, #16]
  411a10:	bl	4132e4 <ferror@plt+0x10e14>
  411a14:	b	411a58 <ferror@plt+0xf588>
  411a18:	ldr	x8, [sp, #8]
  411a1c:	ldr	x9, [x8]
  411a20:	cbnz	x9, 411a58 <ferror@plt+0xf588>
  411a24:	ldur	w8, [x29, #-4]
  411a28:	and	w8, w8, #0x1
  411a2c:	cbnz	w8, 411a3c <ferror@plt+0xf56c>
  411a30:	ldur	w8, [x29, #-4]
  411a34:	and	w8, w8, #0x4
  411a38:	cbz	w8, 411a58 <ferror@plt+0xf588>
  411a3c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411a40:	ldr	x8, [x8, #4016]
  411a44:	ldr	x0, [x8]
  411a48:	ldur	w1, [x29, #-8]
  411a4c:	ldr	x2, [sp, #24]
  411a50:	ldr	d0, [sp, #16]
  411a54:	bl	4122a4 <ferror@plt+0xfdd4>
  411a58:	ldp	x29, x30, [sp, #48]
  411a5c:	add	sp, sp, #0x40
  411a60:	ret
  411a64:	sub	sp, sp, #0x70
  411a68:	stp	x29, x30, [sp, #96]
  411a6c:	add	x29, sp, #0x60
  411a70:	mov	x8, #0x40                  	// #64
  411a74:	adrp	x2, 418000 <ferror@plt+0x15b30>
  411a78:	add	x2, x2, #0xdf7
  411a7c:	mov	w9, #0x4                   	// #4
  411a80:	add	x10, sp, #0x14
  411a84:	stur	x0, [x29, #-8]
  411a88:	stur	w1, [x29, #-12]
  411a8c:	ldur	x3, [x29, #-8]
  411a90:	mov	x0, x10
  411a94:	mov	x1, x8
  411a98:	str	w9, [sp, #16]
  411a9c:	str	x10, [sp, #8]
  411aa0:	bl	402020 <snprintf@plt>
  411aa4:	ldur	x1, [x29, #-8]
  411aa8:	ldur	w3, [x29, #-12]
  411aac:	ldr	w9, [sp, #16]
  411ab0:	mov	w0, w9
  411ab4:	ldr	x2, [sp, #8]
  411ab8:	bl	411ac8 <ferror@plt+0xf5f8>
  411abc:	ldp	x29, x30, [sp, #96]
  411ac0:	add	sp, sp, #0x70
  411ac4:	ret
  411ac8:	sub	sp, sp, #0x30
  411acc:	stp	x29, x30, [sp, #32]
  411ad0:	add	x29, sp, #0x20
  411ad4:	mov	w8, #0x6                   	// #6
  411ad8:	stur	w0, [x29, #-4]
  411adc:	str	x1, [sp, #16]
  411ae0:	str	x2, [sp, #8]
  411ae4:	str	w3, [sp, #4]
  411ae8:	ldur	w0, [x29, #-4]
  411aec:	ldr	x2, [sp, #16]
  411af0:	ldr	x3, [sp, #8]
  411af4:	ldr	w4, [sp, #4]
  411af8:	mov	w1, w8
  411afc:	bl	411654 <ferror@plt+0xf184>
  411b00:	ldp	x29, x30, [sp, #32]
  411b04:	add	sp, sp, #0x30
  411b08:	ret
  411b0c:	sub	sp, sp, #0x70
  411b10:	stp	x29, x30, [sp, #96]
  411b14:	add	x29, sp, #0x60
  411b18:	mov	x8, #0x40                  	// #64
  411b1c:	adrp	x2, 418000 <ferror@plt+0x15b30>
  411b20:	add	x2, x2, #0xdfe
  411b24:	mov	w9, #0x4                   	// #4
  411b28:	add	x10, sp, #0x10
  411b2c:	stur	x0, [x29, #-8]
  411b30:	stur	x1, [x29, #-16]
  411b34:	ldur	x3, [x29, #-8]
  411b38:	mov	x0, x10
  411b3c:	mov	x1, x8
  411b40:	str	w9, [sp, #12]
  411b44:	str	x10, [sp]
  411b48:	bl	402020 <snprintf@plt>
  411b4c:	ldur	x1, [x29, #-8]
  411b50:	ldur	x3, [x29, #-16]
  411b54:	ldr	w9, [sp, #12]
  411b58:	mov	w0, w9
  411b5c:	ldr	x2, [sp]
  411b60:	bl	411b70 <ferror@plt+0xf6a0>
  411b64:	ldp	x29, x30, [sp, #96]
  411b68:	add	sp, sp, #0x70
  411b6c:	ret
  411b70:	sub	sp, sp, #0x30
  411b74:	stp	x29, x30, [sp, #32]
  411b78:	add	x29, sp, #0x20
  411b7c:	mov	w8, #0x6                   	// #6
  411b80:	stur	w0, [x29, #-4]
  411b84:	str	x1, [sp, #16]
  411b88:	str	x2, [sp, #8]
  411b8c:	str	x3, [sp]
  411b90:	ldur	w0, [x29, #-4]
  411b94:	ldr	x2, [sp, #16]
  411b98:	ldr	x3, [sp, #8]
  411b9c:	ldr	x4, [sp]
  411ba0:	mov	w1, w8
  411ba4:	bl	411bb4 <ferror@plt+0xf6e4>
  411ba8:	ldp	x29, x30, [sp, #32]
  411bac:	add	sp, sp, #0x30
  411bb0:	ret
  411bb4:	sub	sp, sp, #0x40
  411bb8:	stp	x29, x30, [sp, #48]
  411bbc:	add	x29, sp, #0x30
  411bc0:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411bc4:	add	x8, x8, #0xec0
  411bc8:	stur	w0, [x29, #-4]
  411bcc:	stur	w1, [x29, #-8]
  411bd0:	stur	x2, [x29, #-16]
  411bd4:	str	x3, [sp, #24]
  411bd8:	str	x4, [sp, #16]
  411bdc:	ldur	w9, [x29, #-4]
  411be0:	and	w9, w9, #0x2
  411be4:	str	x8, [sp, #8]
  411be8:	cbnz	w9, 411bf8 <ferror@plt+0xf728>
  411bec:	ldur	w8, [x29, #-4]
  411bf0:	and	w8, w8, #0x4
  411bf4:	cbz	w8, 411c64 <ferror@plt+0xf794>
  411bf8:	ldr	x8, [sp, #8]
  411bfc:	ldr	x9, [x8]
  411c00:	cbz	x9, 411c64 <ferror@plt+0xf794>
  411c04:	ldur	x8, [x29, #-16]
  411c08:	cbz	x8, 411c28 <ferror@plt+0xf758>
  411c0c:	ldr	x8, [sp, #16]
  411c10:	cbnz	x8, 411c28 <ferror@plt+0xf758>
  411c14:	ldr	x8, [sp, #8]
  411c18:	ldr	x0, [x8]
  411c1c:	ldur	x1, [x29, #-16]
  411c20:	bl	412a04 <ferror@plt+0x10534>
  411c24:	b	411c60 <ferror@plt+0xf790>
  411c28:	ldur	x8, [x29, #-16]
  411c2c:	cbnz	x8, 411c4c <ferror@plt+0xf77c>
  411c30:	ldr	x8, [sp, #16]
  411c34:	cbz	x8, 411c4c <ferror@plt+0xf77c>
  411c38:	ldr	x8, [sp, #8]
  411c3c:	ldr	x0, [x8]
  411c40:	ldr	x1, [sp, #16]
  411c44:	bl	412f80 <ferror@plt+0x10ab0>
  411c48:	b	411c60 <ferror@plt+0xf790>
  411c4c:	ldr	x8, [sp, #8]
  411c50:	ldr	x0, [x8]
  411c54:	ldur	x1, [x29, #-16]
  411c58:	ldr	x2, [sp, #16]
  411c5c:	bl	413260 <ferror@plt+0x10d90>
  411c60:	b	411ca4 <ferror@plt+0xf7d4>
  411c64:	ldr	x8, [sp, #8]
  411c68:	ldr	x9, [x8]
  411c6c:	cbnz	x9, 411ca4 <ferror@plt+0xf7d4>
  411c70:	ldur	w8, [x29, #-4]
  411c74:	and	w8, w8, #0x1
  411c78:	cbnz	w8, 411c88 <ferror@plt+0xf7b8>
  411c7c:	ldur	w8, [x29, #-4]
  411c80:	and	w8, w8, #0x4
  411c84:	cbz	w8, 411ca4 <ferror@plt+0xf7d4>
  411c88:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411c8c:	ldr	x8, [x8, #4016]
  411c90:	ldr	x0, [x8]
  411c94:	ldur	w1, [x29, #-8]
  411c98:	ldr	x2, [sp, #24]
  411c9c:	ldr	x3, [sp, #16]
  411ca0:	bl	4122a4 <ferror@plt+0xfdd4>
  411ca4:	ldp	x29, x30, [sp, #48]
  411ca8:	add	sp, sp, #0x40
  411cac:	ret
  411cb0:	sub	sp, sp, #0x40
  411cb4:	stp	x29, x30, [sp, #48]
  411cb8:	add	x29, sp, #0x30
  411cbc:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411cc0:	add	x8, x8, #0xec0
  411cc4:	mov	w9, #0x1                   	// #1
  411cc8:	stur	w0, [x29, #-4]
  411ccc:	stur	w1, [x29, #-8]
  411cd0:	stur	x2, [x29, #-16]
  411cd4:	str	x3, [sp, #24]
  411cd8:	and	w9, w4, w9
  411cdc:	strb	w9, [sp, #23]
  411ce0:	ldur	w9, [x29, #-4]
  411ce4:	and	w9, w9, #0x2
  411ce8:	str	x8, [sp, #8]
  411cec:	cbnz	w9, 411cfc <ferror@plt+0xf82c>
  411cf0:	ldur	w8, [x29, #-4]
  411cf4:	and	w8, w8, #0x4
  411cf8:	cbz	w8, 411d44 <ferror@plt+0xf874>
  411cfc:	ldr	x8, [sp, #8]
  411d00:	ldr	x9, [x8]
  411d04:	cbz	x9, 411d44 <ferror@plt+0xf874>
  411d08:	ldur	x8, [x29, #-16]
  411d0c:	cbz	x8, 411d2c <ferror@plt+0xf85c>
  411d10:	ldr	x8, [sp, #8]
  411d14:	ldr	x0, [x8]
  411d18:	ldur	x1, [x29, #-16]
  411d1c:	ldrb	w9, [sp, #23]
  411d20:	and	w2, w9, #0x1
  411d24:	bl	41329c <ferror@plt+0x10dcc>
  411d28:	b	411d40 <ferror@plt+0xf870>
  411d2c:	ldr	x8, [sp, #8]
  411d30:	ldr	x0, [x8]
  411d34:	ldrb	w9, [sp, #23]
  411d38:	and	w1, w9, #0x1
  411d3c:	bl	412fb4 <ferror@plt+0x10ae4>
  411d40:	b	411d9c <ferror@plt+0xf8cc>
  411d44:	ldr	x8, [sp, #8]
  411d48:	ldr	x9, [x8]
  411d4c:	cbnz	x9, 411d9c <ferror@plt+0xf8cc>
  411d50:	ldur	w8, [x29, #-4]
  411d54:	and	w8, w8, #0x1
  411d58:	cbnz	w8, 411d68 <ferror@plt+0xf898>
  411d5c:	ldur	w8, [x29, #-4]
  411d60:	and	w8, w8, #0x4
  411d64:	cbz	w8, 411d9c <ferror@plt+0xf8cc>
  411d68:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411d6c:	ldr	x8, [x8, #4016]
  411d70:	ldr	x0, [x8]
  411d74:	ldur	w1, [x29, #-8]
  411d78:	ldr	x2, [sp, #24]
  411d7c:	ldrb	w9, [sp, #23]
  411d80:	adrp	x8, 418000 <ferror@plt+0x15b30>
  411d84:	add	x8, x8, #0xe0a
  411d88:	adrp	x10, 418000 <ferror@plt+0x15b30>
  411d8c:	add	x10, x10, #0xe05
  411d90:	tst	w9, #0x1
  411d94:	csel	x3, x10, x8, ne  // ne = any
  411d98:	bl	4122a4 <ferror@plt+0xfdd4>
  411d9c:	ldp	x29, x30, [sp, #48]
  411da0:	add	sp, sp, #0x40
  411da4:	ret
  411da8:	sub	sp, sp, #0x80
  411dac:	stp	x29, x30, [sp, #112]
  411db0:	add	x29, sp, #0x70
  411db4:	stur	w0, [x29, #-4]
  411db8:	stur	w1, [x29, #-8]
  411dbc:	stur	x2, [x29, #-16]
  411dc0:	stur	x3, [x29, #-24]
  411dc4:	stur	x4, [x29, #-32]
  411dc8:	ldur	w8, [x29, #-4]
  411dcc:	and	w8, w8, #0x2
  411dd0:	cbnz	w8, 411de0 <ferror@plt+0xf910>
  411dd4:	ldur	w8, [x29, #-4]
  411dd8:	and	w8, w8, #0x4
  411ddc:	cbz	w8, 411e30 <ferror@plt+0xf960>
  411de0:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411de4:	add	x8, x8, #0xec0
  411de8:	ldr	x8, [x8]
  411dec:	cbz	x8, 411e30 <ferror@plt+0xf960>
  411df0:	ldur	x3, [x29, #-32]
  411df4:	add	x8, sp, #0x10
  411df8:	mov	x0, x8
  411dfc:	mov	x1, #0x40                  	// #64
  411e00:	adrp	x2, 418000 <ferror@plt+0x15b30>
  411e04:	add	x2, x2, #0xe10
  411e08:	str	x8, [sp, #8]
  411e0c:	bl	402020 <snprintf@plt>
  411e10:	ldur	x1, [x29, #-16]
  411e14:	mov	w9, #0x2                   	// #2
  411e18:	mov	w0, w9
  411e1c:	mov	x8, xzr
  411e20:	mov	x2, x8
  411e24:	ldr	x3, [sp, #8]
  411e28:	bl	411b70 <ferror@plt+0xf6a0>
  411e2c:	b	411e74 <ferror@plt+0xf9a4>
  411e30:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411e34:	add	x8, x8, #0xec0
  411e38:	ldr	x8, [x8]
  411e3c:	cbnz	x8, 411e74 <ferror@plt+0xf9a4>
  411e40:	ldur	w8, [x29, #-4]
  411e44:	and	w8, w8, #0x1
  411e48:	cbnz	w8, 411e58 <ferror@plt+0xf988>
  411e4c:	ldur	w8, [x29, #-4]
  411e50:	and	w8, w8, #0x4
  411e54:	cbz	w8, 411e74 <ferror@plt+0xf9a4>
  411e58:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411e5c:	ldr	x8, [x8, #4016]
  411e60:	ldr	x0, [x8]
  411e64:	ldur	w1, [x29, #-8]
  411e68:	ldur	x2, [x29, #-24]
  411e6c:	ldur	x3, [x29, #-32]
  411e70:	bl	4122a4 <ferror@plt+0xfdd4>
  411e74:	ldp	x29, x30, [sp, #112]
  411e78:	add	sp, sp, #0x80
  411e7c:	ret
  411e80:	sub	sp, sp, #0x80
  411e84:	stp	x29, x30, [sp, #112]
  411e88:	add	x29, sp, #0x70
  411e8c:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411e90:	add	x8, x8, #0xec0
  411e94:	stur	w0, [x29, #-4]
  411e98:	stur	w1, [x29, #-8]
  411e9c:	stur	x2, [x29, #-16]
  411ea0:	stur	x3, [x29, #-24]
  411ea4:	stur	w4, [x29, #-28]
  411ea8:	ldur	w9, [x29, #-4]
  411eac:	and	w9, w9, #0x2
  411eb0:	str	x8, [sp, #8]
  411eb4:	cbnz	w9, 411ec4 <ferror@plt+0xf9f4>
  411eb8:	ldur	w8, [x29, #-4]
  411ebc:	and	w8, w8, #0x4
  411ec0:	cbz	w8, 411f1c <ferror@plt+0xfa4c>
  411ec4:	ldr	x8, [sp, #8]
  411ec8:	ldr	x9, [x8]
  411ecc:	cbz	x9, 411f1c <ferror@plt+0xfa4c>
  411ed0:	ldur	w3, [x29, #-28]
  411ed4:	add	x0, sp, #0x14
  411ed8:	mov	x1, #0x40                  	// #64
  411edc:	adrp	x2, 417000 <ferror@plt+0x14b30>
  411ee0:	add	x2, x2, #0xc01
  411ee4:	bl	402020 <snprintf@plt>
  411ee8:	ldur	x8, [x29, #-16]
  411eec:	cbz	x8, 411f08 <ferror@plt+0xfa38>
  411ef0:	ldr	x8, [sp, #8]
  411ef4:	ldr	x0, [x8]
  411ef8:	ldur	x1, [x29, #-16]
  411efc:	add	x2, sp, #0x14
  411f00:	bl	413260 <ferror@plt+0x10d90>
  411f04:	b	411f18 <ferror@plt+0xfa48>
  411f08:	ldr	x8, [sp, #8]
  411f0c:	ldr	x0, [x8]
  411f10:	add	x1, sp, #0x14
  411f14:	bl	412f80 <ferror@plt+0x10ab0>
  411f18:	b	411f5c <ferror@plt+0xfa8c>
  411f1c:	ldr	x8, [sp, #8]
  411f20:	ldr	x9, [x8]
  411f24:	cbnz	x9, 411f5c <ferror@plt+0xfa8c>
  411f28:	ldur	w8, [x29, #-4]
  411f2c:	and	w8, w8, #0x1
  411f30:	cbnz	w8, 411f40 <ferror@plt+0xfa70>
  411f34:	ldur	w8, [x29, #-4]
  411f38:	and	w8, w8, #0x4
  411f3c:	cbz	w8, 411f5c <ferror@plt+0xfa8c>
  411f40:	adrp	x8, 429000 <ferror@plt+0x26b30>
  411f44:	ldr	x8, [x8, #4016]
  411f48:	ldr	x0, [x8]
  411f4c:	ldur	w1, [x29, #-8]
  411f50:	ldur	x2, [x29, #-24]
  411f54:	ldur	w3, [x29, #-28]
  411f58:	bl	4122a4 <ferror@plt+0xfdd4>
  411f5c:	ldp	x29, x30, [sp, #112]
  411f60:	add	sp, sp, #0x80
  411f64:	ret
  411f68:	sub	sp, sp, #0x40
  411f6c:	stp	x29, x30, [sp, #48]
  411f70:	add	x29, sp, #0x30
  411f74:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  411f78:	add	x8, x8, #0xec0
  411f7c:	stur	w0, [x29, #-4]
  411f80:	stur	w1, [x29, #-8]
  411f84:	stur	x2, [x29, #-16]
  411f88:	str	x3, [sp, #24]
  411f8c:	str	x4, [sp, #16]
  411f90:	ldur	w9, [x29, #-4]
  411f94:	and	w9, w9, #0x2
  411f98:	str	x8, [sp, #8]
  411f9c:	cbnz	w9, 411fac <ferror@plt+0xfadc>
  411fa0:	ldur	w8, [x29, #-4]
  411fa4:	and	w8, w8, #0x4
  411fa8:	cbz	w8, 411fe4 <ferror@plt+0xfb14>
  411fac:	ldr	x8, [sp, #8]
  411fb0:	ldr	x9, [x8]
  411fb4:	cbz	x9, 411fe4 <ferror@plt+0xfb14>
  411fb8:	ldur	x8, [x29, #-16]
  411fbc:	cbz	x8, 411fd4 <ferror@plt+0xfb04>
  411fc0:	ldr	x8, [sp, #8]
  411fc4:	ldr	x0, [x8]
  411fc8:	ldur	x1, [x29, #-16]
  411fcc:	bl	41353c <ferror@plt+0x1106c>
  411fd0:	b	411fe0 <ferror@plt+0xfb10>
  411fd4:	ldr	x8, [sp, #8]
  411fd8:	ldr	x0, [x8]
  411fdc:	bl	413008 <ferror@plt+0x10b38>
  411fe0:	b	412024 <ferror@plt+0xfb54>
  411fe4:	ldr	x8, [sp, #8]
  411fe8:	ldr	x9, [x8]
  411fec:	cbnz	x9, 412024 <ferror@plt+0xfb54>
  411ff0:	ldur	w8, [x29, #-4]
  411ff4:	and	w8, w8, #0x1
  411ff8:	cbnz	w8, 412008 <ferror@plt+0xfb38>
  411ffc:	ldur	w8, [x29, #-4]
  412000:	and	w8, w8, #0x4
  412004:	cbz	w8, 412024 <ferror@plt+0xfb54>
  412008:	adrp	x8, 429000 <ferror@plt+0x26b30>
  41200c:	ldr	x8, [x8, #4016]
  412010:	ldr	x0, [x8]
  412014:	ldur	w1, [x29, #-8]
  412018:	ldr	x2, [sp, #24]
  41201c:	ldr	x3, [sp, #16]
  412020:	bl	4122a4 <ferror@plt+0xfdd4>
  412024:	ldp	x29, x30, [sp, #48]
  412028:	add	sp, sp, #0x40
  41202c:	ret
  412030:	stp	x29, x30, [sp, #-16]!
  412034:	mov	x29, sp
  412038:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  41203c:	add	x8, x8, #0xec0
  412040:	ldr	x8, [x8]
  412044:	cbnz	x8, 412060 <ferror@plt+0xfb90>
  412048:	adrp	x8, 429000 <ferror@plt+0x26b30>
  41204c:	ldr	x8, [x8, #4048]
  412050:	ldr	x1, [x8]
  412054:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412058:	add	x0, x0, #0x934
  41205c:	bl	402440 <printf@plt>
  412060:	ldp	x29, x30, [sp], #16
  412064:	ret
  412068:	sub	sp, sp, #0x20
  41206c:	stp	x29, x30, [sp, #16]
  412070:	add	x29, sp, #0x10
  412074:	str	w0, [sp, #8]
  412078:	str	w1, [sp, #4]
  41207c:	ldr	w8, [sp, #4]
  412080:	cbnz	w8, 41208c <ferror@plt+0xfbbc>
  412084:	ldr	w8, [sp, #8]
  412088:	cbnz	w8, 41209c <ferror@plt+0xfbcc>
  41208c:	mov	w8, wzr
  412090:	and	w8, w8, #0x1
  412094:	sturb	w8, [x29, #-1]
  412098:	b	4120e0 <ferror@plt+0xfc10>
  41209c:	ldr	w8, [sp, #8]
  4120a0:	cmp	w8, #0x2
  4120a4:	b.eq	4120c0 <ferror@plt+0xfbf0>  // b.none
  4120a8:	adrp	x8, 429000 <ferror@plt+0x26b30>
  4120ac:	ldr	x8, [x8, #4016]
  4120b0:	ldr	x0, [x8]
  4120b4:	bl	402040 <fileno@plt>
  4120b8:	bl	402380 <isatty@plt>
  4120bc:	cbz	w0, 4120d4 <ferror@plt+0xfc04>
  4120c0:	bl	4120f4 <ferror@plt+0xfc24>
  4120c4:	mov	w8, #0x1                   	// #1
  4120c8:	and	w8, w8, #0x1
  4120cc:	sturb	w8, [x29, #-1]
  4120d0:	b	4120e0 <ferror@plt+0xfc10>
  4120d4:	mov	w8, wzr
  4120d8:	and	w8, w8, #0x1
  4120dc:	sturb	w8, [x29, #-1]
  4120e0:	ldurb	w8, [x29, #-1]
  4120e4:	and	w0, w8, #0x1
  4120e8:	ldp	x29, x30, [sp, #16]
  4120ec:	add	sp, sp, #0x20
  4120f0:	ret
  4120f4:	stp	x29, x30, [sp, #-16]!
  4120f8:	mov	x29, sp
  4120fc:	mov	w8, #0x1                   	// #1
  412100:	adrp	x9, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  412104:	add	x9, x9, #0xec8
  412108:	str	w8, [x9]
  41210c:	bl	412518 <ferror@plt+0x10048>
  412110:	ldp	x29, x30, [sp], #16
  412114:	ret
  412118:	stp	x29, x30, [sp, #-16]!
  41211c:	mov	x29, sp
  412120:	sub	sp, sp, #0x50
  412124:	stur	x0, [x29, #-16]
  412128:	stur	x1, [x29, #-24]
  41212c:	ldur	x8, [x29, #-24]
  412130:	cbnz	x8, 412144 <ferror@plt+0xfc74>
  412134:	mov	w8, wzr
  412138:	and	w8, w8, #0x1
  41213c:	sturb	w8, [x29, #-1]
  412140:	b	412290 <ferror@plt+0xfdc0>
  412144:	ldur	x8, [x29, #-16]
  412148:	stur	x8, [x29, #-48]
  41214c:	ldur	x0, [x29, #-48]
  412150:	bl	401ee0 <strlen@plt>
  412154:	mov	x8, #0x1                   	// #1
  412158:	add	x9, x0, #0x1
  41215c:	stur	x9, [x29, #-56]
  412160:	ldur	x9, [x29, #-56]
  412164:	mul	x8, x9, x8
  412168:	add	x8, x8, #0xf
  41216c:	and	x8, x8, #0xfffffffffffffff0
  412170:	mov	x9, sp
  412174:	subs	x8, x9, x8
  412178:	mov	sp, x8
  41217c:	stur	x8, [x29, #-64]
  412180:	ldur	x8, [x29, #-64]
  412184:	ldur	x1, [x29, #-48]
  412188:	ldur	x2, [x29, #-56]
  41218c:	mov	x0, x8
  412190:	stur	x8, [x29, #-80]
  412194:	bl	401ea0 <memcpy@plt>
  412198:	ldur	x8, [x29, #-80]
  41219c:	stur	x8, [x29, #-72]
  4121a0:	ldur	x9, [x29, #-72]
  4121a4:	stur	x9, [x29, #-32]
  4121a8:	ldur	x0, [x29, #-32]
  4121ac:	mov	w1, #0x3d                  	// #61
  4121b0:	bl	4023e0 <strchrnul@plt>
  4121b4:	stur	x0, [x29, #-40]
  4121b8:	ldur	x8, [x29, #-40]
  4121bc:	ldrb	w10, [x8]
  4121c0:	cbz	w10, 4121d8 <ferror@plt+0xfd08>
  4121c4:	ldur	x8, [x29, #-40]
  4121c8:	add	x9, x8, #0x1
  4121cc:	stur	x9, [x29, #-40]
  4121d0:	mov	w10, #0x0                   	// #0
  4121d4:	strb	w10, [x8]
  4121d8:	ldur	x0, [x29, #-32]
  4121dc:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4121e0:	add	x1, x1, #0xe22
  4121e4:	bl	40d114 <ferror@plt+0xac44>
  4121e8:	tbnz	w0, #0, 4121f0 <ferror@plt+0xfd20>
  4121ec:	b	412200 <ferror@plt+0xfd30>
  4121f0:	mov	w8, wzr
  4121f4:	and	w8, w8, #0x1
  4121f8:	sturb	w8, [x29, #-1]
  4121fc:	b	412290 <ferror@plt+0xfdc0>
  412200:	ldur	x8, [x29, #-40]
  412204:	ldrb	w9, [x8]
  412208:	cbz	w9, 412220 <ferror@plt+0xfd50>
  41220c:	ldur	x0, [x29, #-40]
  412210:	adrp	x1, 418000 <ferror@plt+0x15b30>
  412214:	add	x1, x1, #0xe29
  412218:	bl	402220 <strcmp@plt>
  41221c:	cbnz	w0, 412230 <ferror@plt+0xfd60>
  412220:	ldur	x8, [x29, #-24]
  412224:	mov	w9, #0x2                   	// #2
  412228:	str	w9, [x8]
  41222c:	b	412284 <ferror@plt+0xfdb4>
  412230:	ldur	x0, [x29, #-40]
  412234:	adrp	x1, 418000 <ferror@plt+0x15b30>
  412238:	add	x1, x1, #0xe30
  41223c:	bl	402220 <strcmp@plt>
  412240:	cbnz	w0, 412254 <ferror@plt+0xfd84>
  412244:	ldur	x8, [x29, #-24]
  412248:	mov	w9, #0x1                   	// #1
  41224c:	str	w9, [x8]
  412250:	b	412284 <ferror@plt+0xfdb4>
  412254:	ldur	x0, [x29, #-40]
  412258:	adrp	x1, 418000 <ferror@plt+0x15b30>
  41225c:	add	x1, x1, #0xe35
  412260:	bl	402220 <strcmp@plt>
  412264:	cbnz	w0, 412274 <ferror@plt+0xfda4>
  412268:	ldur	x8, [x29, #-24]
  41226c:	str	wzr, [x8]
  412270:	b	412284 <ferror@plt+0xfdb4>
  412274:	mov	w8, wzr
  412278:	and	w8, w8, #0x1
  41227c:	sturb	w8, [x29, #-1]
  412280:	b	412290 <ferror@plt+0xfdc0>
  412284:	mov	w8, #0x1                   	// #1
  412288:	and	w8, w8, #0x1
  41228c:	sturb	w8, [x29, #-1]
  412290:	ldurb	w8, [x29, #-1]
  412294:	and	w0, w8, #0x1
  412298:	mov	sp, x29
  41229c:	ldp	x29, x30, [sp], #16
  4122a0:	ret
  4122a4:	sub	sp, sp, #0x170
  4122a8:	stp	x29, x30, [sp, #336]
  4122ac:	str	x28, [sp, #352]
  4122b0:	add	x29, sp, #0x150
  4122b4:	str	q7, [sp, #144]
  4122b8:	str	q6, [sp, #128]
  4122bc:	str	q5, [sp, #112]
  4122c0:	str	q4, [sp, #96]
  4122c4:	str	q3, [sp, #80]
  4122c8:	str	q2, [sp, #64]
  4122cc:	str	q1, [sp, #48]
  4122d0:	str	q0, [sp, #32]
  4122d4:	str	x7, [sp, #200]
  4122d8:	str	x6, [sp, #192]
  4122dc:	str	x5, [sp, #184]
  4122e0:	str	x4, [sp, #176]
  4122e4:	str	x3, [sp, #168]
  4122e8:	stur	x0, [x29, #-8]
  4122ec:	stur	w1, [x29, #-12]
  4122f0:	stur	x2, [x29, #-24]
  4122f4:	mov	w8, wzr
  4122f8:	stur	w8, [x29, #-28]
  4122fc:	mov	w8, #0xffffff80            	// #-128
  412300:	stur	w8, [x29, #-36]
  412304:	mov	w8, #0xffffffd8            	// #-40
  412308:	stur	w8, [x29, #-40]
  41230c:	add	x9, sp, #0x20
  412310:	add	x9, x9, #0x80
  412314:	stur	x9, [x29, #-48]
  412318:	add	x9, sp, #0xa8
  41231c:	add	x9, x9, #0x28
  412320:	stur	x9, [x29, #-56]
  412324:	add	x9, x29, #0x20
  412328:	stur	x9, [x29, #-64]
  41232c:	adrp	x9, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  412330:	ldr	w8, [x9, #3784]
  412334:	cbz	w8, 41234c <ferror@plt+0xfe7c>
  412338:	b	41233c <ferror@plt+0xfe6c>
  41233c:	ldur	w8, [x29, #-12]
  412340:	subs	w8, w8, #0x6
  412344:	b.ne	412374 <ferror@plt+0xfea4>  // b.any
  412348:	b	41234c <ferror@plt+0xfe7c>
  41234c:	ldur	x0, [x29, #-8]
  412350:	ldur	x1, [x29, #-24]
  412354:	ldur	q0, [x29, #-64]
  412358:	ldur	q1, [x29, #-48]
  41235c:	stur	q1, [x29, #-80]
  412360:	stur	q0, [x29, #-96]
  412364:	sub	x2, x29, #0x60
  412368:	bl	402430 <vfprintf@plt>
  41236c:	stur	w0, [x29, #-28]
  412370:	b	41244c <ferror@plt+0xff7c>
  412374:	ldur	x8, [x29, #-8]
  412378:	adrp	x9, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  41237c:	ldr	w10, [x9, #3788]
  412380:	str	x8, [sp, #24]
  412384:	cbz	w10, 4123a8 <ferror@plt+0xfed8>
  412388:	b	41238c <ferror@plt+0xfebc>
  41238c:	ldur	w8, [x29, #-12]
  412390:	mov	w9, w8
  412394:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  412398:	add	x10, x10, #0x3a8
  41239c:	ldr	w8, [x10, x9, lsl #2]
  4123a0:	str	w8, [sp, #20]
  4123a4:	b	4123c4 <ferror@plt+0xfef4>
  4123a8:	ldur	w8, [x29, #-12]
  4123ac:	mov	w9, w8
  4123b0:	adrp	x10, 42a000 <ferror@plt+0x27b30>
  4123b4:	add	x10, x10, #0x3c4
  4123b8:	ldr	w8, [x10, x9, lsl #2]
  4123bc:	str	w8, [sp, #20]
  4123c0:	b	4123c4 <ferror@plt+0xfef4>
  4123c4:	ldr	w8, [sp, #20]
  4123c8:	adrp	x9, 429000 <ferror@plt+0x26b30>
  4123cc:	add	x9, x9, #0xd20
  4123d0:	ldr	x2, [x9, w8, uxtw #3]
  4123d4:	adrp	x10, 418000 <ferror@plt+0x15b30>
  4123d8:	add	x10, x10, #0x934
  4123dc:	ldr	x0, [sp, #24]
  4123e0:	mov	x1, x10
  4123e4:	str	x9, [sp, #8]
  4123e8:	str	x10, [sp]
  4123ec:	bl	4024a0 <fprintf@plt>
  4123f0:	ldur	w8, [x29, #-28]
  4123f4:	add	w8, w8, w0
  4123f8:	stur	w8, [x29, #-28]
  4123fc:	ldur	x0, [x29, #-8]
  412400:	ldur	x1, [x29, #-24]
  412404:	ldur	q0, [x29, #-64]
  412408:	ldur	q1, [x29, #-48]
  41240c:	stur	q1, [x29, #-112]
  412410:	stur	q0, [x29, #-128]
  412414:	sub	x2, x29, #0x80
  412418:	bl	402430 <vfprintf@plt>
  41241c:	ldur	w8, [x29, #-28]
  412420:	add	w8, w8, w0
  412424:	stur	w8, [x29, #-28]
  412428:	ldur	x0, [x29, #-8]
  41242c:	ldr	x9, [sp, #8]
  412430:	ldr	x2, [x9, #112]
  412434:	ldr	x1, [sp]
  412438:	bl	4024a0 <fprintf@plt>
  41243c:	ldur	w8, [x29, #-28]
  412440:	add	w8, w8, w0
  412444:	stur	w8, [x29, #-28]
  412448:	b	41244c <ferror@plt+0xff7c>
  41244c:	ldur	w0, [x29, #-28]
  412450:	ldr	x28, [sp, #352]
  412454:	ldp	x29, x30, [sp, #336]
  412458:	add	sp, sp, #0x170
  41245c:	ret
  412460:	sub	sp, sp, #0x10
  412464:	strb	w0, [sp, #11]
  412468:	ldrb	w8, [sp, #11]
  41246c:	cmp	w8, #0x2
  412470:	str	w8, [sp, #4]
  412474:	b.eq	41248c <ferror@plt+0xffbc>  // b.none
  412478:	b	41247c <ferror@plt+0xffac>
  41247c:	ldr	w8, [sp, #4]
  412480:	cmp	w8, #0xa
  412484:	b.eq	412498 <ferror@plt+0xffc8>  // b.none
  412488:	b	4124a4 <ferror@plt+0xffd4>
  41248c:	mov	w8, #0x2                   	// #2
  412490:	str	w8, [sp, #12]
  412494:	b	4124ac <ferror@plt+0xffdc>
  412498:	mov	w8, #0x3                   	// #3
  41249c:	str	w8, [sp, #12]
  4124a0:	b	4124ac <ferror@plt+0xffdc>
  4124a4:	mov	w8, #0x6                   	// #6
  4124a8:	str	w8, [sp, #12]
  4124ac:	ldr	w0, [sp, #12]
  4124b0:	add	sp, sp, #0x10
  4124b4:	ret
  4124b8:	sub	sp, sp, #0x10
  4124bc:	strb	w0, [sp, #11]
  4124c0:	ldrb	w8, [sp, #11]
  4124c4:	cmp	w8, #0x2
  4124c8:	str	w8, [sp, #4]
  4124cc:	b.eq	4124f8 <ferror@plt+0x10028>  // b.none
  4124d0:	b	4124d4 <ferror@plt+0x10004>
  4124d4:	ldr	w8, [sp, #4]
  4124d8:	cmp	w8, #0x6
  4124dc:	cset	w9, eq  // eq = none
  4124e0:	eor	w9, w9, #0x1
  4124e4:	tbnz	w9, #0, 412504 <ferror@plt+0x10034>
  4124e8:	b	4124ec <ferror@plt+0x1001c>
  4124ec:	mov	w8, #0x4                   	// #4
  4124f0:	str	w8, [sp, #12]
  4124f4:	b	41250c <ferror@plt+0x1003c>
  4124f8:	mov	w8, #0x5                   	// #5
  4124fc:	str	w8, [sp, #12]
  412500:	b	41250c <ferror@plt+0x1003c>
  412504:	mov	w8, #0x6                   	// #6
  412508:	str	w8, [sp, #12]
  41250c:	ldr	w0, [sp, #12]
  412510:	add	sp, sp, #0x10
  412514:	ret
  412518:	sub	sp, sp, #0x20
  41251c:	stp	x29, x30, [sp, #16]
  412520:	add	x29, sp, #0x10
  412524:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412528:	add	x0, x0, #0xe3b
  41252c:	bl	402470 <getenv@plt>
  412530:	str	x0, [sp, #8]
  412534:	ldr	x8, [sp, #8]
  412538:	cbz	x8, 41259c <ferror@plt+0x100cc>
  41253c:	ldr	x0, [sp, #8]
  412540:	mov	w1, #0x3b                  	// #59
  412544:	bl	4021c0 <strrchr@plt>
  412548:	str	x0, [sp, #8]
  41254c:	cbz	x0, 41259c <ferror@plt+0x100cc>
  412550:	ldr	x8, [sp, #8]
  412554:	ldrb	w9, [x8, #1]
  412558:	cmp	w9, #0x30
  41255c:	b.lt	412570 <ferror@plt+0x100a0>  // b.tstop
  412560:	ldr	x8, [sp, #8]
  412564:	ldrb	w9, [x8, #1]
  412568:	cmp	w9, #0x36
  41256c:	b.le	412580 <ferror@plt+0x100b0>
  412570:	ldr	x8, [sp, #8]
  412574:	ldrb	w9, [x8, #1]
  412578:	cmp	w9, #0x38
  41257c:	b.ne	41259c <ferror@plt+0x100cc>  // b.any
  412580:	ldr	x8, [sp, #8]
  412584:	ldrb	w9, [x8, #2]
  412588:	cbnz	w9, 41259c <ferror@plt+0x100cc>
  41258c:	adrp	x8, 42e000 <stdin@@GLIBC_2.17+0x3c08>
  412590:	add	x8, x8, #0xecc
  412594:	mov	w9, #0x1                   	// #1
  412598:	str	w9, [x8]
  41259c:	ldp	x29, x30, [sp, #16]
  4125a0:	add	sp, sp, #0x20
  4125a4:	ret
  4125a8:	sub	sp, sp, #0x40
  4125ac:	stp	x29, x30, [sp, #48]
  4125b0:	add	x29, sp, #0x30
  4125b4:	stur	w0, [x29, #-12]
  4125b8:	str	x1, [sp, #24]
  4125bc:	str	x2, [sp, #16]
  4125c0:	str	x3, [sp, #8]
  4125c4:	ldur	w8, [x29, #-12]
  4125c8:	cmp	w8, #0x1c
  4125cc:	cset	w8, eq  // eq = none
  4125d0:	eor	w8, w8, #0x1
  4125d4:	tbnz	w8, #0, 4125fc <ferror@plt+0x1012c>
  4125d8:	b	4125dc <ferror@plt+0x1010c>
  4125dc:	bl	402460 <__errno_location@plt>
  4125e0:	str	wzr, [x0]
  4125e4:	ldr	x0, [sp, #24]
  4125e8:	ldr	x1, [sp, #16]
  4125ec:	ldr	x2, [sp, #8]
  4125f0:	bl	412620 <ferror@plt+0x10150>
  4125f4:	stur	x0, [x29, #-8]
  4125f8:	b	412610 <ferror@plt+0x10140>
  4125fc:	bl	402460 <__errno_location@plt>
  412600:	mov	w8, #0x61                  	// #97
  412604:	str	w8, [x0]
  412608:	mov	x8, xzr
  41260c:	stur	x8, [x29, #-8]
  412610:	ldur	x0, [x29, #-8]
  412614:	ldp	x29, x30, [sp, #48]
  412618:	add	sp, sp, #0x40
  41261c:	ret
  412620:	sub	sp, sp, #0x50
  412624:	stp	x29, x30, [sp, #64]
  412628:	add	x29, sp, #0x40
  41262c:	stur	x0, [x29, #-16]
  412630:	stur	x1, [x29, #-24]
  412634:	str	x2, [sp, #32]
  412638:	ldr	x8, [sp, #32]
  41263c:	str	x8, [sp, #24]
  412640:	ldur	x8, [x29, #-24]
  412644:	str	x8, [sp, #16]
  412648:	str	wzr, [sp, #12]
  41264c:	ldur	x8, [x29, #-16]
  412650:	ldrsw	x9, [sp, #12]
  412654:	mov	w10, w9
  412658:	add	w10, w10, #0x1
  41265c:	str	w10, [sp, #12]
  412660:	ldr	w0, [x8, x9, lsl #2]
  412664:	bl	401fa0 <ntohl@plt>
  412668:	str	w0, [sp, #8]
  41266c:	ldr	w10, [sp, #8]
  412670:	and	w10, w10, #0xfffff000
  412674:	lsr	w10, w10, #12
  412678:	str	w10, [sp, #4]
  41267c:	ldr	x0, [sp, #16]
  412680:	ldr	x1, [sp, #24]
  412684:	ldr	w3, [sp, #4]
  412688:	adrp	x2, 418000 <ferror@plt+0x15b30>
  41268c:	add	x2, x2, #0x407
  412690:	bl	402020 <snprintf@plt>
  412694:	str	w0, [sp]
  412698:	ldrsw	x8, [sp]
  41269c:	ldr	x9, [sp, #24]
  4126a0:	cmp	x8, x9
  4126a4:	b.cc	4126ac <ferror@plt+0x101dc>  // b.lo, b.ul, b.last
  4126a8:	b	412714 <ferror@plt+0x10244>
  4126ac:	ldr	w8, [sp, #8]
  4126b0:	and	w8, w8, #0x100
  4126b4:	cbz	w8, 4126c4 <ferror@plt+0x101f4>
  4126b8:	ldur	x8, [x29, #-24]
  4126bc:	stur	x8, [x29, #-8]
  4126c0:	b	412728 <ferror@plt+0x10258>
  4126c4:	ldrsw	x8, [sp]
  4126c8:	ldr	x9, [sp, #16]
  4126cc:	add	x8, x9, x8
  4126d0:	str	x8, [sp, #16]
  4126d4:	ldrsw	x8, [sp]
  4126d8:	ldr	x9, [sp, #24]
  4126dc:	subs	x8, x9, x8
  4126e0:	str	x8, [sp, #24]
  4126e4:	ldr	x8, [sp, #24]
  4126e8:	cbz	x8, 412710 <ferror@plt+0x10240>
  4126ec:	ldr	x8, [sp, #16]
  4126f0:	mov	w9, #0x2f                  	// #47
  4126f4:	strb	w9, [x8]
  4126f8:	ldr	x8, [sp, #16]
  4126fc:	add	x8, x8, #0x1
  412700:	str	x8, [sp, #16]
  412704:	ldr	x8, [sp, #24]
  412708:	subs	x8, x8, #0x1
  41270c:	str	x8, [sp, #24]
  412710:	b	41264c <ferror@plt+0x1017c>
  412714:	bl	402460 <__errno_location@plt>
  412718:	mov	w8, #0xfffffff9            	// #-7
  41271c:	str	w8, [x0]
  412720:	mov	x9, xzr
  412724:	stur	x9, [x29, #-8]
  412728:	ldur	x0, [x29, #-8]
  41272c:	ldp	x29, x30, [sp, #64]
  412730:	add	sp, sp, #0x50
  412734:	ret
  412738:	sub	sp, sp, #0x40
  41273c:	stp	x29, x30, [sp, #48]
  412740:	add	x29, sp, #0x30
  412744:	mov	x8, #0x4                   	// #4
  412748:	stur	w0, [x29, #-4]
  41274c:	stur	x1, [x29, #-16]
  412750:	str	x2, [sp, #24]
  412754:	str	x3, [sp, #16]
  412758:	ldr	x9, [sp, #16]
  41275c:	udiv	x8, x9, x8
  412760:	str	w8, [sp, #12]
  412764:	ldur	w8, [x29, #-4]
  412768:	cmp	w8, #0x1c
  41276c:	cset	w8, eq  // eq = none
  412770:	eor	w8, w8, #0x1
  412774:	tbnz	w8, #0, 41279c <ferror@plt+0x102cc>
  412778:	b	41277c <ferror@plt+0x102ac>
  41277c:	bl	402460 <__errno_location@plt>
  412780:	str	wzr, [x0]
  412784:	ldur	x0, [x29, #-16]
  412788:	ldr	x1, [sp, #24]
  41278c:	ldr	w2, [sp, #12]
  412790:	bl	4127c0 <ferror@plt+0x102f0>
  412794:	str	w0, [sp, #8]
  412798:	b	4127b0 <ferror@plt+0x102e0>
  41279c:	bl	402460 <__errno_location@plt>
  4127a0:	mov	w8, #0x61                  	// #97
  4127a4:	str	w8, [x0]
  4127a8:	mov	w8, #0xffffffff            	// #-1
  4127ac:	str	w8, [sp, #8]
  4127b0:	ldr	w0, [sp, #8]
  4127b4:	ldp	x29, x30, [sp, #48]
  4127b8:	add	sp, sp, #0x40
  4127bc:	ret
  4127c0:	sub	sp, sp, #0x50
  4127c4:	stp	x29, x30, [sp, #64]
  4127c8:	add	x29, sp, #0x40
  4127cc:	stur	x0, [x29, #-16]
  4127d0:	stur	x1, [x29, #-24]
  4127d4:	stur	w2, [x29, #-28]
  4127d8:	str	wzr, [sp, #20]
  4127dc:	ldr	w8, [sp, #20]
  4127e0:	ldur	w9, [x29, #-28]
  4127e4:	cmp	w8, w9
  4127e8:	b.cs	4128b8 <ferror@plt+0x103e8>  // b.hs, b.nlast
  4127ec:	ldur	x0, [x29, #-16]
  4127f0:	add	x1, sp, #0x18
  4127f4:	mov	w8, wzr
  4127f8:	mov	w2, w8
  4127fc:	bl	401ed0 <strtoul@plt>
  412800:	str	x0, [sp, #8]
  412804:	ldr	x9, [sp, #8]
  412808:	cmp	x9, #0x100, lsl #12
  41280c:	b.cc	412818 <ferror@plt+0x10348>  // b.lo, b.ul, b.last
  412810:	stur	wzr, [x29, #-4]
  412814:	b	4128d4 <ferror@plt+0x10404>
  412818:	ldr	x8, [sp, #24]
  41281c:	ldur	x9, [x29, #-16]
  412820:	cmp	x8, x9
  412824:	b.ne	412830 <ferror@plt+0x10360>  // b.any
  412828:	stur	wzr, [x29, #-4]
  41282c:	b	4128d4 <ferror@plt+0x10404>
  412830:	ldr	x8, [sp, #8]
  412834:	lsl	x8, x8, #12
  412838:	mov	w0, w8
  41283c:	bl	401f40 <htonl@plt>
  412840:	ldur	x9, [x29, #-24]
  412844:	str	w0, [x9]
  412848:	ldr	x9, [sp, #24]
  41284c:	ldrb	w8, [x9]
  412850:	cbnz	w8, 412878 <ferror@plt+0x103a8>
  412854:	mov	w0, #0x100                 	// #256
  412858:	bl	401f40 <htonl@plt>
  41285c:	ldur	x8, [x29, #-24]
  412860:	ldr	w9, [x8]
  412864:	orr	w9, w9, w0
  412868:	str	w9, [x8]
  41286c:	mov	w9, #0x1                   	// #1
  412870:	stur	w9, [x29, #-4]
  412874:	b	4128d4 <ferror@plt+0x10404>
  412878:	ldr	x8, [sp, #24]
  41287c:	ldrb	w9, [x8]
  412880:	cmp	w9, #0x2f
  412884:	b.eq	412890 <ferror@plt+0x103c0>  // b.none
  412888:	stur	wzr, [x29, #-4]
  41288c:	b	4128d4 <ferror@plt+0x10404>
  412890:	ldr	x8, [sp, #24]
  412894:	add	x8, x8, #0x1
  412898:	stur	x8, [x29, #-16]
  41289c:	ldur	x8, [x29, #-24]
  4128a0:	add	x8, x8, #0x4
  4128a4:	stur	x8, [x29, #-24]
  4128a8:	ldr	w8, [sp, #20]
  4128ac:	add	w8, w8, #0x1
  4128b0:	str	w8, [sp, #20]
  4128b4:	b	4127dc <ferror@plt+0x1030c>
  4128b8:	adrp	x8, 429000 <ferror@plt+0x26b30>
  4128bc:	ldr	x8, [x8, #3992]
  4128c0:	ldr	x0, [x8]
  4128c4:	adrp	x1, 418000 <ferror@plt+0x15b30>
  4128c8:	add	x1, x1, #0xeac
  4128cc:	bl	4024a0 <fprintf@plt>
  4128d0:	stur	wzr, [x29, #-4]
  4128d4:	ldur	w0, [x29, #-4]
  4128d8:	ldp	x29, x30, [sp, #64]
  4128dc:	add	sp, sp, #0x50
  4128e0:	ret
  4128e4:	sub	sp, sp, #0x20
  4128e8:	stp	x29, x30, [sp, #16]
  4128ec:	add	x29, sp, #0x10
  4128f0:	mov	x8, #0x10                  	// #16
  4128f4:	str	x0, [sp, #8]
  4128f8:	mov	x0, x8
  4128fc:	bl	4020a0 <malloc@plt>
  412900:	str	x0, [sp]
  412904:	ldr	x8, [sp]
  412908:	cbz	x8, 412934 <ferror@plt+0x10464>
  41290c:	ldr	x8, [sp, #8]
  412910:	ldr	x9, [sp]
  412914:	str	x8, [x9]
  412918:	ldr	x8, [sp]
  41291c:	str	wzr, [x8, #8]
  412920:	ldr	x8, [sp]
  412924:	mov	w10, #0x0                   	// #0
  412928:	strb	w10, [x8, #12]
  41292c:	ldr	x8, [sp]
  412930:	strb	w10, [x8, #13]
  412934:	ldr	x0, [sp]
  412938:	ldp	x29, x30, [sp, #16]
  41293c:	add	sp, sp, #0x20
  412940:	ret
  412944:	sub	sp, sp, #0x20
  412948:	stp	x29, x30, [sp, #16]
  41294c:	add	x29, sp, #0x10
  412950:	str	x0, [sp, #8]
  412954:	ldr	x8, [sp, #8]
  412958:	ldr	x8, [x8]
  41295c:	str	x8, [sp]
  412960:	ldr	x8, [sp]
  412964:	ldr	w9, [x8, #8]
  412968:	cbnz	w9, 412970 <ferror@plt+0x104a0>
  41296c:	b	412990 <ferror@plt+0x104c0>
  412970:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412974:	add	x0, x0, #0xec5
  412978:	adrp	x1, 418000 <ferror@plt+0x15b30>
  41297c:	add	x1, x1, #0xed6
  412980:	mov	w2, #0x6e                  	// #110
  412984:	adrp	x3, 418000 <ferror@plt+0x15b30>
  412988:	add	x3, x3, #0xee4
  41298c:	bl	402450 <__assert_fail@plt>
  412990:	ldr	x8, [sp]
  412994:	ldr	x1, [x8]
  412998:	adrp	x0, 419000 <ferror@plt+0x16b30>
  41299c:	add	x0, x0, #0x2f1
  4129a0:	bl	401ef0 <fputs@plt>
  4129a4:	ldr	x8, [sp]
  4129a8:	ldr	x8, [x8]
  4129ac:	mov	x0, x8
  4129b0:	bl	402330 <fflush@plt>
  4129b4:	ldr	x8, [sp]
  4129b8:	mov	x0, x8
  4129bc:	bl	4022a0 <free@plt>
  4129c0:	ldr	x8, [sp, #8]
  4129c4:	mov	x9, xzr
  4129c8:	str	x9, [x8]
  4129cc:	ldp	x29, x30, [sp, #16]
  4129d0:	add	sp, sp, #0x20
  4129d4:	ret
  4129d8:	sub	sp, sp, #0x10
  4129dc:	str	x0, [sp, #8]
  4129e0:	mov	w8, #0x1                   	// #1
  4129e4:	and	w8, w1, w8
  4129e8:	strb	w8, [sp, #7]
  4129ec:	ldrb	w8, [sp, #7]
  4129f0:	ldr	x9, [sp, #8]
  4129f4:	and	w8, w8, #0x1
  4129f8:	strb	w8, [x9, #12]
  4129fc:	add	sp, sp, #0x10
  412a00:	ret
  412a04:	sub	sp, sp, #0x30
  412a08:	stp	x29, x30, [sp, #32]
  412a0c:	add	x29, sp, #0x20
  412a10:	mov	w8, #0x0                   	// #0
  412a14:	mov	w9, #0x3a                  	// #58
  412a18:	stur	x0, [x29, #-8]
  412a1c:	str	x1, [sp, #16]
  412a20:	ldur	x0, [x29, #-8]
  412a24:	str	w8, [sp, #12]
  412a28:	str	w9, [sp, #8]
  412a2c:	bl	412a8c <ferror@plt+0x105bc>
  412a30:	ldur	x0, [x29, #-8]
  412a34:	bl	412ad4 <ferror@plt+0x10604>
  412a38:	ldur	x10, [x29, #-8]
  412a3c:	ldr	w8, [sp, #12]
  412a40:	strb	w8, [x10, #13]
  412a44:	ldur	x0, [x29, #-8]
  412a48:	ldr	x1, [sp, #16]
  412a4c:	bl	412b1c <ferror@plt+0x1064c>
  412a50:	ldur	x10, [x29, #-8]
  412a54:	ldr	x1, [x10]
  412a58:	ldr	w0, [sp, #8]
  412a5c:	bl	401fe0 <putc@plt>
  412a60:	ldur	x10, [x29, #-8]
  412a64:	ldrb	w8, [x10, #12]
  412a68:	tbnz	w8, #0, 412a70 <ferror@plt+0x105a0>
  412a6c:	b	412a80 <ferror@plt+0x105b0>
  412a70:	ldur	x8, [x29, #-8]
  412a74:	ldr	x1, [x8]
  412a78:	mov	w0, #0x20                  	// #32
  412a7c:	bl	401fe0 <putc@plt>
  412a80:	ldp	x29, x30, [sp, #32]
  412a84:	add	sp, sp, #0x30
  412a88:	ret
  412a8c:	sub	sp, sp, #0x20
  412a90:	stp	x29, x30, [sp, #16]
  412a94:	add	x29, sp, #0x10
  412a98:	str	x0, [sp, #8]
  412a9c:	ldr	x8, [sp, #8]
  412aa0:	ldrb	w9, [x8, #13]
  412aa4:	cbz	w9, 412abc <ferror@plt+0x105ec>
  412aa8:	ldr	x8, [sp, #8]
  412aac:	ldrb	w0, [x8, #13]
  412ab0:	ldr	x8, [sp, #8]
  412ab4:	ldr	x1, [x8]
  412ab8:	bl	401fe0 <putc@plt>
  412abc:	ldr	x8, [sp, #8]
  412ac0:	mov	w9, #0x2c                  	// #44
  412ac4:	strb	w9, [x8, #13]
  412ac8:	ldp	x29, x30, [sp, #16]
  412acc:	add	sp, sp, #0x20
  412ad0:	ret
  412ad4:	sub	sp, sp, #0x20
  412ad8:	stp	x29, x30, [sp, #16]
  412adc:	add	x29, sp, #0x10
  412ae0:	str	x0, [sp, #8]
  412ae4:	ldr	x8, [sp, #8]
  412ae8:	ldrb	w9, [x8, #12]
  412aec:	tbnz	w9, #0, 412af4 <ferror@plt+0x10624>
  412af0:	b	412b10 <ferror@plt+0x10640>
  412af4:	ldr	x8, [sp, #8]
  412af8:	ldr	x1, [x8]
  412afc:	mov	w0, #0xa                   	// #10
  412b00:	bl	401fe0 <putc@plt>
  412b04:	ldr	x8, [sp, #8]
  412b08:	mov	x0, x8
  412b0c:	bl	413570 <ferror@plt+0x110a0>
  412b10:	ldp	x29, x30, [sp, #16]
  412b14:	add	sp, sp, #0x20
  412b18:	ret
  412b1c:	sub	sp, sp, #0x30
  412b20:	stp	x29, x30, [sp, #32]
  412b24:	add	x29, sp, #0x20
  412b28:	mov	w8, #0x22                  	// #34
  412b2c:	stur	x0, [x29, #-8]
  412b30:	str	x1, [sp, #16]
  412b34:	ldur	x9, [x29, #-8]
  412b38:	ldr	x1, [x9]
  412b3c:	mov	w0, w8
  412b40:	bl	401fe0 <putc@plt>
  412b44:	ldr	x8, [sp, #16]
  412b48:	ldrb	w9, [x8]
  412b4c:	cbz	w9, 412cbc <ferror@plt+0x107ec>
  412b50:	ldr	x8, [sp, #16]
  412b54:	ldrb	w9, [x8]
  412b58:	cmp	w9, #0x8
  412b5c:	str	w9, [sp, #12]
  412b60:	b.eq	412c38 <ferror@plt+0x10768>  // b.none
  412b64:	b	412b68 <ferror@plt+0x10698>
  412b68:	ldr	w8, [sp, #12]
  412b6c:	cmp	w8, #0x9
  412b70:	b.eq	412bd8 <ferror@plt+0x10708>  // b.none
  412b74:	b	412b78 <ferror@plt+0x106a8>
  412b78:	ldr	w8, [sp, #12]
  412b7c:	cmp	w8, #0xa
  412b80:	b.eq	412bf0 <ferror@plt+0x10720>  // b.none
  412b84:	b	412b88 <ferror@plt+0x106b8>
  412b88:	ldr	w8, [sp, #12]
  412b8c:	cmp	w8, #0xc
  412b90:	b.eq	412c20 <ferror@plt+0x10750>  // b.none
  412b94:	b	412b98 <ferror@plt+0x106c8>
  412b98:	ldr	w8, [sp, #12]
  412b9c:	cmp	w8, #0xd
  412ba0:	b.eq	412c08 <ferror@plt+0x10738>  // b.none
  412ba4:	b	412ba8 <ferror@plt+0x106d8>
  412ba8:	ldr	w8, [sp, #12]
  412bac:	cmp	w8, #0x22
  412bb0:	b.eq	412c68 <ferror@plt+0x10798>  // b.none
  412bb4:	b	412bb8 <ferror@plt+0x106e8>
  412bb8:	ldr	w8, [sp, #12]
  412bbc:	cmp	w8, #0x27
  412bc0:	b.eq	412c80 <ferror@plt+0x107b0>  // b.none
  412bc4:	b	412bc8 <ferror@plt+0x106f8>
  412bc8:	ldr	w8, [sp, #12]
  412bcc:	cmp	w8, #0x5c
  412bd0:	b.eq	412c50 <ferror@plt+0x10780>  // b.none
  412bd4:	b	412c98 <ferror@plt+0x107c8>
  412bd8:	ldur	x8, [x29, #-8]
  412bdc:	ldr	x1, [x8]
  412be0:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412be4:	add	x0, x0, #0xf27
  412be8:	bl	401ef0 <fputs@plt>
  412bec:	b	412cac <ferror@plt+0x107dc>
  412bf0:	ldur	x8, [x29, #-8]
  412bf4:	ldr	x1, [x8]
  412bf8:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412bfc:	add	x0, x0, #0xf2a
  412c00:	bl	401ef0 <fputs@plt>
  412c04:	b	412cac <ferror@plt+0x107dc>
  412c08:	ldur	x8, [x29, #-8]
  412c0c:	ldr	x1, [x8]
  412c10:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412c14:	add	x0, x0, #0xf2d
  412c18:	bl	401ef0 <fputs@plt>
  412c1c:	b	412cac <ferror@plt+0x107dc>
  412c20:	ldur	x8, [x29, #-8]
  412c24:	ldr	x1, [x8]
  412c28:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412c2c:	add	x0, x0, #0xf30
  412c30:	bl	401ef0 <fputs@plt>
  412c34:	b	412cac <ferror@plt+0x107dc>
  412c38:	ldur	x8, [x29, #-8]
  412c3c:	ldr	x1, [x8]
  412c40:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412c44:	add	x0, x0, #0xf33
  412c48:	bl	401ef0 <fputs@plt>
  412c4c:	b	412cac <ferror@plt+0x107dc>
  412c50:	ldur	x8, [x29, #-8]
  412c54:	ldr	x1, [x8]
  412c58:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412c5c:	add	x0, x0, #0xf36
  412c60:	bl	401ef0 <fputs@plt>
  412c64:	b	412cac <ferror@plt+0x107dc>
  412c68:	ldur	x8, [x29, #-8]
  412c6c:	ldr	x1, [x8]
  412c70:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412c74:	add	x0, x0, #0xf39
  412c78:	bl	401ef0 <fputs@plt>
  412c7c:	b	412cac <ferror@plt+0x107dc>
  412c80:	ldur	x8, [x29, #-8]
  412c84:	ldr	x1, [x8]
  412c88:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412c8c:	add	x0, x0, #0xf3c
  412c90:	bl	401ef0 <fputs@plt>
  412c94:	b	412cac <ferror@plt+0x107dc>
  412c98:	ldr	x8, [sp, #16]
  412c9c:	ldrb	w0, [x8]
  412ca0:	ldur	x8, [x29, #-8]
  412ca4:	ldr	x1, [x8]
  412ca8:	bl	401fe0 <putc@plt>
  412cac:	ldr	x8, [sp, #16]
  412cb0:	add	x8, x8, #0x1
  412cb4:	str	x8, [sp, #16]
  412cb8:	b	412b44 <ferror@plt+0x10674>
  412cbc:	ldur	x8, [x29, #-8]
  412cc0:	ldr	x1, [x8]
  412cc4:	mov	w0, #0x22                  	// #34
  412cc8:	bl	401fe0 <putc@plt>
  412ccc:	ldp	x29, x30, [sp, #32]
  412cd0:	add	sp, sp, #0x30
  412cd4:	ret
  412cd8:	sub	sp, sp, #0x120
  412cdc:	stp	x29, x30, [sp, #256]
  412ce0:	str	x28, [sp, #272]
  412ce4:	add	x29, sp, #0x100
  412ce8:	str	q7, [sp, #112]
  412cec:	str	q6, [sp, #96]
  412cf0:	str	q5, [sp, #80]
  412cf4:	str	q4, [sp, #64]
  412cf8:	str	q3, [sp, #48]
  412cfc:	str	q2, [sp, #32]
  412d00:	str	q1, [sp, #16]
  412d04:	str	q0, [sp]
  412d08:	str	x7, [sp, #168]
  412d0c:	str	x6, [sp, #160]
  412d10:	str	x5, [sp, #152]
  412d14:	str	x4, [sp, #144]
  412d18:	str	x3, [sp, #136]
  412d1c:	str	x2, [sp, #128]
  412d20:	stur	x0, [x29, #-8]
  412d24:	stur	x1, [x29, #-16]
  412d28:	mov	w8, #0xffffff80            	// #-128
  412d2c:	stur	w8, [x29, #-20]
  412d30:	mov	w8, #0xffffffd0            	// #-48
  412d34:	stur	w8, [x29, #-24]
  412d38:	mov	x9, sp
  412d3c:	add	x9, x9, #0x80
  412d40:	stur	x9, [x29, #-32]
  412d44:	add	x9, sp, #0x80
  412d48:	add	x9, x9, #0x30
  412d4c:	stur	x9, [x29, #-40]
  412d50:	add	x9, x29, #0x20
  412d54:	stur	x9, [x29, #-48]
  412d58:	ldur	x0, [x29, #-8]
  412d5c:	bl	412a8c <ferror@plt+0x105bc>
  412d60:	ldur	x9, [x29, #-8]
  412d64:	ldr	x0, [x9]
  412d68:	ldur	x1, [x29, #-16]
  412d6c:	ldur	q0, [x29, #-48]
  412d70:	ldur	q1, [x29, #-32]
  412d74:	stur	q1, [x29, #-64]
  412d78:	stur	q0, [x29, #-80]
  412d7c:	sub	x2, x29, #0x50
  412d80:	bl	402430 <vfprintf@plt>
  412d84:	ldr	x28, [sp, #272]
  412d88:	ldp	x29, x30, [sp, #256]
  412d8c:	add	sp, sp, #0x120
  412d90:	ret
  412d94:	sub	sp, sp, #0x20
  412d98:	stp	x29, x30, [sp, #16]
  412d9c:	add	x29, sp, #0x10
  412da0:	mov	w1, #0x7b                  	// #123
  412da4:	str	x0, [sp, #8]
  412da8:	ldr	x0, [sp, #8]
  412dac:	bl	412dbc <ferror@plt+0x108ec>
  412db0:	ldp	x29, x30, [sp, #16]
  412db4:	add	sp, sp, #0x20
  412db8:	ret
  412dbc:	sub	sp, sp, #0x20
  412dc0:	stp	x29, x30, [sp, #16]
  412dc4:	add	x29, sp, #0x10
  412dc8:	mov	w8, #0x0                   	// #0
  412dcc:	str	x0, [sp, #8]
  412dd0:	str	w1, [sp, #4]
  412dd4:	ldr	x0, [sp, #8]
  412dd8:	str	w8, [sp]
  412ddc:	bl	412a8c <ferror@plt+0x105bc>
  412de0:	ldr	w0, [sp, #4]
  412de4:	ldr	x9, [sp, #8]
  412de8:	ldr	x1, [x9]
  412dec:	bl	401fe0 <putc@plt>
  412df0:	ldr	x9, [sp, #8]
  412df4:	ldr	w8, [x9, #8]
  412df8:	add	w8, w8, #0x1
  412dfc:	str	w8, [x9, #8]
  412e00:	ldr	x9, [sp, #8]
  412e04:	ldr	w8, [sp]
  412e08:	strb	w8, [x9, #13]
  412e0c:	ldp	x29, x30, [sp, #16]
  412e10:	add	sp, sp, #0x20
  412e14:	ret
  412e18:	sub	sp, sp, #0x20
  412e1c:	stp	x29, x30, [sp, #16]
  412e20:	add	x29, sp, #0x10
  412e24:	mov	w1, #0x7d                  	// #125
  412e28:	str	x0, [sp, #8]
  412e2c:	ldr	x0, [sp, #8]
  412e30:	bl	412e40 <ferror@plt+0x10970>
  412e34:	ldp	x29, x30, [sp, #16]
  412e38:	add	sp, sp, #0x20
  412e3c:	ret
  412e40:	sub	sp, sp, #0x20
  412e44:	stp	x29, x30, [sp, #16]
  412e48:	add	x29, sp, #0x10
  412e4c:	str	x0, [sp, #8]
  412e50:	str	w1, [sp, #4]
  412e54:	ldr	x8, [sp, #8]
  412e58:	ldr	w9, [x8, #8]
  412e5c:	cmp	w9, #0x0
  412e60:	cset	w9, ls  // ls = plast
  412e64:	tbnz	w9, #0, 412e6c <ferror@plt+0x1099c>
  412e68:	b	412e8c <ferror@plt+0x109bc>
  412e6c:	adrp	x0, 418000 <ferror@plt+0x15b30>
  412e70:	add	x0, x0, #0xf3f
  412e74:	adrp	x1, 418000 <ferror@plt+0x15b30>
  412e78:	add	x1, x1, #0xed6
  412e7c:	mov	w2, #0x85                  	// #133
  412e80:	adrp	x3, 418000 <ferror@plt+0x15b30>
  412e84:	add	x3, x3, #0xf4f
  412e88:	bl	402450 <__assert_fail@plt>
  412e8c:	ldr	x8, [sp, #8]
  412e90:	ldr	w9, [x8, #8]
  412e94:	subs	w9, w9, #0x1
  412e98:	str	w9, [x8, #8]
  412e9c:	ldr	x8, [sp, #8]
  412ea0:	ldrb	w9, [x8, #13]
  412ea4:	cbz	w9, 412eb0 <ferror@plt+0x109e0>
  412ea8:	ldr	x0, [sp, #8]
  412eac:	bl	412ad4 <ferror@plt+0x10604>
  412eb0:	ldr	w0, [sp, #4]
  412eb4:	ldr	x8, [sp, #8]
  412eb8:	ldr	x1, [x8]
  412ebc:	bl	401fe0 <putc@plt>
  412ec0:	ldr	x8, [sp, #8]
  412ec4:	mov	w9, #0x2c                  	// #44
  412ec8:	strb	w9, [x8, #13]
  412ecc:	ldp	x29, x30, [sp, #16]
  412ed0:	add	sp, sp, #0x20
  412ed4:	ret
  412ed8:	sub	sp, sp, #0x20
  412edc:	stp	x29, x30, [sp, #16]
  412ee0:	add	x29, sp, #0x10
  412ee4:	mov	w1, #0x5b                  	// #91
  412ee8:	str	x0, [sp, #8]
  412eec:	ldr	x0, [sp, #8]
  412ef0:	bl	412dbc <ferror@plt+0x108ec>
  412ef4:	ldr	x8, [sp, #8]
  412ef8:	ldrb	w9, [x8, #12]
  412efc:	tbnz	w9, #0, 412f04 <ferror@plt+0x10a34>
  412f00:	b	412f14 <ferror@plt+0x10a44>
  412f04:	ldr	x8, [sp, #8]
  412f08:	ldr	x1, [x8]
  412f0c:	mov	w0, #0x20                  	// #32
  412f10:	bl	401fe0 <putc@plt>
  412f14:	ldp	x29, x30, [sp, #16]
  412f18:	add	sp, sp, #0x20
  412f1c:	ret
  412f20:	sub	sp, sp, #0x20
  412f24:	stp	x29, x30, [sp, #16]
  412f28:	add	x29, sp, #0x10
  412f2c:	str	x0, [sp, #8]
  412f30:	ldr	x8, [sp, #8]
  412f34:	ldrb	w9, [x8, #12]
  412f38:	tbnz	w9, #0, 412f40 <ferror@plt+0x10a70>
  412f3c:	b	412f5c <ferror@plt+0x10a8c>
  412f40:	ldr	x8, [sp, #8]
  412f44:	ldrb	w9, [x8, #13]
  412f48:	cbz	w9, 412f5c <ferror@plt+0x10a8c>
  412f4c:	ldr	x8, [sp, #8]
  412f50:	ldr	x1, [x8]
  412f54:	mov	w0, #0x20                  	// #32
  412f58:	bl	401fe0 <putc@plt>
  412f5c:	ldr	x8, [sp, #8]
  412f60:	mov	w9, #0x0                   	// #0
  412f64:	strb	w9, [x8, #13]
  412f68:	ldr	x0, [sp, #8]
  412f6c:	mov	w1, #0x5d                  	// #93
  412f70:	bl	412e40 <ferror@plt+0x10970>
  412f74:	ldp	x29, x30, [sp, #16]
  412f78:	add	sp, sp, #0x20
  412f7c:	ret
  412f80:	sub	sp, sp, #0x20
  412f84:	stp	x29, x30, [sp, #16]
  412f88:	add	x29, sp, #0x10
  412f8c:	str	x0, [sp, #8]
  412f90:	str	x1, [sp]
  412f94:	ldr	x0, [sp, #8]
  412f98:	bl	412a8c <ferror@plt+0x105bc>
  412f9c:	ldr	x0, [sp, #8]
  412fa0:	ldr	x1, [sp]
  412fa4:	bl	412b1c <ferror@plt+0x1064c>
  412fa8:	ldp	x29, x30, [sp, #16]
  412fac:	add	sp, sp, #0x20
  412fb0:	ret
  412fb4:	sub	sp, sp, #0x20
  412fb8:	stp	x29, x30, [sp, #16]
  412fbc:	add	x29, sp, #0x10
  412fc0:	adrp	x8, 418000 <ferror@plt+0x15b30>
  412fc4:	add	x8, x8, #0xe05
  412fc8:	adrp	x9, 418000 <ferror@plt+0x15b30>
  412fcc:	add	x9, x9, #0xe0a
  412fd0:	adrp	x10, 418000 <ferror@plt+0x15b30>
  412fd4:	add	x10, x10, #0x934
  412fd8:	str	x0, [sp, #8]
  412fdc:	and	w11, w1, #0x1
  412fe0:	strb	w11, [sp, #7]
  412fe4:	ldr	x0, [sp, #8]
  412fe8:	ldrb	w11, [sp, #7]
  412fec:	tst	w11, #0x1
  412ff0:	csel	x2, x8, x9, ne  // ne = any
  412ff4:	mov	x1, x10
  412ff8:	bl	412cd8 <ferror@plt+0x10808>
  412ffc:	ldp	x29, x30, [sp, #16]
  413000:	add	sp, sp, #0x20
  413004:	ret
  413008:	sub	sp, sp, #0x20
  41300c:	stp	x29, x30, [sp, #16]
  413010:	add	x29, sp, #0x10
  413014:	adrp	x1, 418000 <ferror@plt+0x15b30>
  413018:	add	x1, x1, #0xf09
  41301c:	str	x0, [sp, #8]
  413020:	ldr	x0, [sp, #8]
  413024:	bl	412cd8 <ferror@plt+0x10808>
  413028:	ldp	x29, x30, [sp, #16]
  41302c:	add	sp, sp, #0x20
  413030:	ret
  413034:	sub	sp, sp, #0x20
  413038:	stp	x29, x30, [sp, #16]
  41303c:	add	x29, sp, #0x10
  413040:	adrp	x1, 418000 <ferror@plt+0x15b30>
  413044:	add	x1, x1, #0xf0e
  413048:	str	x0, [sp, #8]
  41304c:	str	d0, [sp]
  413050:	ldr	x0, [sp, #8]
  413054:	ldr	d0, [sp]
  413058:	bl	412cd8 <ferror@plt+0x10808>
  41305c:	ldp	x29, x30, [sp, #16]
  413060:	add	sp, sp, #0x20
  413064:	ret
  413068:	sub	sp, sp, #0x20
  41306c:	stp	x29, x30, [sp, #16]
  413070:	add	x29, sp, #0x10
  413074:	adrp	x8, 418000 <ferror@plt+0x15b30>
  413078:	add	x8, x8, #0xf11
  41307c:	str	x0, [sp, #8]
  413080:	strb	w1, [sp, #7]
  413084:	ldr	x0, [sp, #8]
  413088:	ldrb	w2, [sp, #7]
  41308c:	mov	x1, x8
  413090:	bl	412cd8 <ferror@plt+0x10808>
  413094:	ldp	x29, x30, [sp, #16]
  413098:	add	sp, sp, #0x20
  41309c:	ret
  4130a0:	sub	sp, sp, #0x20
  4130a4:	stp	x29, x30, [sp, #16]
  4130a8:	add	x29, sp, #0x10
  4130ac:	adrp	x8, 418000 <ferror@plt+0x15b30>
  4130b0:	add	x8, x8, #0x57a
  4130b4:	str	x0, [sp, #8]
  4130b8:	strh	w1, [sp, #6]
  4130bc:	ldr	x0, [sp, #8]
  4130c0:	ldrh	w2, [sp, #6]
  4130c4:	mov	x1, x8
  4130c8:	bl	412cd8 <ferror@plt+0x10808>
  4130cc:	ldp	x29, x30, [sp, #16]
  4130d0:	add	sp, sp, #0x20
  4130d4:	ret
  4130d8:	sub	sp, sp, #0x20
  4130dc:	stp	x29, x30, [sp, #16]
  4130e0:	add	x29, sp, #0x10
  4130e4:	adrp	x8, 418000 <ferror@plt+0x15b30>
  4130e8:	add	x8, x8, #0x407
  4130ec:	str	x0, [sp, #8]
  4130f0:	str	w1, [sp, #4]
  4130f4:	ldr	x0, [sp, #8]
  4130f8:	ldr	w2, [sp, #4]
  4130fc:	mov	x1, x8
  413100:	bl	412cd8 <ferror@plt+0x10808>
  413104:	ldp	x29, x30, [sp, #16]
  413108:	add	sp, sp, #0x20
  41310c:	ret
  413110:	sub	sp, sp, #0x20
  413114:	stp	x29, x30, [sp, #16]
  413118:	add	x29, sp, #0x10
  41311c:	adrp	x8, 418000 <ferror@plt+0x15b30>
  413120:	add	x8, x8, #0xf16
  413124:	str	x0, [sp, #8]
  413128:	str	x1, [sp]
  41312c:	ldr	x0, [sp, #8]
  413130:	ldr	x2, [sp]
  413134:	mov	x1, x8
  413138:	bl	412cd8 <ferror@plt+0x10808>
  41313c:	ldp	x29, x30, [sp, #16]
  413140:	add	sp, sp, #0x20
  413144:	ret
  413148:	sub	sp, sp, #0x20
  41314c:	stp	x29, x30, [sp, #16]
  413150:	add	x29, sp, #0x10
  413154:	adrp	x8, 418000 <ferror@plt+0x15b30>
  413158:	add	x8, x8, #0xf1a
  41315c:	str	x0, [sp, #8]
  413160:	str	x1, [sp]
  413164:	ldr	x0, [sp, #8]
  413168:	ldr	x2, [sp]
  41316c:	mov	x1, x8
  413170:	bl	412cd8 <ferror@plt+0x10808>
  413174:	ldp	x29, x30, [sp, #16]
  413178:	add	sp, sp, #0x20
  41317c:	ret
  413180:	sub	sp, sp, #0x20
  413184:	stp	x29, x30, [sp, #16]
  413188:	add	x29, sp, #0x10
  41318c:	adrp	x8, 418000 <ferror@plt+0x15b30>
  413190:	add	x8, x8, #0xf16
  413194:	str	x0, [sp, #8]
  413198:	str	x1, [sp]
  41319c:	ldr	x0, [sp, #8]
  4131a0:	ldr	x2, [sp]
  4131a4:	mov	x1, x8
  4131a8:	bl	412cd8 <ferror@plt+0x10808>
  4131ac:	ldp	x29, x30, [sp, #16]
  4131b0:	add	sp, sp, #0x20
  4131b4:	ret
  4131b8:	sub	sp, sp, #0x20
  4131bc:	stp	x29, x30, [sp, #16]
  4131c0:	add	x29, sp, #0x10
  4131c4:	adrp	x8, 418000 <ferror@plt+0x15b30>
  4131c8:	add	x8, x8, #0xf1e
  4131cc:	str	x0, [sp, #8]
  4131d0:	str	x1, [sp]
  4131d4:	ldr	x0, [sp, #8]
  4131d8:	ldr	x2, [sp]
  4131dc:	mov	x1, x8
  4131e0:	bl	412cd8 <ferror@plt+0x10808>
  4131e4:	ldp	x29, x30, [sp, #16]
  4131e8:	add	sp, sp, #0x20
  4131ec:	ret
  4131f0:	sub	sp, sp, #0x20
  4131f4:	stp	x29, x30, [sp, #16]
  4131f8:	add	x29, sp, #0x10
  4131fc:	adrp	x8, 418000 <ferror@plt+0x15b30>
  413200:	add	x8, x8, #0xc7b
  413204:	str	x0, [sp, #8]
  413208:	str	w1, [sp, #4]
  41320c:	ldr	x0, [sp, #8]
  413210:	ldr	w2, [sp, #4]
  413214:	mov	x1, x8
  413218:	bl	412cd8 <ferror@plt+0x10808>
  41321c:	ldp	x29, x30, [sp, #16]
  413220:	add	sp, sp, #0x20
  413224:	ret
  413228:	sub	sp, sp, #0x20
  41322c:	stp	x29, x30, [sp, #16]
  413230:	add	x29, sp, #0x10
  413234:	adrp	x8, 418000 <ferror@plt+0x15b30>
  413238:	add	x8, x8, #0xf23
  41323c:	str	x0, [sp, #8]
  413240:	str	x1, [sp]
  413244:	ldr	x0, [sp, #8]
  413248:	ldr	x2, [sp]
  41324c:	mov	x1, x8
  413250:	bl	412cd8 <ferror@plt+0x10808>
  413254:	ldp	x29, x30, [sp, #16]
  413258:	add	sp, sp, #0x20
  41325c:	ret
  413260:	sub	sp, sp, #0x30
  413264:	stp	x29, x30, [sp, #32]
  413268:	add	x29, sp, #0x20
  41326c:	stur	x0, [x29, #-8]
  413270:	str	x1, [sp, #16]
  413274:	str	x2, [sp, #8]
  413278:	ldur	x0, [x29, #-8]
  41327c:	ldr	x1, [sp, #16]
  413280:	bl	412a04 <ferror@plt+0x10534>
  413284:	ldur	x0, [x29, #-8]
  413288:	ldr	x1, [sp, #8]
  41328c:	bl	412f80 <ferror@plt+0x10ab0>
  413290:	ldp	x29, x30, [sp, #32]
  413294:	add	sp, sp, #0x30
  413298:	ret
  41329c:	sub	sp, sp, #0x30
  4132a0:	stp	x29, x30, [sp, #32]
  4132a4:	add	x29, sp, #0x20
  4132a8:	stur	x0, [x29, #-8]
  4132ac:	str	x1, [sp, #16]
  4132b0:	mov	w8, #0x1                   	// #1
  4132b4:	and	w8, w2, w8
  4132b8:	strb	w8, [sp, #15]
  4132bc:	ldur	x0, [x29, #-8]
  4132c0:	ldr	x1, [sp, #16]
  4132c4:	bl	412a04 <ferror@plt+0x10534>
  4132c8:	ldur	x0, [x29, #-8]
  4132cc:	ldrb	w8, [sp, #15]
  4132d0:	and	w1, w8, #0x1
  4132d4:	bl	412fb4 <ferror@plt+0x10ae4>
  4132d8:	ldp	x29, x30, [sp, #32]
  4132dc:	add	sp, sp, #0x30
  4132e0:	ret
  4132e4:	sub	sp, sp, #0x30
  4132e8:	stp	x29, x30, [sp, #32]
  4132ec:	add	x29, sp, #0x20
  4132f0:	stur	x0, [x29, #-8]
  4132f4:	str	x1, [sp, #16]
  4132f8:	str	d0, [sp, #8]
  4132fc:	ldur	x0, [x29, #-8]
  413300:	ldr	x1, [sp, #16]
  413304:	bl	412a04 <ferror@plt+0x10534>
  413308:	ldur	x0, [x29, #-8]
  41330c:	ldr	d0, [sp, #8]
  413310:	bl	413034 <ferror@plt+0x10b64>
  413314:	ldp	x29, x30, [sp, #32]
  413318:	add	sp, sp, #0x30
  41331c:	ret
  413320:	sub	sp, sp, #0x30
  413324:	stp	x29, x30, [sp, #32]
  413328:	add	x29, sp, #0x20
  41332c:	stur	x0, [x29, #-8]
  413330:	str	x1, [sp, #16]
  413334:	str	w2, [sp, #12]
  413338:	ldur	x0, [x29, #-8]
  41333c:	ldr	x1, [sp, #16]
  413340:	bl	412a04 <ferror@plt+0x10534>
  413344:	ldur	x0, [x29, #-8]
  413348:	ldr	w1, [sp, #12]
  41334c:	bl	4130d8 <ferror@plt+0x10c08>
  413350:	ldp	x29, x30, [sp, #32]
  413354:	add	sp, sp, #0x30
  413358:	ret
  41335c:	sub	sp, sp, #0x30
  413360:	stp	x29, x30, [sp, #32]
  413364:	add	x29, sp, #0x20
  413368:	stur	x0, [x29, #-8]
  41336c:	str	x1, [sp, #16]
  413370:	str	x2, [sp, #8]
  413374:	ldur	x0, [x29, #-8]
  413378:	ldr	x1, [sp, #16]
  41337c:	bl	412a04 <ferror@plt+0x10534>
  413380:	ldur	x0, [x29, #-8]
  413384:	ldr	x1, [sp, #8]
  413388:	bl	413110 <ferror@plt+0x10c40>
  41338c:	ldp	x29, x30, [sp, #32]
  413390:	add	sp, sp, #0x30
  413394:	ret
  413398:	sub	sp, sp, #0x30
  41339c:	stp	x29, x30, [sp, #32]
  4133a0:	add	x29, sp, #0x20
  4133a4:	stur	x0, [x29, #-8]
  4133a8:	str	x1, [sp, #16]
  4133ac:	str	x2, [sp, #8]
  4133b0:	ldur	x0, [x29, #-8]
  4133b4:	ldr	x1, [sp, #16]
  4133b8:	bl	412a04 <ferror@plt+0x10534>
  4133bc:	ldur	x0, [x29, #-8]
  4133c0:	ldr	x1, [sp, #8]
  4133c4:	bl	413148 <ferror@plt+0x10c78>
  4133c8:	ldp	x29, x30, [sp, #32]
  4133cc:	add	sp, sp, #0x30
  4133d0:	ret
  4133d4:	sub	sp, sp, #0x30
  4133d8:	stp	x29, x30, [sp, #32]
  4133dc:	add	x29, sp, #0x20
  4133e0:	stur	x0, [x29, #-8]
  4133e4:	str	x1, [sp, #16]
  4133e8:	strb	w2, [sp, #15]
  4133ec:	ldur	x0, [x29, #-8]
  4133f0:	ldr	x1, [sp, #16]
  4133f4:	bl	412a04 <ferror@plt+0x10534>
  4133f8:	ldur	x0, [x29, #-8]
  4133fc:	ldrb	w1, [sp, #15]
  413400:	bl	413068 <ferror@plt+0x10b98>
  413404:	ldp	x29, x30, [sp, #32]
  413408:	add	sp, sp, #0x30
  41340c:	ret
  413410:	sub	sp, sp, #0x30
  413414:	stp	x29, x30, [sp, #32]
  413418:	add	x29, sp, #0x20
  41341c:	stur	x0, [x29, #-8]
  413420:	str	x1, [sp, #16]
  413424:	strh	w2, [sp, #14]
  413428:	ldur	x0, [x29, #-8]
  41342c:	ldr	x1, [sp, #16]
  413430:	bl	412a04 <ferror@plt+0x10534>
  413434:	ldur	x0, [x29, #-8]
  413438:	ldrh	w1, [sp, #14]
  41343c:	bl	4130a0 <ferror@plt+0x10bd0>
  413440:	ldp	x29, x30, [sp, #32]
  413444:	add	sp, sp, #0x30
  413448:	ret
  41344c:	sub	sp, sp, #0x30
  413450:	stp	x29, x30, [sp, #32]
  413454:	add	x29, sp, #0x20
  413458:	stur	x0, [x29, #-8]
  41345c:	str	x1, [sp, #16]
  413460:	str	x2, [sp, #8]
  413464:	ldur	x0, [x29, #-8]
  413468:	ldr	x1, [sp, #16]
  41346c:	bl	412a04 <ferror@plt+0x10534>
  413470:	ldur	x0, [x29, #-8]
  413474:	ldr	x1, [sp, #8]
  413478:	bl	413180 <ferror@plt+0x10cb0>
  41347c:	ldp	x29, x30, [sp, #32]
  413480:	add	sp, sp, #0x30
  413484:	ret
  413488:	sub	sp, sp, #0x30
  41348c:	stp	x29, x30, [sp, #32]
  413490:	add	x29, sp, #0x20
  413494:	stur	x0, [x29, #-8]
  413498:	str	x1, [sp, #16]
  41349c:	str	x2, [sp, #8]
  4134a0:	ldur	x0, [x29, #-8]
  4134a4:	ldr	x1, [sp, #16]
  4134a8:	bl	412a04 <ferror@plt+0x10534>
  4134ac:	ldur	x0, [x29, #-8]
  4134b0:	ldr	x1, [sp, #8]
  4134b4:	bl	4131b8 <ferror@plt+0x10ce8>
  4134b8:	ldp	x29, x30, [sp, #32]
  4134bc:	add	sp, sp, #0x30
  4134c0:	ret
  4134c4:	sub	sp, sp, #0x30
  4134c8:	stp	x29, x30, [sp, #32]
  4134cc:	add	x29, sp, #0x20
  4134d0:	stur	x0, [x29, #-8]
  4134d4:	str	x1, [sp, #16]
  4134d8:	str	w2, [sp, #12]
  4134dc:	ldur	x0, [x29, #-8]
  4134e0:	ldr	x1, [sp, #16]
  4134e4:	bl	412a04 <ferror@plt+0x10534>
  4134e8:	ldur	x0, [x29, #-8]
  4134ec:	ldr	w1, [sp, #12]
  4134f0:	bl	4131f0 <ferror@plt+0x10d20>
  4134f4:	ldp	x29, x30, [sp, #32]
  4134f8:	add	sp, sp, #0x30
  4134fc:	ret
  413500:	sub	sp, sp, #0x30
  413504:	stp	x29, x30, [sp, #32]
  413508:	add	x29, sp, #0x20
  41350c:	stur	x0, [x29, #-8]
  413510:	str	x1, [sp, #16]
  413514:	str	x2, [sp, #8]
  413518:	ldur	x0, [x29, #-8]
  41351c:	ldr	x1, [sp, #16]
  413520:	bl	412a04 <ferror@plt+0x10534>
  413524:	ldur	x0, [x29, #-8]
  413528:	ldr	x1, [sp, #8]
  41352c:	bl	413228 <ferror@plt+0x10d58>
  413530:	ldp	x29, x30, [sp, #32]
  413534:	add	sp, sp, #0x30
  413538:	ret
  41353c:	sub	sp, sp, #0x20
  413540:	stp	x29, x30, [sp, #16]
  413544:	add	x29, sp, #0x10
  413548:	str	x0, [sp, #8]
  41354c:	str	x1, [sp]
  413550:	ldr	x0, [sp, #8]
  413554:	ldr	x1, [sp]
  413558:	bl	412a04 <ferror@plt+0x10534>
  41355c:	ldr	x0, [sp, #8]
  413560:	bl	413008 <ferror@plt+0x10b38>
  413564:	ldp	x29, x30, [sp, #16]
  413568:	add	sp, sp, #0x20
  41356c:	ret
  413570:	sub	sp, sp, #0x20
  413574:	stp	x29, x30, [sp, #16]
  413578:	add	x29, sp, #0x10
  41357c:	str	x0, [sp, #8]
  413580:	str	wzr, [sp, #4]
  413584:	ldr	w8, [sp, #4]
  413588:	ldr	x9, [sp, #8]
  41358c:	ldr	w10, [x9, #8]
  413590:	cmp	w8, w10
  413594:	b.cs	4135bc <ferror@plt+0x110ec>  // b.hs, b.nlast
  413598:	ldr	x8, [sp, #8]
  41359c:	ldr	x1, [x8]
  4135a0:	adrp	x0, 417000 <ferror@plt+0x14b30>
  4135a4:	add	x0, x0, #0xc38
  4135a8:	bl	401ef0 <fputs@plt>
  4135ac:	ldr	w8, [sp, #4]
  4135b0:	add	w8, w8, #0x1
  4135b4:	str	w8, [sp, #4]
  4135b8:	b	413584 <ferror@plt+0x110b4>
  4135bc:	ldp	x29, x30, [sp, #16]
  4135c0:	add	sp, sp, #0x20
  4135c4:	ret
  4135c8:	sub	sp, sp, #0x10
  4135cc:	mov	w8, wzr
  4135d0:	str	x0, [sp, #8]
  4135d4:	str	x1, [sp]
  4135d8:	mov	w0, w8
  4135dc:	add	sp, sp, #0x10
  4135e0:	ret
  4135e4:	sub	sp, sp, #0x10
  4135e8:	mov	w8, wzr
  4135ec:	str	x0, [sp, #8]
  4135f0:	str	w1, [sp, #4]
  4135f4:	mov	w0, w8
  4135f8:	add	sp, sp, #0x10
  4135fc:	ret
  413600:	sub	sp, sp, #0x20
  413604:	stp	x29, x30, [sp, #16]
  413608:	add	x29, sp, #0x10
  41360c:	mov	w8, #0x1                   	// #1
  413610:	mov	w1, #0x10e                 	// #270
  413614:	mov	w2, #0xc                   	// #12
  413618:	mov	w4, #0x4                   	// #4
  41361c:	add	x3, sp, #0x4
  413620:	str	x0, [sp, #8]
  413624:	str	w8, [sp, #4]
  413628:	ldr	x9, [sp, #8]
  41362c:	ldr	w0, [x9]
  413630:	bl	4020b0 <setsockopt@plt>
  413634:	cmp	w0, #0x0
  413638:	cset	w8, ge  // ge = tcont
  41363c:	tbnz	w8, #0, 413644 <ferror@plt+0x11174>
  413640:	b	413654 <ferror@plt+0x11184>
  413644:	ldr	x8, [sp, #8]
  413648:	ldr	w9, [x8, #48]
  41364c:	orr	w9, w9, #0x4
  413650:	str	w9, [x8, #48]
  413654:	ldp	x29, x30, [sp, #16]
  413658:	add	sp, sp, #0x20
  41365c:	ret
  413660:	sub	sp, sp, #0x20
  413664:	stp	x29, x30, [sp, #16]
  413668:	add	x29, sp, #0x10
  41366c:	mov	w8, #0x10e                 	// #270
  413670:	mov	w2, #0x1                   	// #1
  413674:	mov	w4, #0x4                   	// #4
  413678:	add	x3, sp, #0x4
  41367c:	str	x0, [sp, #8]
  413680:	str	w1, [sp, #4]
  413684:	ldr	x9, [sp, #8]
  413688:	ldr	w0, [x9]
  41368c:	mov	w1, w8
  413690:	bl	4020b0 <setsockopt@plt>
  413694:	ldp	x29, x30, [sp, #16]
  413698:	add	sp, sp, #0x20
  41369c:	ret
  4136a0:	sub	sp, sp, #0x20
  4136a4:	stp	x29, x30, [sp, #16]
  4136a8:	add	x29, sp, #0x10
  4136ac:	str	x0, [sp, #8]
  4136b0:	ldr	x8, [sp, #8]
  4136b4:	ldr	w9, [x8]
  4136b8:	cmp	w9, #0x0
  4136bc:	cset	w9, lt  // lt = tstop
  4136c0:	tbnz	w9, #0, 4136dc <ferror@plt+0x1120c>
  4136c4:	ldr	x8, [sp, #8]
  4136c8:	ldr	w0, [x8]
  4136cc:	bl	4021b0 <close@plt>
  4136d0:	ldr	x8, [sp, #8]
  4136d4:	mov	w9, #0xffffffff            	// #-1
  4136d8:	str	w9, [x8]
  4136dc:	ldp	x29, x30, [sp, #16]
  4136e0:	add	sp, sp, #0x20
  4136e4:	ret
  4136e8:	sub	sp, sp, #0x50
  4136ec:	stp	x29, x30, [sp, #64]
  4136f0:	add	x29, sp, #0x40
  4136f4:	mov	w8, #0x8000                	// #32768
  4136f8:	mov	w9, #0x1                   	// #1
  4136fc:	mov	x10, #0x38                  	// #56
  413700:	mov	w11, #0x10                  	// #16
  413704:	mov	w12, #0x3                   	// #3
  413708:	movk	w12, #0x8, lsl #16
  41370c:	mov	w13, wzr
  413710:	stur	x0, [x29, #-16]
  413714:	stur	w1, [x29, #-20]
  413718:	stur	w2, [x29, #-24]
  41371c:	str	w8, [sp, #32]
  413720:	str	w9, [sp, #28]
  413724:	ldur	x0, [x29, #-16]
  413728:	mov	w1, w13
  41372c:	mov	x2, x10
  413730:	str	w11, [sp, #4]
  413734:	str	w12, [sp]
  413738:	bl	402100 <memset@plt>
  41373c:	ldur	w8, [x29, #-24]
  413740:	ldur	x10, [x29, #-16]
  413744:	str	w8, [x10, #36]
  413748:	ldur	w2, [x29, #-24]
  41374c:	ldr	w0, [sp, #4]
  413750:	ldr	w1, [sp]
  413754:	bl	402320 <socket@plt>
  413758:	ldur	x10, [x29, #-16]
  41375c:	str	w0, [x10]
  413760:	ldur	x10, [x29, #-16]
  413764:	ldr	w8, [x10]
  413768:	cmp	w8, #0x0
  41376c:	cset	w8, ge  // ge = tcont
  413770:	tbnz	w8, #0, 41378c <ferror@plt+0x112bc>
  413774:	adrp	x0, 418000 <ferror@plt+0x15b30>
  413778:	add	x0, x0, #0xf74
  41377c:	bl	401f20 <perror@plt>
  413780:	mov	w8, #0xffffffff            	// #-1
  413784:	stur	w8, [x29, #-4]
  413788:	b	413970 <ferror@plt+0x114a0>
  41378c:	ldur	x8, [x29, #-16]
  413790:	ldr	w0, [x8]
  413794:	mov	w1, #0x1                   	// #1
  413798:	mov	w2, #0x7                   	// #7
  41379c:	add	x3, sp, #0x20
  4137a0:	mov	w4, #0x4                   	// #4
  4137a4:	bl	4020b0 <setsockopt@plt>
  4137a8:	cmp	w0, #0x0
  4137ac:	cset	w9, ge  // ge = tcont
  4137b0:	tbnz	w9, #0, 4137cc <ferror@plt+0x112fc>
  4137b4:	adrp	x0, 418000 <ferror@plt+0x15b30>
  4137b8:	add	x0, x0, #0xf8f
  4137bc:	bl	401f20 <perror@plt>
  4137c0:	mov	w8, #0xffffffff            	// #-1
  4137c4:	stur	w8, [x29, #-4]
  4137c8:	b	413970 <ferror@plt+0x114a0>
  4137cc:	ldur	x8, [x29, #-16]
  4137d0:	ldr	w0, [x8]
  4137d4:	mov	w1, #0x1                   	// #1
  4137d8:	mov	w2, #0x8                   	// #8
  4137dc:	adrp	x3, 429000 <ferror@plt+0x26b30>
  4137e0:	ldr	x3, [x3, #4024]
  4137e4:	mov	w4, #0x4                   	// #4
  4137e8:	bl	4020b0 <setsockopt@plt>
  4137ec:	cmp	w0, #0x0
  4137f0:	cset	w9, ge  // ge = tcont
  4137f4:	tbnz	w9, #0, 413810 <ferror@plt+0x11340>
  4137f8:	adrp	x0, 418000 <ferror@plt+0x15b30>
  4137fc:	add	x0, x0, #0xf99
  413800:	bl	401f20 <perror@plt>
  413804:	mov	w8, #0xffffffff            	// #-1
  413808:	stur	w8, [x29, #-4]
  41380c:	b	413970 <ferror@plt+0x114a0>
  413810:	ldur	x8, [x29, #-16]
  413814:	ldr	w0, [x8]
  413818:	mov	w1, #0x10e                 	// #270
  41381c:	mov	w2, #0xb                   	// #11
  413820:	add	x3, sp, #0x1c
  413824:	mov	w4, #0x4                   	// #4
  413828:	bl	4020b0 <setsockopt@plt>
  41382c:	ldur	x8, [x29, #-16]
  413830:	stur	xzr, [x8, #4]
  413834:	str	wzr, [x8, #12]
  413838:	ldur	x8, [x29, #-16]
  41383c:	mov	w9, #0x10                  	// #16
  413840:	strh	w9, [x8, #4]
  413844:	ldur	w9, [x29, #-20]
  413848:	ldur	x8, [x29, #-16]
  41384c:	str	w9, [x8, #12]
  413850:	ldur	x8, [x29, #-16]
  413854:	ldr	w9, [x8]
  413858:	ldur	x8, [x29, #-16]
  41385c:	add	x8, x8, #0x4
  413860:	str	x8, [sp, #16]
  413864:	ldr	x1, [sp, #16]
  413868:	mov	w0, w9
  41386c:	mov	w2, #0xc                   	// #12
  413870:	bl	401f90 <bind@plt>
  413874:	cmp	w0, #0x0
  413878:	cset	w9, ge  // ge = tcont
  41387c:	tbnz	w9, #0, 413898 <ferror@plt+0x113c8>
  413880:	adrp	x0, 418000 <ferror@plt+0x15b30>
  413884:	add	x0, x0, #0xfa3
  413888:	bl	401f20 <perror@plt>
  41388c:	mov	w8, #0xffffffff            	// #-1
  413890:	stur	w8, [x29, #-4]
  413894:	b	413970 <ferror@plt+0x114a0>
  413898:	sub	x2, x29, #0x1c
  41389c:	mov	w8, #0xc                   	// #12
  4138a0:	stur	w8, [x29, #-28]
  4138a4:	ldur	x9, [x29, #-16]
  4138a8:	ldr	w0, [x9]
  4138ac:	ldur	x9, [x29, #-16]
  4138b0:	add	x9, x9, #0x4
  4138b4:	str	x9, [sp, #8]
  4138b8:	ldr	x1, [sp, #8]
  4138bc:	bl	402480 <getsockname@plt>
  4138c0:	cmp	w0, #0x0
  4138c4:	cset	w8, ge  // ge = tcont
  4138c8:	tbnz	w8, #0, 4138e4 <ferror@plt+0x11414>
  4138cc:	adrp	x0, 418000 <ferror@plt+0x15b30>
  4138d0:	add	x0, x0, #0xfbe
  4138d4:	bl	401f20 <perror@plt>
  4138d8:	mov	w8, #0xffffffff            	// #-1
  4138dc:	stur	w8, [x29, #-4]
  4138e0:	b	413970 <ferror@plt+0x114a0>
  4138e4:	ldur	w8, [x29, #-28]
  4138e8:	mov	w9, w8
  4138ec:	cmp	x9, #0xc
  4138f0:	b.eq	41391c <ferror@plt+0x1144c>  // b.none
  4138f4:	adrp	x8, 429000 <ferror@plt+0x26b30>
  4138f8:	ldr	x8, [x8, #3992]
  4138fc:	ldr	x0, [x8]
  413900:	ldur	w2, [x29, #-28]
  413904:	adrp	x1, 418000 <ferror@plt+0x15b30>
  413908:	add	x1, x1, #0xfd1
  41390c:	bl	4024a0 <fprintf@plt>
  413910:	mov	w9, #0xffffffff            	// #-1
  413914:	stur	w9, [x29, #-4]
  413918:	b	413970 <ferror@plt+0x114a0>
  41391c:	ldur	x8, [x29, #-16]
  413920:	ldrh	w9, [x8, #4]
  413924:	cmp	w9, #0x10
  413928:	b.eq	413958 <ferror@plt+0x11488>  // b.none
  41392c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  413930:	ldr	x8, [x8, #3992]
  413934:	ldr	x0, [x8]
  413938:	ldur	x8, [x29, #-16]
  41393c:	ldrh	w2, [x8, #4]
  413940:	adrp	x1, 418000 <ferror@plt+0x15b30>
  413944:	add	x1, x1, #0xfea
  413948:	bl	4024a0 <fprintf@plt>
  41394c:	mov	w9, #0xffffffff            	// #-1
  413950:	stur	w9, [x29, #-4]
  413954:	b	413970 <ferror@plt+0x114a0>
  413958:	mov	x8, xzr
  41395c:	mov	x0, x8
  413960:	bl	402080 <time@plt>
  413964:	ldur	x8, [x29, #-16]
  413968:	str	w0, [x8, #28]
  41396c:	stur	wzr, [x29, #-4]
  413970:	ldur	w0, [x29, #-4]
  413974:	ldp	x29, x30, [sp, #64]
  413978:	add	sp, sp, #0x50
  41397c:	ret
  413980:	sub	sp, sp, #0x20
  413984:	stp	x29, x30, [sp, #16]
  413988:	add	x29, sp, #0x10
  41398c:	mov	w8, wzr
  413990:	str	x0, [sp, #8]
  413994:	str	w1, [sp, #4]
  413998:	ldr	x0, [sp, #8]
  41399c:	ldr	w1, [sp, #4]
  4139a0:	mov	w2, w8
  4139a4:	bl	4136e8 <ferror@plt+0x11218>
  4139a8:	ldp	x29, x30, [sp, #16]
  4139ac:	add	sp, sp, #0x20
  4139b0:	ret
  4139b4:	sub	sp, sp, #0xf0
  4139b8:	stp	x29, x30, [sp, #224]
  4139bc:	add	x29, sp, #0xe0
  4139c0:	sub	x8, x29, #0x20
  4139c4:	mov	x9, #0x98                  	// #152
  4139c8:	mov	w10, #0x18                  	// #24
  4139cc:	mov	w11, #0x6a                  	// #106
  4139d0:	mov	w12, #0x301                 	// #769
  4139d4:	mov	w13, wzr
  4139d8:	add	x14, sp, #0x28
  4139dc:	str	x0, [x8, #16]
  4139e0:	stur	w1, [x29, #-20]
  4139e4:	str	x2, [x8]
  4139e8:	mov	x0, x14
  4139ec:	mov	w1, w13
  4139f0:	mov	x2, x9
  4139f4:	str	x8, [sp, #24]
  4139f8:	str	w10, [sp, #20]
  4139fc:	str	w11, [sp, #16]
  413a00:	str	w12, [sp, #12]
  413a04:	str	x14, [sp]
  413a08:	bl	402100 <memset@plt>
  413a0c:	ldr	w10, [sp, #20]
  413a10:	str	w10, [sp, #40]
  413a14:	ldr	w11, [sp, #16]
  413a18:	ldr	x8, [sp]
  413a1c:	strh	w11, [x8, #4]
  413a20:	ldr	w12, [sp, #12]
  413a24:	strh	w12, [x8, #6]
  413a28:	ldr	x9, [sp, #24]
  413a2c:	ldr	x14, [x9, #16]
  413a30:	ldr	w13, [x14, #28]
  413a34:	add	w13, w13, #0x1
  413a38:	str	w13, [x14, #28]
  413a3c:	ldr	x14, [x9, #16]
  413a40:	str	w13, [x14, #32]
  413a44:	str	w13, [sp, #48]
  413a48:	ldur	w13, [x29, #-20]
  413a4c:	strb	w13, [x8, #16]
  413a50:	ldr	x14, [x9]
  413a54:	cbz	x14, 413a84 <ferror@plt+0x115b4>
  413a58:	ldr	x8, [sp, #24]
  413a5c:	ldr	x9, [x8]
  413a60:	add	x0, sp, #0x28
  413a64:	mov	w1, #0x98                  	// #152
  413a68:	blr	x9
  413a6c:	str	w0, [sp, #36]
  413a70:	ldr	w10, [sp, #36]
  413a74:	cbz	w10, 413a84 <ferror@plt+0x115b4>
  413a78:	ldr	w8, [sp, #36]
  413a7c:	stur	w8, [x29, #-4]
  413a80:	b	413aa8 <ferror@plt+0x115d8>
  413a84:	ldr	x8, [sp, #24]
  413a88:	ldr	x9, [x8, #16]
  413a8c:	ldr	w0, [x9]
  413a90:	add	x1, sp, #0x28
  413a94:	mov	x2, #0x98                  	// #152
  413a98:	mov	w10, wzr
  413a9c:	mov	w3, w10
  413aa0:	bl	4022d0 <send@plt>
  413aa4:	stur	w0, [x29, #-4]
  413aa8:	ldur	w0, [x29, #-4]
  413aac:	ldp	x29, x30, [sp, #224]
  413ab0:	add	sp, sp, #0xf0
  413ab4:	ret
  413ab8:	sub	sp, sp, #0xf0
  413abc:	stp	x29, x30, [sp, #224]
  413ac0:	add	x29, sp, #0xe0
  413ac4:	sub	x8, x29, #0x20
  413ac8:	mov	x9, #0x98                  	// #152
  413acc:	mov	w10, #0x18                  	// #24
  413ad0:	mov	w11, #0x16                  	// #22
  413ad4:	mov	w12, #0x301                 	// #769
  413ad8:	mov	w13, wzr
  413adc:	add	x14, sp, #0x28
  413ae0:	str	x0, [x8, #16]
  413ae4:	stur	w1, [x29, #-20]
  413ae8:	str	x2, [x8]
  413aec:	mov	x0, x14
  413af0:	mov	w1, w13
  413af4:	mov	x2, x9
  413af8:	str	x8, [sp, #24]
  413afc:	str	w10, [sp, #20]
  413b00:	str	w11, [sp, #16]
  413b04:	str	w12, [sp, #12]
  413b08:	str	x14, [sp]
  413b0c:	bl	402100 <memset@plt>
  413b10:	ldr	w10, [sp, #20]
  413b14:	str	w10, [sp, #40]
  413b18:	ldr	w11, [sp, #16]
  413b1c:	ldr	x8, [sp]
  413b20:	strh	w11, [x8, #4]
  413b24:	ldr	w12, [sp, #12]
  413b28:	strh	w12, [x8, #6]
  413b2c:	ldr	x9, [sp, #24]
  413b30:	ldr	x14, [x9, #16]
  413b34:	ldr	w13, [x14, #28]
  413b38:	add	w13, w13, #0x1
  413b3c:	str	w13, [x14, #28]
  413b40:	ldr	x14, [x9, #16]
  413b44:	str	w13, [x14, #32]
  413b48:	str	w13, [sp, #48]
  413b4c:	ldur	w13, [x29, #-20]
  413b50:	strb	w13, [x8, #16]
  413b54:	ldr	x14, [x9]
  413b58:	cbz	x14, 413b88 <ferror@plt+0x116b8>
  413b5c:	ldr	x8, [sp, #24]
  413b60:	ldr	x9, [x8]
  413b64:	add	x0, sp, #0x28
  413b68:	mov	w1, #0x98                  	// #152
  413b6c:	blr	x9
  413b70:	str	w0, [sp, #36]
  413b74:	ldr	w10, [sp, #36]
  413b78:	cbz	w10, 413b88 <ferror@plt+0x116b8>
  413b7c:	ldr	w8, [sp, #36]
  413b80:	stur	w8, [x29, #-4]
  413b84:	b	413bac <ferror@plt+0x116dc>
  413b88:	ldr	x8, [sp, #24]
  413b8c:	ldr	x9, [x8, #16]
  413b90:	ldr	w0, [x9]
  413b94:	add	x1, sp, #0x28
  413b98:	mov	x2, #0x98                  	// #152
  413b9c:	mov	w10, wzr
  413ba0:	mov	w3, w10
  413ba4:	bl	4022d0 <send@plt>
  413ba8:	stur	w0, [x29, #-4]
  413bac:	ldur	w0, [x29, #-4]
  413bb0:	ldp	x29, x30, [sp, #224]
  413bb4:	add	sp, sp, #0xf0
  413bb8:	ret
  413bbc:	sub	sp, sp, #0x40
  413bc0:	stp	x29, x30, [sp, #48]
  413bc4:	add	x29, sp, #0x30
  413bc8:	mov	w8, #0x1c                  	// #28
  413bcc:	mov	w9, #0x4a                  	// #74
  413bd0:	mov	w10, #0x301                 	// #769
  413bd4:	mov	w11, wzr
  413bd8:	mov	w12, #0x0                   	// #0
  413bdc:	mov	x2, #0x1c                  	// #28
  413be0:	add	x13, sp, #0x8
  413be4:	stur	x0, [x29, #-8]
  413be8:	stur	w1, [x29, #-12]
  413bec:	str	w8, [sp, #8]
  413bf0:	strh	w9, [x13, #4]
  413bf4:	strh	w10, [x13, #6]
  413bf8:	ldur	x14, [x29, #-8]
  413bfc:	ldr	w8, [x14, #28]
  413c00:	add	w8, w8, #0x1
  413c04:	str	w8, [x14, #28]
  413c08:	ldur	x14, [x29, #-8]
  413c0c:	str	w8, [x14, #32]
  413c10:	str	w8, [sp, #16]
  413c14:	str	wzr, [sp, #20]
  413c18:	ldur	w8, [x29, #-12]
  413c1c:	strb	w8, [x13, #16]
  413c20:	strb	w12, [x13, #17]
  413c24:	strb	w12, [x13, #18]
  413c28:	strb	w12, [x13, #19]
  413c2c:	str	wzr, [sp, #28]
  413c30:	str	wzr, [sp, #32]
  413c34:	ldur	x14, [x29, #-8]
  413c38:	ldr	w0, [x14]
  413c3c:	mov	x1, x13
  413c40:	mov	w3, w11
  413c44:	bl	4022d0 <send@plt>
  413c48:	ldp	x29, x30, [sp, #48]
  413c4c:	add	sp, sp, #0x40
  413c50:	ret
  413c54:	sub	sp, sp, #0xf0
  413c58:	stp	x29, x30, [sp, #224]
  413c5c:	add	x29, sp, #0xe0
  413c60:	mov	x8, #0x9c                  	// #156
  413c64:	mov	w9, #0x1c                  	// #28
  413c68:	mov	w10, #0x1a                  	// #26
  413c6c:	mov	w11, #0x301                 	// #769
  413c70:	mov	w12, wzr
  413c74:	add	x13, sp, #0x24
  413c78:	stur	x0, [x29, #-16]
  413c7c:	stur	w1, [x29, #-20]
  413c80:	stur	x2, [x29, #-32]
  413c84:	mov	x0, x13
  413c88:	mov	w1, w12
  413c8c:	mov	x2, x8
  413c90:	str	w9, [sp, #28]
  413c94:	str	w10, [sp, #24]
  413c98:	str	w11, [sp, #20]
  413c9c:	str	x13, [sp, #8]
  413ca0:	bl	402100 <memset@plt>
  413ca4:	ldr	w9, [sp, #28]
  413ca8:	str	w9, [sp, #36]
  413cac:	ldr	w10, [sp, #24]
  413cb0:	ldr	x8, [sp, #8]
  413cb4:	strh	w10, [x8, #4]
  413cb8:	ldr	w11, [sp, #20]
  413cbc:	strh	w11, [x8, #6]
  413cc0:	ldur	x13, [x29, #-16]
  413cc4:	ldr	w12, [x13, #28]
  413cc8:	add	w12, w12, #0x1
  413ccc:	str	w12, [x13, #28]
  413cd0:	ldur	x13, [x29, #-16]
  413cd4:	str	w12, [x13, #32]
  413cd8:	str	w12, [sp, #44]
  413cdc:	ldur	w12, [x29, #-20]
  413ce0:	strb	w12, [x8, #16]
  413ce4:	ldur	x13, [x29, #-32]
  413ce8:	cbz	x13, 413d14 <ferror@plt+0x11844>
  413cec:	ldur	x8, [x29, #-32]
  413cf0:	add	x0, sp, #0x24
  413cf4:	mov	w1, #0x9c                  	// #156
  413cf8:	blr	x8
  413cfc:	str	w0, [sp, #32]
  413d00:	ldr	w9, [sp, #32]
  413d04:	cbz	w9, 413d14 <ferror@plt+0x11844>
  413d08:	ldr	w8, [sp, #32]
  413d0c:	stur	w8, [x29, #-4]
  413d10:	b	413d34 <ferror@plt+0x11864>
  413d14:	ldur	x8, [x29, #-16]
  413d18:	ldr	w0, [x8]
  413d1c:	add	x1, sp, #0x24
  413d20:	mov	x2, #0x9c                  	// #156
  413d24:	mov	w9, wzr
  413d28:	mov	w3, w9
  413d2c:	bl	4022d0 <send@plt>
  413d30:	stur	w0, [x29, #-4]
  413d34:	ldur	w0, [x29, #-4]
  413d38:	ldp	x29, x30, [sp, #224]
  413d3c:	add	sp, sp, #0xf0
  413d40:	ret
  413d44:	sub	sp, sp, #0x40
  413d48:	stp	x29, x30, [sp, #48]
  413d4c:	add	x29, sp, #0x30
  413d50:	mov	w8, #0x1c                  	// #28
  413d54:	mov	w9, #0x22                  	// #34
  413d58:	mov	w10, #0x301                 	// #769
  413d5c:	mov	w11, wzr
  413d60:	mov	w12, #0x0                   	// #0
  413d64:	mov	x2, #0x1c                  	// #28
  413d68:	add	x13, sp, #0x8
  413d6c:	stur	x0, [x29, #-8]
  413d70:	stur	w1, [x29, #-12]
  413d74:	str	w8, [sp, #8]
  413d78:	strh	w9, [x13, #4]
  413d7c:	strh	w10, [x13, #6]
  413d80:	ldur	x14, [x29, #-8]
  413d84:	ldr	w8, [x14, #28]
  413d88:	add	w8, w8, #0x1
  413d8c:	str	w8, [x14, #28]
  413d90:	ldur	x14, [x29, #-8]
  413d94:	str	w8, [x14, #32]
  413d98:	str	w8, [sp, #16]
  413d9c:	str	wzr, [sp, #20]
  413da0:	ldur	w8, [x29, #-12]
  413da4:	strb	w8, [x13, #16]
  413da8:	strb	w12, [x13, #17]
  413dac:	strb	w12, [x13, #18]
  413db0:	strb	w12, [x13, #19]
  413db4:	strb	w12, [x13, #20]
  413db8:	strb	w12, [x13, #21]
  413dbc:	strb	w12, [x13, #22]
  413dc0:	strb	w12, [x13, #23]
  413dc4:	str	wzr, [sp, #32]
  413dc8:	ldur	x14, [x29, #-8]
  413dcc:	ldr	w0, [x14]
  413dd0:	mov	x1, x13
  413dd4:	mov	w3, w11
  413dd8:	bl	4022d0 <send@plt>
  413ddc:	ldp	x29, x30, [sp, #48]
  413de0:	add	sp, sp, #0x40
  413de4:	ret
  413de8:	sub	sp, sp, #0x180
  413dec:	stp	x29, x30, [sp, #352]
  413df0:	str	x28, [sp, #368]
  413df4:	add	x29, sp, #0x160
  413df8:	mov	x8, #0x11c                 	// #284
  413dfc:	mov	w9, #0x1c                  	// #28
  413e00:	mov	w10, #0x1e                  	// #30
  413e04:	mov	w11, #0x301                 	// #769
  413e08:	mov	w12, wzr
  413e0c:	add	x13, sp, #0x24
  413e10:	stur	x0, [x29, #-16]
  413e14:	stur	w1, [x29, #-20]
  413e18:	stur	x2, [x29, #-32]
  413e1c:	mov	x0, x13
  413e20:	mov	w1, w12
  413e24:	mov	x2, x8
  413e28:	str	w9, [sp, #28]
  413e2c:	str	w10, [sp, #24]
  413e30:	str	w11, [sp, #20]
  413e34:	str	x13, [sp, #8]
  413e38:	bl	402100 <memset@plt>
  413e3c:	ldr	w9, [sp, #28]
  413e40:	str	w9, [sp, #36]
  413e44:	ldr	w10, [sp, #24]
  413e48:	ldr	x8, [sp, #8]
  413e4c:	strh	w10, [x8, #4]
  413e50:	ldr	w11, [sp, #20]
  413e54:	strh	w11, [x8, #6]
  413e58:	ldur	x13, [x29, #-16]
  413e5c:	ldr	w12, [x13, #28]
  413e60:	add	w12, w12, #0x1
  413e64:	str	w12, [x13, #28]
  413e68:	ldur	x13, [x29, #-16]
  413e6c:	str	w12, [x13, #32]
  413e70:	str	w12, [sp, #44]
  413e74:	ldur	w12, [x29, #-20]
  413e78:	strb	w12, [x8, #16]
  413e7c:	ldur	x13, [x29, #-32]
  413e80:	cbz	x13, 413eac <ferror@plt+0x119dc>
  413e84:	ldur	x8, [x29, #-32]
  413e88:	add	x0, sp, #0x24
  413e8c:	mov	w1, #0x11c                 	// #284
  413e90:	blr	x8
  413e94:	str	w0, [sp, #32]
  413e98:	ldr	w9, [sp, #32]
  413e9c:	cbz	w9, 413eac <ferror@plt+0x119dc>
  413ea0:	ldr	w8, [sp, #32]
  413ea4:	stur	w8, [x29, #-4]
  413ea8:	b	413ecc <ferror@plt+0x119fc>
  413eac:	ldur	x8, [x29, #-16]
  413eb0:	ldr	w0, [x8]
  413eb4:	add	x1, sp, #0x24
  413eb8:	mov	x2, #0x11c                 	// #284
  413ebc:	mov	w9, wzr
  413ec0:	mov	w3, w9
  413ec4:	bl	4022d0 <send@plt>
  413ec8:	stur	w0, [x29, #-4]
  413ecc:	ldur	w0, [x29, #-4]
  413ed0:	ldr	x28, [sp, #368]
  413ed4:	ldp	x29, x30, [sp, #352]
  413ed8:	add	sp, sp, #0x180
  413edc:	ret
  413ee0:	sub	sp, sp, #0x30
  413ee4:	stp	x29, x30, [sp, #32]
  413ee8:	add	x29, sp, #0x20
  413eec:	mov	w8, #0x14                  	// #20
  413ef0:	mov	w9, #0x42                  	// #66
  413ef4:	mov	w10, #0x301                 	// #769
  413ef8:	mov	w11, wzr
  413efc:	mov	w12, #0x0                   	// #0
  413f00:	mov	w13, #0x0                   	// #0
  413f04:	mov	x2, #0x14                  	// #20
  413f08:	mov	x14, sp
  413f0c:	stur	x0, [x29, #-8]
  413f10:	stur	w1, [x29, #-12]
  413f14:	str	w8, [sp]
  413f18:	strh	w9, [x14, #4]
  413f1c:	strh	w10, [x14, #6]
  413f20:	ldur	x15, [x29, #-8]
  413f24:	ldr	w8, [x15, #28]
  413f28:	add	w8, w8, #0x1
  413f2c:	str	w8, [x15, #28]
  413f30:	ldur	x15, [x29, #-8]
  413f34:	str	w8, [x15, #32]
  413f38:	str	w8, [sp, #8]
  413f3c:	str	wzr, [sp, #12]
  413f40:	ldur	w8, [x29, #-12]
  413f44:	strb	w8, [x14, #16]
  413f48:	strb	w12, [x14, #17]
  413f4c:	strh	w13, [x14, #18]
  413f50:	ldur	x15, [x29, #-8]
  413f54:	ldr	w0, [x15]
  413f58:	mov	x1, x14
  413f5c:	mov	w3, w11
  413f60:	bl	4022d0 <send@plt>
  413f64:	ldp	x29, x30, [sp, #32]
  413f68:	add	sp, sp, #0x30
  413f6c:	ret
  413f70:	sub	sp, sp, #0x40
  413f74:	stp	x29, x30, [sp, #48]
  413f78:	add	x29, sp, #0x30
  413f7c:	mov	w8, #0x18                  	// #24
  413f80:	mov	w9, #0x56                  	// #86
  413f84:	mov	w10, #0x301                 	// #769
  413f88:	mov	w11, wzr
  413f8c:	mov	x2, #0x18                  	// #24
  413f90:	add	x12, sp, #0xc
  413f94:	stur	x0, [x29, #-8]
  413f98:	stur	w1, [x29, #-12]
  413f9c:	str	w8, [sp, #12]
  413fa0:	strh	w9, [x12, #4]
  413fa4:	strh	w10, [x12, #6]
  413fa8:	ldur	x13, [x29, #-8]
  413fac:	ldr	w8, [x13, #28]
  413fb0:	add	w8, w8, #0x1
  413fb4:	str	w8, [x13, #28]
  413fb8:	ldur	x13, [x29, #-8]
  413fbc:	str	w8, [x13, #32]
  413fc0:	str	w8, [sp, #20]
  413fc4:	str	wzr, [sp, #24]
  413fc8:	ldur	w8, [x29, #-12]
  413fcc:	strb	w8, [x12, #16]
  413fd0:	str	wzr, [sp, #32]
  413fd4:	ldur	x13, [x29, #-8]
  413fd8:	ldr	w0, [x13]
  413fdc:	mov	x1, x12
  413fe0:	mov	w3, w11
  413fe4:	bl	4022d0 <send@plt>
  413fe8:	ldp	x29, x30, [sp, #48]
  413fec:	add	sp, sp, #0x40
  413ff0:	ret
  413ff4:	sub	sp, sp, #0x30
  413ff8:	stp	x29, x30, [sp, #32]
  413ffc:	add	x29, sp, #0x20
  414000:	mov	w8, #0x14                  	// #20
  414004:	mov	w9, #0x52                  	// #82
  414008:	mov	w10, #0x301                 	// #769
  41400c:	mov	w11, wzr
  414010:	mov	x2, #0x14                  	// #20
  414014:	mov	x12, sp
  414018:	stur	x0, [x29, #-8]
  41401c:	stur	w1, [x29, #-12]
  414020:	str	w8, [sp]
  414024:	strh	w9, [x12, #4]
  414028:	strh	w10, [x12, #6]
  41402c:	ldur	x13, [x29, #-8]
  414030:	ldr	w8, [x13, #28]
  414034:	add	w8, w8, #0x1
  414038:	str	w8, [x13, #28]
  41403c:	ldur	x13, [x29, #-8]
  414040:	str	w8, [x13, #32]
  414044:	str	w8, [sp, #8]
  414048:	str	wzr, [sp, #12]
  41404c:	ldur	w8, [x29, #-12]
  414050:	strb	w8, [x12, #16]
  414054:	ldur	x13, [x29, #-8]
  414058:	ldr	w0, [x13]
  41405c:	mov	x1, x12
  414060:	mov	w3, w11
  414064:	bl	4022d0 <send@plt>
  414068:	ldp	x29, x30, [sp, #32]
  41406c:	add	sp, sp, #0x30
  414070:	ret
  414074:	stp	x29, x30, [sp, #-32]!
  414078:	str	x28, [sp, #16]
  41407c:	mov	x29, sp
  414080:	sub	sp, sp, #0x450
  414084:	mov	x8, #0x414                 	// #1044
  414088:	mov	w9, #0x14                  	// #20
  41408c:	mov	w10, #0x5a                  	// #90
  414090:	mov	w11, #0x301                 	// #769
  414094:	mov	w12, wzr
  414098:	add	x13, sp, #0x1c
  41409c:	stur	x0, [x29, #-16]
  4140a0:	stur	w1, [x29, #-20]
  4140a4:	stur	x2, [x29, #-32]
  4140a8:	mov	x0, x13
  4140ac:	mov	w1, w12
  4140b0:	mov	x2, x8
  4140b4:	str	w9, [sp, #20]
  4140b8:	str	w10, [sp, #16]
  4140bc:	str	w11, [sp, #12]
  4140c0:	str	x13, [sp]
  4140c4:	bl	402100 <memset@plt>
  4140c8:	ldr	w9, [sp, #20]
  4140cc:	str	w9, [sp, #28]
  4140d0:	ldr	w10, [sp, #16]
  4140d4:	ldr	x8, [sp]
  4140d8:	strh	w10, [x8, #4]
  4140dc:	ldr	w11, [sp, #12]
  4140e0:	strh	w11, [x8, #6]
  4140e4:	ldur	x13, [x29, #-16]
  4140e8:	ldr	w12, [x13, #28]
  4140ec:	add	w12, w12, #0x1
  4140f0:	str	w12, [x13, #28]
  4140f4:	ldur	x13, [x29, #-16]
  4140f8:	str	w12, [x13, #32]
  4140fc:	str	w12, [sp, #36]
  414100:	ldur	w12, [x29, #-20]
  414104:	strb	w12, [x8, #16]
  414108:	ldur	x13, [x29, #-32]
  41410c:	cbnz	x13, 41411c <ferror@plt+0x11c4c>
  414110:	mov	w8, #0xffffffea            	// #-22
  414114:	stur	w8, [x29, #-4]
  414118:	b	414168 <ferror@plt+0x11c98>
  41411c:	ldur	x8, [x29, #-32]
  414120:	add	x0, sp, #0x1c
  414124:	mov	w1, #0x414                 	// #1044
  414128:	blr	x8
  41412c:	str	w0, [sp, #24]
  414130:	ldr	w9, [sp, #24]
  414134:	cbz	w9, 414144 <ferror@plt+0x11c74>
  414138:	ldr	w8, [sp, #24]
  41413c:	stur	w8, [x29, #-4]
  414140:	b	414168 <ferror@plt+0x11c98>
  414144:	ldur	x8, [x29, #-16]
  414148:	ldr	w0, [x8]
  41414c:	add	x1, sp, #0x1c
  414150:	ldr	w9, [sp, #28]
  414154:	mov	w2, w9
  414158:	mov	w9, wzr
  41415c:	mov	w3, w9
  414160:	bl	4022d0 <send@plt>
  414164:	stur	w0, [x29, #-4]
  414168:	ldur	w0, [x29, #-4]
  41416c:	add	sp, sp, #0x450
  414170:	ldr	x28, [sp, #16]
  414174:	ldp	x29, x30, [sp], #32
  414178:	ret
  41417c:	sub	sp, sp, #0x30
  414180:	stp	x29, x30, [sp, #32]
  414184:	add	x29, sp, #0x20
  414188:	str	x0, [sp, #16]
  41418c:	str	w1, [sp, #12]
  414190:	ldr	w8, [sp, #12]
  414194:	cbnz	w8, 4141b0 <ferror@plt+0x11ce0>
  414198:	ldr	x0, [sp, #16]
  41419c:	ldr	w1, [sp, #12]
  4141a0:	mov	w2, #0x1                   	// #1
  4141a4:	bl	4141d0 <ferror@plt+0x11d00>
  4141a8:	stur	w0, [x29, #-4]
  4141ac:	b	4141c0 <ferror@plt+0x11cf0>
  4141b0:	ldr	x0, [sp, #16]
  4141b4:	ldr	w1, [sp, #12]
  4141b8:	bl	4142b8 <ferror@plt+0x11de8>
  4141bc:	stur	w0, [x29, #-4]
  4141c0:	ldur	w0, [x29, #-4]
  4141c4:	ldp	x29, x30, [sp, #32]
  4141c8:	add	sp, sp, #0x30
  4141cc:	ret
  4141d0:	sub	sp, sp, #0x50
  4141d4:	stp	x29, x30, [sp, #64]
  4141d8:	add	x29, sp, #0x40
  4141dc:	stur	x0, [x29, #-16]
  4141e0:	stur	w1, [x29, #-20]
  4141e4:	stur	w2, [x29, #-24]
  4141e8:	ldur	w8, [x29, #-20]
  4141ec:	cbz	w8, 4141fc <ferror@plt+0x11d2c>
  4141f0:	ldur	w8, [x29, #-20]
  4141f4:	cmp	w8, #0x7
  4141f8:	b.ne	414298 <ferror@plt+0x11dc8>  // b.any
  4141fc:	mov	x8, sp
  414200:	mov	w9, #0x28                  	// #40
  414204:	str	w9, [sp]
  414208:	mov	w9, #0x12                  	// #18
  41420c:	strh	w9, [x8, #4]
  414210:	mov	w9, #0x301                 	// #769
  414214:	strh	w9, [x8, #6]
  414218:	ldur	x10, [x29, #-16]
  41421c:	ldr	w9, [x10, #28]
  414220:	add	w9, w9, #0x1
  414224:	str	w9, [x10, #28]
  414228:	ldur	x10, [x29, #-16]
  41422c:	str	w9, [x10, #32]
  414230:	str	w9, [sp, #8]
  414234:	mov	w9, wzr
  414238:	str	wzr, [sp, #12]
  41423c:	ldur	w11, [x29, #-20]
  414240:	strb	w11, [x8, #16]
  414244:	mov	w11, #0x0                   	// #0
  414248:	strb	w11, [x8, #17]
  41424c:	mov	w11, #0x0                   	// #0
  414250:	strh	w11, [x8, #18]
  414254:	str	wzr, [sp, #20]
  414258:	str	wzr, [sp, #24]
  41425c:	str	wzr, [sp, #28]
  414260:	mov	w11, #0x8                   	// #8
  414264:	strh	w11, [x8, #32]
  414268:	mov	w11, #0x1d                  	// #29
  41426c:	strh	w11, [x8, #34]
  414270:	ldur	w11, [x29, #-24]
  414274:	str	w11, [sp, #36]
  414278:	ldur	x10, [x29, #-16]
  41427c:	ldr	w0, [x10]
  414280:	mov	x1, x8
  414284:	mov	x2, #0x28                  	// #40
  414288:	mov	w3, w9
  41428c:	bl	4022d0 <send@plt>
  414290:	stur	w0, [x29, #-4]
  414294:	b	4142a8 <ferror@plt+0x11dd8>
  414298:	ldur	x0, [x29, #-16]
  41429c:	ldur	w1, [x29, #-20]
  4142a0:	bl	4142b8 <ferror@plt+0x11de8>
  4142a4:	stur	w0, [x29, #-4]
  4142a8:	ldur	w0, [x29, #-4]
  4142ac:	ldp	x29, x30, [sp, #64]
  4142b0:	add	sp, sp, #0x50
  4142b4:	ret
  4142b8:	sub	sp, sp, #0x40
  4142bc:	stp	x29, x30, [sp, #48]
  4142c0:	add	x29, sp, #0x30
  4142c4:	mov	w8, #0x20                  	// #32
  4142c8:	mov	w9, #0x12                  	// #18
  4142cc:	mov	w10, #0x301                 	// #769
  4142d0:	mov	w11, wzr
  4142d4:	mov	w12, #0x0                   	// #0
  4142d8:	mov	w13, #0x0                   	// #0
  4142dc:	mov	x2, #0x20                  	// #32
  4142e0:	add	x14, sp, #0x4
  4142e4:	stur	x0, [x29, #-8]
  4142e8:	stur	w1, [x29, #-12]
  4142ec:	str	w8, [sp, #4]
  4142f0:	strh	w9, [x14, #4]
  4142f4:	strh	w10, [x14, #6]
  4142f8:	ldur	x15, [x29, #-8]
  4142fc:	ldr	w8, [x15, #28]
  414300:	add	w8, w8, #0x1
  414304:	str	w8, [x15, #28]
  414308:	ldur	x15, [x29, #-8]
  41430c:	str	w8, [x15, #32]
  414310:	str	w8, [sp, #12]
  414314:	str	wzr, [sp, #16]
  414318:	ldur	w8, [x29, #-12]
  41431c:	strb	w8, [x14, #16]
  414320:	strb	w12, [x14, #17]
  414324:	strh	w13, [x14, #18]
  414328:	str	wzr, [sp, #24]
  41432c:	str	wzr, [sp, #28]
  414330:	str	wzr, [sp, #32]
  414334:	ldur	x15, [x29, #-8]
  414338:	ldr	w0, [x15]
  41433c:	mov	x1, x14
  414340:	mov	w3, w11
  414344:	bl	4022d0 <send@plt>
  414348:	ldp	x29, x30, [sp, #48]
  41434c:	add	sp, sp, #0x40
  414350:	ret
  414354:	stp	x29, x30, [sp, #-32]!
  414358:	str	x28, [sp, #16]
  41435c:	mov	x29, sp
  414360:	sub	sp, sp, #0x460
  414364:	sub	x8, x29, #0x20
  414368:	str	x0, [x8, #16]
  41436c:	stur	w1, [x29, #-20]
  414370:	str	x2, [x8]
  414374:	ldur	w9, [x29, #-20]
  414378:	str	x8, [sp, #16]
  41437c:	cbz	w9, 41438c <ferror@plt+0x11ebc>
  414380:	ldur	w8, [x29, #-20]
  414384:	cmp	w8, #0x11
  414388:	b.ne	414458 <ferror@plt+0x11f88>  // b.any
  41438c:	add	x8, sp, #0x20
  414390:	mov	x0, x8
  414394:	mov	w9, wzr
  414398:	mov	w1, w9
  41439c:	mov	x2, #0x420                 	// #1056
  4143a0:	str	x8, [sp, #8]
  4143a4:	bl	402100 <memset@plt>
  4143a8:	mov	w9, #0x20                  	// #32
  4143ac:	str	w9, [sp, #32]
  4143b0:	mov	w9, #0x12                  	// #18
  4143b4:	ldr	x8, [sp, #8]
  4143b8:	strh	w9, [x8, #4]
  4143bc:	mov	w9, #0x301                 	// #769
  4143c0:	strh	w9, [x8, #6]
  4143c4:	ldr	x10, [sp, #16]
  4143c8:	ldr	x11, [x10, #16]
  4143cc:	ldr	w9, [x11, #28]
  4143d0:	add	w9, w9, #0x1
  4143d4:	str	w9, [x11, #28]
  4143d8:	ldr	x11, [x10, #16]
  4143dc:	str	w9, [x11, #32]
  4143e0:	str	w9, [sp, #40]
  4143e4:	ldur	w9, [x29, #-20]
  4143e8:	strb	w9, [x8, #16]
  4143ec:	ldr	x11, [x10]
  4143f0:	cbnz	x11, 414400 <ferror@plt+0x11f30>
  4143f4:	mov	w8, #0xffffffea            	// #-22
  4143f8:	stur	w8, [x29, #-4]
  4143fc:	b	41446c <ferror@plt+0x11f9c>
  414400:	ldr	x8, [sp, #16]
  414404:	ldr	x9, [x8]
  414408:	add	x0, sp, #0x20
  41440c:	mov	w1, #0x420                 	// #1056
  414410:	blr	x9
  414414:	str	w0, [sp, #28]
  414418:	ldr	w10, [sp, #28]
  41441c:	cbz	w10, 41442c <ferror@plt+0x11f5c>
  414420:	ldr	w8, [sp, #28]
  414424:	stur	w8, [x29, #-4]
  414428:	b	41446c <ferror@plt+0x11f9c>
  41442c:	ldr	x8, [sp, #16]
  414430:	ldr	x9, [x8, #16]
  414434:	ldr	w0, [x9]
  414438:	add	x1, sp, #0x20
  41443c:	ldr	w10, [sp, #32]
  414440:	mov	w2, w10
  414444:	mov	w10, wzr
  414448:	mov	w3, w10
  41444c:	bl	4022d0 <send@plt>
  414450:	stur	w0, [x29, #-4]
  414454:	b	41446c <ferror@plt+0x11f9c>
  414458:	ldr	x8, [sp, #16]
  41445c:	ldr	x0, [x8, #16]
  414460:	ldur	w1, [x29, #-20]
  414464:	bl	4142b8 <ferror@plt+0x11de8>
  414468:	stur	w0, [x29, #-4]
  41446c:	ldur	w0, [x29, #-4]
  414470:	add	sp, sp, #0x460
  414474:	ldr	x28, [sp, #16]
  414478:	ldp	x29, x30, [sp], #32
  41447c:	ret
  414480:	sub	sp, sp, #0x100
  414484:	stp	x29, x30, [sp, #240]
  414488:	add	x29, sp, #0xf0
  41448c:	sub	x8, x29, #0x18
  414490:	mov	x2, #0xa0                  	// #160
  414494:	mov	w9, #0x20                  	// #32
  414498:	mov	w10, #0x1e                  	// #30
  41449c:	mov	w11, #0x301                 	// #769
  4144a0:	mov	w12, #0x7                   	// #7
  4144a4:	mov	w13, #0xa0                  	// #160
  4144a8:	mov	w14, wzr
  4144ac:	add	x15, sp, #0x38
  4144b0:	str	x0, [x8, #8]
  4144b4:	str	x1, [x8]
  4144b8:	mov	x0, x15
  4144bc:	mov	w1, w14
  4144c0:	str	x8, [sp, #40]
  4144c4:	str	w9, [sp, #36]
  4144c8:	str	w10, [sp, #32]
  4144cc:	str	w11, [sp, #28]
  4144d0:	str	w12, [sp, #24]
  4144d4:	str	w13, [sp, #20]
  4144d8:	str	x15, [sp, #8]
  4144dc:	bl	402100 <memset@plt>
  4144e0:	ldr	w9, [sp, #36]
  4144e4:	str	w9, [sp, #56]
  4144e8:	ldr	w10, [sp, #32]
  4144ec:	ldr	x8, [sp, #8]
  4144f0:	strh	w10, [x8, #4]
  4144f4:	ldr	w11, [sp, #28]
  4144f8:	strh	w11, [x8, #6]
  4144fc:	ldr	x15, [sp, #40]
  414500:	ldr	x16, [x15, #8]
  414504:	ldr	w12, [x16, #28]
  414508:	add	w12, w12, #0x1
  41450c:	str	w12, [x16, #28]
  414510:	ldr	x16, [x15, #8]
  414514:	str	w12, [x16, #32]
  414518:	str	w12, [sp, #64]
  41451c:	ldr	w12, [sp, #24]
  414520:	strb	w12, [x8, #16]
  414524:	ldr	x16, [x15]
  414528:	mov	x0, x8
  41452c:	ldr	w1, [sp, #20]
  414530:	blr	x16
  414534:	str	w0, [sp, #52]
  414538:	ldr	w9, [sp, #52]
  41453c:	cbz	w9, 41454c <ferror@plt+0x1207c>
  414540:	ldr	w8, [sp, #52]
  414544:	stur	w8, [x29, #-4]
  414548:	b	414570 <ferror@plt+0x120a0>
  41454c:	ldr	x8, [sp, #40]
  414550:	ldr	x9, [x8, #8]
  414554:	ldr	w0, [x9]
  414558:	add	x1, sp, #0x38
  41455c:	mov	x2, #0xa0                  	// #160
  414560:	mov	w10, wzr
  414564:	mov	w3, w10
  414568:	bl	4022d0 <send@plt>
  41456c:	stur	w0, [x29, #-4]
  414570:	ldur	w0, [x29, #-4]
  414574:	ldp	x29, x30, [sp, #240]
  414578:	add	sp, sp, #0x100
  41457c:	ret
  414580:	sub	sp, sp, #0x40
  414584:	stp	x29, x30, [sp, #48]
  414588:	add	x29, sp, #0x30
  41458c:	mov	x8, #0x1c                  	// #28
  414590:	mov	w9, #0x1c                  	// #28
  414594:	mov	w10, #0x5e                  	// #94
  414598:	mov	w11, #0x301                 	// #769
  41459c:	mov	w12, wzr
  4145a0:	mov	x13, sp
  4145a4:	stur	x0, [x29, #-8]
  4145a8:	stur	w1, [x29, #-12]
  4145ac:	stur	w2, [x29, #-16]
  4145b0:	str	xzr, [sp]
  4145b4:	str	xzr, [sp, #8]
  4145b8:	str	xzr, [sp, #16]
  4145bc:	str	wzr, [sp, #24]
  4145c0:	str	w9, [sp]
  4145c4:	strh	w10, [x13, #4]
  4145c8:	strh	w11, [x13, #6]
  4145cc:	str	wzr, [sp, #12]
  4145d0:	ldur	x14, [x29, #-8]
  4145d4:	ldr	w9, [x14, #28]
  4145d8:	add	w9, w9, #0x1
  4145dc:	str	w9, [x14, #28]
  4145e0:	ldur	x14, [x29, #-8]
  4145e4:	str	w9, [x14, #32]
  4145e8:	str	w9, [sp, #8]
  4145ec:	ldur	w9, [x29, #-12]
  4145f0:	strb	w9, [x13, #16]
  4145f4:	ldur	w9, [x29, #-16]
  4145f8:	str	w9, [sp, #24]
  4145fc:	ldur	x14, [x29, #-8]
  414600:	ldr	w0, [x14]
  414604:	mov	x1, x13
  414608:	mov	x2, x8
  41460c:	mov	w3, w12
  414610:	bl	4022d0 <send@plt>
  414614:	ldp	x29, x30, [sp, #48]
  414618:	add	sp, sp, #0x40
  41461c:	ret
  414620:	sub	sp, sp, #0x30
  414624:	stp	x29, x30, [sp, #32]
  414628:	add	x29, sp, #0x20
  41462c:	mov	w8, wzr
  414630:	stur	x0, [x29, #-8]
  414634:	str	x1, [sp, #16]
  414638:	str	w2, [sp, #12]
  41463c:	ldur	x9, [x29, #-8]
  414640:	ldr	w0, [x9]
  414644:	ldr	x1, [sp, #16]
  414648:	ldrsw	x2, [sp, #12]
  41464c:	mov	w3, w8
  414650:	bl	4022d0 <send@plt>
  414654:	ldp	x29, x30, [sp, #32]
  414658:	add	sp, sp, #0x30
  41465c:	ret
  414660:	stp	x29, x30, [sp, #-32]!
  414664:	str	x28, [sp, #16]
  414668:	mov	x29, sp
  41466c:	sub	sp, sp, #0x440
  414670:	mov	w8, wzr
  414674:	stur	x0, [x29, #-16]
  414678:	stur	x1, [x29, #-24]
  41467c:	stur	w2, [x29, #-28]
  414680:	ldur	x9, [x29, #-16]
  414684:	ldr	w0, [x9]
  414688:	ldur	x1, [x29, #-24]
  41468c:	ldursw	x2, [x29, #-28]
  414690:	mov	w3, w8
  414694:	bl	4022d0 <send@plt>
  414698:	stur	w0, [x29, #-44]
  41469c:	ldur	w8, [x29, #-44]
  4146a0:	cmp	w8, #0x0
  4146a4:	cset	w8, ge  // ge = tcont
  4146a8:	tbnz	w8, #0, 4146b8 <ferror@plt+0x121e8>
  4146ac:	ldur	w8, [x29, #-44]
  4146b0:	stur	w8, [x29, #-4]
  4146b4:	b	41482c <ferror@plt+0x1235c>
  4146b8:	ldur	x8, [x29, #-16]
  4146bc:	ldr	w0, [x8]
  4146c0:	add	x1, sp, #0x14
  4146c4:	mov	x2, #0x400                 	// #1024
  4146c8:	mov	w3, #0x42                  	// #66
  4146cc:	bl	4021d0 <recv@plt>
  4146d0:	stur	w0, [x29, #-44]
  4146d4:	ldur	w9, [x29, #-44]
  4146d8:	cmp	w9, #0x0
  4146dc:	cset	w9, ge  // ge = tcont
  4146e0:	tbnz	w9, #0, 414708 <ferror@plt+0x12238>
  4146e4:	bl	402460 <__errno_location@plt>
  4146e8:	ldr	w8, [x0]
  4146ec:	cmp	w8, #0xb
  4146f0:	b.ne	4146fc <ferror@plt+0x1222c>  // b.any
  4146f4:	stur	wzr, [x29, #-4]
  4146f8:	b	41482c <ferror@plt+0x1235c>
  4146fc:	mov	w8, #0xffffffff            	// #-1
  414700:	stur	w8, [x29, #-4]
  414704:	b	41482c <ferror@plt+0x1235c>
  414708:	add	x8, sp, #0x14
  41470c:	stur	x8, [x29, #-40]
  414710:	ldur	w8, [x29, #-44]
  414714:	mov	w9, #0x0                   	// #0
  414718:	cmp	w8, #0x10
  41471c:	str	w9, [sp, #4]
  414720:	b.lt	414758 <ferror@plt+0x12288>  // b.tstop
  414724:	ldur	x8, [x29, #-40]
  414728:	ldr	w9, [x8]
  41472c:	mov	w8, w9
  414730:	mov	w9, #0x0                   	// #0
  414734:	cmp	x8, #0x10
  414738:	str	w9, [sp, #4]
  41473c:	b.cc	414758 <ferror@plt+0x12288>  // b.lo, b.ul, b.last
  414740:	ldur	x8, [x29, #-40]
  414744:	ldr	w9, [x8]
  414748:	ldur	w10, [x29, #-44]
  41474c:	cmp	w9, w10
  414750:	cset	w9, ls  // ls = plast
  414754:	str	w9, [sp, #4]
  414758:	ldr	w8, [sp, #4]
  41475c:	tbnz	w8, #0, 414764 <ferror@plt+0x12294>
  414760:	b	414828 <ferror@plt+0x12358>
  414764:	ldur	x8, [x29, #-40]
  414768:	ldrh	w9, [x8, #4]
  41476c:	cmp	w9, #0x2
  414770:	b.ne	4147dc <ferror@plt+0x1230c>  // b.any
  414774:	ldur	x8, [x29, #-40]
  414778:	add	x8, x8, #0x10
  41477c:	str	x8, [sp, #8]
  414780:	ldur	x8, [x29, #-40]
  414784:	ldr	w9, [x8]
  414788:	mov	w8, w9
  41478c:	cmp	x8, #0x24
  414790:	b.cs	4147b0 <ferror@plt+0x122e0>  // b.hs, b.nlast
  414794:	adrp	x8, 429000 <ferror@plt+0x26b30>
  414798:	ldr	x8, [x8, #3992]
  41479c:	ldr	x0, [x8]
  4147a0:	adrp	x1, 419000 <ferror@plt+0x16b30>
  4147a4:	add	x1, x1, #0x3
  4147a8:	bl	4024a0 <fprintf@plt>
  4147ac:	b	4147d0 <ferror@plt+0x12300>
  4147b0:	ldr	x8, [sp, #8]
  4147b4:	ldr	w9, [x8]
  4147b8:	mov	w10, wzr
  4147bc:	subs	w9, w10, w9
  4147c0:	str	w9, [sp]
  4147c4:	bl	402460 <__errno_location@plt>
  4147c8:	ldr	w9, [sp]
  4147cc:	str	w9, [x0]
  4147d0:	mov	w8, #0xffffffff            	// #-1
  4147d4:	stur	w8, [x29, #-4]
  4147d8:	b	41482c <ferror@plt+0x1235c>
  4147dc:	ldur	x8, [x29, #-40]
  4147e0:	ldr	w9, [x8]
  4147e4:	add	w9, w9, #0x4
  4147e8:	subs	w9, w9, #0x1
  4147ec:	and	w9, w9, #0xfffffffc
  4147f0:	ldur	w10, [x29, #-44]
  4147f4:	subs	w9, w10, w9
  4147f8:	stur	w9, [x29, #-44]
  4147fc:	ldur	x8, [x29, #-40]
  414800:	ldur	x11, [x29, #-40]
  414804:	ldr	w9, [x11]
  414808:	add	w9, w9, #0x4
  41480c:	subs	w9, w9, #0x1
  414810:	and	w9, w9, #0xfffffffc
  414814:	mov	w11, w9
  414818:	ubfx	x11, x11, #0, #32
  41481c:	add	x8, x8, x11
  414820:	stur	x8, [x29, #-40]
  414824:	b	414710 <ferror@plt+0x12240>
  414828:	stur	wzr, [x29, #-4]
  41482c:	ldur	w0, [x29, #-4]
  414830:	add	sp, sp, #0x440
  414834:	ldr	x28, [sp, #16]
  414838:	ldp	x29, x30, [sp], #32
  41483c:	ret
  414840:	sub	sp, sp, #0xa0
  414844:	stp	x29, x30, [sp, #144]
  414848:	add	x29, sp, #0x90
  41484c:	mov	w8, #0x301                 	// #769
  414850:	mov	w9, wzr
  414854:	adrp	x10, 419000 <ferror@plt+0x16b30>
  414858:	add	x10, x10, #0x30c
  41485c:	mov	x11, #0x10                  	// #16
  414860:	mov	w12, #0xc                   	// #12
  414864:	mov	x13, #0x2                   	// #2
  414868:	mov	x14, xzr
  41486c:	sub	x15, x29, #0x2c
  414870:	sub	x16, x29, #0x38
  414874:	add	x17, sp, #0x38
  414878:	mov	x18, sp
  41487c:	stur	x0, [x29, #-8]
  414880:	stur	w1, [x29, #-12]
  414884:	stur	x2, [x29, #-24]
  414888:	stur	w3, [x29, #-28]
  41488c:	ldur	w1, [x29, #-28]
  414890:	add	w1, w1, #0x10
  414894:	stur	w1, [x29, #-44]
  414898:	ldur	w1, [x29, #-12]
  41489c:	strh	w1, [x15, #4]
  4148a0:	strh	w8, [x15, #6]
  4148a4:	ldur	x0, [x29, #-8]
  4148a8:	ldr	w8, [x0, #28]
  4148ac:	add	w8, w8, #0x1
  4148b0:	str	w8, [x0, #28]
  4148b4:	ldur	x0, [x29, #-8]
  4148b8:	str	w8, [x0, #32]
  4148bc:	stur	w8, [x29, #-36]
  4148c0:	stur	wzr, [x29, #-32]
  4148c4:	ldr	x0, [x10]
  4148c8:	stur	x0, [x29, #-56]
  4148cc:	ldr	w8, [x10, #8]
  4148d0:	stur	w8, [x29, #-48]
  4148d4:	str	x15, [sp, #56]
  4148d8:	str	x11, [sp, #64]
  4148dc:	ldur	x10, [x29, #-24]
  4148e0:	str	x10, [x17, #16]
  4148e4:	ldursw	x10, [x29, #-28]
  4148e8:	str	x10, [sp, #80]
  4148ec:	str	x16, [sp]
  4148f0:	str	w12, [sp, #8]
  4148f4:	str	x17, [x18, #16]
  4148f8:	str	x13, [sp, #24]
  4148fc:	str	x14, [x18, #32]
  414900:	str	xzr, [sp, #40]
  414904:	str	wzr, [sp, #48]
  414908:	ldur	x10, [x29, #-8]
  41490c:	ldr	w0, [x10]
  414910:	mov	x1, x18
  414914:	mov	w2, w9
  414918:	bl	402120 <sendmsg@plt>
  41491c:	ldp	x29, x30, [sp, #144]
  414920:	add	sp, sp, #0xa0
  414924:	ret
  414928:	sub	sp, sp, #0x80
  41492c:	stp	x29, x30, [sp, #112]
  414930:	add	x29, sp, #0x70
  414934:	adrp	x8, 419000 <ferror@plt+0x16b30>
  414938:	add	x8, x8, #0x318
  41493c:	mov	w9, #0xc                   	// #12
  414940:	mov	x10, #0x1                   	// #1
  414944:	mov	x11, xzr
  414948:	mov	w12, wzr
  41494c:	mov	w13, #0x301                 	// #769
  414950:	sub	x14, x29, #0x20
  414954:	sub	x15, x29, #0x30
  414958:	add	x16, sp, #0x8
  41495c:	stur	x0, [x29, #-8]
  414960:	stur	x1, [x29, #-16]
  414964:	ldr	x17, [x8]
  414968:	stur	x17, [x29, #-32]
  41496c:	ldr	w18, [x8, #8]
  414970:	stur	w18, [x29, #-24]
  414974:	ldur	x8, [x29, #-16]
  414978:	stur	x8, [x29, #-48]
  41497c:	ldur	x8, [x29, #-16]
  414980:	ldr	w18, [x8]
  414984:	mov	w8, w18
  414988:	stur	x8, [x29, #-40]
  41498c:	str	x14, [sp, #8]
  414990:	str	w9, [sp, #16]
  414994:	str	x15, [x16, #16]
  414998:	str	x10, [sp, #32]
  41499c:	str	x11, [x16, #32]
  4149a0:	str	xzr, [sp, #48]
  4149a4:	str	wzr, [sp, #56]
  4149a8:	ldur	x8, [x29, #-16]
  4149ac:	strh	w13, [x8, #6]
  4149b0:	ldur	x8, [x29, #-16]
  4149b4:	str	wzr, [x8, #12]
  4149b8:	ldur	x8, [x29, #-8]
  4149bc:	ldr	w9, [x8, #28]
  4149c0:	add	w9, w9, #0x1
  4149c4:	str	w9, [x8, #28]
  4149c8:	ldur	x8, [x29, #-8]
  4149cc:	str	w9, [x8, #32]
  4149d0:	ldur	x8, [x29, #-16]
  4149d4:	str	w9, [x8, #8]
  4149d8:	ldur	x8, [x29, #-8]
  4149dc:	ldr	w0, [x8]
  4149e0:	mov	x1, x16
  4149e4:	mov	w2, w12
  4149e8:	bl	402120 <sendmsg@plt>
  4149ec:	ldp	x29, x30, [sp, #112]
  4149f0:	add	sp, sp, #0x80
  4149f4:	ret
  4149f8:	sub	sp, sp, #0x60
  4149fc:	stp	x29, x30, [sp, #80]
  414a00:	add	x29, sp, #0x50
  414a04:	mov	w8, #0x0                   	// #0
  414a08:	mov	x9, sp
  414a0c:	stur	x0, [x29, #-8]
  414a10:	stur	x1, [x29, #-16]
  414a14:	stur	x2, [x29, #-24]
  414a18:	sturh	w3, [x29, #-26]
  414a1c:	ldur	x10, [x29, #-16]
  414a20:	str	x10, [sp]
  414a24:	ldur	x10, [x29, #-24]
  414a28:	str	x10, [x9, #8]
  414a2c:	ldurh	w11, [x29, #-26]
  414a30:	strh	w11, [x9, #16]
  414a34:	str	xzr, [sp, #24]
  414a38:	str	xzr, [sp, #32]
  414a3c:	str	xzr, [sp, #40]
  414a40:	strh	w8, [x9, #40]
  414a44:	ldur	x0, [x29, #-8]
  414a48:	mov	x1, x9
  414a4c:	bl	414a5c <ferror@plt+0x1258c>
  414a50:	ldp	x29, x30, [sp, #80]
  414a54:	add	sp, sp, #0x60
  414a58:	ret
  414a5c:	sub	sp, sp, #0xd0
  414a60:	stp	x29, x30, [sp, #192]
  414a64:	add	x29, sp, #0xc0
  414a68:	sub	x8, x29, #0x18
  414a6c:	mov	w9, #0xc                   	// #12
  414a70:	mov	x10, #0x1                   	// #1
  414a74:	mov	x11, xzr
  414a78:	adrp	x12, 429000 <ferror@plt+0x26b30>
  414a7c:	ldr	x12, [x12, #3992]
  414a80:	sub	x13, x29, #0x24
  414a84:	sub	x14, x29, #0x38
  414a88:	add	x15, sp, #0x50
  414a8c:	str	x0, [x8, #8]
  414a90:	str	x1, [x8]
  414a94:	str	x13, [sp, #80]
  414a98:	str	w9, [sp, #88]
  414a9c:	str	x14, [x15, #16]
  414aa0:	str	x10, [sp, #104]
  414aa4:	str	x11, [x15, #32]
  414aa8:	str	xzr, [sp, #120]
  414aac:	str	wzr, [sp, #128]
  414ab0:	str	wzr, [sp, #68]
  414ab4:	str	x8, [sp, #24]
  414ab8:	str	x12, [sp, #16]
  414abc:	str	wzr, [sp, #52]
  414ac0:	str	wzr, [sp, #48]
  414ac4:	ldr	x8, [sp, #24]
  414ac8:	ldr	x9, [x8, #8]
  414acc:	ldr	w0, [x9]
  414ad0:	add	x1, sp, #0x50
  414ad4:	add	x2, sp, #0x48
  414ad8:	bl	4169a0 <ferror@plt+0x144d0>
  414adc:	str	w0, [sp, #64]
  414ae0:	ldr	w10, [sp, #64]
  414ae4:	cmp	w10, #0x0
  414ae8:	cset	w10, ge  // ge = tcont
  414aec:	tbnz	w10, #0, 414afc <ferror@plt+0x1262c>
  414af0:	ldr	w8, [sp, #64]
  414af4:	stur	w8, [x29, #-4]
  414af8:	b	414de4 <ferror@plt+0x12914>
  414afc:	ldr	x8, [sp, #24]
  414b00:	ldr	x9, [x8, #8]
  414b04:	ldr	x9, [x9, #40]
  414b08:	cbz	x9, 414b3c <ferror@plt+0x1266c>
  414b0c:	ldr	x0, [sp, #72]
  414b10:	ldr	w8, [sp, #64]
  414b14:	add	w8, w8, #0x4
  414b18:	subs	w8, w8, #0x1
  414b1c:	and	w8, w8, #0xfffffffc
  414b20:	mov	w9, w8
  414b24:	ubfx	x2, x9, #0, #32
  414b28:	ldr	x9, [sp, #24]
  414b2c:	ldr	x10, [x9, #8]
  414b30:	ldr	x3, [x10, #40]
  414b34:	mov	x1, #0x1                   	// #1
  414b38:	bl	402310 <fwrite@plt>
  414b3c:	ldr	x8, [sp, #24]
  414b40:	ldr	x9, [x8]
  414b44:	str	x9, [sp, #56]
  414b48:	ldr	x8, [sp, #56]
  414b4c:	ldr	x8, [x8]
  414b50:	cbz	x8, 414d5c <ferror@plt+0x1288c>
  414b54:	ldr	x8, [sp, #72]
  414b58:	str	x8, [sp, #40]
  414b5c:	ldr	w9, [sp, #64]
  414b60:	str	w9, [sp, #48]
  414b64:	ldr	w8, [sp, #48]
  414b68:	mov	w9, #0x0                   	// #0
  414b6c:	cmp	w8, #0x10
  414b70:	str	w9, [sp, #12]
  414b74:	b.lt	414bac <ferror@plt+0x126dc>  // b.tstop
  414b78:	ldr	x8, [sp, #40]
  414b7c:	ldr	w9, [x8]
  414b80:	mov	w8, w9
  414b84:	mov	w9, #0x0                   	// #0
  414b88:	cmp	x8, #0x10
  414b8c:	str	w9, [sp, #12]
  414b90:	b.cc	414bac <ferror@plt+0x126dc>  // b.lo, b.ul, b.last
  414b94:	ldr	x8, [sp, #40]
  414b98:	ldr	w9, [x8]
  414b9c:	ldr	w10, [sp, #48]
  414ba0:	cmp	w9, w10
  414ba4:	cset	w9, ls  // ls = plast
  414ba8:	str	w9, [sp, #12]
  414bac:	ldr	w8, [sp, #12]
  414bb0:	tbnz	w8, #0, 414bb8 <ferror@plt+0x126e8>
  414bb4:	b	414d4c <ferror@plt+0x1287c>
  414bb8:	str	wzr, [sp, #36]
  414bbc:	ldr	x8, [sp, #56]
  414bc0:	ldrh	w9, [x8, #16]
  414bc4:	ldr	x8, [sp, #40]
  414bc8:	ldrh	w10, [x8, #6]
  414bcc:	bic	w9, w10, w9
  414bd0:	strh	w9, [x8, #6]
  414bd4:	ldur	w9, [x29, #-32]
  414bd8:	cbnz	w9, 414c14 <ferror@plt+0x12744>
  414bdc:	ldr	x8, [sp, #40]
  414be0:	ldr	w9, [x8, #12]
  414be4:	ldr	x8, [sp, #24]
  414be8:	ldr	x10, [x8, #8]
  414bec:	ldr	w11, [x10, #8]
  414bf0:	cmp	w9, w11
  414bf4:	b.ne	414c14 <ferror@plt+0x12744>  // b.any
  414bf8:	ldr	x8, [sp, #40]
  414bfc:	ldr	w9, [x8, #8]
  414c00:	ldr	x8, [sp, #24]
  414c04:	ldr	x10, [x8, #8]
  414c08:	ldr	w11, [x10, #32]
  414c0c:	cmp	w9, w11
  414c10:	b.eq	414c18 <ferror@plt+0x12748>  // b.none
  414c14:	b	414d00 <ferror@plt+0x12830>
  414c18:	ldr	x8, [sp, #40]
  414c1c:	ldrh	w9, [x8, #6]
  414c20:	and	w9, w9, #0x10
  414c24:	cbz	w9, 414c30 <ferror@plt+0x12760>
  414c28:	mov	w8, #0x1                   	// #1
  414c2c:	str	w8, [sp, #68]
  414c30:	ldr	x8, [sp, #40]
  414c34:	ldrh	w9, [x8, #4]
  414c38:	cmp	w9, #0x3
  414c3c:	b.ne	414c7c <ferror@plt+0x127ac>  // b.any
  414c40:	ldr	x0, [sp, #40]
  414c44:	bl	416ae4 <ferror@plt+0x14614>
  414c48:	str	w0, [sp, #36]
  414c4c:	ldr	w8, [sp, #36]
  414c50:	cmp	w8, #0x0
  414c54:	cset	w8, ge  // ge = tcont
  414c58:	tbnz	w8, #0, 414c70 <ferror@plt+0x127a0>
  414c5c:	ldr	x0, [sp, #72]
  414c60:	bl	4022a0 <free@plt>
  414c64:	mov	w8, #0xffffffff            	// #-1
  414c68:	stur	w8, [x29, #-4]
  414c6c:	b	414de4 <ferror@plt+0x12914>
  414c70:	mov	w8, #0x1                   	// #1
  414c74:	str	w8, [sp, #52]
  414c78:	b	414d4c <ferror@plt+0x1287c>
  414c7c:	ldr	x8, [sp, #40]
  414c80:	ldrh	w9, [x8, #4]
  414c84:	cmp	w9, #0x2
  414c88:	b.ne	414cb0 <ferror@plt+0x127e0>  // b.any
  414c8c:	ldr	x8, [sp, #24]
  414c90:	ldr	x0, [x8, #8]
  414c94:	ldr	x1, [sp, #40]
  414c98:	bl	416c24 <ferror@plt+0x14754>
  414c9c:	ldr	x0, [sp, #72]
  414ca0:	bl	4022a0 <free@plt>
  414ca4:	mov	w9, #0xffffffff            	// #-1
  414ca8:	stur	w9, [x29, #-4]
  414cac:	b	414de4 <ferror@plt+0x12914>
  414cb0:	ldr	x8, [sp, #24]
  414cb4:	ldr	x9, [x8, #8]
  414cb8:	ldr	x9, [x9, #40]
  414cbc:	cbnz	x9, 414d00 <ferror@plt+0x12830>
  414cc0:	ldr	x8, [sp, #56]
  414cc4:	ldr	x8, [x8]
  414cc8:	ldr	x0, [sp, #40]
  414ccc:	ldr	x9, [sp, #56]
  414cd0:	ldr	x1, [x9, #8]
  414cd4:	blr	x8
  414cd8:	str	w0, [sp, #36]
  414cdc:	ldr	w10, [sp, #36]
  414ce0:	cmp	w10, #0x0
  414ce4:	cset	w10, ge  // ge = tcont
  414ce8:	tbnz	w10, #0, 414d00 <ferror@plt+0x12830>
  414cec:	ldr	x0, [sp, #72]
  414cf0:	bl	4022a0 <free@plt>
  414cf4:	ldr	w8, [sp, #36]
  414cf8:	stur	w8, [x29, #-4]
  414cfc:	b	414de4 <ferror@plt+0x12914>
  414d00:	ldr	x8, [sp, #40]
  414d04:	ldr	w9, [x8]
  414d08:	add	w9, w9, #0x4
  414d0c:	subs	w9, w9, #0x1
  414d10:	and	w9, w9, #0xfffffffc
  414d14:	ldr	w10, [sp, #48]
  414d18:	subs	w9, w10, w9
  414d1c:	str	w9, [sp, #48]
  414d20:	ldr	x8, [sp, #40]
  414d24:	ldr	x11, [sp, #40]
  414d28:	ldr	w9, [x11]
  414d2c:	add	w9, w9, #0x4
  414d30:	subs	w9, w9, #0x1
  414d34:	and	w9, w9, #0xfffffffc
  414d38:	mov	w11, w9
  414d3c:	ubfx	x11, x11, #0, #32
  414d40:	add	x8, x8, x11
  414d44:	str	x8, [sp, #40]
  414d48:	b	414b64 <ferror@plt+0x12694>
  414d4c:	ldr	x8, [sp, #56]
  414d50:	add	x8, x8, #0x18
  414d54:	str	x8, [sp, #56]
  414d58:	b	414b48 <ferror@plt+0x12678>
  414d5c:	ldr	x0, [sp, #72]
  414d60:	bl	4022a0 <free@plt>
  414d64:	ldr	w8, [sp, #52]
  414d68:	cbz	w8, 414d90 <ferror@plt+0x128c0>
  414d6c:	ldr	w8, [sp, #68]
  414d70:	cbz	w8, 414d88 <ferror@plt+0x128b8>
  414d74:	ldr	x8, [sp, #16]
  414d78:	ldr	x0, [x8]
  414d7c:	adrp	x1, 419000 <ferror@plt+0x16b30>
  414d80:	add	x1, x1, #0x211
  414d84:	bl	4024a0 <fprintf@plt>
  414d88:	stur	wzr, [x29, #-4]
  414d8c:	b	414de4 <ferror@plt+0x12914>
  414d90:	ldr	w8, [sp, #128]
  414d94:	and	w8, w8, #0x20
  414d98:	cbz	w8, 414db4 <ferror@plt+0x128e4>
  414d9c:	ldr	x8, [sp, #16]
  414da0:	ldr	x0, [x8]
  414da4:	adrp	x1, 419000 <ferror@plt+0x16b30>
  414da8:	add	x1, x1, #0xa9
  414dac:	bl	4024a0 <fprintf@plt>
  414db0:	b	414abc <ferror@plt+0x125ec>
  414db4:	ldr	w8, [sp, #48]
  414db8:	cbz	w8, 414de0 <ferror@plt+0x12910>
  414dbc:	ldr	x8, [sp, #16]
  414dc0:	ldr	x0, [x8]
  414dc4:	ldr	w2, [sp, #48]
  414dc8:	adrp	x1, 419000 <ferror@plt+0x16b30>
  414dcc:	add	x1, x1, #0xbc
  414dd0:	bl	4024a0 <fprintf@plt>
  414dd4:	mov	w9, #0x1                   	// #1
  414dd8:	mov	w0, w9
  414ddc:	bl	401f00 <exit@plt>
  414de0:	b	414abc <ferror@plt+0x125ec>
  414de4:	ldur	w0, [x29, #-4]
  414de8:	ldp	x29, x30, [sp, #192]
  414dec:	add	sp, sp, #0xd0
  414df0:	ret
  414df4:	sub	sp, sp, #0x30
  414df8:	stp	x29, x30, [sp, #32]
  414dfc:	add	x29, sp, #0x20
  414e00:	mov	x8, xzr
  414e04:	stur	x0, [x29, #-8]
  414e08:	str	x1, [sp, #16]
  414e0c:	str	x2, [sp, #8]
  414e10:	ldur	x0, [x29, #-8]
  414e14:	ldr	x1, [sp, #16]
  414e18:	ldr	x2, [sp, #8]
  414e1c:	mov	w9, #0x1                   	// #1
  414e20:	and	w3, w9, #0x1
  414e24:	mov	x4, x8
  414e28:	bl	414e38 <ferror@plt+0x12968>
  414e2c:	ldp	x29, x30, [sp, #32]
  414e30:	add	sp, sp, #0x30
  414e34:	ret
  414e38:	sub	sp, sp, #0x50
  414e3c:	stp	x29, x30, [sp, #64]
  414e40:	add	x29, sp, #0x40
  414e44:	mov	x8, #0x1                   	// #1
  414e48:	add	x9, sp, #0x8
  414e4c:	stur	x0, [x29, #-8]
  414e50:	stur	x1, [x29, #-16]
  414e54:	stur	x2, [x29, #-24]
  414e58:	mov	w10, #0x1                   	// #1
  414e5c:	and	w10, w3, w10
  414e60:	sturb	w10, [x29, #-25]
  414e64:	str	x4, [sp, #24]
  414e68:	ldur	x11, [x29, #-16]
  414e6c:	str	x11, [sp, #8]
  414e70:	ldur	x11, [x29, #-16]
  414e74:	ldr	w10, [x11]
  414e78:	mov	w11, w10
  414e7c:	str	x11, [sp, #16]
  414e80:	ldur	x0, [x29, #-8]
  414e84:	ldur	x3, [x29, #-24]
  414e88:	ldurb	w10, [x29, #-25]
  414e8c:	ldr	x5, [sp, #24]
  414e90:	mov	x1, x9
  414e94:	mov	x2, x8
  414e98:	and	w4, w10, #0x1
  414e9c:	bl	414ef8 <ferror@plt+0x12a28>
  414ea0:	ldp	x29, x30, [sp, #64]
  414ea4:	add	sp, sp, #0x50
  414ea8:	ret
  414eac:	sub	sp, sp, #0x30
  414eb0:	stp	x29, x30, [sp, #32]
  414eb4:	add	x29, sp, #0x20
  414eb8:	mov	x8, xzr
  414ebc:	stur	x0, [x29, #-8]
  414ec0:	str	x1, [sp, #16]
  414ec4:	str	x2, [sp, #8]
  414ec8:	str	x3, [sp]
  414ecc:	ldur	x0, [x29, #-8]
  414ed0:	ldr	x1, [sp, #16]
  414ed4:	ldr	x2, [sp, #8]
  414ed8:	ldr	x3, [sp]
  414edc:	mov	w9, #0x1                   	// #1
  414ee0:	and	w4, w9, #0x1
  414ee4:	mov	x5, x8
  414ee8:	bl	414ef8 <ferror@plt+0x12a28>
  414eec:	ldp	x29, x30, [sp, #32]
  414ef0:	add	sp, sp, #0x30
  414ef4:	ret
  414ef8:	sub	sp, sp, #0xf0
  414efc:	stp	x29, x30, [sp, #224]
  414f00:	add	x29, sp, #0xe0
  414f04:	sub	x8, x29, #0x38
  414f08:	adrp	x9, 419000 <ferror@plt+0x16b30>
  414f0c:	add	x9, x9, #0x330
  414f10:	mov	w10, #0xc                   	// #12
  414f14:	mov	x11, xzr
  414f18:	mov	w12, #0x1                   	// #1
  414f1c:	adrp	x13, 429000 <ferror@plt+0x26b30>
  414f20:	ldr	x13, [x13, #3992]
  414f24:	sub	x14, x29, #0x48
  414f28:	add	x15, sp, #0x50
  414f2c:	str	x0, [x8, #40]
  414f30:	str	x1, [x8, #32]
  414f34:	str	x2, [x8, #24]
  414f38:	str	x3, [x8, #16]
  414f3c:	and	w12, w4, w12
  414f40:	sturb	w12, [x29, #-41]
  414f44:	str	x5, [x8]
  414f48:	ldr	x16, [x9]
  414f4c:	stur	x16, [x29, #-72]
  414f50:	ldr	w12, [x9, #8]
  414f54:	stur	w12, [x29, #-64]
  414f58:	str	x14, [sp, #80]
  414f5c:	str	w10, [sp, #88]
  414f60:	ldr	x9, [x8, #32]
  414f64:	str	x9, [x15, #16]
  414f68:	ldr	x9, [x8, #24]
  414f6c:	str	x9, [sp, #104]
  414f70:	str	x11, [x15, #32]
  414f74:	str	xzr, [sp, #120]
  414f78:	str	wzr, [sp, #128]
  414f7c:	str	wzr, [sp, #76]
  414f80:	str	wzr, [sp, #60]
  414f84:	str	x8, [sp, #16]
  414f88:	str	x13, [sp, #8]
  414f8c:	ldrsw	x8, [sp, #60]
  414f90:	ldr	x9, [sp, #16]
  414f94:	ldr	x10, [x9, #24]
  414f98:	cmp	x8, x10
  414f9c:	b.cs	415004 <ferror@plt+0x12b34>  // b.hs, b.nlast
  414fa0:	ldr	x8, [sp, #16]
  414fa4:	ldr	x9, [x8, #32]
  414fa8:	ldrsw	x10, [sp, #60]
  414fac:	mov	x11, #0x10                  	// #16
  414fb0:	mul	x10, x11, x10
  414fb4:	add	x9, x9, x10
  414fb8:	ldr	x9, [x9]
  414fbc:	str	x9, [sp, #64]
  414fc0:	ldr	x9, [x8, #40]
  414fc4:	ldr	w12, [x9, #28]
  414fc8:	add	w12, w12, #0x1
  414fcc:	str	w12, [x9, #28]
  414fd0:	str	w12, [sp, #76]
  414fd4:	ldr	x9, [sp, #64]
  414fd8:	str	w12, [x9, #8]
  414fdc:	ldr	x9, [x8, #16]
  414fe0:	cbnz	x9, 414ff4 <ferror@plt+0x12b24>
  414fe4:	ldr	x8, [sp, #64]
  414fe8:	ldrh	w9, [x8, #6]
  414fec:	orr	w9, w9, #0x4
  414ff0:	strh	w9, [x8, #6]
  414ff4:	ldr	w8, [sp, #60]
  414ff8:	add	w8, w8, #0x1
  414ffc:	str	w8, [sp, #60]
  415000:	b	414f8c <ferror@plt+0x12abc>
  415004:	ldr	x8, [sp, #16]
  415008:	ldr	x9, [x8, #40]
  41500c:	ldr	w0, [x9]
  415010:	add	x1, sp, #0x50
  415014:	mov	w10, wzr
  415018:	mov	w2, w10
  41501c:	bl	402120 <sendmsg@plt>
  415020:	str	w0, [sp, #56]
  415024:	ldr	w10, [sp, #56]
  415028:	cmp	w10, #0x0
  41502c:	cset	w10, ge  // ge = tcont
  415030:	tbnz	w10, #0, 41504c <ferror@plt+0x12b7c>
  415034:	adrp	x0, 419000 <ferror@plt+0x16b30>
  415038:	add	x0, x0, #0x2a8
  41503c:	bl	401f20 <perror@plt>
  415040:	mov	w8, #0xffffffff            	// #-1
  415044:	stur	w8, [x29, #-4]
  415048:	b	41543c <ferror@plt+0x12f6c>
  41504c:	add	x8, sp, #0x50
  415050:	sub	x9, x29, #0x58
  415054:	str	x9, [x8, #16]
  415058:	mov	x8, #0x1                   	// #1
  41505c:	str	x8, [sp, #104]
  415060:	str	wzr, [sp, #60]
  415064:	ldr	x8, [sp, #16]
  415068:	ldr	x9, [x8, #40]
  41506c:	ldr	w0, [x9]
  415070:	add	x1, sp, #0x50
  415074:	add	x2, sp, #0x30
  415078:	bl	4169a0 <ferror@plt+0x144d0>
  41507c:	str	w0, [sp, #56]
  415080:	ldr	w10, [sp, #60]
  415084:	add	w10, w10, #0x1
  415088:	str	w10, [sp, #60]
  41508c:	ldr	w10, [sp, #56]
  415090:	cmp	w10, #0x0
  415094:	cset	w10, ge  // ge = tcont
  415098:	tbnz	w10, #0, 4150a8 <ferror@plt+0x12bd8>
  41509c:	ldr	w8, [sp, #56]
  4150a0:	stur	w8, [x29, #-4]
  4150a4:	b	41543c <ferror@plt+0x12f6c>
  4150a8:	ldr	w8, [sp, #88]
  4150ac:	mov	w9, w8
  4150b0:	cmp	x9, #0xc
  4150b4:	b.eq	4150dc <ferror@plt+0x12c0c>  // b.none
  4150b8:	ldr	x8, [sp, #8]
  4150bc:	ldr	x0, [x8]
  4150c0:	ldr	w2, [sp, #88]
  4150c4:	adrp	x1, 419000 <ferror@plt+0x16b30>
  4150c8:	add	x1, x1, #0x2c1
  4150cc:	bl	4024a0 <fprintf@plt>
  4150d0:	mov	w9, #0x1                   	// #1
  4150d4:	mov	w0, w9
  4150d8:	bl	401f00 <exit@plt>
  4150dc:	ldr	x8, [sp, #48]
  4150e0:	str	x8, [sp, #64]
  4150e4:	ldrsw	x8, [sp, #56]
  4150e8:	cmp	x8, #0x10
  4150ec:	b.cc	4153e0 <ferror@plt+0x12f10>  // b.lo, b.ul, b.last
  4150f0:	ldr	x8, [sp, #64]
  4150f4:	ldr	w9, [x8]
  4150f8:	str	w9, [sp, #44]
  4150fc:	ldrsw	x8, [sp, #44]
  415100:	subs	x8, x8, #0x10
  415104:	str	w8, [sp, #40]
  415108:	ldr	w8, [sp, #40]
  41510c:	cmp	w8, #0x0
  415110:	cset	w8, lt  // lt = tstop
  415114:	tbnz	w8, #0, 415128 <ferror@plt+0x12c58>
  415118:	ldr	w8, [sp, #44]
  41511c:	ldr	w9, [sp, #56]
  415120:	cmp	w8, w9
  415124:	b.le	415184 <ferror@plt+0x12cb4>
  415128:	ldr	w8, [sp, #128]
  41512c:	and	w8, w8, #0x20
  415130:	cbz	w8, 415160 <ferror@plt+0x12c90>
  415134:	ldr	x8, [sp, #8]
  415138:	ldr	x0, [x8]
  41513c:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415140:	add	x1, x1, #0x78
  415144:	bl	4024a0 <fprintf@plt>
  415148:	ldr	x8, [sp, #48]
  41514c:	mov	x0, x8
  415150:	bl	4022a0 <free@plt>
  415154:	mov	w9, #0xffffffff            	// #-1
  415158:	stur	w9, [x29, #-4]
  41515c:	b	41543c <ferror@plt+0x12f6c>
  415160:	ldr	x8, [sp, #8]
  415164:	ldr	x0, [x8]
  415168:	ldr	w2, [sp, #44]
  41516c:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415170:	add	x1, x1, #0x8b
  415174:	bl	4024a0 <fprintf@plt>
  415178:	mov	w9, #0x1                   	// #1
  41517c:	mov	w0, w9
  415180:	bl	401f00 <exit@plt>
  415184:	ldur	w8, [x29, #-68]
  415188:	cbnz	w8, 4151e4 <ferror@plt+0x12d14>
  41518c:	ldr	x8, [sp, #64]
  415190:	ldr	w9, [x8, #12]
  415194:	ldr	x8, [sp, #16]
  415198:	ldr	x10, [x8, #40]
  41519c:	ldr	w11, [x10, #8]
  4151a0:	cmp	w9, w11
  4151a4:	b.ne	4151e4 <ferror@plt+0x12d14>  // b.any
  4151a8:	ldr	x8, [sp, #64]
  4151ac:	ldr	w9, [x8, #8]
  4151b0:	ldr	w10, [sp, #76]
  4151b4:	cmp	w9, w10
  4151b8:	b.hi	4151e4 <ferror@plt+0x12d14>  // b.pmore
  4151bc:	ldr	x8, [sp, #64]
  4151c0:	ldr	w9, [x8, #8]
  4151c4:	mov	w8, w9
  4151c8:	ldr	w9, [sp, #76]
  4151cc:	mov	w10, w9
  4151d0:	ldr	x11, [sp, #16]
  4151d4:	ldr	x12, [x11, #24]
  4151d8:	subs	x10, x10, x12
  4151dc:	cmp	x8, x10
  4151e0:	b.cs	415228 <ferror@plt+0x12d58>  // b.hs, b.nlast
  4151e4:	ldr	w8, [sp, #44]
  4151e8:	add	w8, w8, #0x4
  4151ec:	subs	w8, w8, #0x1
  4151f0:	and	w8, w8, #0xfffffffc
  4151f4:	ldr	w9, [sp, #56]
  4151f8:	subs	w8, w9, w8
  4151fc:	str	w8, [sp, #56]
  415200:	ldr	x10, [sp, #64]
  415204:	ldr	w8, [sp, #44]
  415208:	add	w8, w8, #0x4
  41520c:	subs	w8, w8, #0x1
  415210:	and	w8, w8, #0xfffffffc
  415214:	mov	w11, w8
  415218:	ubfx	x11, x11, #0, #32
  41521c:	add	x10, x10, x11
  415220:	str	x10, [sp, #64]
  415224:	b	4150e4 <ferror@plt+0x12c14>
  415228:	ldr	x8, [sp, #64]
  41522c:	ldrh	w9, [x8, #4]
  415230:	cmp	w9, #0x2
  415234:	b.ne	415364 <ferror@plt+0x12e94>  // b.any
  415238:	ldr	x8, [sp, #64]
  41523c:	add	x8, x8, #0x10
  415240:	str	x8, [sp, #32]
  415244:	ldr	x8, [sp, #32]
  415248:	ldr	w9, [x8]
  41524c:	str	w9, [sp, #28]
  415250:	ldrsw	x8, [sp, #40]
  415254:	cmp	x8, #0x14
  415258:	b.cs	415288 <ferror@plt+0x12db8>  // b.hs, b.nlast
  41525c:	ldr	x8, [sp, #8]
  415260:	ldr	x0, [x8]
  415264:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415268:	add	x1, x1, #0x3
  41526c:	bl	4024a0 <fprintf@plt>
  415270:	ldr	x8, [sp, #48]
  415274:	mov	x0, x8
  415278:	bl	4022a0 <free@plt>
  41527c:	mov	w9, #0xffffffff            	// #-1
  415280:	stur	w9, [x29, #-4]
  415284:	b	41543c <ferror@plt+0x12f6c>
  415288:	ldr	w8, [sp, #28]
  41528c:	cbnz	w8, 4152a4 <ferror@plt+0x12dd4>
  415290:	ldr	x0, [sp, #64]
  415294:	ldr	x8, [sp, #16]
  415298:	ldr	x1, [x8]
  41529c:	bl	4135c8 <ferror@plt+0x110f8>
  4152a0:	b	4152f4 <ferror@plt+0x12e24>
  4152a4:	ldr	w8, [sp, #28]
  4152a8:	mov	w9, wzr
  4152ac:	subs	w8, w9, w8
  4152b0:	str	w8, [sp, #4]
  4152b4:	bl	402460 <__errno_location@plt>
  4152b8:	ldr	w8, [sp, #4]
  4152bc:	str	w8, [x0]
  4152c0:	ldr	x10, [sp, #16]
  4152c4:	ldr	x11, [x10, #40]
  4152c8:	ldr	w9, [x11, #36]
  4152cc:	cmp	w9, #0x4
  4152d0:	b.eq	4152f4 <ferror@plt+0x12e24>  // b.none
  4152d4:	ldurb	w8, [x29, #-41]
  4152d8:	tbnz	w8, #0, 4152e0 <ferror@plt+0x12e10>
  4152dc:	b	4152f4 <ferror@plt+0x12e24>
  4152e0:	ldr	x0, [sp, #64]
  4152e4:	ldr	x1, [sp, #32]
  4152e8:	ldr	x8, [sp, #16]
  4152ec:	ldr	x2, [x8]
  4152f0:	bl	416e18 <ferror@plt+0x14948>
  4152f4:	ldr	x8, [sp, #16]
  4152f8:	ldr	x9, [x8, #16]
  4152fc:	cbz	x9, 415314 <ferror@plt+0x12e44>
  415300:	ldr	x8, [sp, #48]
  415304:	ldr	x9, [sp, #16]
  415308:	ldr	x10, [x9, #16]
  41530c:	str	x8, [x10]
  415310:	b	41531c <ferror@plt+0x12e4c>
  415314:	ldr	x0, [sp, #48]
  415318:	bl	4022a0 <free@plt>
  41531c:	ldrsw	x8, [sp, #60]
  415320:	ldr	x9, [sp, #16]
  415324:	ldr	x10, [x9, #24]
  415328:	cmp	x8, x10
  41532c:	b.cs	415334 <ferror@plt+0x12e64>  // b.hs, b.nlast
  415330:	b	415064 <ferror@plt+0x12b94>
  415334:	ldr	w8, [sp, #28]
  415338:	cbz	w8, 415350 <ferror@plt+0x12e80>
  41533c:	ldr	w8, [sp, #60]
  415340:	mov	w9, wzr
  415344:	subs	w8, w9, w8
  415348:	str	w8, [sp]
  41534c:	b	415358 <ferror@plt+0x12e88>
  415350:	mov	w8, wzr
  415354:	str	w8, [sp]
  415358:	ldr	w8, [sp]
  41535c:	stur	w8, [x29, #-4]
  415360:	b	41543c <ferror@plt+0x12f6c>
  415364:	ldr	x8, [sp, #16]
  415368:	ldr	x9, [x8, #16]
  41536c:	cbz	x9, 415388 <ferror@plt+0x12eb8>
  415370:	ldr	x8, [sp, #48]
  415374:	ldr	x9, [sp, #16]
  415378:	ldr	x10, [x9, #16]
  41537c:	str	x8, [x10]
  415380:	stur	wzr, [x29, #-4]
  415384:	b	41543c <ferror@plt+0x12f6c>
  415388:	ldr	x8, [sp, #8]
  41538c:	ldr	x0, [x8]
  415390:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415394:	add	x1, x1, #0x2de
  415398:	bl	4024a0 <fprintf@plt>
  41539c:	ldr	w9, [sp, #44]
  4153a0:	add	w9, w9, #0x4
  4153a4:	subs	w9, w9, #0x1
  4153a8:	and	w9, w9, #0xfffffffc
  4153ac:	ldr	w10, [sp, #56]
  4153b0:	subs	w9, w10, w9
  4153b4:	str	w9, [sp, #56]
  4153b8:	ldr	x8, [sp, #64]
  4153bc:	ldr	w9, [sp, #44]
  4153c0:	add	w9, w9, #0x4
  4153c4:	subs	w9, w9, #0x1
  4153c8:	and	w9, w9, #0xfffffffc
  4153cc:	mov	w11, w9
  4153d0:	ubfx	x11, x11, #0, #32
  4153d4:	add	x8, x8, x11
  4153d8:	str	x8, [sp, #64]
  4153dc:	b	4150e4 <ferror@plt+0x12c14>
  4153e0:	ldr	x0, [sp, #48]
  4153e4:	bl	4022a0 <free@plt>
  4153e8:	ldr	w8, [sp, #128]
  4153ec:	and	w8, w8, #0x20
  4153f0:	cbz	w8, 41540c <ferror@plt+0x12f3c>
  4153f4:	ldr	x8, [sp, #8]
  4153f8:	ldr	x0, [x8]
  4153fc:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415400:	add	x1, x1, #0xa9
  415404:	bl	4024a0 <fprintf@plt>
  415408:	b	415064 <ferror@plt+0x12b94>
  41540c:	ldr	w8, [sp, #56]
  415410:	cbz	w8, 415438 <ferror@plt+0x12f68>
  415414:	ldr	x8, [sp, #8]
  415418:	ldr	x0, [x8]
  41541c:	ldr	w2, [sp, #56]
  415420:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415424:	add	x1, x1, #0xbc
  415428:	bl	4024a0 <fprintf@plt>
  41542c:	mov	w9, #0x1                   	// #1
  415430:	mov	w0, w9
  415434:	bl	401f00 <exit@plt>
  415438:	b	415064 <ferror@plt+0x12b94>
  41543c:	ldur	w0, [x29, #-4]
  415440:	ldp	x29, x30, [sp, #224]
  415444:	add	sp, sp, #0xf0
  415448:	ret
  41544c:	sub	sp, sp, #0x30
  415450:	stp	x29, x30, [sp, #32]
  415454:	add	x29, sp, #0x20
  415458:	mov	x8, xzr
  41545c:	stur	x0, [x29, #-8]
  415460:	str	x1, [sp, #16]
  415464:	str	x2, [sp, #8]
  415468:	ldur	x0, [x29, #-8]
  41546c:	ldr	x1, [sp, #16]
  415470:	ldr	x2, [sp, #8]
  415474:	mov	w9, wzr
  415478:	and	w3, w9, #0x1
  41547c:	mov	x4, x8
  415480:	bl	414e38 <ferror@plt+0x12968>
  415484:	ldp	x29, x30, [sp, #32]
  415488:	add	sp, sp, #0x30
  41548c:	ret
  415490:	sub	sp, sp, #0x30
  415494:	stp	x29, x30, [sp, #32]
  415498:	add	x29, sp, #0x20
  41549c:	mov	w8, #0x1                   	// #1
  4154a0:	mov	w1, #0x10e                 	// #270
  4154a4:	mov	w2, #0x8                   	// #8
  4154a8:	mov	w4, #0x4                   	// #4
  4154ac:	add	x3, sp, #0xc
  4154b0:	str	x0, [sp, #16]
  4154b4:	str	w8, [sp, #12]
  4154b8:	ldr	x9, [sp, #16]
  4154bc:	ldr	w0, [x9]
  4154c0:	bl	4020b0 <setsockopt@plt>
  4154c4:	cmp	w0, #0x0
  4154c8:	cset	w8, ge  // ge = tcont
  4154cc:	tbnz	w8, #0, 4154e8 <ferror@plt+0x13018>
  4154d0:	adrp	x0, 419000 <ferror@plt+0x16b30>
  4154d4:	add	x0, x0, #0x14
  4154d8:	bl	401f20 <perror@plt>
  4154dc:	mov	w8, #0xffffffff            	// #-1
  4154e0:	stur	w8, [x29, #-4]
  4154e4:	b	4154fc <ferror@plt+0x1302c>
  4154e8:	ldr	x8, [sp, #16]
  4154ec:	ldr	w9, [x8, #48]
  4154f0:	orr	w9, w9, #0x1
  4154f4:	str	w9, [x8, #48]
  4154f8:	stur	wzr, [x29, #-4]
  4154fc:	ldur	w0, [x29, #-4]
  415500:	ldp	x29, x30, [sp, #32]
  415504:	add	sp, sp, #0x30
  415508:	ret
  41550c:	stp	x29, x30, [sp, #-32]!
  415510:	str	x28, [sp, #16]
  415514:	mov	x29, sp
  415518:	sub	sp, sp, #0x6, lsl #12
  41551c:	sub	sp, sp, #0xe0
  415520:	sub	x8, x29, #0x88
  415524:	adrp	x9, 419000 <ferror@plt+0x16b30>
  415528:	add	x9, x9, #0x324
  41552c:	mov	w10, #0xc                   	// #12
  415530:	mov	x11, #0x1                   	// #1
  415534:	mov	x12, xzr
  415538:	adrp	x13, 429000 <ferror@plt+0x26b30>
  41553c:	ldr	x13, [x13, #3992]
  415540:	sub	x14, x29, #0x40
  415544:	sub	x15, x29, #0x50
  415548:	sub	x16, x29, #0x88
  41554c:	str	x0, [x8, #120]
  415550:	str	x1, [x8, #112]
  415554:	str	x2, [x8, #104]
  415558:	ldr	x17, [x9]
  41555c:	str	x17, [x8, #72]
  415560:	ldr	w18, [x9, #8]
  415564:	str	w18, [x8, #80]
  415568:	str	x14, [x8]
  41556c:	str	w10, [x8, #8]
  415570:	str	x15, [x16, #16]
  415574:	str	x11, [x8, #24]
  415578:	str	x12, [x16, #32]
  41557c:	str	xzr, [x8, #40]
  415580:	str	wzr, [x8, #48]
  415584:	ldr	x9, [x8, #120]
  415588:	ldr	w10, [x9, #48]
  41558c:	and	w10, w10, #0x1
  415590:	str	x8, [sp, #40]
  415594:	str	x13, [sp, #32]
  415598:	cbz	w10, 4155b4 <ferror@plt+0x130e4>
  41559c:	sub	x8, x29, #0x88
  4155a0:	add	x9, sp, #0x58
  4155a4:	str	x9, [x8, #32]
  4155a8:	mov	x8, #0x2000                	// #8192
  4155ac:	ldr	x9, [sp, #40]
  4155b0:	str	x8, [x9, #40]
  4155b4:	add	x8, sp, #0x2, lsl #12
  4155b8:	add	x8, x8, #0x58
  4155bc:	ldr	x9, [sp, #40]
  4155c0:	str	x8, [x9, #56]
  4155c4:	mov	x8, #0x4000                	// #16384
  4155c8:	ldr	x9, [sp, #40]
  4155cc:	str	x8, [x9, #64]
  4155d0:	ldr	x8, [x9, #120]
  4155d4:	ldr	w0, [x8]
  4155d8:	sub	x1, x29, #0x88
  4155dc:	mov	w10, wzr
  4155e0:	mov	w2, w10
  4155e4:	bl	401ec0 <recvmsg@plt>
  4155e8:	ldr	x8, [sp, #40]
  4155ec:	str	w0, [x8, #100]
  4155f0:	ldr	w10, [x8, #100]
  4155f4:	cmp	w10, #0x0
  4155f8:	cset	w10, ge  // ge = tcont
  4155fc:	tbnz	w10, #0, 415680 <ferror@plt+0x131b0>
  415600:	bl	402460 <__errno_location@plt>
  415604:	ldr	w8, [x0]
  415608:	cmp	w8, #0x4
  41560c:	b.eq	415620 <ferror@plt+0x13150>  // b.none
  415610:	bl	402460 <__errno_location@plt>
  415614:	ldr	w8, [x0]
  415618:	cmp	w8, #0xb
  41561c:	b.ne	415624 <ferror@plt+0x13154>  // b.any
  415620:	b	4155c4 <ferror@plt+0x130f4>
  415624:	ldr	x8, [sp, #32]
  415628:	ldr	x0, [x8]
  41562c:	str	x0, [sp, #24]
  415630:	bl	402460 <__errno_location@plt>
  415634:	ldr	w0, [x0]
  415638:	bl	4021a0 <strerror@plt>
  41563c:	str	x0, [sp, #16]
  415640:	bl	402460 <__errno_location@plt>
  415644:	ldr	w3, [x0]
  415648:	ldr	x0, [sp, #24]
  41564c:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415650:	add	x1, x1, #0x2c
  415654:	ldr	x2, [sp, #16]
  415658:	bl	4024a0 <fprintf@plt>
  41565c:	bl	402460 <__errno_location@plt>
  415660:	ldr	w9, [x0]
  415664:	cmp	w9, #0x69
  415668:	b.ne	415670 <ferror@plt+0x131a0>  // b.any
  41566c:	b	4155c4 <ferror@plt+0x130f4>
  415670:	mov	w8, #0xffffffff            	// #-1
  415674:	ldr	x9, [sp, #40]
  415678:	str	w8, [x9, #132]
  41567c:	b	41593c <ferror@plt+0x1346c>
  415680:	ldr	x8, [sp, #40]
  415684:	ldr	w9, [x8, #100]
  415688:	cbnz	w9, 4156b0 <ferror@plt+0x131e0>
  41568c:	ldr	x8, [sp, #32]
  415690:	ldr	x0, [x8]
  415694:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415698:	add	x1, x1, #0x4b
  41569c:	bl	4024a0 <fprintf@plt>
  4156a0:	mov	w9, #0xffffffff            	// #-1
  4156a4:	ldr	x8, [sp, #40]
  4156a8:	str	w9, [x8, #132]
  4156ac:	b	41593c <ferror@plt+0x1346c>
  4156b0:	ldr	x8, [sp, #40]
  4156b4:	ldr	w9, [x8, #8]
  4156b8:	mov	w10, w9
  4156bc:	cmp	x10, #0xc
  4156c0:	b.eq	4156ec <ferror@plt+0x1321c>  // b.none
  4156c4:	ldr	x8, [sp, #32]
  4156c8:	ldr	x0, [x8]
  4156cc:	ldr	x9, [sp, #40]
  4156d0:	ldr	w2, [x9, #8]
  4156d4:	adrp	x1, 419000 <ferror@plt+0x16b30>
  4156d8:	add	x1, x1, #0x5b
  4156dc:	bl	4024a0 <fprintf@plt>
  4156e0:	mov	w10, #0x1                   	// #1
  4156e4:	mov	w0, w10
  4156e8:	bl	401f00 <exit@plt>
  4156ec:	ldr	x8, [sp, #40]
  4156f0:	ldr	x9, [x8, #120]
  4156f4:	ldr	w10, [x9, #48]
  4156f8:	and	w10, w10, #0x1
  4156fc:	cbz	w10, 4157a0 <ferror@plt+0x132d0>
  415700:	str	wzr, [sp, #84]
  415704:	mov	w8, #0xffffffff            	// #-1
  415708:	str	w8, [sp, #84]
  41570c:	ldr	x9, [sp, #40]
  415710:	ldr	x10, [x9, #40]
  415714:	cmp	x10, #0x10
  415718:	b.cc	41572c <ferror@plt+0x1325c>  // b.lo, b.ul, b.last
  41571c:	sub	x8, x29, #0x88
  415720:	ldr	x8, [x8, #32]
  415724:	str	x8, [sp, #8]
  415728:	b	415734 <ferror@plt+0x13264>
  41572c:	mov	x8, xzr
  415730:	str	x8, [sp, #8]
  415734:	ldr	x8, [sp, #8]
  415738:	str	x8, [sp, #72]
  41573c:	ldr	x8, [sp, #72]
  415740:	cbz	x8, 4157a0 <ferror@plt+0x132d0>
  415744:	ldr	x8, [sp, #72]
  415748:	ldr	w9, [x8, #8]
  41574c:	cmp	w9, #0x10e
  415750:	b.ne	41578c <ferror@plt+0x132bc>  // b.any
  415754:	ldr	x8, [sp, #72]
  415758:	ldr	w9, [x8, #12]
  41575c:	cmp	w9, #0x8
  415760:	b.ne	41578c <ferror@plt+0x132bc>  // b.any
  415764:	ldr	x8, [sp, #72]
  415768:	ldr	x8, [x8]
  41576c:	cmp	x8, #0x14
  415770:	b.ne	41578c <ferror@plt+0x132bc>  // b.any
  415774:	ldr	x8, [sp, #72]
  415778:	add	x8, x8, #0x10
  41577c:	str	x8, [sp, #64]
  415780:	ldr	x8, [sp, #64]
  415784:	ldr	w9, [x8]
  415788:	str	w9, [sp, #84]
  41578c:	ldr	x1, [sp, #72]
  415790:	sub	x0, x29, #0x88
  415794:	bl	401f30 <__cmsg_nxthdr@plt>
  415798:	str	x0, [sp, #72]
  41579c:	b	41573c <ferror@plt+0x1326c>
  4157a0:	add	x8, sp, #0x2, lsl #12
  4157a4:	add	x8, x8, #0x58
  4157a8:	ldr	x9, [sp, #40]
  4157ac:	str	x8, [x9, #88]
  4157b0:	ldr	x8, [sp, #40]
  4157b4:	ldrsw	x9, [x8, #100]
  4157b8:	cmp	x9, #0x10
  4157bc:	b.cc	4158dc <ferror@plt+0x1340c>  // b.lo, b.ul, b.last
  4157c0:	ldr	x8, [sp, #40]
  4157c4:	ldr	x9, [x8, #88]
  4157c8:	ldr	w10, [x9]
  4157cc:	str	w10, [sp, #56]
  4157d0:	ldrsw	x9, [sp, #56]
  4157d4:	subs	x9, x9, #0x10
  4157d8:	str	w9, [sp, #52]
  4157dc:	ldr	w9, [sp, #52]
  4157e0:	cmp	w9, #0x0
  4157e4:	cset	w9, lt  // lt = tstop
  4157e8:	tbnz	w9, #0, 415800 <ferror@plt+0x13330>
  4157ec:	ldr	w8, [sp, #56]
  4157f0:	ldr	x9, [sp, #40]
  4157f4:	ldr	w10, [x9, #100]
  4157f8:	cmp	w8, w10
  4157fc:	b.le	415858 <ferror@plt+0x13388>
  415800:	ldr	x8, [sp, #40]
  415804:	ldr	w9, [x8, #48]
  415808:	and	w9, w9, #0x20
  41580c:	cbz	w9, 415834 <ferror@plt+0x13364>
  415810:	ldr	x8, [sp, #32]
  415814:	ldr	x0, [x8]
  415818:	adrp	x1, 419000 <ferror@plt+0x16b30>
  41581c:	add	x1, x1, #0x78
  415820:	bl	4024a0 <fprintf@plt>
  415824:	mov	w9, #0xffffffff            	// #-1
  415828:	ldr	x8, [sp, #40]
  41582c:	str	w9, [x8, #132]
  415830:	b	41593c <ferror@plt+0x1346c>
  415834:	ldr	x8, [sp, #32]
  415838:	ldr	x0, [x8]
  41583c:	ldr	w2, [sp, #56]
  415840:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415844:	add	x1, x1, #0x8b
  415848:	bl	4024a0 <fprintf@plt>
  41584c:	mov	w9, #0x1                   	// #1
  415850:	mov	w0, w9
  415854:	bl	401f00 <exit@plt>
  415858:	ldr	x8, [sp, #40]
  41585c:	ldr	x9, [x8, #112]
  415860:	ldr	x1, [x8, #88]
  415864:	ldr	x2, [x8, #104]
  415868:	add	x0, sp, #0x54
  41586c:	blr	x9
  415870:	str	w0, [sp, #60]
  415874:	ldr	w10, [sp, #60]
  415878:	cmp	w10, #0x0
  41587c:	cset	w10, ge  // ge = tcont
  415880:	tbnz	w10, #0, 415894 <ferror@plt+0x133c4>
  415884:	ldr	w8, [sp, #60]
  415888:	ldr	x9, [sp, #40]
  41588c:	str	w8, [x9, #132]
  415890:	b	41593c <ferror@plt+0x1346c>
  415894:	ldr	w8, [sp, #56]
  415898:	add	w8, w8, #0x4
  41589c:	subs	w8, w8, #0x1
  4158a0:	and	w8, w8, #0xfffffffc
  4158a4:	ldr	x9, [sp, #40]
  4158a8:	ldr	w10, [x9, #100]
  4158ac:	subs	w8, w10, w8
  4158b0:	str	w8, [x9, #100]
  4158b4:	ldr	x11, [x9, #88]
  4158b8:	ldr	w8, [sp, #56]
  4158bc:	add	w8, w8, #0x4
  4158c0:	subs	w8, w8, #0x1
  4158c4:	and	w8, w8, #0xfffffffc
  4158c8:	mov	w12, w8
  4158cc:	ubfx	x12, x12, #0, #32
  4158d0:	add	x11, x11, x12
  4158d4:	str	x11, [x9, #88]
  4158d8:	b	4157b0 <ferror@plt+0x132e0>
  4158dc:	ldr	x8, [sp, #40]
  4158e0:	ldr	w9, [x8, #48]
  4158e4:	and	w9, w9, #0x20
  4158e8:	cbz	w9, 415904 <ferror@plt+0x13434>
  4158ec:	ldr	x8, [sp, #32]
  4158f0:	ldr	x0, [x8]
  4158f4:	adrp	x1, 419000 <ferror@plt+0x16b30>
  4158f8:	add	x1, x1, #0xa9
  4158fc:	bl	4024a0 <fprintf@plt>
  415900:	b	4155c4 <ferror@plt+0x130f4>
  415904:	ldr	x8, [sp, #40]
  415908:	ldr	w9, [x8, #100]
  41590c:	cbz	w9, 415938 <ferror@plt+0x13468>
  415910:	ldr	x8, [sp, #32]
  415914:	ldr	x0, [x8]
  415918:	ldr	x9, [sp, #40]
  41591c:	ldr	w2, [x9, #100]
  415920:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415924:	add	x1, x1, #0xbc
  415928:	bl	4024a0 <fprintf@plt>
  41592c:	mov	w10, #0x1                   	// #1
  415930:	mov	w0, w10
  415934:	bl	401f00 <exit@plt>
  415938:	b	4155c4 <ferror@plt+0x130f4>
  41593c:	ldr	x8, [sp, #40]
  415940:	ldr	w0, [x8, #132]
  415944:	add	sp, sp, #0x6, lsl #12
  415948:	add	sp, sp, #0xe0
  41594c:	ldr	x28, [sp, #16]
  415950:	ldp	x29, x30, [sp], #32
  415954:	ret
  415958:	stp	x29, x30, [sp, #-32]!
  41595c:	str	x28, [sp, #16]
  415960:	mov	x29, sp
  415964:	sub	sp, sp, #0x4, lsl #12
  415968:	sub	sp, sp, #0x70
  41596c:	sub	x8, x29, #0x28
  415970:	adrp	x9, 429000 <ferror@plt+0x26b30>
  415974:	ldr	x9, [x9, #3992]
  415978:	add	x10, sp, #0x48
  41597c:	str	x0, [x8, #24]
  415980:	str	x1, [x8, #16]
  415984:	str	x2, [x8, #8]
  415988:	str	x10, [sp, #64]
  41598c:	str	x8, [sp, #40]
  415990:	str	x9, [sp, #32]
  415994:	ldr	x8, [sp, #40]
  415998:	ldr	x3, [x8, #24]
  41599c:	add	x0, sp, #0x48
  4159a0:	mov	x1, #0x1                   	// #1
  4159a4:	mov	x2, #0x10                  	// #16
  4159a8:	bl	402260 <fread@plt>
  4159ac:	ldr	x8, [sp, #40]
  4159b0:	str	x0, [x8]
  4159b4:	ldr	x9, [x8]
  4159b8:	cbnz	x9, 4159d8 <ferror@plt+0x13508>
  4159bc:	ldr	x8, [sp, #40]
  4159c0:	ldr	x0, [x8, #24]
  4159c4:	bl	402200 <feof@plt>
  4159c8:	cbz	w0, 4159d8 <ferror@plt+0x13508>
  4159cc:	ldr	x8, [sp, #40]
  4159d0:	str	wzr, [x8, #36]
  4159d4:	b	415bb0 <ferror@plt+0x136e0>
  4159d8:	ldr	x8, [sp, #40]
  4159dc:	ldr	x9, [x8]
  4159e0:	cmp	x9, #0x10
  4159e4:	b.eq	415a38 <ferror@plt+0x13568>  // b.none
  4159e8:	ldr	x8, [sp, #40]
  4159ec:	ldr	x0, [x8, #24]
  4159f0:	bl	4024d0 <ferror@plt>
  4159f4:	cbz	w0, 415a04 <ferror@plt+0x13534>
  4159f8:	adrp	x0, 419000 <ferror@plt+0x16b30>
  4159fc:	add	x0, x0, #0xd3
  415a00:	bl	401f20 <perror@plt>
  415a04:	ldr	x8, [sp, #40]
  415a08:	ldr	x0, [x8, #24]
  415a0c:	bl	402200 <feof@plt>
  415a10:	cbz	w0, 415a28 <ferror@plt+0x13558>
  415a14:	ldr	x8, [sp, #32]
  415a18:	ldr	x0, [x8]
  415a1c:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415a20:	add	x1, x1, #0xe9
  415a24:	bl	4024a0 <fprintf@plt>
  415a28:	mov	w8, #0xffffffff            	// #-1
  415a2c:	ldr	x9, [sp, #40]
  415a30:	str	w8, [x9, #36]
  415a34:	b	415bb0 <ferror@plt+0x136e0>
  415a38:	ldr	x8, [sp, #64]
  415a3c:	ldr	w9, [x8]
  415a40:	str	w9, [sp, #56]
  415a44:	ldrsw	x8, [sp, #56]
  415a48:	subs	x8, x8, #0x10
  415a4c:	str	w8, [sp, #52]
  415a50:	ldr	w8, [sp, #52]
  415a54:	cmp	w8, #0x0
  415a58:	cset	w8, lt  // lt = tstop
  415a5c:	tbnz	w8, #0, 415a6c <ferror@plt+0x1359c>
  415a60:	ldrsw	x8, [sp, #56]
  415a64:	cmp	x8, #0x4, lsl #12
  415a68:	b.ls	415ac0 <ferror@plt+0x135f0>  // b.plast
  415a6c:	ldr	x8, [sp, #32]
  415a70:	ldr	x0, [x8]
  415a74:	ldr	w2, [sp, #56]
  415a78:	ldr	x9, [sp, #40]
  415a7c:	ldr	x10, [x9, #24]
  415a80:	str	x0, [sp, #24]
  415a84:	mov	x0, x10
  415a88:	str	w2, [sp, #20]
  415a8c:	bl	401fb0 <ftell@plt>
  415a90:	ldr	x8, [sp, #24]
  415a94:	str	x0, [sp, #8]
  415a98:	mov	x0, x8
  415a9c:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415aa0:	add	x1, x1, #0x10c
  415aa4:	ldr	w2, [sp, #20]
  415aa8:	ldr	x3, [sp, #8]
  415aac:	bl	4024a0 <fprintf@plt>
  415ab0:	mov	w11, #0xffffffff            	// #-1
  415ab4:	ldr	x8, [sp, #40]
  415ab8:	str	w11, [x8, #36]
  415abc:	b	415bb0 <ferror@plt+0x136e0>
  415ac0:	ldr	x8, [sp, #64]
  415ac4:	add	x0, x8, #0x10
  415ac8:	ldr	w9, [sp, #52]
  415acc:	add	w9, w9, #0x4
  415ad0:	subs	w9, w9, #0x1
  415ad4:	and	w9, w9, #0xfffffffc
  415ad8:	mov	w8, w9
  415adc:	ubfx	x2, x8, #0, #32
  415ae0:	ldr	x8, [sp, #40]
  415ae4:	ldr	x3, [x8, #24]
  415ae8:	mov	x1, #0x1                   	// #1
  415aec:	bl	402260 <fread@plt>
  415af0:	ldr	x8, [sp, #40]
  415af4:	str	x0, [x8]
  415af8:	ldr	x10, [x8]
  415afc:	ldr	w9, [sp, #52]
  415b00:	add	w9, w9, #0x4
  415b04:	subs	w9, w9, #0x1
  415b08:	and	w9, w9, #0xfffffffc
  415b0c:	mov	w11, w9
  415b10:	ubfx	x11, x11, #0, #32
  415b14:	cmp	x10, x11
  415b18:	b.eq	415b6c <ferror@plt+0x1369c>  // b.none
  415b1c:	ldr	x8, [sp, #40]
  415b20:	ldr	x0, [x8, #24]
  415b24:	bl	4024d0 <ferror@plt>
  415b28:	cbz	w0, 415b38 <ferror@plt+0x13668>
  415b2c:	adrp	x0, 419000 <ferror@plt+0x16b30>
  415b30:	add	x0, x0, #0xd3
  415b34:	bl	401f20 <perror@plt>
  415b38:	ldr	x8, [sp, #40]
  415b3c:	ldr	x0, [x8, #24]
  415b40:	bl	402200 <feof@plt>
  415b44:	cbz	w0, 415b5c <ferror@plt+0x1368c>
  415b48:	ldr	x8, [sp, #32]
  415b4c:	ldr	x0, [x8]
  415b50:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415b54:	add	x1, x1, #0xe9
  415b58:	bl	4024a0 <fprintf@plt>
  415b5c:	mov	w8, #0xffffffff            	// #-1
  415b60:	ldr	x9, [sp, #40]
  415b64:	str	w8, [x9, #36]
  415b68:	b	415bb0 <ferror@plt+0x136e0>
  415b6c:	ldr	x8, [sp, #40]
  415b70:	ldr	x9, [x8, #16]
  415b74:	ldr	x1, [sp, #64]
  415b78:	ldr	x2, [x8, #8]
  415b7c:	mov	x10, xzr
  415b80:	mov	x0, x10
  415b84:	blr	x9
  415b88:	str	w0, [sp, #60]
  415b8c:	ldr	w11, [sp, #60]
  415b90:	cmp	w11, #0x0
  415b94:	cset	w11, ge  // ge = tcont
  415b98:	tbnz	w11, #0, 415bac <ferror@plt+0x136dc>
  415b9c:	ldr	w8, [sp, #60]
  415ba0:	ldr	x9, [sp, #40]
  415ba4:	str	w8, [x9, #36]
  415ba8:	b	415bb0 <ferror@plt+0x136e0>
  415bac:	b	415994 <ferror@plt+0x134c4>
  415bb0:	ldr	x8, [sp, #40]
  415bb4:	ldr	w0, [x8, #36]
  415bb8:	add	sp, sp, #0x4, lsl #12
  415bbc:	add	sp, sp, #0x70
  415bc0:	ldr	x28, [sp, #16]
  415bc4:	ldp	x29, x30, [sp], #32
  415bc8:	ret
  415bcc:	sub	sp, sp, #0x20
  415bd0:	stp	x29, x30, [sp, #16]
  415bd4:	add	x29, sp, #0x10
  415bd8:	mov	x8, xzr
  415bdc:	mov	w9, wzr
  415be0:	str	x0, [sp, #8]
  415be4:	str	w1, [sp, #4]
  415be8:	str	w2, [sp]
  415bec:	ldr	x0, [sp, #8]
  415bf0:	ldr	w1, [sp, #4]
  415bf4:	ldr	w2, [sp]
  415bf8:	mov	x3, x8
  415bfc:	mov	w4, w9
  415c00:	bl	415c10 <ferror@plt+0x13740>
  415c04:	ldp	x29, x30, [sp, #16]
  415c08:	add	sp, sp, #0x20
  415c0c:	ret
  415c10:	sub	sp, sp, #0x40
  415c14:	stp	x29, x30, [sp, #48]
  415c18:	add	x29, sp, #0x30
  415c1c:	stur	x0, [x29, #-16]
  415c20:	stur	w1, [x29, #-20]
  415c24:	str	w2, [sp, #24]
  415c28:	str	x3, [sp, #16]
  415c2c:	str	w4, [sp, #12]
  415c30:	ldrsw	x8, [sp, #12]
  415c34:	add	x8, x8, #0x4
  415c38:	str	w8, [sp, #8]
  415c3c:	ldur	x9, [x29, #-16]
  415c40:	ldr	w8, [x9]
  415c44:	add	w8, w8, #0x4
  415c48:	subs	w8, w8, #0x1
  415c4c:	and	w8, w8, #0xfffffffc
  415c50:	ldr	w10, [sp, #8]
  415c54:	add	w10, w10, #0x4
  415c58:	subs	w10, w10, #0x1
  415c5c:	and	w10, w10, #0xfffffffc
  415c60:	add	w8, w8, w10
  415c64:	ldur	w10, [x29, #-20]
  415c68:	cmp	w8, w10
  415c6c:	b.ls	415c98 <ferror@plt+0x137c8>  // b.plast
  415c70:	adrp	x8, 429000 <ferror@plt+0x26b30>
  415c74:	ldr	x8, [x8, #3992]
  415c78:	ldr	x0, [x8]
  415c7c:	ldur	w2, [x29, #-20]
  415c80:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415c84:	add	x1, x1, #0x12f
  415c88:	bl	4024a0 <fprintf@plt>
  415c8c:	mov	w9, #0xffffffff            	// #-1
  415c90:	stur	w9, [x29, #-4]
  415c94:	b	415d28 <ferror@plt+0x13858>
  415c98:	ldur	x8, [x29, #-16]
  415c9c:	ldur	x9, [x29, #-16]
  415ca0:	ldr	w10, [x9]
  415ca4:	add	w10, w10, #0x4
  415ca8:	subs	w10, w10, #0x1
  415cac:	and	w10, w10, #0xfffffffc
  415cb0:	mov	w9, w10
  415cb4:	ubfx	x9, x9, #0, #32
  415cb8:	add	x8, x8, x9
  415cbc:	str	x8, [sp]
  415cc0:	ldr	w10, [sp, #24]
  415cc4:	ldr	x8, [sp]
  415cc8:	strh	w10, [x8, #2]
  415ccc:	ldr	w10, [sp, #8]
  415cd0:	ldr	x8, [sp]
  415cd4:	strh	w10, [x8]
  415cd8:	ldr	w10, [sp, #12]
  415cdc:	cbz	w10, 415cf4 <ferror@plt+0x13824>
  415ce0:	ldr	x8, [sp]
  415ce4:	add	x0, x8, #0x4
  415ce8:	ldr	x1, [sp, #16]
  415cec:	ldrsw	x2, [sp, #12]
  415cf0:	bl	401ea0 <memcpy@plt>
  415cf4:	ldur	x8, [x29, #-16]
  415cf8:	ldr	w9, [x8]
  415cfc:	add	w9, w9, #0x4
  415d00:	subs	w9, w9, #0x1
  415d04:	and	w9, w9, #0xfffffffc
  415d08:	ldr	w10, [sp, #8]
  415d0c:	add	w10, w10, #0x4
  415d10:	subs	w10, w10, #0x1
  415d14:	and	w10, w10, #0xfffffffc
  415d18:	add	w9, w9, w10
  415d1c:	ldur	x8, [x29, #-16]
  415d20:	str	w9, [x8]
  415d24:	stur	wzr, [x29, #-4]
  415d28:	ldur	w0, [x29, #-4]
  415d2c:	ldp	x29, x30, [sp, #48]
  415d30:	add	sp, sp, #0x40
  415d34:	ret
  415d38:	sub	sp, sp, #0x30
  415d3c:	stp	x29, x30, [sp, #32]
  415d40:	add	x29, sp, #0x20
  415d44:	mov	w4, #0x1                   	// #1
  415d48:	add	x8, sp, #0xf
  415d4c:	stur	x0, [x29, #-8]
  415d50:	stur	w1, [x29, #-12]
  415d54:	str	w2, [sp, #16]
  415d58:	strb	w3, [sp, #15]
  415d5c:	ldur	x0, [x29, #-8]
  415d60:	ldur	w1, [x29, #-12]
  415d64:	ldr	w2, [sp, #16]
  415d68:	mov	x3, x8
  415d6c:	bl	415c10 <ferror@plt+0x13740>
  415d70:	ldp	x29, x30, [sp, #32]
  415d74:	add	sp, sp, #0x30
  415d78:	ret
  415d7c:	sub	sp, sp, #0x30
  415d80:	stp	x29, x30, [sp, #32]
  415d84:	add	x29, sp, #0x20
  415d88:	mov	w4, #0x2                   	// #2
  415d8c:	add	x8, sp, #0xe
  415d90:	stur	x0, [x29, #-8]
  415d94:	stur	w1, [x29, #-12]
  415d98:	str	w2, [sp, #16]
  415d9c:	strh	w3, [sp, #14]
  415da0:	ldur	x0, [x29, #-8]
  415da4:	ldur	w1, [x29, #-12]
  415da8:	ldr	w2, [sp, #16]
  415dac:	mov	x3, x8
  415db0:	bl	415c10 <ferror@plt+0x13740>
  415db4:	ldp	x29, x30, [sp, #32]
  415db8:	add	sp, sp, #0x30
  415dbc:	ret
  415dc0:	sub	sp, sp, #0x30
  415dc4:	stp	x29, x30, [sp, #32]
  415dc8:	add	x29, sp, #0x20
  415dcc:	mov	w4, #0x4                   	// #4
  415dd0:	add	x8, sp, #0xc
  415dd4:	stur	x0, [x29, #-8]
  415dd8:	stur	w1, [x29, #-12]
  415ddc:	str	w2, [sp, #16]
  415de0:	str	w3, [sp, #12]
  415de4:	ldur	x0, [x29, #-8]
  415de8:	ldur	w1, [x29, #-12]
  415dec:	ldr	w2, [sp, #16]
  415df0:	mov	x3, x8
  415df4:	bl	415c10 <ferror@plt+0x13740>
  415df8:	ldp	x29, x30, [sp, #32]
  415dfc:	add	sp, sp, #0x30
  415e00:	ret
  415e04:	sub	sp, sp, #0x30
  415e08:	stp	x29, x30, [sp, #32]
  415e0c:	add	x29, sp, #0x20
  415e10:	mov	w4, #0x8                   	// #8
  415e14:	add	x8, sp, #0x8
  415e18:	stur	x0, [x29, #-8]
  415e1c:	stur	w1, [x29, #-12]
  415e20:	str	w2, [sp, #16]
  415e24:	str	x3, [sp, #8]
  415e28:	ldur	x0, [x29, #-8]
  415e2c:	ldur	w1, [x29, #-12]
  415e30:	ldr	w2, [sp, #16]
  415e34:	mov	x3, x8
  415e38:	bl	415c10 <ferror@plt+0x13740>
  415e3c:	ldp	x29, x30, [sp, #32]
  415e40:	add	sp, sp, #0x30
  415e44:	ret
  415e48:	sub	sp, sp, #0x40
  415e4c:	stp	x29, x30, [sp, #48]
  415e50:	add	x29, sp, #0x30
  415e54:	stur	x0, [x29, #-8]
  415e58:	stur	w1, [x29, #-12]
  415e5c:	stur	w2, [x29, #-16]
  415e60:	str	x3, [sp, #24]
  415e64:	ldur	x0, [x29, #-8]
  415e68:	ldur	w1, [x29, #-12]
  415e6c:	ldur	w2, [x29, #-16]
  415e70:	ldr	x3, [sp, #24]
  415e74:	ldr	x8, [sp, #24]
  415e78:	str	x0, [sp, #16]
  415e7c:	mov	x0, x8
  415e80:	str	w1, [sp, #12]
  415e84:	str	w2, [sp, #8]
  415e88:	str	x3, [sp]
  415e8c:	bl	401ee0 <strlen@plt>
  415e90:	add	x8, x0, #0x1
  415e94:	ldr	x0, [sp, #16]
  415e98:	ldr	w1, [sp, #12]
  415e9c:	ldr	w2, [sp, #8]
  415ea0:	ldr	x3, [sp]
  415ea4:	mov	w4, w8
  415ea8:	bl	415c10 <ferror@plt+0x13740>
  415eac:	ldp	x29, x30, [sp, #48]
  415eb0:	add	sp, sp, #0x40
  415eb4:	ret
  415eb8:	sub	sp, sp, #0x40
  415ebc:	stp	x29, x30, [sp, #48]
  415ec0:	add	x29, sp, #0x30
  415ec4:	stur	x0, [x29, #-16]
  415ec8:	stur	w1, [x29, #-20]
  415ecc:	str	x2, [sp, #16]
  415ed0:	str	w3, [sp, #12]
  415ed4:	ldur	x8, [x29, #-16]
  415ed8:	ldr	w9, [x8]
  415edc:	add	w9, w9, #0x4
  415ee0:	subs	w9, w9, #0x1
  415ee4:	and	w9, w9, #0xfffffffc
  415ee8:	ldr	w10, [sp, #12]
  415eec:	add	w10, w10, #0x4
  415ef0:	subs	w10, w10, #0x1
  415ef4:	and	w10, w10, #0xfffffffc
  415ef8:	add	w9, w9, w10
  415efc:	ldur	w10, [x29, #-20]
  415f00:	cmp	w9, w10
  415f04:	b.ls	415f30 <ferror@plt+0x13a60>  // b.plast
  415f08:	adrp	x8, 429000 <ferror@plt+0x26b30>
  415f0c:	ldr	x8, [x8, #3992]
  415f10:	ldr	x0, [x8]
  415f14:	ldur	w2, [x29, #-20]
  415f18:	adrp	x1, 419000 <ferror@plt+0x16b30>
  415f1c:	add	x1, x1, #0x15e
  415f20:	bl	4024a0 <fprintf@plt>
  415f24:	mov	w9, #0xffffffff            	// #-1
  415f28:	stur	w9, [x29, #-4]
  415f2c:	b	415fec <ferror@plt+0x13b1c>
  415f30:	ldur	x8, [x29, #-16]
  415f34:	ldur	x9, [x29, #-16]
  415f38:	ldr	w10, [x9]
  415f3c:	add	w10, w10, #0x4
  415f40:	subs	w10, w10, #0x1
  415f44:	and	w10, w10, #0xfffffffc
  415f48:	mov	w9, w10
  415f4c:	ubfx	x9, x9, #0, #32
  415f50:	add	x0, x8, x9
  415f54:	ldr	x1, [sp, #16]
  415f58:	ldrsw	x2, [sp, #12]
  415f5c:	bl	401ea0 <memcpy@plt>
  415f60:	ldur	x8, [x29, #-16]
  415f64:	ldur	x9, [x29, #-16]
  415f68:	ldr	w10, [x9]
  415f6c:	add	w10, w10, #0x4
  415f70:	subs	w10, w10, #0x1
  415f74:	and	w10, w10, #0xfffffffc
  415f78:	mov	w9, w10
  415f7c:	ubfx	x9, x9, #0, #32
  415f80:	add	x8, x8, x9
  415f84:	ldrsw	x9, [sp, #12]
  415f88:	add	x0, x8, x9
  415f8c:	ldr	w10, [sp, #12]
  415f90:	add	w10, w10, #0x4
  415f94:	subs	w10, w10, #0x1
  415f98:	and	w10, w10, #0xfffffffc
  415f9c:	ldr	w11, [sp, #12]
  415fa0:	subs	w10, w10, w11
  415fa4:	mov	w8, w10
  415fa8:	ubfx	x2, x8, #0, #32
  415fac:	mov	w10, wzr
  415fb0:	mov	w1, w10
  415fb4:	bl	402100 <memset@plt>
  415fb8:	ldur	x8, [x29, #-16]
  415fbc:	ldr	w10, [x8]
  415fc0:	add	w10, w10, #0x4
  415fc4:	subs	w10, w10, #0x1
  415fc8:	and	w10, w10, #0xfffffffc
  415fcc:	ldr	w11, [sp, #12]
  415fd0:	add	w11, w11, #0x4
  415fd4:	subs	w11, w11, #0x1
  415fd8:	and	w11, w11, #0xfffffffc
  415fdc:	add	w10, w10, w11
  415fe0:	ldur	x8, [x29, #-16]
  415fe4:	str	w10, [x8]
  415fe8:	stur	wzr, [x29, #-4]
  415fec:	ldur	w0, [x29, #-4]
  415ff0:	ldp	x29, x30, [sp, #48]
  415ff4:	add	sp, sp, #0x40
  415ff8:	ret
  415ffc:	sub	sp, sp, #0x30
  416000:	stp	x29, x30, [sp, #32]
  416004:	add	x29, sp, #0x20
  416008:	mov	x8, xzr
  41600c:	mov	w9, wzr
  416010:	stur	x0, [x29, #-8]
  416014:	stur	w1, [x29, #-12]
  416018:	str	w2, [sp, #16]
  41601c:	ldur	x10, [x29, #-8]
  416020:	ldur	x11, [x29, #-8]
  416024:	ldr	w12, [x11]
  416028:	add	w12, w12, #0x4
  41602c:	subs	w12, w12, #0x1
  416030:	and	w12, w12, #0xfffffffc
  416034:	mov	w11, w12
  416038:	ubfx	x11, x11, #0, #32
  41603c:	add	x10, x10, x11
  416040:	str	x10, [sp, #8]
  416044:	ldur	x0, [x29, #-8]
  416048:	ldur	w1, [x29, #-12]
  41604c:	ldr	w2, [sp, #16]
  416050:	mov	x3, x8
  416054:	mov	w4, w9
  416058:	bl	415c10 <ferror@plt+0x13740>
  41605c:	ldr	x8, [sp, #8]
  416060:	mov	x0, x8
  416064:	ldp	x29, x30, [sp, #32]
  416068:	add	sp, sp, #0x30
  41606c:	ret
  416070:	sub	sp, sp, #0x10
  416074:	str	x0, [sp, #8]
  416078:	str	x1, [sp]
  41607c:	ldr	x8, [sp, #8]
  416080:	ldr	x9, [sp, #8]
  416084:	ldr	w10, [x9]
  416088:	add	w10, w10, #0x4
  41608c:	subs	w10, w10, #0x1
  416090:	and	w10, w10, #0xfffffffc
  416094:	mov	w9, w10
  416098:	ubfx	x9, x9, #0, #32
  41609c:	add	x8, x8, x9
  4160a0:	ldr	x9, [sp]
  4160a4:	subs	x8, x8, x9
  4160a8:	ldr	x9, [sp]
  4160ac:	strh	w8, [x9]
  4160b0:	ldr	x9, [sp, #8]
  4160b4:	ldr	w0, [x9]
  4160b8:	add	sp, sp, #0x10
  4160bc:	ret
  4160c0:	sub	sp, sp, #0x40
  4160c4:	stp	x29, x30, [sp, #48]
  4160c8:	add	x29, sp, #0x30
  4160cc:	stur	x0, [x29, #-8]
  4160d0:	stur	w1, [x29, #-12]
  4160d4:	stur	w2, [x29, #-16]
  4160d8:	str	x3, [sp, #24]
  4160dc:	str	w4, [sp, #20]
  4160e0:	ldur	x8, [x29, #-8]
  4160e4:	ldur	x9, [x29, #-8]
  4160e8:	ldr	w10, [x9]
  4160ec:	add	w10, w10, #0x4
  4160f0:	subs	w10, w10, #0x1
  4160f4:	and	w10, w10, #0xfffffffc
  4160f8:	mov	w9, w10
  4160fc:	ubfx	x9, x9, #0, #32
  416100:	add	x8, x8, x9
  416104:	str	x8, [sp, #8]
  416108:	ldur	x0, [x29, #-8]
  41610c:	ldur	w1, [x29, #-12]
  416110:	ldur	w2, [x29, #-16]
  416114:	ldr	x3, [sp, #24]
  416118:	ldr	w4, [sp, #20]
  41611c:	bl	415c10 <ferror@plt+0x13740>
  416120:	ldur	x8, [x29, #-8]
  416124:	ldur	w1, [x29, #-12]
  416128:	ldur	w2, [x29, #-16]
  41612c:	mov	x0, x8
  416130:	bl	415ffc <ferror@plt+0x13b2c>
  416134:	ldr	x8, [sp, #8]
  416138:	mov	x0, x8
  41613c:	ldp	x29, x30, [sp, #48]
  416140:	add	sp, sp, #0x40
  416144:	ret
  416148:	sub	sp, sp, #0x30
  41614c:	stp	x29, x30, [sp, #32]
  416150:	add	x29, sp, #0x20
  416154:	stur	x0, [x29, #-8]
  416158:	str	x1, [sp, #16]
  41615c:	ldr	x8, [sp, #16]
  416160:	ldr	x9, [sp, #16]
  416164:	ldrh	w10, [x9]
  416168:	add	w10, w10, #0x4
  41616c:	subs	w10, w10, #0x1
  416170:	and	w10, w10, #0xfffffffc
  416174:	mov	w9, w10
  416178:	ubfx	x9, x9, #0, #32
  41617c:	add	x8, x8, x9
  416180:	str	x8, [sp, #8]
  416184:	ldur	x8, [x29, #-8]
  416188:	ldur	x9, [x29, #-8]
  41618c:	ldr	w10, [x9]
  416190:	add	w10, w10, #0x4
  416194:	subs	w10, w10, #0x1
  416198:	and	w10, w10, #0xfffffffc
  41619c:	mov	w9, w10
  4161a0:	ubfx	x9, x9, #0, #32
  4161a4:	add	x8, x8, x9
  4161a8:	ldr	x9, [sp, #16]
  4161ac:	subs	x8, x8, x9
  4161b0:	ldr	x9, [sp, #16]
  4161b4:	strh	w8, [x9]
  4161b8:	ldur	x0, [x29, #-8]
  4161bc:	ldr	x1, [sp, #8]
  4161c0:	bl	416070 <ferror@plt+0x13ba0>
  4161c4:	ldur	x9, [x29, #-8]
  4161c8:	ldr	w8, [x9]
  4161cc:	mov	w0, w8
  4161d0:	ldp	x29, x30, [sp, #32]
  4161d4:	add	sp, sp, #0x30
  4161d8:	ret
  4161dc:	sub	sp, sp, #0x40
  4161e0:	stp	x29, x30, [sp, #48]
  4161e4:	add	x29, sp, #0x30
  4161e8:	mov	w8, #0x8                   	// #8
  4161ec:	stur	x0, [x29, #-16]
  4161f0:	stur	w1, [x29, #-20]
  4161f4:	str	w2, [sp, #24]
  4161f8:	str	w3, [sp, #20]
  4161fc:	str	w8, [sp, #16]
  416200:	ldur	x9, [x29, #-16]
  416204:	ldrh	w8, [x9]
  416208:	add	w8, w8, #0x4
  41620c:	subs	w8, w8, #0x1
  416210:	and	w8, w8, #0xfffffffc
  416214:	ldr	w10, [sp, #16]
  416218:	add	w8, w8, w10
  41621c:	ldur	w10, [x29, #-20]
  416220:	cmp	w8, w10
  416224:	b.ls	416250 <ferror@plt+0x13d80>  // b.plast
  416228:	adrp	x8, 429000 <ferror@plt+0x26b30>
  41622c:	ldr	x8, [x8, #3992]
  416230:	ldr	x0, [x8]
  416234:	ldur	w2, [x29, #-20]
  416238:	adrp	x1, 419000 <ferror@plt+0x16b30>
  41623c:	add	x1, x1, #0x18c
  416240:	bl	4024a0 <fprintf@plt>
  416244:	mov	w9, #0xffffffff            	// #-1
  416248:	stur	w9, [x29, #-4]
  41624c:	b	4162c4 <ferror@plt+0x13df4>
  416250:	ldur	x8, [x29, #-16]
  416254:	ldur	x9, [x29, #-16]
  416258:	ldrh	w10, [x9]
  41625c:	add	w10, w10, #0x4
  416260:	subs	w10, w10, #0x1
  416264:	and	w10, w10, #0xfffffffc
  416268:	mov	w9, w10
  41626c:	ubfx	x9, x9, #0, #32
  416270:	add	x8, x8, x9
  416274:	str	x8, [sp, #8]
  416278:	ldr	w10, [sp, #24]
  41627c:	ldr	x8, [sp, #8]
  416280:	strh	w10, [x8, #2]
  416284:	ldr	w10, [sp, #16]
  416288:	ldr	x8, [sp, #8]
  41628c:	strh	w10, [x8]
  416290:	ldr	x8, [sp, #8]
  416294:	ldr	w10, [sp, #20]
  416298:	str	w10, [x8, #4]
  41629c:	ldur	x8, [x29, #-16]
  4162a0:	ldrh	w10, [x8]
  4162a4:	add	w10, w10, #0x4
  4162a8:	subs	w10, w10, #0x1
  4162ac:	and	w10, w10, #0xfffffffc
  4162b0:	ldr	w11, [sp, #16]
  4162b4:	add	w10, w10, w11
  4162b8:	ldur	x8, [x29, #-16]
  4162bc:	strh	w10, [x8]
  4162c0:	stur	wzr, [x29, #-4]
  4162c4:	ldur	w0, [x29, #-4]
  4162c8:	ldp	x29, x30, [sp, #48]
  4162cc:	add	sp, sp, #0x40
  4162d0:	ret
  4162d4:	sub	sp, sp, #0x50
  4162d8:	stp	x29, x30, [sp, #64]
  4162dc:	add	x29, sp, #0x40
  4162e0:	stur	x0, [x29, #-16]
  4162e4:	stur	w1, [x29, #-20]
  4162e8:	stur	w2, [x29, #-24]
  4162ec:	str	x3, [sp, #32]
  4162f0:	str	w4, [sp, #28]
  4162f4:	ldrsw	x8, [sp, #28]
  4162f8:	add	x8, x8, #0x4
  4162fc:	str	w8, [sp, #12]
  416300:	ldur	x9, [x29, #-16]
  416304:	ldrh	w8, [x9]
  416308:	add	w8, w8, #0x4
  41630c:	subs	w8, w8, #0x1
  416310:	and	w8, w8, #0xfffffffc
  416314:	ldr	w10, [sp, #12]
  416318:	add	w10, w10, #0x4
  41631c:	subs	w10, w10, #0x1
  416320:	and	w10, w10, #0xfffffffc
  416324:	add	w8, w8, w10
  416328:	ldur	w10, [x29, #-20]
  41632c:	cmp	w8, w10
  416330:	b.ls	41635c <ferror@plt+0x13e8c>  // b.plast
  416334:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416338:	ldr	x8, [x8, #3992]
  41633c:	ldr	x0, [x8]
  416340:	ldur	w2, [x29, #-20]
  416344:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416348:	add	x1, x1, #0x1c1
  41634c:	bl	4024a0 <fprintf@plt>
  416350:	mov	w9, #0xffffffff            	// #-1
  416354:	stur	w9, [x29, #-4]
  416358:	b	4163ec <ferror@plt+0x13f1c>
  41635c:	ldur	x8, [x29, #-16]
  416360:	ldur	x9, [x29, #-16]
  416364:	ldrh	w10, [x9]
  416368:	add	w10, w10, #0x4
  41636c:	subs	w10, w10, #0x1
  416370:	and	w10, w10, #0xfffffffc
  416374:	mov	w9, w10
  416378:	ubfx	x9, x9, #0, #32
  41637c:	add	x8, x8, x9
  416380:	str	x8, [sp, #16]
  416384:	ldur	w10, [x29, #-24]
  416388:	ldr	x8, [sp, #16]
  41638c:	strh	w10, [x8, #2]
  416390:	ldr	w10, [sp, #12]
  416394:	ldr	x8, [sp, #16]
  416398:	strh	w10, [x8]
  41639c:	ldr	w10, [sp, #28]
  4163a0:	cbz	w10, 4163b8 <ferror@plt+0x13ee8>
  4163a4:	ldr	x8, [sp, #16]
  4163a8:	add	x0, x8, #0x4
  4163ac:	ldr	x1, [sp, #32]
  4163b0:	ldrsw	x2, [sp, #28]
  4163b4:	bl	401ea0 <memcpy@plt>
  4163b8:	ldur	x8, [x29, #-16]
  4163bc:	ldrh	w9, [x8]
  4163c0:	add	w9, w9, #0x4
  4163c4:	subs	w9, w9, #0x1
  4163c8:	and	w9, w9, #0xfffffffc
  4163cc:	ldr	w10, [sp, #12]
  4163d0:	add	w10, w10, #0x4
  4163d4:	subs	w10, w10, #0x1
  4163d8:	and	w10, w10, #0xfffffffc
  4163dc:	add	w9, w9, w10
  4163e0:	ldur	x8, [x29, #-16]
  4163e4:	strh	w9, [x8]
  4163e8:	stur	wzr, [x29, #-4]
  4163ec:	ldur	w0, [x29, #-4]
  4163f0:	ldp	x29, x30, [sp, #64]
  4163f4:	add	sp, sp, #0x50
  4163f8:	ret
  4163fc:	sub	sp, sp, #0x30
  416400:	stp	x29, x30, [sp, #32]
  416404:	add	x29, sp, #0x20
  416408:	mov	w4, #0x1                   	// #1
  41640c:	add	x8, sp, #0xf
  416410:	stur	x0, [x29, #-8]
  416414:	stur	w1, [x29, #-12]
  416418:	str	w2, [sp, #16]
  41641c:	strb	w3, [sp, #15]
  416420:	ldur	x0, [x29, #-8]
  416424:	ldur	w1, [x29, #-12]
  416428:	ldr	w2, [sp, #16]
  41642c:	mov	x3, x8
  416430:	bl	4162d4 <ferror@plt+0x13e04>
  416434:	ldp	x29, x30, [sp, #32]
  416438:	add	sp, sp, #0x30
  41643c:	ret
  416440:	sub	sp, sp, #0x30
  416444:	stp	x29, x30, [sp, #32]
  416448:	add	x29, sp, #0x20
  41644c:	mov	w4, #0x2                   	// #2
  416450:	add	x8, sp, #0xe
  416454:	stur	x0, [x29, #-8]
  416458:	stur	w1, [x29, #-12]
  41645c:	str	w2, [sp, #16]
  416460:	strh	w3, [sp, #14]
  416464:	ldur	x0, [x29, #-8]
  416468:	ldur	w1, [x29, #-12]
  41646c:	ldr	w2, [sp, #16]
  416470:	mov	x3, x8
  416474:	bl	4162d4 <ferror@plt+0x13e04>
  416478:	ldp	x29, x30, [sp, #32]
  41647c:	add	sp, sp, #0x30
  416480:	ret
  416484:	sub	sp, sp, #0x30
  416488:	stp	x29, x30, [sp, #32]
  41648c:	add	x29, sp, #0x20
  416490:	mov	w4, #0x8                   	// #8
  416494:	add	x8, sp, #0x8
  416498:	stur	x0, [x29, #-8]
  41649c:	stur	w1, [x29, #-12]
  4164a0:	str	w2, [sp, #16]
  4164a4:	str	x3, [sp, #8]
  4164a8:	ldur	x0, [x29, #-8]
  4164ac:	ldur	w1, [x29, #-12]
  4164b0:	ldr	w2, [sp, #16]
  4164b4:	mov	x3, x8
  4164b8:	bl	4162d4 <ferror@plt+0x13e04>
  4164bc:	ldp	x29, x30, [sp, #32]
  4164c0:	add	sp, sp, #0x30
  4164c4:	ret
  4164c8:	sub	sp, sp, #0x30
  4164cc:	stp	x29, x30, [sp, #32]
  4164d0:	add	x29, sp, #0x20
  4164d4:	mov	x8, xzr
  4164d8:	mov	w9, wzr
  4164dc:	stur	x0, [x29, #-8]
  4164e0:	stur	w1, [x29, #-12]
  4164e4:	str	w2, [sp, #16]
  4164e8:	ldur	x10, [x29, #-8]
  4164ec:	ldur	x11, [x29, #-8]
  4164f0:	ldrh	w12, [x11]
  4164f4:	add	w12, w12, #0x4
  4164f8:	subs	w12, w12, #0x1
  4164fc:	and	w12, w12, #0xfffffffc
  416500:	mov	w11, w12
  416504:	ubfx	x11, x11, #0, #32
  416508:	add	x10, x10, x11
  41650c:	str	x10, [sp, #8]
  416510:	ldur	x0, [x29, #-8]
  416514:	ldur	w1, [x29, #-12]
  416518:	ldr	w2, [sp, #16]
  41651c:	mov	x3, x8
  416520:	mov	w4, w9
  416524:	bl	4162d4 <ferror@plt+0x13e04>
  416528:	ldr	x8, [sp, #8]
  41652c:	ldrh	w9, [x8, #2]
  416530:	orr	w9, w9, #0x8000
  416534:	strh	w9, [x8, #2]
  416538:	ldr	x8, [sp, #8]
  41653c:	mov	x0, x8
  416540:	ldp	x29, x30, [sp, #32]
  416544:	add	sp, sp, #0x30
  416548:	ret
  41654c:	sub	sp, sp, #0x10
  416550:	str	x0, [sp, #8]
  416554:	str	x1, [sp]
  416558:	ldr	x8, [sp, #8]
  41655c:	ldr	x9, [sp, #8]
  416560:	ldrh	w10, [x9]
  416564:	add	w10, w10, #0x4
  416568:	subs	w10, w10, #0x1
  41656c:	and	w10, w10, #0xfffffffc
  416570:	mov	w9, w10
  416574:	ubfx	x9, x9, #0, #32
  416578:	add	x8, x8, x9
  41657c:	ldr	x9, [sp]
  416580:	subs	x8, x8, x9
  416584:	ldr	x9, [sp]
  416588:	strh	w8, [x9]
  41658c:	ldr	x9, [sp, #8]
  416590:	ldrh	w0, [x9]
  416594:	add	sp, sp, #0x10
  416598:	ret
  41659c:	sub	sp, sp, #0x30
  4165a0:	stp	x29, x30, [sp, #32]
  4165a4:	add	x29, sp, #0x20
  4165a8:	stur	x0, [x29, #-8]
  4165ac:	stur	w1, [x29, #-12]
  4165b0:	str	x2, [sp, #8]
  4165b4:	str	w3, [sp, #4]
  4165b8:	ldur	x0, [x29, #-8]
  4165bc:	ldur	w1, [x29, #-12]
  4165c0:	ldr	x2, [sp, #8]
  4165c4:	ldr	w3, [sp, #4]
  4165c8:	mov	w8, wzr
  4165cc:	mov	w4, w8
  4165d0:	bl	4165e0 <ferror@plt+0x14110>
  4165d4:	ldp	x29, x30, [sp, #32]
  4165d8:	add	sp, sp, #0x30
  4165dc:	ret
  4165e0:	sub	sp, sp, #0x40
  4165e4:	stp	x29, x30, [sp, #48]
  4165e8:	add	x29, sp, #0x30
  4165ec:	mov	x8, #0x8                   	// #8
  4165f0:	mov	w9, wzr
  4165f4:	stur	x0, [x29, #-8]
  4165f8:	stur	w1, [x29, #-12]
  4165fc:	str	x2, [sp, #24]
  416600:	str	w3, [sp, #20]
  416604:	strh	w4, [sp, #18]
  416608:	ldur	x0, [x29, #-8]
  41660c:	ldur	w10, [x29, #-12]
  416610:	add	w10, w10, #0x1
  416614:	mov	w2, w10
  416618:	sxtw	x11, w2
  41661c:	mul	x2, x8, x11
  416620:	mov	w1, w9
  416624:	bl	402100 <memset@plt>
  416628:	ldr	w8, [sp, #20]
  41662c:	mov	w9, #0x0                   	// #0
  416630:	cmp	w8, #0x4
  416634:	str	w9, [sp, #12]
  416638:	b.lt	416670 <ferror@plt+0x141a0>  // b.tstop
  41663c:	ldr	x8, [sp, #24]
  416640:	ldrh	w9, [x8]
  416644:	mov	w8, w9
  416648:	mov	w9, #0x0                   	// #0
  41664c:	cmp	x8, #0x4
  416650:	str	w9, [sp, #12]
  416654:	b.cc	416670 <ferror@plt+0x141a0>  // b.lo, b.ul, b.last
  416658:	ldr	x8, [sp, #24]
  41665c:	ldrh	w9, [x8]
  416660:	ldr	w10, [sp, #20]
  416664:	cmp	w9, w10
  416668:	cset	w9, le
  41666c:	str	w9, [sp, #12]
  416670:	ldr	w8, [sp, #12]
  416674:	tbnz	w8, #0, 41667c <ferror@plt+0x141ac>
  416678:	b	41672c <ferror@plt+0x1425c>
  41667c:	ldr	x8, [sp, #24]
  416680:	ldrh	w9, [x8, #2]
  416684:	ldrh	w10, [sp, #18]
  416688:	bic	w9, w9, w10
  41668c:	strh	w9, [sp, #16]
  416690:	ldrh	w9, [sp, #16]
  416694:	ldur	w10, [x29, #-12]
  416698:	cmp	w9, w10
  41669c:	b.gt	4166e0 <ferror@plt+0x14210>
  4166a0:	ldur	x8, [x29, #-8]
  4166a4:	ldrh	w9, [sp, #16]
  4166a8:	mov	w10, w9
  4166ac:	mov	x11, #0x8                   	// #8
  4166b0:	mul	x10, x11, x10
  4166b4:	add	x8, x8, x10
  4166b8:	ldr	x8, [x8]
  4166bc:	cbnz	x8, 4166e0 <ferror@plt+0x14210>
  4166c0:	ldr	x8, [sp, #24]
  4166c4:	ldur	x9, [x29, #-8]
  4166c8:	ldrh	w10, [sp, #16]
  4166cc:	mov	w11, w10
  4166d0:	mov	x12, #0x8                   	// #8
  4166d4:	mul	x11, x12, x11
  4166d8:	add	x9, x9, x11
  4166dc:	str	x8, [x9]
  4166e0:	ldr	x8, [sp, #24]
  4166e4:	ldrh	w9, [x8]
  4166e8:	add	w9, w9, #0x4
  4166ec:	subs	w9, w9, #0x1
  4166f0:	and	w9, w9, #0xfffffffc
  4166f4:	ldr	w10, [sp, #20]
  4166f8:	subs	w9, w10, w9
  4166fc:	str	w9, [sp, #20]
  416700:	ldr	x8, [sp, #24]
  416704:	ldr	x11, [sp, #24]
  416708:	ldrh	w9, [x11]
  41670c:	add	w9, w9, #0x4
  416710:	subs	w9, w9, #0x1
  416714:	and	w9, w9, #0xfffffffc
  416718:	mov	w11, w9
  41671c:	ubfx	x11, x11, #0, #32
  416720:	add	x8, x8, x11
  416724:	str	x8, [sp, #24]
  416728:	b	416628 <ferror@plt+0x14158>
  41672c:	ldr	w8, [sp, #20]
  416730:	cbz	w8, 416758 <ferror@plt+0x14288>
  416734:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416738:	ldr	x8, [x8, #3992]
  41673c:	ldr	x0, [x8]
  416740:	ldr	w2, [sp, #20]
  416744:	ldr	x8, [sp, #24]
  416748:	ldrh	w3, [x8]
  41674c:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416750:	add	x1, x1, #0x1f6
  416754:	bl	4024a0 <fprintf@plt>
  416758:	mov	w8, wzr
  41675c:	mov	w0, w8
  416760:	ldp	x29, x30, [sp, #48]
  416764:	add	sp, sp, #0x40
  416768:	ret
  41676c:	sub	sp, sp, #0x30
  416770:	stp	x29, x30, [sp, #32]
  416774:	add	x29, sp, #0x20
  416778:	stur	w0, [x29, #-12]
  41677c:	str	x1, [sp, #8]
  416780:	str	w2, [sp, #4]
  416784:	ldr	w8, [sp, #4]
  416788:	mov	w9, #0x0                   	// #0
  41678c:	cmp	w8, #0x4
  416790:	str	w9, [sp]
  416794:	b.lt	4167cc <ferror@plt+0x142fc>  // b.tstop
  416798:	ldr	x8, [sp, #8]
  41679c:	ldrh	w9, [x8]
  4167a0:	mov	w8, w9
  4167a4:	mov	w9, #0x0                   	// #0
  4167a8:	cmp	x8, #0x4
  4167ac:	str	w9, [sp]
  4167b0:	b.cc	4167cc <ferror@plt+0x142fc>  // b.lo, b.ul, b.last
  4167b4:	ldr	x8, [sp, #8]
  4167b8:	ldrh	w9, [x8]
  4167bc:	ldr	w10, [sp, #4]
  4167c0:	cmp	w9, w10
  4167c4:	cset	w9, le
  4167c8:	str	w9, [sp]
  4167cc:	ldr	w8, [sp]
  4167d0:	tbnz	w8, #0, 4167d8 <ferror@plt+0x14308>
  4167d4:	b	416844 <ferror@plt+0x14374>
  4167d8:	ldr	x8, [sp, #8]
  4167dc:	ldrh	w9, [x8, #2]
  4167e0:	ldur	w10, [x29, #-12]
  4167e4:	cmp	w9, w10
  4167e8:	b.ne	4167f8 <ferror@plt+0x14328>  // b.any
  4167ec:	ldr	x8, [sp, #8]
  4167f0:	stur	x8, [x29, #-8]
  4167f4:	b	416878 <ferror@plt+0x143a8>
  4167f8:	ldr	x8, [sp, #8]
  4167fc:	ldrh	w9, [x8]
  416800:	add	w9, w9, #0x4
  416804:	subs	w9, w9, #0x1
  416808:	and	w9, w9, #0xfffffffc
  41680c:	ldr	w10, [sp, #4]
  416810:	subs	w9, w10, w9
  416814:	str	w9, [sp, #4]
  416818:	ldr	x8, [sp, #8]
  41681c:	ldr	x11, [sp, #8]
  416820:	ldrh	w9, [x11]
  416824:	add	w9, w9, #0x4
  416828:	subs	w9, w9, #0x1
  41682c:	and	w9, w9, #0xfffffffc
  416830:	mov	w11, w9
  416834:	ubfx	x11, x11, #0, #32
  416838:	add	x8, x8, x11
  41683c:	str	x8, [sp, #8]
  416840:	b	416784 <ferror@plt+0x142b4>
  416844:	ldr	w8, [sp, #4]
  416848:	cbz	w8, 416870 <ferror@plt+0x143a0>
  41684c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416850:	ldr	x8, [x8, #3992]
  416854:	ldr	x0, [x8]
  416858:	ldr	w2, [sp, #4]
  41685c:	ldr	x8, [sp, #8]
  416860:	ldrh	w3, [x8]
  416864:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416868:	add	x1, x1, #0x1f6
  41686c:	bl	4024a0 <fprintf@plt>
  416870:	mov	x8, xzr
  416874:	stur	x8, [x29, #-8]
  416878:	ldur	x0, [x29, #-8]
  41687c:	ldp	x29, x30, [sp, #32]
  416880:	add	sp, sp, #0x30
  416884:	ret
  416888:	sub	sp, sp, #0x40
  41688c:	stp	x29, x30, [sp, #48]
  416890:	add	x29, sp, #0x30
  416894:	stur	x0, [x29, #-16]
  416898:	stur	w1, [x29, #-20]
  41689c:	str	x2, [sp, #16]
  4168a0:	str	w3, [sp, #12]
  4168a4:	ldr	x8, [sp, #16]
  4168a8:	ldrh	w9, [x8]
  4168ac:	mov	w0, w9
  4168b0:	sxtw	x8, w0
  4168b4:	subs	x8, x8, #0x4
  4168b8:	ldrsw	x10, [sp, #12]
  4168bc:	cmp	x8, x10
  4168c0:	b.cs	4168d0 <ferror@plt+0x14400>  // b.hs, b.nlast
  4168c4:	mov	w8, #0xffffffff            	// #-1
  4168c8:	stur	w8, [x29, #-4]
  4168cc:	b	416990 <ferror@plt+0x144c0>
  4168d0:	ldr	x8, [sp, #16]
  4168d4:	ldrh	w9, [x8]
  4168d8:	mov	w0, w9
  4168dc:	sxtw	x8, w0
  4168e0:	subs	x8, x8, #0x4
  4168e4:	ldr	w9, [sp, #12]
  4168e8:	add	w9, w9, #0x4
  4168ec:	subs	w9, w9, #0x1
  4168f0:	and	w9, w9, #0xfffffffc
  4168f4:	mov	w10, w9
  4168f8:	ubfx	x10, x10, #0, #32
  4168fc:	add	x10, x10, #0x4
  416900:	cmp	x8, x10
  416904:	b.cc	416964 <ferror@plt+0x14494>  // b.lo, b.ul, b.last
  416908:	ldr	x8, [sp, #16]
  41690c:	add	x8, x8, #0x4
  416910:	ldr	w9, [sp, #12]
  416914:	add	w9, w9, #0x4
  416918:	subs	w9, w9, #0x1
  41691c:	and	w9, w9, #0xfffffffc
  416920:	mov	w10, w9
  416924:	ubfx	x10, x10, #0, #32
  416928:	add	x8, x8, x10
  41692c:	str	x8, [sp, #16]
  416930:	ldur	x0, [x29, #-16]
  416934:	ldur	w1, [x29, #-20]
  416938:	ldr	x8, [sp, #16]
  41693c:	add	x2, x8, #0x4
  416940:	ldr	x8, [sp, #16]
  416944:	ldrh	w9, [x8]
  416948:	mov	w3, w9
  41694c:	sxtw	x8, w3
  416950:	subs	x8, x8, #0x4
  416954:	mov	w3, w8
  416958:	bl	41659c <ferror@plt+0x140cc>
  41695c:	stur	w0, [x29, #-4]
  416960:	b	416990 <ferror@plt+0x144c0>
  416964:	ldur	x0, [x29, #-16]
  416968:	ldur	w8, [x29, #-20]
  41696c:	add	w8, w8, #0x1
  416970:	mov	w1, w8
  416974:	sxtw	x9, w1
  416978:	mov	x10, #0x8                   	// #8
  41697c:	mul	x2, x10, x9
  416980:	mov	w8, wzr
  416984:	mov	w1, w8
  416988:	bl	402100 <memset@plt>
  41698c:	stur	wzr, [x29, #-4]
  416990:	ldur	w0, [x29, #-4]
  416994:	ldp	x29, x30, [sp, #48]
  416998:	add	sp, sp, #0x40
  41699c:	ret
  4169a0:	sub	sp, sp, #0x40
  4169a4:	stp	x29, x30, [sp, #48]
  4169a8:	add	x29, sp, #0x30
  4169ac:	mov	x8, xzr
  4169b0:	mov	w9, #0x22                  	// #34
  4169b4:	stur	w0, [x29, #-8]
  4169b8:	stur	x1, [x29, #-16]
  4169bc:	str	x2, [sp, #24]
  4169c0:	ldur	x10, [x29, #-16]
  4169c4:	ldr	x10, [x10, #16]
  4169c8:	str	x10, [sp, #16]
  4169cc:	ldr	x10, [sp, #16]
  4169d0:	str	x8, [x10]
  4169d4:	ldr	x8, [sp, #16]
  4169d8:	str	xzr, [x8, #8]
  4169dc:	ldur	w0, [x29, #-8]
  4169e0:	ldur	x1, [x29, #-16]
  4169e4:	mov	w2, w9
  4169e8:	bl	416cf0 <ferror@plt+0x14820>
  4169ec:	str	w0, [sp, #4]
  4169f0:	ldr	w9, [sp, #4]
  4169f4:	cmp	w9, #0x0
  4169f8:	cset	w9, ge  // ge = tcont
  4169fc:	tbnz	w9, #0, 416a0c <ferror@plt+0x1453c>
  416a00:	ldr	w8, [sp, #4]
  416a04:	stur	w8, [x29, #-4]
  416a08:	b	416ad4 <ferror@plt+0x14604>
  416a0c:	ldr	w8, [sp, #4]
  416a10:	cmp	w8, #0x8, lsl #12
  416a14:	b.ge	416a20 <ferror@plt+0x14550>  // b.tcont
  416a18:	mov	w8, #0x8000                	// #32768
  416a1c:	str	w8, [sp, #4]
  416a20:	ldrsw	x0, [sp, #4]
  416a24:	bl	4020a0 <malloc@plt>
  416a28:	str	x0, [sp, #8]
  416a2c:	ldr	x8, [sp, #8]
  416a30:	cbnz	x8, 416a58 <ferror@plt+0x14588>
  416a34:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416a38:	ldr	x8, [x8, #3992]
  416a3c:	ldr	x0, [x8]
  416a40:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416a44:	add	x1, x1, #0x240
  416a48:	bl	4024a0 <fprintf@plt>
  416a4c:	mov	w9, #0xfffffff4            	// #-12
  416a50:	stur	w9, [x29, #-4]
  416a54:	b	416ad4 <ferror@plt+0x14604>
  416a58:	ldr	x8, [sp, #8]
  416a5c:	ldr	x9, [sp, #16]
  416a60:	str	x8, [x9]
  416a64:	ldrsw	x8, [sp, #4]
  416a68:	ldr	x9, [sp, #16]
  416a6c:	str	x8, [x9, #8]
  416a70:	ldur	w0, [x29, #-8]
  416a74:	ldur	x1, [x29, #-16]
  416a78:	mov	w10, wzr
  416a7c:	mov	w2, w10
  416a80:	bl	416cf0 <ferror@plt+0x14820>
  416a84:	str	w0, [sp, #4]
  416a88:	ldr	w10, [sp, #4]
  416a8c:	cmp	w10, #0x0
  416a90:	cset	w10, ge  // ge = tcont
  416a94:	tbnz	w10, #0, 416aac <ferror@plt+0x145dc>
  416a98:	ldr	x0, [sp, #8]
  416a9c:	bl	4022a0 <free@plt>
  416aa0:	ldr	w8, [sp, #4]
  416aa4:	stur	w8, [x29, #-4]
  416aa8:	b	416ad4 <ferror@plt+0x14604>
  416aac:	ldr	x8, [sp, #24]
  416ab0:	cbz	x8, 416ac4 <ferror@plt+0x145f4>
  416ab4:	ldr	x8, [sp, #8]
  416ab8:	ldr	x9, [sp, #24]
  416abc:	str	x8, [x9]
  416ac0:	b	416acc <ferror@plt+0x145fc>
  416ac4:	ldr	x0, [sp, #8]
  416ac8:	bl	4022a0 <free@plt>
  416acc:	ldr	w8, [sp, #4]
  416ad0:	stur	w8, [x29, #-4]
  416ad4:	ldur	w0, [x29, #-4]
  416ad8:	ldp	x29, x30, [sp, #48]
  416adc:	add	sp, sp, #0x40
  416ae0:	ret
  416ae4:	sub	sp, sp, #0x30
  416ae8:	stp	x29, x30, [sp, #32]
  416aec:	add	x29, sp, #0x20
  416af0:	str	x0, [sp, #16]
  416af4:	ldr	x8, [sp, #16]
  416af8:	ldr	w9, [x8, #16]
  416afc:	str	w9, [sp, #12]
  416b00:	ldr	x8, [sp, #16]
  416b04:	ldr	w9, [x8]
  416b08:	mov	w8, w9
  416b0c:	cmp	x8, #0x14
  416b10:	b.cs	416b38 <ferror@plt+0x14668>  // b.hs, b.nlast
  416b14:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416b18:	ldr	x8, [x8, #3992]
  416b1c:	ldr	x0, [x8]
  416b20:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416b24:	add	x1, x1, #0x261
  416b28:	bl	4024a0 <fprintf@plt>
  416b2c:	mov	w9, #0xffffffff            	// #-1
  416b30:	stur	w9, [x29, #-4]
  416b34:	b	416c14 <ferror@plt+0x14744>
  416b38:	ldr	w8, [sp, #12]
  416b3c:	cmp	w8, #0x0
  416b40:	cset	w8, ge  // ge = tcont
  416b44:	tbnz	w8, #0, 416c00 <ferror@plt+0x14730>
  416b48:	ldr	x0, [sp, #16]
  416b4c:	ldr	w1, [sp, #12]
  416b50:	bl	4135e4 <ferror@plt+0x11114>
  416b54:	cbz	w0, 416b64 <ferror@plt+0x14694>
  416b58:	ldr	w8, [sp, #12]
  416b5c:	stur	w8, [x29, #-4]
  416b60:	b	416c14 <ferror@plt+0x14744>
  416b64:	ldr	w8, [sp, #12]
  416b68:	mov	w9, wzr
  416b6c:	subs	w8, w9, w8
  416b70:	str	w8, [sp, #8]
  416b74:	bl	402460 <__errno_location@plt>
  416b78:	ldr	w8, [sp, #8]
  416b7c:	str	w8, [x0]
  416b80:	bl	402460 <__errno_location@plt>
  416b84:	ldr	w8, [x0]
  416b88:	cmp	w8, #0x2
  416b8c:	str	w8, [sp, #4]
  416b90:	b.eq	416bc0 <ferror@plt+0x146f0>  // b.none
  416b94:	b	416b98 <ferror@plt+0x146c8>
  416b98:	ldr	w8, [sp, #4]
  416b9c:	cmp	w8, #0x5a
  416ba0:	b.eq	416bcc <ferror@plt+0x146fc>  // b.none
  416ba4:	b	416ba8 <ferror@plt+0x146d8>
  416ba8:	ldr	w8, [sp, #4]
  416bac:	cmp	w8, #0x5f
  416bb0:	cset	w9, eq  // eq = none
  416bb4:	eor	w9, w9, #0x1
  416bb8:	tbnz	w9, #0, 416be8 <ferror@plt+0x14718>
  416bbc:	b	416bc0 <ferror@plt+0x146f0>
  416bc0:	mov	w8, #0xffffffff            	// #-1
  416bc4:	stur	w8, [x29, #-4]
  416bc8:	b	416c14 <ferror@plt+0x14744>
  416bcc:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416bd0:	ldr	x8, [x8, #3992]
  416bd4:	ldr	x0, [x8]
  416bd8:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416bdc:	add	x1, x1, #0x271
  416be0:	bl	4024a0 <fprintf@plt>
  416be4:	b	416bf4 <ferror@plt+0x14724>
  416be8:	adrp	x0, 419000 <ferror@plt+0x16b30>
  416bec:	add	x0, x0, #0x296
  416bf0:	bl	401f20 <perror@plt>
  416bf4:	ldr	w8, [sp, #12]
  416bf8:	stur	w8, [x29, #-4]
  416bfc:	b	416c14 <ferror@plt+0x14744>
  416c00:	ldr	x0, [sp, #16]
  416c04:	mov	x8, xzr
  416c08:	mov	x1, x8
  416c0c:	bl	4135c8 <ferror@plt+0x110f8>
  416c10:	stur	wzr, [x29, #-4]
  416c14:	ldur	w0, [x29, #-4]
  416c18:	ldp	x29, x30, [sp, #32]
  416c1c:	add	sp, sp, #0x30
  416c20:	ret
  416c24:	sub	sp, sp, #0x30
  416c28:	stp	x29, x30, [sp, #32]
  416c2c:	add	x29, sp, #0x20
  416c30:	stur	x0, [x29, #-8]
  416c34:	str	x1, [sp, #16]
  416c38:	ldr	x8, [sp, #16]
  416c3c:	ldr	w9, [x8]
  416c40:	mov	w8, w9
  416c44:	cmp	x8, #0x24
  416c48:	b.cs	416c68 <ferror@plt+0x14798>  // b.hs, b.nlast
  416c4c:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416c50:	ldr	x8, [x8, #3992]
  416c54:	ldr	x0, [x8]
  416c58:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416c5c:	add	x1, x1, #0x3
  416c60:	bl	4024a0 <fprintf@plt>
  416c64:	b	416ce4 <ferror@plt+0x14814>
  416c68:	ldr	x8, [sp, #16]
  416c6c:	add	x8, x8, #0x10
  416c70:	str	x8, [sp, #8]
  416c74:	ldr	x8, [sp, #8]
  416c78:	ldr	w9, [x8]
  416c7c:	mov	w10, wzr
  416c80:	subs	w9, w10, w9
  416c84:	str	w9, [sp, #4]
  416c88:	bl	402460 <__errno_location@plt>
  416c8c:	ldr	w9, [sp, #4]
  416c90:	str	w9, [x0]
  416c94:	ldur	x8, [x29, #-8]
  416c98:	ldr	w10, [x8, #36]
  416c9c:	cmp	w10, #0x4
  416ca0:	b.ne	416cc8 <ferror@plt+0x147f8>  // b.any
  416ca4:	bl	402460 <__errno_location@plt>
  416ca8:	ldr	w8, [x0]
  416cac:	cmp	w8, #0x2
  416cb0:	b.eq	416cc4 <ferror@plt+0x147f4>  // b.none
  416cb4:	bl	402460 <__errno_location@plt>
  416cb8:	ldr	w8, [x0]
  416cbc:	cmp	w8, #0x5f
  416cc0:	b.ne	416cc8 <ferror@plt+0x147f8>  // b.any
  416cc4:	b	416ce4 <ferror@plt+0x14814>
  416cc8:	ldur	x8, [x29, #-8]
  416ccc:	ldr	w9, [x8, #48]
  416cd0:	and	w9, w9, #0x2
  416cd4:	cbnz	w9, 416ce4 <ferror@plt+0x14814>
  416cd8:	adrp	x0, 419000 <ferror@plt+0x16b30>
  416cdc:	add	x0, x0, #0x296
  416ce0:	bl	401f20 <perror@plt>
  416ce4:	ldp	x29, x30, [sp, #32]
  416ce8:	add	sp, sp, #0x30
  416cec:	ret
  416cf0:	sub	sp, sp, #0x40
  416cf4:	stp	x29, x30, [sp, #48]
  416cf8:	add	x29, sp, #0x30
  416cfc:	stur	w0, [x29, #-8]
  416d00:	stur	x1, [x29, #-16]
  416d04:	stur	w2, [x29, #-20]
  416d08:	ldur	w0, [x29, #-8]
  416d0c:	ldur	x1, [x29, #-16]
  416d10:	ldur	w2, [x29, #-20]
  416d14:	bl	401ec0 <recvmsg@plt>
  416d18:	str	w0, [sp, #24]
  416d1c:	ldr	w8, [sp, #24]
  416d20:	cmp	w8, #0x0
  416d24:	cset	w8, ge  // ge = tcont
  416d28:	mov	w9, #0x0                   	// #0
  416d2c:	str	w9, [sp, #20]
  416d30:	tbnz	w8, #0, 416d68 <ferror@plt+0x14898>
  416d34:	bl	402460 <__errno_location@plt>
  416d38:	ldr	w8, [x0]
  416d3c:	mov	w9, #0x1                   	// #1
  416d40:	cmp	w8, #0x4
  416d44:	str	w9, [sp, #16]
  416d48:	b.eq	416d60 <ferror@plt+0x14890>  // b.none
  416d4c:	bl	402460 <__errno_location@plt>
  416d50:	ldr	w8, [x0]
  416d54:	cmp	w8, #0xb
  416d58:	cset	w8, eq  // eq = none
  416d5c:	str	w8, [sp, #16]
  416d60:	ldr	w8, [sp, #16]
  416d64:	str	w8, [sp, #20]
  416d68:	ldr	w8, [sp, #20]
  416d6c:	tbnz	w8, #0, 416d08 <ferror@plt+0x14838>
  416d70:	ldr	w8, [sp, #24]
  416d74:	cmp	w8, #0x0
  416d78:	cset	w8, ge  // ge = tcont
  416d7c:	tbnz	w8, #0, 416dd4 <ferror@plt+0x14904>
  416d80:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416d84:	ldr	x8, [x8, #3992]
  416d88:	ldr	x0, [x8]
  416d8c:	str	x0, [sp, #8]
  416d90:	bl	402460 <__errno_location@plt>
  416d94:	ldr	w0, [x0]
  416d98:	bl	4021a0 <strerror@plt>
  416d9c:	str	x0, [sp]
  416da0:	bl	402460 <__errno_location@plt>
  416da4:	ldr	w3, [x0]
  416da8:	ldr	x0, [sp, #8]
  416dac:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416db0:	add	x1, x1, #0x2c
  416db4:	ldr	x2, [sp]
  416db8:	bl	4024a0 <fprintf@plt>
  416dbc:	bl	402460 <__errno_location@plt>
  416dc0:	ldr	w9, [x0]
  416dc4:	mov	w10, wzr
  416dc8:	subs	w9, w10, w9
  416dcc:	stur	w9, [x29, #-4]
  416dd0:	b	416e08 <ferror@plt+0x14938>
  416dd4:	ldr	w8, [sp, #24]
  416dd8:	cbnz	w8, 416e00 <ferror@plt+0x14930>
  416ddc:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416de0:	ldr	x8, [x8, #3992]
  416de4:	ldr	x0, [x8]
  416de8:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416dec:	add	x1, x1, #0x4b
  416df0:	bl	4024a0 <fprintf@plt>
  416df4:	mov	w9, #0xffffffc3            	// #-61
  416df8:	stur	w9, [x29, #-4]
  416dfc:	b	416e08 <ferror@plt+0x14938>
  416e00:	ldr	w8, [sp, #24]
  416e04:	stur	w8, [x29, #-4]
  416e08:	ldur	w0, [x29, #-4]
  416e0c:	ldp	x29, x30, [sp, #48]
  416e10:	add	sp, sp, #0x40
  416e14:	ret
  416e18:	sub	sp, sp, #0x40
  416e1c:	stp	x29, x30, [sp, #48]
  416e20:	add	x29, sp, #0x30
  416e24:	stur	x0, [x29, #-8]
  416e28:	stur	x1, [x29, #-16]
  416e2c:	str	x2, [sp, #24]
  416e30:	ldur	x0, [x29, #-8]
  416e34:	ldr	x1, [sp, #24]
  416e38:	bl	4135c8 <ferror@plt+0x110f8>
  416e3c:	cbz	w0, 416e44 <ferror@plt+0x14974>
  416e40:	b	416e88 <ferror@plt+0x149b8>
  416e44:	adrp	x8, 429000 <ferror@plt+0x26b30>
  416e48:	ldr	x8, [x8, #3992]
  416e4c:	ldr	x0, [x8]
  416e50:	ldur	x8, [x29, #-16]
  416e54:	ldr	w9, [x8]
  416e58:	mov	w10, wzr
  416e5c:	subs	w9, w10, w9
  416e60:	str	x0, [sp, #16]
  416e64:	mov	w0, w9
  416e68:	bl	4021a0 <strerror@plt>
  416e6c:	ldr	x8, [sp, #16]
  416e70:	str	x0, [sp, #8]
  416e74:	mov	x0, x8
  416e78:	adrp	x1, 419000 <ferror@plt+0x16b30>
  416e7c:	add	x1, x1, #0x2f3
  416e80:	ldr	x2, [sp, #8]
  416e84:	bl	4024a0 <fprintf@plt>
  416e88:	ldp	x29, x30, [sp, #48]
  416e8c:	add	sp, sp, #0x40
  416e90:	ret
  416e94:	nop
  416e98:	stp	x29, x30, [sp, #-48]!
  416e9c:	mov	x29, sp
  416ea0:	str	q0, [sp, #16]
  416ea4:	str	q1, [sp, #32]
  416ea8:	ldp	x6, x1, [sp, #16]
  416eac:	ldp	x7, x0, [sp, #32]
  416eb0:	mrs	x2, fpcr
  416eb4:	ubfx	x4, x1, #48, #15
  416eb8:	lsr	x2, x1, #63
  416ebc:	lsr	x3, x0, #63
  416ec0:	ubfx	x9, x0, #0, #48
  416ec4:	mov	x5, #0x7fff                	// #32767
  416ec8:	mov	x10, x6
  416ecc:	cmp	x4, x5
  416ed0:	and	w2, w2, #0xff
  416ed4:	ubfx	x1, x1, #0, #48
  416ed8:	and	w3, w3, #0xff
  416edc:	ubfx	x0, x0, #48, #15
  416ee0:	b.eq	416f14 <ferror@plt+0x14a44>  // b.none
  416ee4:	cmp	x0, x5
  416ee8:	b.eq	416f00 <ferror@plt+0x14a30>  // b.none
  416eec:	cmp	x4, x0
  416ef0:	mov	w0, #0x1                   	// #1
  416ef4:	b.eq	416f2c <ferror@plt+0x14a5c>  // b.none
  416ef8:	ldp	x29, x30, [sp], #48
  416efc:	ret
  416f00:	orr	x8, x9, x7
  416f04:	cbnz	x8, 416f90 <ferror@plt+0x14ac0>
  416f08:	mov	w0, #0x1                   	// #1
  416f0c:	ldp	x29, x30, [sp], #48
  416f10:	ret
  416f14:	orr	x5, x1, x6
  416f18:	cbnz	x5, 416f60 <ferror@plt+0x14a90>
  416f1c:	cmp	x0, x4
  416f20:	b.ne	416f08 <ferror@plt+0x14a38>  // b.any
  416f24:	orr	x8, x9, x7
  416f28:	cbnz	x8, 416f90 <ferror@plt+0x14ac0>
  416f2c:	cmp	x1, x9
  416f30:	mov	w0, #0x1                   	// #1
  416f34:	ccmp	x6, x7, #0x0, eq  // eq = none
  416f38:	b.ne	416ef8 <ferror@plt+0x14a28>  // b.any
  416f3c:	cmp	w2, w3
  416f40:	mov	w0, #0x0                   	// #0
  416f44:	b.eq	416ef8 <ferror@plt+0x14a28>  // b.none
  416f48:	mov	w0, #0x1                   	// #1
  416f4c:	cbnz	x4, 416ef8 <ferror@plt+0x14a28>
  416f50:	orr	x1, x1, x10
  416f54:	cmp	x1, #0x0
  416f58:	cset	w0, ne  // ne = any
  416f5c:	b	416ef8 <ferror@plt+0x14a28>
  416f60:	tst	x1, #0x800000000000
  416f64:	b.ne	416f7c <ferror@plt+0x14aac>  // b.any
  416f68:	mov	w0, #0x1                   	// #1
  416f6c:	bl	4170f0 <ferror@plt+0x14c20>
  416f70:	mov	w0, #0x1                   	// #1
  416f74:	ldp	x29, x30, [sp], #48
  416f78:	ret
  416f7c:	cmp	x0, x4
  416f80:	mov	w0, #0x1                   	// #1
  416f84:	b.ne	416ef8 <ferror@plt+0x14a28>  // b.any
  416f88:	orr	x8, x9, x7
  416f8c:	cbz	x8, 416ef8 <ferror@plt+0x14a28>
  416f90:	tst	x9, #0x800000000000
  416f94:	b.eq	416f68 <ferror@plt+0x14a98>  // b.none
  416f98:	b	416f08 <ferror@plt+0x14a38>
  416f9c:	nop
  416fa0:	mrs	x0, fpcr
  416fa4:	fmov	x0, d0
  416fa8:	ubfx	x1, x0, #52, #11
  416fac:	lsr	x4, x0, #63
  416fb0:	add	x2, x1, #0x1
  416fb4:	and	w4, w4, #0xff
  416fb8:	tst	x2, #0x7fe
  416fbc:	ubfx	x0, x0, #0, #52
  416fc0:	b.eq	416ff4 <ferror@plt+0x14b24>  // b.none
  416fc4:	lsr	x5, x0, #4
  416fc8:	mov	x3, #0x0                   	// #0
  416fcc:	and	x5, x5, #0xffffffffffff
  416fd0:	mov	w2, #0x3c00                	// #15360
  416fd4:	add	w1, w1, w2
  416fd8:	lsl	x0, x0, #60
  416fdc:	bfxil	x3, x5, #0, #48
  416fe0:	fmov	d0, x0
  416fe4:	bfi	x3, x1, #48, #15
  416fe8:	bfi	x3, x4, #63, #1
  416fec:	fmov	v0.d[1], x3
  416ff0:	ret
  416ff4:	cbnz	x1, 417048 <ferror@plt+0x14b78>
  416ff8:	cbz	x0, 417094 <ferror@plt+0x14bc4>
  416ffc:	clz	x2, x0
  417000:	cmp	w2, #0xe
  417004:	b.gt	4170e0 <ferror@plt+0x14c10>
  417008:	add	w1, w2, #0x31
  41700c:	mov	w5, #0xf                   	// #15
  417010:	sub	w5, w5, w2
  417014:	lsr	x5, x0, x5
  417018:	lsl	x0, x0, x1
  41701c:	and	x5, x5, #0xffffffffffff
  417020:	mov	w1, #0x3c0c                	// #15372
  417024:	mov	x3, #0x0                   	// #0
  417028:	sub	w1, w1, w2
  41702c:	and	w1, w1, #0x7fff
  417030:	bfxil	x3, x5, #0, #48
  417034:	fmov	d0, x0
  417038:	bfi	x3, x1, #48, #15
  41703c:	bfi	x3, x4, #63, #1
  417040:	fmov	v0.d[1], x3
  417044:	ret
  417048:	cbz	x0, 4170b8 <ferror@plt+0x14be8>
  41704c:	lsr	x1, x0, #4
  417050:	mov	x3, #0x0                   	// #0
  417054:	orr	x1, x1, #0x800000000000
  417058:	lsl	x2, x0, #60
  41705c:	fmov	d0, x2
  417060:	bfxil	x3, x1, #0, #48
  417064:	orr	x3, x3, #0x7fff000000000000
  417068:	bfi	x3, x4, #63, #1
  41706c:	fmov	v0.d[1], x3
  417070:	tbnz	x0, #51, 4170dc <ferror@plt+0x14c0c>
  417074:	stp	x29, x30, [sp, #-32]!
  417078:	mov	w0, #0x1                   	// #1
  41707c:	mov	x29, sp
  417080:	str	q0, [sp, #16]
  417084:	bl	4170f0 <ferror@plt+0x14c20>
  417088:	ldr	q0, [sp, #16]
  41708c:	ldp	x29, x30, [sp], #32
  417090:	ret
  417094:	mov	x5, #0x0                   	// #0
  417098:	mov	x3, #0x0                   	// #0
  41709c:	bfxil	x3, x5, #0, #48
  4170a0:	mov	w1, #0x0                   	// #0
  4170a4:	fmov	d0, x0
  4170a8:	bfi	x3, x1, #48, #15
  4170ac:	bfi	x3, x4, #63, #1
  4170b0:	fmov	v0.d[1], x3
  4170b4:	ret
  4170b8:	mov	x5, #0x0                   	// #0
  4170bc:	mov	x3, #0x0                   	// #0
  4170c0:	bfxil	x3, x5, #0, #48
  4170c4:	mov	w1, #0x7fff                	// #32767
  4170c8:	fmov	d0, x0
  4170cc:	bfi	x3, x1, #48, #15
  4170d0:	bfi	x3, x4, #63, #1
  4170d4:	fmov	v0.d[1], x3
  4170d8:	ret
  4170dc:	ret
  4170e0:	sub	w5, w2, #0xf
  4170e4:	lsl	x5, x0, x5
  4170e8:	mov	x0, #0x0                   	// #0
  4170ec:	b	41701c <ferror@plt+0x14b4c>
  4170f0:	tbz	w0, #0, 417100 <ferror@plt+0x14c30>
  4170f4:	movi	v1.2s, #0x0
  4170f8:	fdiv	s0, s1, s1
  4170fc:	mrs	x1, fpsr
  417100:	tbz	w0, #1, 417114 <ferror@plt+0x14c44>
  417104:	fmov	s1, #1.000000000000000000e+00
  417108:	movi	v2.2s, #0x0
  41710c:	fdiv	s0, s1, s2
  417110:	mrs	x1, fpsr
  417114:	tbz	w0, #2, 417134 <ferror@plt+0x14c64>
  417118:	mov	w2, #0xc5ae                	// #50606
  41711c:	mov	w1, #0x7f7fffff            	// #2139095039
  417120:	movk	w2, #0x749d, lsl #16
  417124:	fmov	s1, w1
  417128:	fmov	s2, w2
  41712c:	fadd	s0, s1, s2
  417130:	mrs	x1, fpsr
  417134:	tbz	w0, #3, 417144 <ferror@plt+0x14c74>
  417138:	movi	v1.2s, #0x80, lsl #16
  41713c:	fmul	s0, s1, s1
  417140:	mrs	x1, fpsr
  417144:	tbz	w0, #4, 41715c <ferror@plt+0x14c8c>
  417148:	mov	w0, #0x7f7fffff            	// #2139095039
  41714c:	fmov	s2, #1.000000000000000000e+00
  417150:	fmov	s1, w0
  417154:	fsub	s0, s1, s2
  417158:	mrs	x0, fpsr
  41715c:	ret
  417160:	stp	x29, x30, [sp, #-64]!
  417164:	mov	x29, sp
  417168:	stp	x19, x20, [sp, #16]
  41716c:	adrp	x20, 429000 <ferror@plt+0x26b30>
  417170:	add	x20, x20, #0xd18
  417174:	stp	x21, x22, [sp, #32]
  417178:	adrp	x21, 429000 <ferror@plt+0x26b30>
  41717c:	add	x21, x21, #0xd10
  417180:	sub	x20, x20, x21
  417184:	mov	w22, w0
  417188:	stp	x23, x24, [sp, #48]
  41718c:	mov	x23, x1
  417190:	mov	x24, x2
  417194:	bl	401e60 <memcpy@plt-0x40>
  417198:	cmp	xzr, x20, asr #3
  41719c:	b.eq	4171c8 <ferror@plt+0x14cf8>  // b.none
  4171a0:	asr	x20, x20, #3
  4171a4:	mov	x19, #0x0                   	// #0
  4171a8:	ldr	x3, [x21, x19, lsl #3]
  4171ac:	mov	x2, x24
  4171b0:	add	x19, x19, #0x1
  4171b4:	mov	x1, x23
  4171b8:	mov	w0, w22
  4171bc:	blr	x3
  4171c0:	cmp	x20, x19
  4171c4:	b.ne	4171a8 <ferror@plt+0x14cd8>  // b.any
  4171c8:	ldp	x19, x20, [sp, #16]
  4171cc:	ldp	x21, x22, [sp, #32]
  4171d0:	ldp	x23, x24, [sp, #48]
  4171d4:	ldp	x29, x30, [sp], #64
  4171d8:	ret
  4171dc:	nop
  4171e0:	ret

Disassembly of section .fini:

00000000004171e4 <.fini>:
  4171e4:	stp	x29, x30, [sp, #-16]!
  4171e8:	mov	x29, sp
  4171ec:	ldp	x29, x30, [sp], #16
  4171f0:	ret
