# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.xdc

# IP: ip/kernel_seidel_2d_ap_ddiv_57_no_dsp_64/kernel_seidel_2d_ap_ddiv_57_no_dsp_64.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==kernel_seidel_2d_ap_ddiv_57_no_dsp_64 || ORIG_REF_NAME==kernel_seidel_2d_ap_ddiv_57_no_dsp_64} -quiet] -quiet

# IP: ip/kernel_seidel_2d_ap_dadd_12_no_dsp_64/kernel_seidel_2d_ap_dadd_12_no_dsp_64.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==kernel_seidel_2d_ap_dadd_12_no_dsp_64 || ORIG_REF_NAME==kernel_seidel_2d_ap_dadd_12_no_dsp_64} -quiet] -quiet
