{"vcs1":{"timestamp_begin":1682293694.123267586, "rt":0.84, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682293695.001674241, "rt":0.91, "ut":0.23, "st":0.23}}
{"link":{"timestamp_begin":1682293695.938190230, "rt":1.62, "ut":0.06, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293693.822308728}
{"VCS_COMP_START_TIME": 1682293693.822308728}
{"VCS_COMP_END_TIME": 1682293698.174902317}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339752}}
{"stitch_vcselab": {"peak_mem": 238988}}
