Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/41-openroad-repairantennas/1-diodeinsertion/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000749    0.558113 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.010716    0.163745    0.729816    1.287930 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.163745    0.000085    1.288015 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006131    0.272684    0.215910    1.503925 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.272684    0.000132    1.504057 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003610    0.153618    0.138144    1.642201 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.153618    0.000038    1.642239 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.642239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000749    0.558113 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808113   clock uncertainty
                                  0.000000    0.808113   clock reconvergence pessimism
                                  0.125718    0.933831   library hold time
                                              0.933831   data required time
---------------------------------------------------------------------------------------------
                                              0.933831   data required time
                                             -1.642239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708407   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000334    0.557698 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016653    0.212943    0.769653    1.327351 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.212945    0.000392    1.327743 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005511    0.281911    0.214599    1.542342 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.281911    0.000113    1.542456 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004410    0.185572    0.190437    1.732893 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.185572    0.000053    1.732946 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.732946   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000334    0.557698 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.807698   clock uncertainty
                                  0.000000    0.807698   clock reconvergence pessimism
                                  0.119172    0.926870   library hold time
                                              0.926870   data required time
---------------------------------------------------------------------------------------------
                                              0.926870   data required time
                                             -1.732946   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806076   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000524    0.557889 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015719    0.205140    0.763387    1.321276 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.205142    0.000377    1.321653 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006387    0.282838    0.227705    1.549358 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.282838    0.000145    1.549502 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004289    0.184044    0.189246    1.738749 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.184044    0.000083    1.738832 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.738832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000524    0.557889 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.807889   clock uncertainty
                                  0.000000    0.807889   clock reconvergence pessimism
                                  0.119485    0.927373   library hold time
                                              0.927373   data required time
---------------------------------------------------------------------------------------------
                                              0.927373   data required time
                                             -1.738832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811458   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000736    0.558100 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024364    0.462466    1.071290    1.629391 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.462466    0.000381    1.629772 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004548    0.187271    0.133588    1.763361 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.187271    0.000057    1.763417 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.763417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000736    0.558100 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808101   clock uncertainty
                                  0.000000    0.808101   clock reconvergence pessimism
                                  0.118824    0.926924   library hold time
                                              0.926924   data required time
---------------------------------------------------------------------------------------------
                                              0.926924   data required time
                                             -1.763417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836493   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750    0.558114 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019392    0.236529    0.788216    1.346330 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.236529    0.000208    1.346539 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006551    0.306863    0.292692    1.639231 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.306863    0.000147    1.639378 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004659    0.167042    0.154651    1.794029 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.167042    0.000059    1.794088 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.794088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750    0.558114 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808114   clock uncertainty
                                  0.000000    0.808114   clock reconvergence pessimism
                                  0.122968    0.931082   library hold time
                                              0.931082   data required time
---------------------------------------------------------------------------------------------
                                              0.931082   data required time
                                             -1.794088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863005   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000735    0.558099 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.023520    0.272532    0.813253    1.371352 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.272533    0.000399    1.371752 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005784    0.292461    0.289272    1.661024 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.292461    0.000118    1.661142 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004566    0.165814    0.151367    1.812509 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.165814    0.000093    1.812601 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.812601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000735    0.558099 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808100   clock uncertainty
                                  0.000000    0.808100   clock reconvergence pessimism
                                  0.123220    0.931319   library hold time
                                              0.931319   data required time
---------------------------------------------------------------------------------------------
                                              0.931319   data required time
                                             -1.812601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.881282   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001367    0.319459 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236346    0.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000717    0.556522 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006152    0.191435    0.891326    1.447848 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.191435    0.000082    1.447930 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011844    0.210636    0.179072    1.627002 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.210636    0.000205    1.627207 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017513    0.360500    0.280505    1.907712 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.360500    0.000350    1.908062 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004191    0.159641    0.119760    2.027822 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.159641    0.000080    2.027902 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.027902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000276    0.557640 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.807640   clock uncertainty
                                  0.000000    0.807640   clock reconvergence pessimism
                                  0.124484    0.932124   library hold time
                                              0.932124   data required time
---------------------------------------------------------------------------------------------
                                              0.932124   data required time
                                             -2.027902   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095778   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578538    0.002414    5.192094 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000524    0.557889 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.807889   clock uncertainty
                                  0.000000    0.807889   clock reconvergence pessimism
                                  0.383026    1.190915   library removal time
                                              1.190915   data required time
---------------------------------------------------------------------------------------------
                                              1.190915   data required time
                                             -5.192094   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001179   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578538    0.002423    5.192103 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000334    0.557698 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.807698   clock uncertainty
                                  0.000000    0.807698   clock reconvergence pessimism
                                  0.383026    1.190724   library removal time
                                              1.190724   data required time
---------------------------------------------------------------------------------------------
                                              1.190724   data required time
                                             -5.192103   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001379   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578542    0.002559    5.192239 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000276    0.557640 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.807640   clock uncertainty
                                  0.000000    0.807640   clock reconvergence pessimism
                                  0.383026    1.190666   library removal time
                                              1.190666   data required time
---------------------------------------------------------------------------------------------
                                              1.190666   data required time
                                             -5.192239   data arrival time
---------------------------------------------------------------------------------------------
                                              4.001573   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578542    0.002584    5.192264 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001367    0.319459 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236346    0.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100493    0.000274    0.556079 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.806079   clock uncertainty
                                  0.000000    0.806079   clock reconvergence pessimism
                                  0.382726    1.188805   library removal time
                                              1.188805   data required time
---------------------------------------------------------------------------------------------
                                              1.188805   data required time
                                             -5.192264   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003459   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377639    0.000937    5.178529 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000736    0.558100 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808101   clock uncertainty
                                  0.000000    0.808101   clock reconvergence pessimism
                                  0.366620    1.174721   library removal time
                                              1.174721   data required time
---------------------------------------------------------------------------------------------
                                              1.174721   data required time
                                             -5.178529   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003808   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001084    5.178676 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000735    0.558099 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808100   clock uncertainty
                                  0.000000    0.808100   clock reconvergence pessimism
                                  0.366620    1.174720   library removal time
                                              1.174720   data required time
---------------------------------------------------------------------------------------------
                                              1.174720   data required time
                                             -5.178676   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003956   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001124    5.178717 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178717   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750    0.558114 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808114   clock uncertainty
                                  0.000000    0.808114   clock reconvergence pessimism
                                  0.366621    1.174735   library removal time
                                              1.174735   data required time
---------------------------------------------------------------------------------------------
                                              1.174735   data required time
                                             -5.178717   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003982   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001145    5.178738 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178738   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001349    0.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923    0.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000749    0.558113 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.808113   clock uncertainty
                                  0.000000    0.808113   clock reconvergence pessimism
                                  0.366621    1.174734   library removal time
                                              1.174734   data required time
---------------------------------------------------------------------------------------------
                                              1.174734   data required time
                                             -5.178738   data arrival time
---------------------------------------------------------------------------------------------
                                              4.004004   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377640    0.001061    5.178654 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001367    0.319459 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236346    0.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000717    0.556522 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.806522   clock uncertainty
                                  0.000000    0.806522   clock reconvergence pessimism
                                  0.366306    1.172828   library removal time
                                              1.172828   data required time
---------------------------------------------------------------------------------------------
                                              1.172828   data required time
                                             -5.178654   data arrival time
---------------------------------------------------------------------------------------------
                                              4.005826   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377642    0.001162    5.178755 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001367    0.319459 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236346    0.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000710    0.556515 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.806515   clock uncertainty
                                  0.000000    0.806515   clock reconvergence pessimism
                                  0.366306    1.172820   library removal time
                                              1.172820   data required time
---------------------------------------------------------------------------------------------
                                              1.172820   data required time
                                             -5.178755   data arrival time
---------------------------------------------------------------------------------------------
                                              4.005934   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377642    0.001169    5.178762 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001367    0.319459 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236346    0.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000713    0.556518 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.806519   clock uncertainty
                                  0.000000    0.806519   clock reconvergence pessimism
                                  0.366306    1.172824   library removal time
                                              1.172824   data required time
---------------------------------------------------------------------------------------------
                                              1.172824   data required time
                                             -5.178762   data arrival time
---------------------------------------------------------------------------------------------
                                              4.005938   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377646    0.001496    5.179089 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001367    0.319459 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236346    0.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000677    0.556482 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.806482   clock uncertainty
                                  0.000000    0.806482   clock reconvergence pessimism
                                  0.366306    1.172788   library removal time
                                              1.172788   data required time
---------------------------------------------------------------------------------------------
                                              1.172788   data required time
                                             -5.179089   data arrival time
---------------------------------------------------------------------------------------------
                                              4.006301   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377647    0.001516    5.179109 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026092    0.139992    0.065286    0.065286 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000    0.065286 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806    0.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001367    0.319459 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236346    0.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000687    0.556492 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.806492   clock uncertainty
                                  0.000000    0.806492   clock reconvergence pessimism
                                  0.366306    1.172798   library removal time
                                              1.172798   data required time
---------------------------------------------------------------------------------------------
                                              1.172798   data required time
                                             -5.179109   data arrival time
---------------------------------------------------------------------------------------------
                                              4.006310   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322380    0.000307    4.657689 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004410    0.413368    0.290432    4.948121 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.413368    0.000053    4.948174 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.948174   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000334   20.557699 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307699   clock uncertainty
                                  0.000000   20.307699   clock reconvergence pessimism
                                 -0.354669   19.953030   library setup time
                                             19.953030   data required time
---------------------------------------------------------------------------------------------
                                             19.953030   data required time
                                             -4.948174   data arrival time
---------------------------------------------------------------------------------------------
                                             15.004856   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322380    0.000400    4.657782 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004289    0.403474    0.287638    4.945420 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.403474    0.000083    4.945503 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.945503   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000524   20.557888 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307890   clock uncertainty
                                  0.000000   20.307890   clock reconvergence pessimism
                                 -0.353151   19.954739   library setup time
                                             19.954739   data required time
---------------------------------------------------------------------------------------------
                                             19.954739   data required time
                                             -4.945503   data arrival time
---------------------------------------------------------------------------------------------
                                             15.009235   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322381    0.000851    4.658233 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004659    0.269593    0.233635    4.891868 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.269593    0.000059    4.891926 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.891926   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750   20.558113 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308115   clock uncertainty
                                  0.000000   20.308115   clock reconvergence pessimism
                                 -0.330382   19.977732   library setup time
                                             19.977732   data required time
---------------------------------------------------------------------------------------------
                                             19.977732   data required time
                                             -4.891926   data arrival time
---------------------------------------------------------------------------------------------
                                             15.085807   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322381    0.000793    4.658175 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004566    0.267222    0.231997    4.890172 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.267222    0.000092    4.890264 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.890264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000735   20.558100 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308100   clock uncertainty
                                  0.000000   20.308100   clock reconvergence pessimism
                                 -0.329928   19.978172   library setup time
                                             19.978172   data required time
---------------------------------------------------------------------------------------------
                                             19.978172   data required time
                                             -4.890264   data arrival time
---------------------------------------------------------------------------------------------
                                             15.087908   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322380    0.000694    4.658075 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004548    0.269262    0.226422    4.884497 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.269262    0.000057    4.884554 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.884554   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000737   20.558102 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308102   clock uncertainty
                                  0.000000   20.308102   clock reconvergence pessimism
                                 -0.330318   19.977783   library setup time
                                             19.977783   data required time
---------------------------------------------------------------------------------------------
                                             19.977783   data required time
                                             -4.884554   data arrival time
---------------------------------------------------------------------------------------------
                                             15.093228   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000586    4.400105 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005486    0.253298    0.189751    4.589856 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.253298    0.000070    4.589925 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004191    0.330453    0.274119    4.864045 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.330453    0.000080    4.864125 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.864125   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000275   20.557640 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307640   clock uncertainty
                                  0.000000   20.307640   clock reconvergence pessimism
                                 -0.341952   19.965689   library setup time
                                             19.965689   data required time
---------------------------------------------------------------------------------------------
                                             19.965689   data required time
                                             -4.864125   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101563   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322381    0.000847    4.658229 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003610    0.245670    0.215328    4.873557 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.245670    0.000038    4.873595 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.873595   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750   20.558113 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308115   clock uncertainty
                                  0.000000   20.308115   clock reconvergence pessimism
                                 -0.325797   19.982319   library setup time
                                             19.982319   data required time
---------------------------------------------------------------------------------------------
                                             19.982319   data required time
                                             -4.873595   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108724   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578542    0.002584    5.192264 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100493    0.000274   20.556078 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306080   clock uncertainty
                                  0.000000   20.306080   clock reconvergence pessimism
                                  0.171707   20.477785   library recovery time
                                             20.477785   data required time
---------------------------------------------------------------------------------------------
                                             20.477785   data required time
                                             -5.192264   data arrival time
---------------------------------------------------------------------------------------------
                                             15.285522   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578542    0.002559    5.192239 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192239   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000275   20.557640 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307640   clock uncertainty
                                  0.000000   20.307640   clock reconvergence pessimism
                                  0.171949   20.479588   library recovery time
                                             20.479588   data required time
---------------------------------------------------------------------------------------------
                                             20.479588   data required time
                                             -5.192239   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287349   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578538    0.002423    5.192103 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192103   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000334   20.557699 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307699   clock uncertainty
                                  0.000000   20.307699   clock reconvergence pessimism
                                  0.171949   20.479649   library recovery time
                                             20.479649   data required time
---------------------------------------------------------------------------------------------
                                             20.479649   data required time
                                             -5.192103   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287546   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578538    0.002414    5.192094 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192094   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000524   20.557888 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307890   clock uncertainty
                                  0.000000   20.307890   clock reconvergence pessimism
                                  0.171949   20.479839   library recovery time
                                             20.479839   data required time
---------------------------------------------------------------------------------------------
                                             20.479839   data required time
                                             -5.192094   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287745   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377646    0.001496    5.179089 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179089   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000677   20.556482 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306482   clock uncertainty
                                  0.000000   20.306482   clock reconvergence pessimism
                                  0.202972   20.509455   library recovery time
                                             20.509455   data required time
---------------------------------------------------------------------------------------------
                                             20.509455   data required time
                                             -5.179089   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330365   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377647    0.001516    5.179109 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179109   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000687   20.556492 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306494   clock uncertainty
                                  0.000000   20.306494   clock reconvergence pessimism
                                  0.202972   20.509464   library recovery time
                                             20.509464   data required time
---------------------------------------------------------------------------------------------
                                             20.509464   data required time
                                             -5.179109   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330356   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377642    0.001162    5.178755 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178755   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000711   20.556515 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306517   clock uncertainty
                                  0.000000   20.306517   clock reconvergence pessimism
                                  0.202973   20.509487   library recovery time
                                             20.509487   data required time
---------------------------------------------------------------------------------------------
                                             20.509487   data required time
                                             -5.178755   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330732   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377642    0.001169    5.178762 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178762   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000714   20.556519 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306520   clock uncertainty
                                  0.000000   20.306520   clock reconvergence pessimism
                                  0.202973   20.509491   library recovery time
                                             20.509491   data required time
---------------------------------------------------------------------------------------------
                                             20.509491   data required time
                                             -5.178762   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330729   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377640    0.001061    5.178654 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178654   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100494    0.000718   20.556522 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306522   clock uncertainty
                                  0.000000   20.306522   clock reconvergence pessimism
                                  0.202973   20.509497   library recovery time
                                             20.509497   data required time
---------------------------------------------------------------------------------------------
                                             20.509497   data required time
                                             -5.178654   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330843   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001145    5.178738 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178738   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750   20.558113 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308115   clock uncertainty
                                  0.000000   20.308115   clock reconvergence pessimism
                                  0.203259   20.511375   library recovery time
                                             20.511375   data required time
---------------------------------------------------------------------------------------------
                                             20.511375   data required time
                                             -5.178738   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332637   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001124    5.178717 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178717   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000750   20.558113 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308115   clock uncertainty
                                  0.000000   20.308115   clock reconvergence pessimism
                                  0.203259   20.511375   library recovery time
                                             20.511375   data required time
---------------------------------------------------------------------------------------------
                                             20.511375   data required time
                                             -5.178717   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377641    0.001084    5.178676 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178676   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000735   20.558100 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308100   clock uncertainty
                                  0.000000   20.308100   clock reconvergence pessimism
                                  0.203259   20.511360   library recovery time
                                             20.511360   data required time
---------------------------------------------------------------------------------------------
                                             20.511360   data required time
                                             -5.178676   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332685   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434451    0.001849    4.687105 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084238    0.377629    0.490488    5.177593 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.377639    0.000937    5.178529 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178529   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102543    0.000737   20.558102 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308102   clock uncertainty
                                  0.000000   20.308102   clock reconvergence pessimism
                                  0.203259   20.511362   library recovery time
                                             20.511362   data required time
---------------------------------------------------------------------------------------------
                                             20.511362   data required time
                                             -5.178529   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332832   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005297    0.134426    0.052266    4.052266 ^ rst_n (in)
                                                         rst_n (net)
                      0.134426    0.000000    4.052266 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007923    0.177845    0.241961    4.294227 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.177845    0.000131    4.294357 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049723    0.434425    0.390898    4.685256 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.434445    0.001627    4.686882 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.067841    0.578505    0.502798    5.189680 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.578542    0.002584    5.192264 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.192264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001368   20.319460 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033102    0.100493    0.236344   20.555805 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100493    0.000274   20.556078 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.306080   clock uncertainty
                                  0.000000   20.306080   clock reconvergence pessimism
                                  0.171707   20.477785   library recovery time
                                             20.477785   data required time
---------------------------------------------------------------------------------------------
                                             20.477785   data required time
                                             -5.192264   data arrival time
---------------------------------------------------------------------------------------------
                                             15.285522   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005214    0.133097    0.051466    4.051466 ^ ena (in)
                                                         ena (net)
                      0.133097    0.000000    4.051466 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019382    0.356185    0.348054    4.399519 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.356186    0.000608    4.400127 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034515    0.322380    0.257254    4.657382 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.322380    0.000307    4.657689 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004410    0.413368    0.290432    4.948121 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.413368    0.000053    4.948174 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.948174   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026092    0.139992    0.065286   20.065287 ^ clk (in)
                                                         clk (net)
                      0.139993    0.000000   20.065287 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050948    0.115819    0.252806   20.318092 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115825    0.001348   20.319441 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035467    0.102542    0.237923   20.557364 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102542    0.000334   20.557699 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.307699   clock uncertainty
                                  0.000000   20.307699   clock reconvergence pessimism
                                 -0.354669   19.953030   library setup time
                                             19.953030   data required time
---------------------------------------------------------------------------------------------
                                             19.953030   data required time
                                             -4.948174   data arrival time
---------------------------------------------------------------------------------------------
                                             15.004856   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.960813e-04 9.415741e-05 1.382280e-08 5.902525e-04  43.3%
Combinational        5.251939e-05 5.225016e-05 1.517233e-08 1.047847e-04   7.7%
Clock                5.191558e-04 1.493959e-04 8.732282e-09 6.685604e-04  49.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.067756e-03 2.958034e-04 3.772746e-08 1.363598e-03 100.0%
                            78.3%        21.7%         0.0%
Writing metric power__internal__total: 0.0010677564423531294
Writing metric power__switching__total: 0.0002958034456241876
Writing metric power__leakage__total: 3.772745671426492e-8
Writing metric power__total: 0.0013635975774377584

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25203553846206794
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.556079 source latency _231_/CLK ^
-0.558114 target latency _226_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.252036 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.25047423177838085
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.558114 source latency _226_/CLK ^
-0.557640 target latency _253_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250474 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.70840746385197
nom_tt_025C_5v00: 0.70840746385197
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 15.004856448713968
nom_tt_025C_5v00: 15.004856448713968
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.708407
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.556079         network latency _231_/CLK
        2.434039 network latency _235_/CLK
---------------
0.556079 2.434039 latency
        1.877961 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.344132         network latency _242_/CLK
        2.140923 network latency _235_/CLK
---------------
1.344132 2.140923 latency
        0.796791 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.514002         network latency _231_/CLK
        0.516183 network latency _226_/CLK
---------------
0.514002 0.516183 latency
        0.002180 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.04 fmax = 329.28
%OL_END_REPORT
