$date
  Fri May 03 13:06:11 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 4 ! instr[3:0] $end
$var reg 1 " clk $end
$var reg 1 # clock_on $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 4 % instr[3:0] $end
$var reg 1 & clrpc $end
$var reg 1 ' incpc $end
$var reg 1 ( ldmar $end
$var reg 1 ) ldmbr $end
$var reg 1 * ldir $end
$var reg 4 + pcout[3:0] $end
$var reg 4 , busdir[3:0] $end
$var reg 4 - busdatos[3:0] $end
$var reg 4 . mbrout[3:0] $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
1#
0$
b0000 %
0&
0'
0(
0)
0*
b0000 +
b0000 ,
b0000 -
b0000 .
#25000000
1"
1$
1)
#50000000
0"
0$
#75000000
1"
1$
0)
1*
#100000000
0"
0$
#125000000
1"
1$
1'
1(
#150000000
0"
0$
#175000000
1"
1$
0'
0(
1)
0*
b0001 +
#200000000
0"
0$
#225000000
1"
1$
0)
1*
#250000000
0"
0$
#275000000
1"
1$
1'
1(
#300000000
0"
0$
#325000000
1"
1$
0'
0(
1)
0*
b0010 +
b0001 ,
b0001 -
#350000000
0"
0$
#375000000
1"
1$
0)
1*
b0001 .
#400000000
0"
0$
#425000000
b0001 !
1"
1$
b0001 %
1'
1(
#450000000
0"
0$
#475000000
1"
1$
0'
0(
1)
0*
b0011 +
b0010 ,
b0010 -
#500000000
0"
0$
#525000000
1"
1$
0)
1*
b0010 .
#550000000
0"
0$
#575000000
b0010 !
1"
1$
b0010 %
1'
1(
#600000000
0"
0$
#625000000
1"
1$
0'
0(
1)
0*
b0100 +
b0011 ,
b0011 -
#650000000
0"
0$
#675000000
1"
1$
0)
1*
b0011 .
#700000000
0"
0$
#725000000
b0011 !
1"
1$
b0011 %
1'
1(
#750000000
0"
0$
#775000000
1"
1$
0'
0(
1)
0*
b0101 +
b0100 ,
b0100 -
#800000000
0"
0$
#825000000
1"
1$
0)
1*
b0100 .
#850000000
0"
0$
#875000000
b0100 !
1"
1$
b0100 %
1'
1(
#900000000
0"
0$
#925000000
1"
1$
0'
0(
1)
0*
b0110 +
b0101 ,
b0101 -
#950000000
0"
0$
#975000000
1"
1$
0)
1*
b0101 .
#1000000000
0"
0#
0$
#1025000000
b0101 !
1"
1$
b0101 %
1'
1(
#1050000000
