Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
Report : clock qor
        -type latency
        -clocks wb_clk_i
Design : i2c_master_top
Version: V-2023.12
Date   : Tue May  7 13:47:29 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==============================================
==== Latency Reporting for Corner default ====
==============================================

============================================== Summary Table for Corner default ==============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev
------------------------------------------------------------------------------------------------------------------------------
### Mode: default, Scenario: default
wb_clk_i                                M,D       153      0.30      0.04      0.10      0.20      0.16      0.17      0.02
------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        153        --      0.04        --      0.20      0.16        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner default ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: default, Scenario: default
wb_clk_i
                                   L   byte_controller/bit_controller/c_state_reg_4_/CLK
                                                                          0.20 r      0.20 r        --          --
                                   L   byte_controller/bit_controller/c_state_reg_7_/CLK
                                                                          0.20 r      0.20 r        --          --
                                   L   byte_controller/bit_controller/c_state_reg_8_/CLK
                                                                          0.20 r      0.20 r        --          --
                                   L   byte_controller/bit_controller/c_state_reg_10_/CLK
                                                                          0.20 r      0.20 r        --          --
                                   L   byte_controller/bit_controller/c_state_reg_11_/CLK
                                                                          0.20 r      0.20 r        --          --
                                   S   txr_reg_0_/CLK                     0.16 r      0.16 r        --          --
                                   S   txr_reg_6_/CLK                     0.16 r      0.16 r        --          --
                                   S   cr_reg_6_/CLK                      0.16 r      0.16 r        --          --
                                   S   cr_reg_7_/CLK                      0.16 r      0.16 r        --          --
                                   S   byte_controller/ack_out_reg/CLK
                                                                          0.16 r      0.16 r        --          --


1
