vendor_name = ModelSim
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/testbenches/TopLevel/TopLevel_Waveform.vwf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/prog_mem.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/general/mux2to1.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/REG16B.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/PC.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/various_constants.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/registers.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/registerfile.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/regfile.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/recop_types.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/recop_pll.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/opcodes.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/memory_model.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/memory_arbiter.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/data_mem.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/reCopCanvasFiles/Selected VHDL source design files/ALU.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/IR.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/TopLevel.bdf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/Datapath.bdf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/testbenches/PC/PC_testbench.bdf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/general/adder16.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/testbenches/PC/PC_waveform.vwf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/testbenches/PC_MEMORY/PC_MEMORY_testbench.bdf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/testbenches/PC_MEMORY/PC_MEMORY_Waveform.vwf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/controlunit/ControlUnit.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/testbenches/MEMORY_CONTROLUNIT/MEMORY_CONTROLUNIT_testbench.bdf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/testbenches/MEMORY_CONTROLUNIT/MEMORY_CONTROLUNIT_Waveform.vwf
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/OP1MUX.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/OP2MUX.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/PM_ROM.qip
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/PM_ROM.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/DM_RAM.qip
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/components/datapath/DM_RAM.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/ReCOP.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Documents/UOA/2024/no_space/CS701/2024_701_ReCOP_Project/ReCOP/db/TopLevel.cbx.xml
design_name = PC_testbench
instance = comp, \counterOUT[15]~output\, counterOUT[15]~output, PC_testbench, 1
instance = comp, \counterOUT[14]~output\, counterOUT[14]~output, PC_testbench, 1
instance = comp, \counterOUT[13]~output\, counterOUT[13]~output, PC_testbench, 1
instance = comp, \counterOUT[12]~output\, counterOUT[12]~output, PC_testbench, 1
instance = comp, \counterOUT[11]~output\, counterOUT[11]~output, PC_testbench, 1
instance = comp, \counterOUT[10]~output\, counterOUT[10]~output, PC_testbench, 1
instance = comp, \counterOUT[9]~output\, counterOUT[9]~output, PC_testbench, 1
instance = comp, \counterOUT[8]~output\, counterOUT[8]~output, PC_testbench, 1
instance = comp, \counterOUT[7]~output\, counterOUT[7]~output, PC_testbench, 1
instance = comp, \counterOUT[6]~output\, counterOUT[6]~output, PC_testbench, 1
instance = comp, \counterOUT[5]~output\, counterOUT[5]~output, PC_testbench, 1
instance = comp, \counterOUT[4]~output\, counterOUT[4]~output, PC_testbench, 1
instance = comp, \counterOUT[3]~output\, counterOUT[3]~output, PC_testbench, 1
instance = comp, \counterOUT[2]~output\, counterOUT[2]~output, PC_testbench, 1
instance = comp, \counterOUT[1]~output\, counterOUT[1]~output, PC_testbench, 1
instance = comp, \counterOUT[0]~output\, counterOUT[0]~output, PC_testbench, 1
instance = comp, \clk~input\, clk~input, PC_testbench, 1
instance = comp, \counterIN[15]~input\, counterIN[15]~input, PC_testbench, 1
instance = comp, \reset~input\, reset~input, PC_testbench, 1
instance = comp, \loadPC~input\, loadPC~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[15]\, inst2|programCounterOut[15], PC_testbench, 1
instance = comp, \counterIN[14]~input\, counterIN[14]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[14]\, inst2|programCounterOut[14], PC_testbench, 1
instance = comp, \counterIN[13]~input\, counterIN[13]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[13]\, inst2|programCounterOut[13], PC_testbench, 1
instance = comp, \counterIN[12]~input\, counterIN[12]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[12]\, inst2|programCounterOut[12], PC_testbench, 1
instance = comp, \counterIN[11]~input\, counterIN[11]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[11]\, inst2|programCounterOut[11], PC_testbench, 1
instance = comp, \counterIN[10]~input\, counterIN[10]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[10]\, inst2|programCounterOut[10], PC_testbench, 1
instance = comp, \counterIN[9]~input\, counterIN[9]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[9]\, inst2|programCounterOut[9], PC_testbench, 1
instance = comp, \counterIN[8]~input\, counterIN[8]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[8]\, inst2|programCounterOut[8], PC_testbench, 1
instance = comp, \counterIN[7]~input\, counterIN[7]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[7]\, inst2|programCounterOut[7], PC_testbench, 1
instance = comp, \counterIN[6]~input\, counterIN[6]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[6]\, inst2|programCounterOut[6], PC_testbench, 1
instance = comp, \counterIN[5]~input\, counterIN[5]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[5]\, inst2|programCounterOut[5], PC_testbench, 1
instance = comp, \counterIN[4]~input\, counterIN[4]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[4]\, inst2|programCounterOut[4], PC_testbench, 1
instance = comp, \counterIN[3]~input\, counterIN[3]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[3]\, inst2|programCounterOut[3], PC_testbench, 1
instance = comp, \counterIN[2]~input\, counterIN[2]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[2]\, inst2|programCounterOut[2], PC_testbench, 1
instance = comp, \counterIN[1]~input\, counterIN[1]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[1]\, inst2|programCounterOut[1], PC_testbench, 1
instance = comp, \counterIN[0]~input\, counterIN[0]~input, PC_testbench, 1
instance = comp, \inst2|programCounterOut[0]\, inst2|programCounterOut[0], PC_testbench, 1
