// Seed: 2348340961
module module_0 (
    id_1
);
  output wire id_1;
  tri1 id_2;
  wire id_3 = id_3 == id_2, id_4;
  logic [7:0] id_5, id_6;
  assign id_4 = id_5[1] ? 1 : id_2;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    input wor id_6,
    output supply0 id_7,
    output wor id_8
);
  wire id_10;
  wand id_11 = -1 == id_2, id_12;
  module_0 modCall_1 (id_10);
  wire id_13, id_14;
  wire id_15;
endmodule
