LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE work.SomadorLib.all;

ENTITY LAB06 IS
END ENTITY;	

ARCHITECTURE q1 OF LAB06 IS
	SIGNAL a,b,cin: std_logic;
	SIGNAL s,cout: std_logic;
BEGIN
	SomadorOutput: Somador PORT MAP(a,b,cin,s,cout);
END ARCHITECTURE;