

================================================================
== Synthesis Summary Report of 'doitgen'
================================================================
+ General Information: 
    * Date:           Mon May  5 07:24:55 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        doitgen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |              |              |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |+ doitgen                                            |     -|  0.00|     3215|  1.608e+04|         -|     3216|     -|        no|     -|  1650 (18%)|  435701 (16%)|  228729 (17%)|    -|
    | + doitgen_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_20_2  |     -|  0.00|     3170|  1.585e+04|         -|     3170|     -|        no|     -|  1650 (18%)|  285404 (10%)|  171893 (13%)|    -|
    |  o VITIS_LOOP_18_1_VITIS_LOOP_20_2                  |    II|  3.65|     3168|  1.584e+04|       175|        6|   500|       yes|     -|           -|             -|             -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0   | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_1 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_2 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_3 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_4 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1   | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_1 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_2 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_3 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_4 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2   | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_1 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_2 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_3 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_4 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3   | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_1 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_2 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_3 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_4 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4   | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4_0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4_1 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4_2 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4_3 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4_4 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | nr       | 0x10   | 32    | W      | Data signal of nr                |                                                                      |
| s_axi_control | nq       | 0x18   | 32    | W      | Data signal of nq                |                                                                      |
| s_axi_control | np       | 0x20   | 32    | W      | Data signal of np                |                                                                      |
| s_axi_control | A_0_1    | 0x28   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control | A_0_2    | 0x2c   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control | A_1_1    | 0x34   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control | A_1_2    | 0x38   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control | A_2_1    | 0x40   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control | A_2_2    | 0x44   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control | A_3_1    | 0x4c   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control | A_3_2    | 0x50   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control | A_4_1    | 0x58   | 32    | W      | Data signal of A_4               |                                                                      |
| s_axi_control | A_4_2    | 0x5c   | 32    | W      | Data signal of A_4               |                                                                      |
| s_axi_control | C4_0_0_1 | 0x64   | 32    | W      | Data signal of C4_0_0            |                                                                      |
| s_axi_control | C4_0_0_2 | 0x68   | 32    | W      | Data signal of C4_0_0            |                                                                      |
| s_axi_control | C4_0_1_1 | 0x70   | 32    | W      | Data signal of C4_0_1            |                                                                      |
| s_axi_control | C4_0_1_2 | 0x74   | 32    | W      | Data signal of C4_0_1            |                                                                      |
| s_axi_control | C4_0_2_1 | 0x7c   | 32    | W      | Data signal of C4_0_2            |                                                                      |
| s_axi_control | C4_0_2_2 | 0x80   | 32    | W      | Data signal of C4_0_2            |                                                                      |
| s_axi_control | C4_0_3_1 | 0x88   | 32    | W      | Data signal of C4_0_3            |                                                                      |
| s_axi_control | C4_0_3_2 | 0x8c   | 32    | W      | Data signal of C4_0_3            |                                                                      |
| s_axi_control | C4_0_4_1 | 0x94   | 32    | W      | Data signal of C4_0_4            |                                                                      |
| s_axi_control | C4_0_4_2 | 0x98   | 32    | W      | Data signal of C4_0_4            |                                                                      |
| s_axi_control | C4_1_0_1 | 0xa0   | 32    | W      | Data signal of C4_1_0            |                                                                      |
| s_axi_control | C4_1_0_2 | 0xa4   | 32    | W      | Data signal of C4_1_0            |                                                                      |
| s_axi_control | C4_1_1_1 | 0xac   | 32    | W      | Data signal of C4_1_1            |                                                                      |
| s_axi_control | C4_1_1_2 | 0xb0   | 32    | W      | Data signal of C4_1_1            |                                                                      |
| s_axi_control | C4_1_2_1 | 0xb8   | 32    | W      | Data signal of C4_1_2            |                                                                      |
| s_axi_control | C4_1_2_2 | 0xbc   | 32    | W      | Data signal of C4_1_2            |                                                                      |
| s_axi_control | C4_1_3_1 | 0xc4   | 32    | W      | Data signal of C4_1_3            |                                                                      |
| s_axi_control | C4_1_3_2 | 0xc8   | 32    | W      | Data signal of C4_1_3            |                                                                      |
| s_axi_control | C4_1_4_1 | 0xd0   | 32    | W      | Data signal of C4_1_4            |                                                                      |
| s_axi_control | C4_1_4_2 | 0xd4   | 32    | W      | Data signal of C4_1_4            |                                                                      |
| s_axi_control | C4_2_0_1 | 0xdc   | 32    | W      | Data signal of C4_2_0            |                                                                      |
| s_axi_control | C4_2_0_2 | 0xe0   | 32    | W      | Data signal of C4_2_0            |                                                                      |
| s_axi_control | C4_2_1_1 | 0xe8   | 32    | W      | Data signal of C4_2_1            |                                                                      |
| s_axi_control | C4_2_1_2 | 0xec   | 32    | W      | Data signal of C4_2_1            |                                                                      |
| s_axi_control | C4_2_2_1 | 0xf4   | 32    | W      | Data signal of C4_2_2            |                                                                      |
| s_axi_control | C4_2_2_2 | 0xf8   | 32    | W      | Data signal of C4_2_2            |                                                                      |
| s_axi_control | C4_2_3_1 | 0x100  | 32    | W      | Data signal of C4_2_3            |                                                                      |
| s_axi_control | C4_2_3_2 | 0x104  | 32    | W      | Data signal of C4_2_3            |                                                                      |
| s_axi_control | C4_2_4_1 | 0x10c  | 32    | W      | Data signal of C4_2_4            |                                                                      |
| s_axi_control | C4_2_4_2 | 0x110  | 32    | W      | Data signal of C4_2_4            |                                                                      |
| s_axi_control | C4_3_0_1 | 0x118  | 32    | W      | Data signal of C4_3_0            |                                                                      |
| s_axi_control | C4_3_0_2 | 0x11c  | 32    | W      | Data signal of C4_3_0            |                                                                      |
| s_axi_control | C4_3_1_1 | 0x124  | 32    | W      | Data signal of C4_3_1            |                                                                      |
| s_axi_control | C4_3_1_2 | 0x128  | 32    | W      | Data signal of C4_3_1            |                                                                      |
| s_axi_control | C4_3_2_1 | 0x130  | 32    | W      | Data signal of C4_3_2            |                                                                      |
| s_axi_control | C4_3_2_2 | 0x134  | 32    | W      | Data signal of C4_3_2            |                                                                      |
| s_axi_control | C4_3_3_1 | 0x13c  | 32    | W      | Data signal of C4_3_3            |                                                                      |
| s_axi_control | C4_3_3_2 | 0x140  | 32    | W      | Data signal of C4_3_3            |                                                                      |
| s_axi_control | C4_3_4_1 | 0x148  | 32    | W      | Data signal of C4_3_4            |                                                                      |
| s_axi_control | C4_3_4_2 | 0x14c  | 32    | W      | Data signal of C4_3_4            |                                                                      |
| s_axi_control | C4_4_0_1 | 0x154  | 32    | W      | Data signal of C4_4_0            |                                                                      |
| s_axi_control | C4_4_0_2 | 0x158  | 32    | W      | Data signal of C4_4_0            |                                                                      |
| s_axi_control | C4_4_1_1 | 0x160  | 32    | W      | Data signal of C4_4_1            |                                                                      |
| s_axi_control | C4_4_1_2 | 0x164  | 32    | W      | Data signal of C4_4_1            |                                                                      |
| s_axi_control | C4_4_2_1 | 0x16c  | 32    | W      | Data signal of C4_4_2            |                                                                      |
| s_axi_control | C4_4_2_2 | 0x170  | 32    | W      | Data signal of C4_4_2            |                                                                      |
| s_axi_control | C4_4_3_1 | 0x178  | 32    | W      | Data signal of C4_4_3            |                                                                      |
| s_axi_control | C4_4_3_2 | 0x17c  | 32    | W      | Data signal of C4_4_3            |                                                                      |
| s_axi_control | C4_4_4_1 | 0x184  | 32    | W      | Data signal of C4_4_4            |                                                                      |
| s_axi_control | C4_4_4_2 | 0x188  | 32    | W      | Data signal of C4_4_4            |                                                                      |
| s_axi_control | sum_0_1  | 0x190  | 32    | W      | Data signal of sum_0             |                                                                      |
| s_axi_control | sum_0_2  | 0x194  | 32    | W      | Data signal of sum_0             |                                                                      |
| s_axi_control | sum_1_1  | 0x19c  | 32    | W      | Data signal of sum_1             |                                                                      |
| s_axi_control | sum_1_2  | 0x1a0  | 32    | W      | Data signal of sum_1             |                                                                      |
| s_axi_control | sum_2_1  | 0x1a8  | 32    | W      | Data signal of sum_2             |                                                                      |
| s_axi_control | sum_2_2  | 0x1ac  | 32    | W      | Data signal of sum_2             |                                                                      |
| s_axi_control | sum_3_1  | 0x1b4  | 32    | W      | Data signal of sum_3             |                                                                      |
| s_axi_control | sum_3_2  | 0x1b8  | 32    | W      | Data signal of sum_3             |                                                                      |
| s_axi_control | sum_4_1  | 0x1c0  | 32    | W      | Data signal of sum_4             |                                                                      |
| s_axi_control | sum_4_2  | 0x1c4  | 32    | W      | Data signal of sum_4             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nr       | in        | int      |
| nq       | in        | int      |
| np       | in        | int      |
| A        | inout     | double*  |
| C4       | in        | double*  |
| sum      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+-----------+----------+------------------------------+
| Argument | HW Interface   | HW Type   | HW Usage | HW Info                      |
+----------+----------------+-----------+----------+------------------------------+
| nr       | s_axi_control  | register  |          | name=nr offset=0x10 range=32 |
| nq       | s_axi_control  | register  |          | name=nq offset=0x18 range=32 |
| np       | s_axi_control  | register  |          | name=np offset=0x20 range=32 |
| A        | m_axi_gmem_0   | interface |          |                              |
| A        | s_axi_control  | interface | offset   |                              |
| A        | m_axi_gmem_1   | interface |          |                              |
| A        | s_axi_control  | interface | offset   |                              |
| A        | m_axi_gmem_2   | interface |          |                              |
| A        | s_axi_control  | interface | offset   |                              |
| A        | m_axi_gmem_3   | interface |          |                              |
| A        | s_axi_control  | interface | offset   |                              |
| A        | m_axi_gmem_4   | interface |          |                              |
| A        | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_0_0 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_0_1 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_0_2 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_0_3 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_0_4 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_1_0 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_1_1 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_1_2 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_1_3 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_1_4 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_2_0 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_2_1 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_2_2 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_2_3 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_2_4 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_3_0 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_3_1 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_3_2 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_3_3 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_3_4 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_4_0 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_4_1 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_4_2 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_4_3 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| C4       | m_axi_gmem_4_4 | interface |          |                              |
| C4       | s_axi_control  | interface | offset   |                              |
| sum      | m_axi_gmem_0   | interface |          |                              |
| sum      | s_axi_control  | interface | offset   |                              |
| sum      | m_axi_gmem_1   | interface |          |                              |
| sum      | s_axi_control  | interface | offset   |                              |
| sum      | m_axi_gmem_2   | interface |          |                              |
| sum      | s_axi_control  | interface | offset   |                              |
| sum      | m_axi_gmem_3   | interface |          |                              |
| sum      | s_axi_control  | interface | offset   |                              |
| sum      | m_axi_gmem_4   | interface |          |                              |
| sum      | s_axi_control  | interface | offset   |                              |
+----------+----------------+-----------+----------+------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_1 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_2 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_3 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_4 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_0 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
| m_axi_gmem_1 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
| m_axi_gmem_2 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
| m_axi_gmem_3 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
| m_axi_gmem_4 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Problem                                                                                                  | Resolution | Location                                                                                 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:42:18 |
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:49:22 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+------+--------+--------------+------+---------+---------+
| Name                                                | DSP  | Pragma | Variable     | Op   | Impl    | Latency |
+-----------------------------------------------------+------+--------+--------------+------+---------+---------+
| + doitgen                                           | 1650 |        |              |      |         |         |
|  + doitgen_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_20_2 | 1650 |        |              |      |         |         |
|    add_ln18_fu_9005_p2                              | -    |        | add_ln18     | add  | fabric  | 0       |
|    add_ln18_1_fu_9031_p2                            | -    |        | add_ln18_1   | add  | fabric  | 0       |
|    sub_ln20_fu_9069_p2                              | -    |        | sub_ln20     | sub  | fabric  | 0       |
|    sub_ln20_1_fu_9103_p2                            | -    |        | sub_ln20_1   | sub  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U151               | 8    |        | mul          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U152               | 8    |        | mul_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add34_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U153               | 8    |        | mul_30       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add34_30     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U154               | 8    |        | mul_31       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add34_31     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155               | 8    |        | mul_32       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add34_32     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U156               | 8    |        | mul_33       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add34_33     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U157               | 8    |        | mul_1595_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add34_1597_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U158               | 8    |        | mul_1595_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add34_1597_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U159               | 8    |        | mul_1595_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add34_1597_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U160               | 8    |        | mul_1595_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add34_1597_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U161               | 8    |        | mul_34       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add34_34     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U162               | 8    |        | mul_2601_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add34_2603_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U163               | 8    |        | mul_2601_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add34_2603_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U164               | 8    |        | mul_2601_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add34_2603_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165               | 8    |        | mul_2601_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add34_2603_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U166               | 8    |        | mul_35       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add34_35     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U167               | 8    |        | mul_3607_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add34_3609_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U168               | 8    |        | mul_3607_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add34_3609_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U169               | 8    |        | mul_3607_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add34_3609_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U170               | 8    |        | mul_3607_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add34_3609_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U171               | 8    |        | mul_36       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add34_36     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U172               | 8    |        | mul_4613_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add34_4615_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U173               | 8    |        | mul_4613_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add34_4615_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U174               | 8    |        | mul_4613_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add34_4615_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175               | 8    |        | mul_4613_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add34_4615_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U176               | 8    |        | mul_37       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add34_37     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U177               | 8    |        | mul_5619_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add34_5621_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U178               | 8    |        | mul_5619_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add34_5621_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U179               | 8    |        | mul_5619_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add34_5621_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U180               | 8    |        | mul_5619_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add34_5621_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add34_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_1_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add34_1_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_1_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add34_1_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_1_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add34_1_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_1_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add34_1_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add34_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_1_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add34_1_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_1_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add34_1_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_1_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add34_1_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_1_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add34_1_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add34_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_1_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add34_1_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_1_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add34_1_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_1_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add34_1_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_1_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add34_1_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add34_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_1_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add34_1_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_1_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add34_1_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_1_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add34_1_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_1_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add34_1_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add34_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_1_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add34_1_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_1_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add34_1_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_1_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add34_1_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_1_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add34_1_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add34_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_1_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add34_1_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_1_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add34_1_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_1_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add34_1_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_1_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add34_1_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add34_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_2_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add34_2_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_2_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add34_2_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_2_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add34_2_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_2_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add34_2_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add34_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_2_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add34_2_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_2_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add34_2_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_2_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add34_2_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_2_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add34_2_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add34_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_2_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add34_2_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_2_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add34_2_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_2_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add34_2_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_2_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add34_2_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add34_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_2_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add34_2_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_2_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add34_2_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_2_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add34_2_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_2_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add34_2_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add34_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_2_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add34_2_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_2_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add34_2_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_2_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add34_2_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_2_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add34_2_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add34_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_2_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add34_2_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_2_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add34_2_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_2_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add34_2_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_2_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add34_2_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add34_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_3_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add34_3_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_3_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add34_3_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_3_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add34_3_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_3_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add34_3_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add34_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_3_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add34_3_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_3_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add34_3_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_3_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add34_3_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_3_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add34_3_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add34_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_3_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add34_3_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_3_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add34_3_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_3_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add34_3_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_3_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add34_3_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add34_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_3_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add34_3_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_3_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add34_3_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_3_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add34_3_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_3_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add34_3_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add34_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_3_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add34_3_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_3_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add34_3_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_3_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add34_3_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_3_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add34_3_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add34_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_3_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add34_3_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_3_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add34_3_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_3_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add34_3_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_3_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add34_3_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add34_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_4_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add34_4_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_4_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add34_4_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_4_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add34_4_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_4_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add34_4_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add34_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_4_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add34_4_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_4_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add34_4_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_4_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add34_4_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_4_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add34_4_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add34_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_4_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add34_4_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_4_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add34_4_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_4_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add34_4_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_4_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add34_4_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add34_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_4_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add34_4_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_4_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add34_4_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_4_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add34_4_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_4_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add34_4_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add34_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_4_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add34_4_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_4_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add34_4_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_4_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add34_4_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_4_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add34_4_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add34_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_4_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add34_4_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_4_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add34_4_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_4_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add34_4_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_4_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add34_4_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U151               | 8    |        | mul_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add34_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U152               | 8    |        | mul_5_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add34_5_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U153               | 8    |        | mul_5_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add34_5_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U154               | 8    |        | mul_5_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add34_5_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155               | 8    |        | mul_5_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add34_5_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U156               | 8    |        | mul_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add34_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U157               | 8    |        | mul_5_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add34_5_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U158               | 8    |        | mul_5_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add34_5_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U159               | 8    |        | mul_5_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add34_5_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U160               | 8    |        | mul_5_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add34_5_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U161               | 8    |        | mul_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add34_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U162               | 8    |        | mul_5_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add34_5_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U163               | 8    |        | mul_5_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add34_5_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U164               | 8    |        | mul_5_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add34_5_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165               | 8    |        | mul_5_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add34_5_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U166               | 8    |        | mul_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add34_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U167               | 8    |        | mul_5_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add34_5_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U168               | 8    |        | mul_5_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add34_5_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U169               | 8    |        | mul_5_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add34_5_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U170               | 8    |        | mul_5_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add34_5_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U171               | 8    |        | mul_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add34_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U172               | 8    |        | mul_5_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add34_5_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U173               | 8    |        | mul_5_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add34_5_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U174               | 8    |        | mul_5_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add34_5_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175               | 8    |        | mul_5_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add34_5_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U176               | 8    |        | mul_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add34_5_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U177               | 8    |        | mul_5_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add34_5_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U178               | 8    |        | mul_5_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add34_5_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U179               | 8    |        | mul_5_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add34_5_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U180               | 8    |        | mul_5_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add34_5_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add34_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_6_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add34_6_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_6_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add34_6_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_6_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add34_6_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_6_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add34_6_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_6_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add34_6_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_6_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add34_6_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_6_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add34_6_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_6_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add34_6_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_6_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add34_6_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_6_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add34_6_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_6_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add34_6_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_6_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add34_6_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_6_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add34_6_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_6_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add34_6_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_6_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add34_6_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_6_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add34_6_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_6_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add34_6_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_6_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add34_6_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_6_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add34_6_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_6_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add34_6_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_6_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add34_6_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_6_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add34_6_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_6_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add34_6_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_6_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add34_6_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_6_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add34_6_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_6_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add34_6_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_6_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add34_6_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_6_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add34_6_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_6_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add34_6_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add34_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_7_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add34_7_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_7_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add34_7_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_7_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add34_7_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_7_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add34_7_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_7_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add34_7_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_7_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add34_7_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_7_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add34_7_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_7_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add34_7_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_7_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add34_7_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_7_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add34_7_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_7_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add34_7_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_7_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add34_7_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_7_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add34_7_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_7_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add34_7_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_7_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add34_7_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_7_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add34_7_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_7_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add34_7_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_7_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add34_7_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_7_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add34_7_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_7_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add34_7_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_7_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add34_7_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_7_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add34_7_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_7_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add34_7_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_7_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add34_7_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_7_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add34_7_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_7_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add34_7_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_7_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add34_7_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_7_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add34_7_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_7_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add34_7_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add34_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_8_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add34_8_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_8_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add34_8_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_8_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add34_8_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_8_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add34_8_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_8_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add34_8_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_8_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add34_8_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_8_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add34_8_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_8_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add34_8_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_8_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add34_8_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_8_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add34_8_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_8_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add34_8_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_8_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add34_8_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_8_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add34_8_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_8_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add34_8_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_8_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add34_8_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_8_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add34_8_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_8_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add34_8_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_8_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add34_8_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_8_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add34_8_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_8_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add34_8_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_8_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add34_8_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_8_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add34_8_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_8_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add34_8_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_8_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add34_8_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_8_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add34_8_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_8_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add34_8_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_8_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add34_8_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_8_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add34_8_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_8_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add34_8_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add34_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_9_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add34_9_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_9_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add34_9_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_9_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add34_9_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_9_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add34_9_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_9_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add34_9_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_9_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add34_9_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_9_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add34_9_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_9_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add34_9_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_9_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add34_9_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_9_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add34_9_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_9_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add34_9_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_9_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add34_9_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_9_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add34_9_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_9_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add34_9_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_9_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add34_9_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_9_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add34_9_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_9_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add34_9_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_9_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add34_9_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_9_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add34_9_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_9_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add34_9_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_9_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add34_9_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_9_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add34_9_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_9_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add34_9_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_9_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add34_9_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_9_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add34_9_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_9_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add34_9_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_9_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add34_9_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_9_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add34_9_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_9_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add34_9_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U151               | 8    |        | mul_10       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add34_10     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U152               | 8    |        | mul_10_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add34_10_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U153               | 8    |        | mul_10_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add34_10_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U154               | 8    |        | mul_10_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add34_10_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155               | 8    |        | mul_10_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add34_10_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U156               | 8    |        | mul_10_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add34_10_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U157               | 8    |        | mul_10_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add34_10_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U158               | 8    |        | mul_10_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add34_10_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U159               | 8    |        | mul_10_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add34_10_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U160               | 8    |        | mul_10_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add34_10_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U161               | 8    |        | mul_10_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add34_10_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U162               | 8    |        | mul_10_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add34_10_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U163               | 8    |        | mul_10_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add34_10_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U164               | 8    |        | mul_10_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add34_10_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165               | 8    |        | mul_10_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add34_10_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U166               | 8    |        | mul_10_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add34_10_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U167               | 8    |        | mul_10_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add34_10_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U168               | 8    |        | mul_10_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add34_10_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U169               | 8    |        | mul_10_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add34_10_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U170               | 8    |        | mul_10_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add34_10_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U171               | 8    |        | mul_10_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add34_10_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U172               | 8    |        | mul_10_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add34_10_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U173               | 8    |        | mul_10_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add34_10_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U174               | 8    |        | mul_10_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add34_10_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175               | 8    |        | mul_10_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add34_10_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U176               | 8    |        | mul_10_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add34_10_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U177               | 8    |        | mul_10_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add34_10_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U178               | 8    |        | mul_10_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add34_10_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U179               | 8    |        | mul_10_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add34_10_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U180               | 8    |        | mul_10_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add34_10_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_11       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add34_11     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_11_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add34_11_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_11_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add34_11_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_11_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add34_11_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_11_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add34_11_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_11_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add34_11_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_11_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add34_11_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_11_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add34_11_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_11_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add34_11_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_11_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add34_11_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_11_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add34_11_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_11_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add34_11_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_11_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add34_11_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_11_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add34_11_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_11_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add34_11_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_11_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add34_11_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_11_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add34_11_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_11_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add34_11_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_11_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add34_11_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_11_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add34_11_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_11_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add34_11_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_11_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add34_11_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_11_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add34_11_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_11_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add34_11_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_11_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add34_11_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_11_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add34_11_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_11_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add34_11_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_11_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add34_11_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_11_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add34_11_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_11_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add34_11_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_12       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add34_12     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_12_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add34_12_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_12_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add34_12_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_12_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add34_12_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_12_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add34_12_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_12_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add34_12_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_12_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add34_12_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_12_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add34_12_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_12_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add34_12_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_12_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add34_12_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_12_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add34_12_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_12_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add34_12_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_12_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add34_12_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_12_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add34_12_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_12_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add34_12_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_12_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add34_12_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_12_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add34_12_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_12_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add34_12_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_12_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add34_12_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_12_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add34_12_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_12_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add34_12_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_12_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add34_12_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_12_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add34_12_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_12_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add34_12_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_12_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add34_12_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_12_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add34_12_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_12_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add34_12_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_12_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add34_12_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_12_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add34_12_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_12_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add34_12_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_13       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add34_13     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_13_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add34_13_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_13_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add34_13_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_13_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add34_13_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_13_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add34_13_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_13_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add34_13_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_13_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add34_13_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_13_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add34_13_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_13_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add34_13_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_13_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add34_13_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_13_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add34_13_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_13_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add34_13_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_13_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add34_13_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_13_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add34_13_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_13_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add34_13_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_13_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add34_13_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_13_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add34_13_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_13_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add34_13_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_13_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add34_13_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_13_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add34_13_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_13_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add34_13_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_13_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add34_13_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_13_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add34_13_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_13_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add34_13_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_13_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add34_13_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_13_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add34_13_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_13_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add34_13_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_13_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add34_13_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_13_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add34_13_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_13_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add34_13_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_14       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add34_14     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_14_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add34_14_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_14_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add34_14_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_14_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add34_14_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_14_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add34_14_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_14_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add34_14_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_14_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add34_14_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_14_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add34_14_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_14_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add34_14_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_14_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add34_14_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_14_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add34_14_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_14_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add34_14_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_14_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add34_14_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_14_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add34_14_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_14_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add34_14_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_14_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add34_14_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_14_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add34_14_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_14_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add34_14_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_14_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add34_14_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_14_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add34_14_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_14_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add34_14_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_14_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add34_14_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_14_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add34_14_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_14_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add34_14_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_14_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add34_14_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_14_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add34_14_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_14_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add34_14_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_14_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add34_14_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_14_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add34_14_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_14_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add34_14_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U151               | 8    |        | mul_15       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add34_15     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U152               | 8    |        | mul_15_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add34_15_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U153               | 8    |        | mul_15_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add34_15_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U154               | 8    |        | mul_15_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add34_15_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155               | 8    |        | mul_15_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add34_15_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U156               | 8    |        | mul_15_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add34_15_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U157               | 8    |        | mul_15_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add34_15_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U158               | 8    |        | mul_15_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add34_15_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U159               | 8    |        | mul_15_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add34_15_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U160               | 8    |        | mul_15_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add34_15_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U161               | 8    |        | mul_15_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add34_15_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U162               | 8    |        | mul_15_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add34_15_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U163               | 8    |        | mul_15_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add34_15_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U164               | 8    |        | mul_15_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add34_15_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165               | 8    |        | mul_15_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add34_15_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U166               | 8    |        | mul_15_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add34_15_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U167               | 8    |        | mul_15_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add34_15_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U168               | 8    |        | mul_15_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add34_15_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U169               | 8    |        | mul_15_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add34_15_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U170               | 8    |        | mul_15_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add34_15_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U171               | 8    |        | mul_15_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add34_15_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U172               | 8    |        | mul_15_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add34_15_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U173               | 8    |        | mul_15_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add34_15_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U174               | 8    |        | mul_15_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add34_15_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175               | 8    |        | mul_15_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add34_15_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U176               | 8    |        | mul_15_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add34_15_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U177               | 8    |        | mul_15_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add34_15_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U178               | 8    |        | mul_15_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add34_15_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U179               | 8    |        | mul_15_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add34_15_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U180               | 8    |        | mul_15_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add34_15_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_16       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add34_16     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_16_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add34_16_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_16_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add34_16_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_16_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add34_16_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_16_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add34_16_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_16_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add34_16_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_16_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add34_16_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_16_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add34_16_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_16_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add34_16_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_16_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add34_16_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_16_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add34_16_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_16_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add34_16_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_16_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add34_16_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_16_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add34_16_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_16_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add34_16_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_16_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add34_16_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_16_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add34_16_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_16_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add34_16_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_16_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add34_16_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_16_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add34_16_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_16_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add34_16_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_16_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add34_16_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_16_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add34_16_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_16_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add34_16_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_16_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add34_16_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_16_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add34_16_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_16_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add34_16_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_16_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add34_16_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_16_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add34_16_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_16_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add34_16_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_17       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add34_17     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_17_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add34_17_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_17_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add34_17_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_17_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add34_17_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_17_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add34_17_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_17_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add34_17_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_17_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add34_17_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_17_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add34_17_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_17_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add34_17_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_17_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add34_17_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_17_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add34_17_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_17_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add34_17_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_17_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add34_17_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_17_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add34_17_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_17_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add34_17_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_17_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add34_17_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_17_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add34_17_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_17_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add34_17_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_17_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add34_17_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_17_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add34_17_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_17_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add34_17_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_17_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add34_17_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_17_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add34_17_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_17_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add34_17_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_17_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add34_17_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_17_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add34_17_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_17_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add34_17_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_17_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add34_17_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_17_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add34_17_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_17_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add34_17_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_18       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add34_18     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_18_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add34_18_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_18_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add34_18_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_18_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add34_18_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_18_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add34_18_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_18_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add34_18_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_18_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add34_18_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_18_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add34_18_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_18_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add34_18_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_18_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add34_18_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_18_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add34_18_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_18_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add34_18_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_18_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add34_18_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_18_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add34_18_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_18_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add34_18_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_18_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add34_18_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_18_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add34_18_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_18_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add34_18_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_18_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add34_18_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_18_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add34_18_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_18_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add34_18_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_18_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add34_18_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_18_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add34_18_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_18_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add34_18_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_18_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add34_18_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_18_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add34_18_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_18_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add34_18_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_18_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add34_18_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_18_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add34_18_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_18_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add34_18_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_19       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add34_19     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_19_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add34_19_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_19_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add34_19_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_19_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add34_19_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_19_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add34_19_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_19_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add34_19_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_19_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add34_19_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_19_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add34_19_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_19_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add34_19_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_19_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add34_19_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_19_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add34_19_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_19_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add34_19_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_19_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add34_19_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_19_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add34_19_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_19_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add34_19_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_19_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add34_19_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_19_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add34_19_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_19_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add34_19_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_19_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add34_19_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_19_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add34_19_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_19_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add34_19_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_19_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add34_19_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_19_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add34_19_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_19_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add34_19_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_19_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add34_19_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_19_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add34_19_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_19_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add34_19_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_19_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add34_19_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_19_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add34_19_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_19_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add34_19_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U151               | 8    |        | mul_20       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add34_20     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U152               | 8    |        | mul_20_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add34_20_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U153               | 8    |        | mul_20_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add34_20_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U154               | 8    |        | mul_20_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add34_20_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155               | 8    |        | mul_20_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add34_20_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U156               | 8    |        | mul_20_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add34_20_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U157               | 8    |        | mul_20_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add34_20_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U158               | 8    |        | mul_20_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add34_20_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U159               | 8    |        | mul_20_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add34_20_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U160               | 8    |        | mul_20_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add34_20_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U161               | 8    |        | mul_20_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add34_20_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U162               | 8    |        | mul_20_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add34_20_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U163               | 8    |        | mul_20_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add34_20_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U164               | 8    |        | mul_20_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add34_20_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165               | 8    |        | mul_20_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add34_20_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U166               | 8    |        | mul_20_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add34_20_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U167               | 8    |        | mul_20_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add34_20_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U168               | 8    |        | mul_20_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add34_20_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U169               | 8    |        | mul_20_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add34_20_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U170               | 8    |        | mul_20_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add34_20_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U171               | 8    |        | mul_20_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add34_20_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U172               | 8    |        | mul_20_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add34_20_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U173               | 8    |        | mul_20_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add34_20_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U174               | 8    |        | mul_20_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add34_20_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175               | 8    |        | mul_20_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add34_20_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U176               | 8    |        | mul_20_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add34_20_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U177               | 8    |        | mul_20_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add34_20_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U178               | 8    |        | mul_20_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add34_20_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U179               | 8    |        | mul_20_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add34_20_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U180               | 8    |        | mul_20_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add34_20_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_21       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add34_21     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_21_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add34_21_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_21_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add34_21_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_21_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add34_21_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_21_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add34_21_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_21_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add34_21_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_21_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add34_21_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_21_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add34_21_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_21_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add34_21_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_21_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add34_21_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_21_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add34_21_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_21_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add34_21_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_21_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add34_21_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_21_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add34_21_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_21_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add34_21_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_21_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add34_21_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_21_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add34_21_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_21_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add34_21_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_21_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add34_21_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_21_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add34_21_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_21_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add34_21_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_21_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add34_21_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_21_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add34_21_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_21_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add34_21_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_21_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add34_21_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_21_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add34_21_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_21_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add34_21_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_21_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add34_21_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_21_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add34_21_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_21_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add34_21_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_22       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add34_22     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_22_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add34_22_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_22_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add34_22_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_22_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add34_22_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_22_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add34_22_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_22_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add34_22_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_22_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add34_22_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_22_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add34_22_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_22_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add34_22_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_22_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add34_22_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_22_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add34_22_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_22_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add34_22_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_22_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add34_22_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_22_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add34_22_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_22_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add34_22_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_22_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add34_22_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_22_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add34_22_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_22_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add34_22_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_22_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add34_22_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_22_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add34_22_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_22_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add34_22_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_22_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add34_22_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_22_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add34_22_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_22_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add34_22_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_22_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add34_22_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_22_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add34_22_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_22_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add34_22_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_22_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add34_22_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_22_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add34_22_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_22_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add34_22_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_23       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add34_23     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_23_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add34_23_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_23_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add34_23_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_23_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add34_23_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_23_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add34_23_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_23_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add34_23_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_23_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add34_23_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_23_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add34_23_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_23_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add34_23_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_23_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add34_23_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_23_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add34_23_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_23_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add34_23_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_23_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add34_23_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_23_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add34_23_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_23_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add34_23_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_23_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add34_23_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_23_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add34_23_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_23_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add34_23_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_23_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add34_23_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_23_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add34_23_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_23_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add34_23_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_23_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add34_23_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_23_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add34_23_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_23_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add34_23_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_23_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add34_23_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_23_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add34_23_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_23_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add34_23_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_23_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add34_23_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_23_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add34_23_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_23_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add34_23_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_24       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add34_24     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_24_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add34_24_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_24_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add34_24_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_24_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add34_24_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_24_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add34_24_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_24_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add34_24_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_24_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add34_24_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_24_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add34_24_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_24_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add34_24_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_24_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add34_24_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_24_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add34_24_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_24_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add34_24_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_24_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add34_24_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_24_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add34_24_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_24_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add34_24_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_24_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add34_24_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_24_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add34_24_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_24_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add34_24_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_24_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add34_24_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_24_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add34_24_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_24_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add34_24_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_24_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add34_24_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_24_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add34_24_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_24_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add34_24_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_24_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add34_24_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_24_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add34_24_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_24_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add34_24_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_24_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add34_24_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_24_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add34_24_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_24_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add34_24_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U151               | 8    |        | mul_25       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add34_25     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U152               | 8    |        | mul_25_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add34_25_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U153               | 8    |        | mul_25_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add34_25_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U154               | 8    |        | mul_25_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add34_25_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155               | 8    |        | mul_25_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add34_25_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U156               | 8    |        | mul_25_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add34_25_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U157               | 8    |        | mul_25_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add34_25_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U158               | 8    |        | mul_25_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add34_25_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U159               | 8    |        | mul_25_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add34_25_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U160               | 8    |        | mul_25_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add34_25_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U161               | 8    |        | mul_25_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add34_25_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U162               | 8    |        | mul_25_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add34_25_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U163               | 8    |        | mul_25_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add34_25_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U164               | 8    |        | mul_25_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add34_25_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165               | 8    |        | mul_25_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add34_25_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U166               | 8    |        | mul_25_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add34_25_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U167               | 8    |        | mul_25_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add34_25_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U168               | 8    |        | mul_25_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add34_25_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U169               | 8    |        | mul_25_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add34_25_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U170               | 8    |        | mul_25_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add34_25_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U171               | 8    |        | mul_25_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add34_25_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U172               | 8    |        | mul_25_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add34_25_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U173               | 8    |        | mul_25_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add34_25_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U174               | 8    |        | mul_25_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add34_25_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175               | 8    |        | mul_25_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add34_25_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U176               | 8    |        | mul_25_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add34_25_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U177               | 8    |        | mul_25_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add34_25_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U178               | 8    |        | mul_25_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add34_25_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U179               | 8    |        | mul_25_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add34_25_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U180               | 8    |        | mul_25_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add34_25_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_26       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add34_26     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_26_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add34_26_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_26_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add34_26_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_26_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add34_26_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_26_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add34_26_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_26_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add34_26_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_26_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add34_26_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_26_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add34_26_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_26_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add34_26_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_26_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add34_26_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_26_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add34_26_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_26_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add34_26_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_26_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add34_26_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_26_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add34_26_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_26_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add34_26_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_26_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add34_26_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_26_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add34_26_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_26_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add34_26_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_26_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add34_26_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_26_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add34_26_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_26_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add34_26_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_26_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add34_26_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_26_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add34_26_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_26_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add34_26_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_26_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add34_26_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_26_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add34_26_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_26_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add34_26_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_26_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add34_26_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_26_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add34_26_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_26_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add34_26_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_27       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add34_27     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_27_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add34_27_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_27_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add34_27_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_27_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add34_27_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_27_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add34_27_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_27_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add34_27_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_27_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add34_27_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_27_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add34_27_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_27_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add34_27_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_27_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add34_27_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_27_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add34_27_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_27_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add34_27_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_27_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add34_27_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_27_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add34_27_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_27_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add34_27_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_27_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add34_27_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_27_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add34_27_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_27_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add34_27_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_27_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add34_27_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_27_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add34_27_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_27_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add34_27_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_27_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add34_27_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_27_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add34_27_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_27_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add34_27_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_27_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add34_27_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_27_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add34_27_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_27_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add34_27_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_27_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add34_27_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_27_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add34_27_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_27_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add34_27_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_28       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add34_28     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_28_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add34_28_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_28_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add34_28_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_28_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add34_28_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_28_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add34_28_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_28_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add34_28_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_28_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add34_28_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_28_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add34_28_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_28_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add34_28_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_28_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add34_28_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_28_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add34_28_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_28_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add34_28_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_28_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add34_28_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_28_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add34_28_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_28_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add34_28_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_28_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add34_28_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_28_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add34_28_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_28_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add34_28_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_28_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add34_28_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_28_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add34_28_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_28_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add34_28_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_28_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add34_28_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_28_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add34_28_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_28_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add34_28_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_28_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add34_28_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_28_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add34_28_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_28_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add34_28_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_28_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add34_28_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_28_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add34_28_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_28_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add34_28_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_29       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add34_29     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_29_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add34_29_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_29_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add34_29_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_29_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add34_29_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_29_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add34_29_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_29_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add34_29_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_29_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add34_29_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_29_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add34_29_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_29_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add34_29_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_29_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add34_29_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_29_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add34_29_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_29_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add34_29_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_29_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add34_29_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_29_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add34_29_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_29_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add34_29_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_29_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add34_29_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_29_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add34_29_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_29_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add34_29_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_29_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add34_29_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_29_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add34_29_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_29_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add34_29_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_29_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add34_29_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_29_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add34_29_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_29_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add34_29_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_29_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add34_29_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_29_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add34_29_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_29_5_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add34_29_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_29_5_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add34_29_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_29_5_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add34_29_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_29_5_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add34_29_5_4 | dadd | fulldsp | 4       |
|    add_ln20_10_fu_9223_p2                           | -    |        | add_ln20_10  | add  | fabric  | 0       |
+-----------------------------------------------------+------+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------+----------------------------------------------------------+
| Type            | Options                            | Location                                                 |
+-----------------+------------------------------------+----------------------------------------------------------+
| interface       | m_axi port=A depth=15000           | ../doitgen/generate/doitgen.cpp:5 in doitgen, A          |
| interface       | m_axi port=C4 depth=900            | ../doitgen/generate/doitgen.cpp:6 in doitgen, C4         |
| interface       | m_axi port=sum depth=30            | ../doitgen/generate/doitgen.cpp:7 in doitgen, sum        |
| interface       | s_axilite port=nr                  | ../doitgen/generate/doitgen.cpp:8 in doitgen, nr         |
| interface       | s_axilite port=nq                  | ../doitgen/generate/doitgen.cpp:9 in doitgen, nq         |
| interface       | s_axilite port=np                  | ../doitgen/generate/doitgen.cpp:10 in doitgen, np        |
| interface       | s_axilite port=return              | ../doitgen/generate/doitgen.cpp:11 in doitgen, return    |
| array_partition | variable=A cyclic factor=5 dim=3   | ../doitgen/generate/doitgen.cpp:13 in doitgen, A         |
| array_partition | variable=C4 cyclic factor=5 dim=1  | ../doitgen/generate/doitgen.cpp:14 in doitgen, C4        |
| array_partition | variable=C4 cyclic factor=5 dim=2  | ../doitgen/generate/doitgen.cpp:15 in doitgen, C4        |
| array_partition | variable=sum cyclic factor=5       | ../doitgen/generate/doitgen.cpp:16 in doitgen, sum       |
| loop_flatten    |                                    | ../doitgen/generate/doitgen.cpp:19 in doitgen            |
| pipeline        | II=1                               | ../doitgen/generate/doitgen.cpp:21 in doitgen            |
| array_partition | variable=sum_local cyclic factor=5 | ../doitgen/generate/doitgen.cpp:24 in doitgen, sum_local |
| unroll          | factor=5                           | ../doitgen/generate/doitgen.cpp:29 in doitgen            |
| unroll          | factor=5                           | ../doitgen/generate/doitgen.cpp:36 in doitgen            |
| pipeline        | II=1                               | ../doitgen/generate/doitgen.cpp:39 in doitgen            |
| unroll          |                                    | ../doitgen/generate/doitgen.cpp:41 in doitgen            |
| unroll          | factor=5                           | ../doitgen/generate/doitgen.cpp:50 in doitgen            |
+-----------------+------------------------------------+----------------------------------------------------------+


