--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 21 14:00:54 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     SPI_loopback_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets clk_1mhz]
            3260 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 984.745ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M2/count__i0  (from clk_1mhz +)
   Destination:    FD1P3AX    D              \HALL_I_M2/speed_i1  (to clk_1mhz +)

   Delay:                  15.095ns  (29.1% logic, 70.9% route), 9 logic levels.

 Constraint Details:

     15.095ns data_path \HALL_I_M2/count__i0 to \HALL_I_M2/speed_i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 984.745ns

 Path Details: \HALL_I_M2/count__i0 to \HALL_I_M2/speed_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M2/count__i0 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M2/count[0]
LUT4        ---     0.493              B to Z              \HALL_I_M2/i2_2_lut
Route         1   e 0.941                                  \HALL_I_M2/n14
LUT4        ---     0.493              C to Z              \HALL_I_M2/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n22
LUT4        ---     0.493              B to Z              \HALL_I_M2/i11_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n16925
LUT4        ---     0.493              A to Z              \HALL_I_M2/i1_4_lut_rep_334
Route        24   e 1.838                                  \HALL_I_M2/n19021
LUT4        ---     0.493              B to Z              \HALL_I_M2/i12406_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n4669
LUT4        ---     0.493              A to Z              \HALL_I_M2/i2_4_lut
Route         2   e 1.141                                  \HALL_I_M2/n17495
LUT4        ---     0.493              A to Z              \HALL_I_M2/i207_4_lut_rep_322
Route        19   e 1.825                                  \HALL_I_M2/n19009
LUT4        ---     0.493              B to Z              \HALL_I_M2/i12400_2_lut_3_lut
Route         1   e 0.941                                  \HALL_I_M2/speed_19__N_1580[0]
                  --------
                   15.095  (29.1% logic, 70.9% route), 9 logic levels.


Passed:  The following path meets requirements by 984.745ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M2/count__i0  (from clk_1mhz +)
   Destination:    FD1P3AX    D              \HALL_I_M2/speed_i20  (to clk_1mhz +)

   Delay:                  15.095ns  (29.1% logic, 70.9% route), 9 logic levels.

 Constraint Details:

     15.095ns data_path \HALL_I_M2/count__i0 to \HALL_I_M2/speed_i20 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 984.745ns

 Path Details: \HALL_I_M2/count__i0 to \HALL_I_M2/speed_i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M2/count__i0 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M2/count[0]
LUT4        ---     0.493              B to Z              \HALL_I_M2/i2_2_lut
Route         1   e 0.941                                  \HALL_I_M2/n14
LUT4        ---     0.493              C to Z              \HALL_I_M2/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n22
LUT4        ---     0.493              B to Z              \HALL_I_M2/i11_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n16925
LUT4        ---     0.493              A to Z              \HALL_I_M2/i1_4_lut_rep_334
Route        24   e 1.838                                  \HALL_I_M2/n19021
LUT4        ---     0.493              B to Z              \HALL_I_M2/i12406_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n4669
LUT4        ---     0.493              A to Z              \HALL_I_M2/i2_4_lut
Route         2   e 1.141                                  \HALL_I_M2/n17495
LUT4        ---     0.493              A to Z              \HALL_I_M2/i207_4_lut_rep_322
Route        19   e 1.825                                  \HALL_I_M2/n19009
LUT4        ---     0.493              B to Z              \HALL_I_M2/i12368_2_lut_3_lut
Route         1   e 0.941                                  \HALL_I_M2/speed_19__N_1580[19]
                  --------
                   15.095  (29.1% logic, 70.9% route), 9 logic levels.


Passed:  The following path meets requirements by 984.745ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M2/count__i0  (from clk_1mhz +)
   Destination:    FD1P3AX    D              \HALL_I_M2/speed_i19  (to clk_1mhz +)

   Delay:                  15.095ns  (29.1% logic, 70.9% route), 9 logic levels.

 Constraint Details:

     15.095ns data_path \HALL_I_M2/count__i0 to \HALL_I_M2/speed_i19 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 984.745ns

 Path Details: \HALL_I_M2/count__i0 to \HALL_I_M2/speed_i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M2/count__i0 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M2/count[0]
LUT4        ---     0.493              B to Z              \HALL_I_M2/i2_2_lut
Route         1   e 0.941                                  \HALL_I_M2/n14
LUT4        ---     0.493              C to Z              \HALL_I_M2/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n22
LUT4        ---     0.493              B to Z              \HALL_I_M2/i11_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n16925
LUT4        ---     0.493              A to Z              \HALL_I_M2/i1_4_lut_rep_334
Route        24   e 1.838                                  \HALL_I_M2/n19021
LUT4        ---     0.493              B to Z              \HALL_I_M2/i12406_4_lut
Route         1   e 0.941                                  \HALL_I_M2/n4669
LUT4        ---     0.493              A to Z              \HALL_I_M2/i2_4_lut
Route         2   e 1.141                                  \HALL_I_M2/n17495
LUT4        ---     0.493              A to Z              \HALL_I_M2/i207_4_lut_rep_322
Route        19   e 1.825                                  \HALL_I_M2/n19009
LUT4        ---     0.493              B to Z              \HALL_I_M2/i12369_2_lut_3_lut
Route         1   e 0.941                                  \HALL_I_M2/speed_19__N_1580[18]
                  --------
                   15.095  (29.1% logic, 70.9% route), 9 logic levels.

Report: 15.255 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets pwm_clk]
            676 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M3/cnt_1961__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M3/cnt_1961__i0  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M3/cnt_1961__i5 to \PWM_I_M3/cnt_1961__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M3/cnt_1961__i5 to \PWM_I_M3/cnt_1961__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M3/cnt_1961__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M3/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M3/i15152_4_lut
Route         1   e 0.941                                  \PWM_I_M3/n17675
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15170_3_lut
Route         1   e 0.941                                  \PWM_I_M3/n17693
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15864_4_lut
Route        10   e 1.604                                  \PWM_I_M3/n12276
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M3/cnt_1961__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M3/cnt_1961__i1  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M3/cnt_1961__i5 to \PWM_I_M3/cnt_1961__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M3/cnt_1961__i5 to \PWM_I_M3/cnt_1961__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M3/cnt_1961__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M3/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M3/i15152_4_lut
Route         1   e 0.941                                  \PWM_I_M3/n17675
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15170_3_lut
Route         1   e 0.941                                  \PWM_I_M3/n17693
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15864_4_lut
Route        10   e 1.604                                  \PWM_I_M3/n12276
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M3/cnt_1961__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M3/cnt_1961__i2  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M3/cnt_1961__i5 to \PWM_I_M3/cnt_1961__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M3/cnt_1961__i5 to \PWM_I_M3/cnt_1961__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M3/cnt_1961__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M3/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M3/i15152_4_lut
Route         1   e 0.941                                  \PWM_I_M3/n17675
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15170_3_lut
Route         1   e 0.941                                  \PWM_I_M3/n17693
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15864_4_lut
Route        10   e 1.604                                  \PWM_I_M3/n12276
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.

Report: 6.884 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets \CLKDIV_I/pi_clk]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 966.328ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PID_I/ss_i0  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  33.512ns  (30.7% logic, 69.3% route), 21 logic levels.

 Constraint Details:

     33.512ns data_path \PID_I/ss_i0 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 966.328ns

 Path Details: \PID_I/ss_i0 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i0 (from \CLKDIV_I/pi_clk)
Route        39   e 2.108                                  \PID_I/ss[0]
LUT4        ---     0.493              A to Z              \PID_I/ss_4__I_0_316_i6_2_lut
Route         4   e 1.340                                  \PID_I/n6_adj_1750
LUT4        ---     0.493              C to Z              \PID_I/equal_112_i9_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \PID_I/n9
LUT4        ---     0.493              C to Z              \PID_I/i2_3_lut_rep_337_4_lut_4_lut_4_lut
Route         7   e 1.502                                  \PID_I/n19024
LUT4        ---     0.493              B to Z              \PID_I/i11990_3_lut_4_lut
Route        47   e 2.061                                  \PID_I/subOut[1]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_0
Route         1   e 0.941                                  \PID_I/multIn2[10]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_1
Route         1   e 0.941                                  \PID_I/multIn2[10]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_2
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_3_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_1_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_11
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_7
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_7
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_8
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_17
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_17
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_19
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_21
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_23
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_11_26
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_27
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1177[27]
                  --------
                   33.512  (30.7% logic, 69.3% route), 21 logic levels.


Passed:  The following path meets requirements by 966.328ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PID_I/ss_i0  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  33.512ns  (30.7% logic, 69.3% route), 21 logic levels.

 Constraint Details:

     33.512ns data_path \PID_I/ss_i0 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 966.328ns

 Path Details: \PID_I/ss_i0 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i0 (from \CLKDIV_I/pi_clk)
Route        39   e 2.108                                  \PID_I/ss[0]
LUT4        ---     0.493              A to Z              \PID_I/ss_4__I_0_316_i6_2_lut
Route         4   e 1.340                                  \PID_I/n6_adj_1750
LUT4        ---     0.493              C to Z              \PID_I/equal_112_i9_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \PID_I/n9
LUT4        ---     0.493              C to Z              \PID_I/i2_3_lut_rep_337_4_lut_4_lut_4_lut
Route         7   e 1.502                                  \PID_I/n19024
LUT4        ---     0.493              B to Z              \PID_I/i11990_3_lut_4_lut
Route        47   e 2.061                                  \PID_I/multIn2[7]
LUT4        ---     0.493              B to Z              \PID_I/AND2_t58
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_4
LUT4        ---     0.493                to                \PID_I/Cadd_mult_29s_25s_0_7_1
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_5
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_2
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_2
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_8
LUT4        ---     0.493                to                \PID_I/Cadd_mult_29s_25s_0_10_1
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_2_11
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_8_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_17
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_19
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_7
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_22
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_8
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_23
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_9
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_8_25
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_10
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_11_26
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_27
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1177[27]
                  --------
                   33.512  (30.7% logic, 69.3% route), 21 logic levels.


Passed:  The following path meets requirements by 966.328ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PID_I/ss_i0  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  33.512ns  (30.7% logic, 69.3% route), 21 logic levels.

 Constraint Details:

     33.512ns data_path \PID_I/ss_i0 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 966.328ns

 Path Details: \PID_I/ss_i0 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i0 (from \CLKDIV_I/pi_clk)
Route        39   e 2.108                                  \PID_I/ss[0]
LUT4        ---     0.493              A to Z              \PID_I/ss_4__I_0_316_i6_2_lut
Route         4   e 1.340                                  \PID_I/n6_adj_1750
LUT4        ---     0.493              C to Z              \PID_I/equal_112_i9_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \PID_I/n9
LUT4        ---     0.493              C to Z              \PID_I/i2_3_lut_rep_337_4_lut_4_lut_4_lut
Route         7   e 1.502                                  \PID_I/n19024
LUT4        ---     0.493              B to Z              \PID_I/i11990_3_lut_4_lut
Route        47   e 2.061                                  \PID_I/subOut[1]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_0
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_2_6
LUT4        ---     0.493                to                \PID_I/Cadd_mult_29s_25s_0_1_1
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_1_1
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_2
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_3_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_1_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_11
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_7
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_7
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_8
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_17
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_19
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_7
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_22
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_8
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_21
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_23
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_11_26
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_27
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1177[27]
                  --------
                   33.512  (30.7% logic, 69.3% route), 21 logic levels.

Report: 33.672 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clkout_c]
            1266 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i30  (from clkout_c +)
   Destination:    FD1P3IX    CD             \SPI_I/speed_set_m3_i0_i13  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i30 to \SPI_I/speed_set_m3_i0_i13 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i30 to \SPI_I/speed_set_m3_i0_i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i30 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[42]
LUT4        ---     0.493              C to Z              \SPI_I/i13_4_lut_adj_160
Route         1   e 0.941                                  \SPI_I/n34_adj_1807
LUT4        ---     0.493              B to Z              \SPI_I/i17_4_lut_adj_158
Route         1   e 0.941                                  \SPI_I/n38_adj_1805
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_155
Route         1   e 0.941                                  \SPI_I/n40_adj_1802
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_153
Route         2   e 1.141                                  \SPI_I/enable_m3_N_642
LUT4        ---     0.493              D to Z              \SPI_I/i10332_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12302
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i30  (from clkout_c +)
   Destination:    FD1P3JX    PD             \SPI_I/speed_set_m3_i0_i14  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i30 to \SPI_I/speed_set_m3_i0_i14 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i30 to \SPI_I/speed_set_m3_i0_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i30 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[42]
LUT4        ---     0.493              C to Z              \SPI_I/i13_4_lut_adj_160
Route         1   e 0.941                                  \SPI_I/n34_adj_1807
LUT4        ---     0.493              B to Z              \SPI_I/i17_4_lut_adj_158
Route         1   e 0.941                                  \SPI_I/n38_adj_1805
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_155
Route         1   e 0.941                                  \SPI_I/n40_adj_1802
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_153
Route         2   e 1.141                                  \SPI_I/enable_m3_N_642
LUT4        ---     0.493              D to Z              \SPI_I/i10332_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12302
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i30  (from clkout_c +)
   Destination:    FD1P3IX    CD             \SPI_I/speed_set_m3_i0_i15  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i30 to \SPI_I/speed_set_m3_i0_i15 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i30 to \SPI_I/speed_set_m3_i0_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i30 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[42]
LUT4        ---     0.493              C to Z              \SPI_I/i13_4_lut_adj_160
Route         1   e 0.941                                  \SPI_I/n34_adj_1807
LUT4        ---     0.493              B to Z              \SPI_I/i17_4_lut_adj_158
Route         1   e 0.941                                  \SPI_I/n38_adj_1805
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_155
Route         1   e 0.941                                  \SPI_I/n40_adj_1802
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_153
Route         2   e 1.141                                  \SPI_I/enable_m3_N_642
LUT4        ---     0.493              D to Z              \SPI_I/i10332_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12302
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.

Report: 10.326 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets clk_1mhz]                |  1000.000 ns|    15.255 ns|     9  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets pwm_clk]                 |  1000.000 ns|     6.884 ns|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \CLKDIV_I/pi_clk]        |  1000.000 ns|    33.672 ns|    21  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clkout_c]                |  1000.000 ns|    10.326 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  49738763 paths, 2844 nets, and 8689 connections (89.7% coverage)


Peak memory: 132268032 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
