<stg><name>Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1</name>


<trans_list>

<trans id="536" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tile = alloca i32 1

]]></Node>
<StgValue><ssdm name="tile"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %sf = alloca i32 1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_0_073156_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073156_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_0_073_1158_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_1158_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %p_0_0_073_2160_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_2160_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %p_0_0_073_3162_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_3162_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %p_0_0_073_4164_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_4164_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %p_0_0_073_5166_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_5166_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %p_0_0_073_6168_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_6168_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %p_0_0_073_7170_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_7170_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %p_0_0_073_8172_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_8172_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %p_0_0_073_9174_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_9174_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %p_0_0_073_10176_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_10176_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %p_0_0_073_11178_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_11178_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %p_0_0_073_12180_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_12180_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %p_0_0_073_13182_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_13182_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %p_0_0_073_14184_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_14184_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %p_0_0_073_15186_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_073_15186_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %inputBuf = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %inputBuf_210 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_210"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %inputBuf_211 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_211"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %inputBuf_212 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_212"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %inputBuf_213 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_213"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %inputBuf_214 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_214"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %inputBuf_215 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_215"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %inputBuf_216 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_216"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %inputBuf_217 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_217"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %nf_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="nf_13"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_10, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %convInp_5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="mul_i_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %store_ln137 = store i32 0, i32 %nf_13

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %store_ln122 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %store_ln116 = store i32 0, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %store_ln117 = store i32 0, i32 %tile

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:0 %sf_11 = load i32 %sf

]]></Node>
<StgValue><ssdm name="sf_11"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:1 %i_16 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:2 %nf_14 = load i32 %nf_13

]]></Node>
<StgValue><ssdm name="nf_14"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:3 %icmp_ln122 = icmp_eq  i32 %i_16, i32 %mul_i_read

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:4 %i_17 = add i32 %i_16, i32 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:5 %br_ln122 = br i1 %icmp_ln122, void %for.body.split.i, void %Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, 5, 0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, 5, 3, 0>, ap_uint<1>, 0, less<ap_fixed<24, 16, 5, 3, 0> > >, ap_resource_lut>.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i:0 %specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i:1 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32">
<![CDATA[
for.body.split.i:2 %trunc_ln117 = trunc i32 %sf_11

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:3 %icmp_ln125 = icmp_eq  i32 %nf_14, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i:4 %br_ln125 = br i1 %icmp_ln125, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:18 %icmp_ln137 = icmp_eq  i32 %sf_11, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:333 %sf_12 = add i32 %sf_11, i32 1

]]></Node>
<StgValue><ssdm name="sf_12"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:334 %icmp_ln159 = icmp_eq  i32 %sf_12, i32 9

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:335 %br_ln159 = br i1 %icmp_ln159, void %if.end.i.for.inc84.i_crit_edge, void %VITIS_LOOP_162_6.i

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.for.inc84.i_crit_edge:0 %store_ln116 = store i32 %sf_12, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_162_6.i:51 %nf = add i32 %nf_14, i32 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_162_6.i:52 %icmp_ln173 = icmp_eq  i32 %nf, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_162_6.i:54 %nf_15 = select i1 %icmp_ln173, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="nf_15"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_162_6.i:55 %store_ln137 = store i32 %nf_15, i32 %nf_13

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_162_6.i:56 %store_ln116 = store i32 0, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84.i:16 %store_ln122 = store i32 %i_17, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:0 %inputBuf_load = load i24 %inputBuf

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:1 %inputBuf_210_load = load i24 %inputBuf_210

]]></Node>
<StgValue><ssdm name="inputBuf_210_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:2 %inputBuf_211_load = load i24 %inputBuf_211

]]></Node>
<StgValue><ssdm name="inputBuf_211_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:3 %inputBuf_212_load = load i24 %inputBuf_212

]]></Node>
<StgValue><ssdm name="inputBuf_212_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:4 %inputBuf_213_load = load i24 %inputBuf_213

]]></Node>
<StgValue><ssdm name="inputBuf_213_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:5 %inputBuf_214_load = load i24 %inputBuf_214

]]></Node>
<StgValue><ssdm name="inputBuf_214_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:6 %inputBuf_215_load = load i24 %inputBuf_215

]]></Node>
<StgValue><ssdm name="inputBuf_215_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:7 %inputBuf_216_load = load i24 %inputBuf_216

]]></Node>
<StgValue><ssdm name="inputBuf_216_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
<literal name="trunc_ln117" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24">
<![CDATA[
if.else.i:8 %inputBuf_217_load = load i24 %inputBuf_217

]]></Node>
<StgValue><ssdm name="inputBuf_217_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="4" op_2_bw="24" op_3_bw="4" op_4_bw="24" op_5_bw="4" op_6_bw="24" op_7_bw="4" op_8_bw="24" op_9_bw="4" op_10_bw="24" op_11_bw="4" op_12_bw="24" op_13_bw="4" op_14_bw="24" op_15_bw="4" op_16_bw="24" op_17_bw="4" op_18_bw="24" op_19_bw="24" op_20_bw="4">
<![CDATA[
if.else.i:9 %tmp_i = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.9i24.i24.i4, i4 0, i24 %inputBuf_load, i4 1, i24 %inputBuf_210_load, i4 2, i24 %inputBuf_211_load, i4 3, i24 %inputBuf_212_load, i4 4, i24 %inputBuf_213_load, i4 5, i24 %inputBuf_214_load, i4 6, i24 %inputBuf_215_load, i4 7, i24 %inputBuf_216_load, i4 8, i24 %inputBuf_217_load, i24 0, i4 %trunc_ln117

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:10 %br_ln0 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then.i:0 %inputBuf_218 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %convInp_5

]]></Node>
<StgValue><ssdm name="inputBuf_218"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
if.then.i:1 %switch_ln129 = switch i4 %trunc_ln117, void %arrayidx.case.8.i, i4 0, void %if.then.i.if.end.i_crit_edge98, i4 1, void %arrayidx.case.1.i, i4 2, void %arrayidx.case.2.i, i4 3, void %arrayidx.case.3.i, i4 4, void %arrayidx.case.4.i, i4 5, void %arrayidx.case.5.i, i4 6, void %arrayidx.case.6.i, i4 7, void %if.then.i.if.end.i_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln129"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then.i.if.end.i_crit_edge:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_216

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.if.end.i_crit_edge:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.6.i:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_215

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6.i:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.5.i:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_214

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5.i:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.4.i:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_213

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4.i:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.3.i:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_212

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3.i:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.2.i:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_211

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2.i:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.1.i:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_210

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1.i:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then.i.if.end.i_crit_edge98:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.if.end.i_crit_edge98:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="!0"/>
<literal name="trunc_ln117" val="!1"/>
<literal name="trunc_ln117" val="!2"/>
<literal name="trunc_ln117" val="!3"/>
<literal name="trunc_ln117" val="!4"/>
<literal name="trunc_ln117" val="!5"/>
<literal name="trunc_ln117" val="!6"/>
<literal name="trunc_ln117" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.8.i:0 %store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_217

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="trunc_ln117" val="!0"/>
<literal name="trunc_ln117" val="!1"/>
<literal name="trunc_ln117" val="!2"/>
<literal name="trunc_ln117" val="!3"/>
<literal name="trunc_ln117" val="!4"/>
<literal name="trunc_ln117" val="!5"/>
<literal name="trunc_ln117" val="!6"/>
<literal name="trunc_ln117" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.8.i:1 %br_ln129 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end.i:1 %tile_load = load i32 %tile

]]></Node>
<StgValue><ssdm name="tile_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="32">
<![CDATA[
if.end.i:35 %idxprom2_i24_i = zext i32 %tile_load

]]></Node>
<StgValue><ssdm name="idxprom2_i24_i"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:36 %p_ZL8weights0_0_addr = getelementptr i3 %p_ZL8weights0_0, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:37 %p_ZL8weights0_1_addr = getelementptr i3 %p_ZL8weights0_1, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:38 %p_ZL8weights0_2_addr = getelementptr i3 %p_ZL8weights0_2, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_2_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:39 %p_ZL8weights0_3_addr = getelementptr i3 %p_ZL8weights0_3, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_3_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:40 %p_ZL8weights0_4_addr = getelementptr i3 %p_ZL8weights0_4, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_4_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:41 %p_ZL8weights0_5_addr = getelementptr i3 %p_ZL8weights0_5, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_5_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:42 %p_ZL8weights0_6_addr = getelementptr i3 %p_ZL8weights0_6, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_6_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:43 %p_ZL8weights0_7_addr = getelementptr i3 %p_ZL8weights0_7, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_7_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:44 %p_ZL8weights0_8_addr = getelementptr i3 %p_ZL8weights0_8, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_8_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:45 %p_ZL8weights0_9_addr = getelementptr i3 %p_ZL8weights0_9, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_9_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:46 %p_ZL8weights0_10_addr = getelementptr i3 %p_ZL8weights0_10, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_10_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:47 %p_ZL8weights0_11_addr = getelementptr i3 %p_ZL8weights0_11, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_11_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:48 %p_ZL8weights0_12_addr = getelementptr i3 %p_ZL8weights0_12, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_12_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:49 %p_ZL8weights0_13_addr = getelementptr i3 %p_ZL8weights0_13, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_13_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:50 %p_ZL8weights0_14_addr = getelementptr i3 %p_ZL8weights0_14, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_14_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:51 %p_ZL8weights0_15_addr = getelementptr i3 %p_ZL8weights0_15, i64 0, i64 %idxprom2_i24_i

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_15_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:52 %wgt = load i6 %p_ZL8weights0_0_addr

]]></Node>
<StgValue><ssdm name="wgt"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:77 %wgt_50 = load i6 %p_ZL8weights0_1_addr

]]></Node>
<StgValue><ssdm name="wgt_50"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:94 %wgt_51 = load i6 %p_ZL8weights0_2_addr

]]></Node>
<StgValue><ssdm name="wgt_51"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:111 %wgt_52 = load i6 %p_ZL8weights0_3_addr

]]></Node>
<StgValue><ssdm name="wgt_52"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:128 %wgt_53 = load i6 %p_ZL8weights0_4_addr

]]></Node>
<StgValue><ssdm name="wgt_53"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:145 %wgt_54 = load i6 %p_ZL8weights0_5_addr

]]></Node>
<StgValue><ssdm name="wgt_54"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:162 %wgt_55 = load i6 %p_ZL8weights0_6_addr

]]></Node>
<StgValue><ssdm name="wgt_55"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:179 %wgt_56 = load i6 %p_ZL8weights0_7_addr

]]></Node>
<StgValue><ssdm name="wgt_56"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:196 %wgt_57 = load i6 %p_ZL8weights0_8_addr

]]></Node>
<StgValue><ssdm name="wgt_57"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:213 %wgt_58 = load i6 %p_ZL8weights0_9_addr

]]></Node>
<StgValue><ssdm name="wgt_58"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:230 %wgt_59 = load i6 %p_ZL8weights0_10_addr

]]></Node>
<StgValue><ssdm name="wgt_59"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:247 %wgt_60 = load i6 %p_ZL8weights0_11_addr

]]></Node>
<StgValue><ssdm name="wgt_60"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:264 %wgt_61 = load i6 %p_ZL8weights0_12_addr

]]></Node>
<StgValue><ssdm name="wgt_61"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:281 %wgt_62 = load i6 %p_ZL8weights0_13_addr

]]></Node>
<StgValue><ssdm name="wgt_62"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:298 %wgt_63 = load i6 %p_ZL8weights0_14_addr

]]></Node>
<StgValue><ssdm name="wgt_63"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:315 %wgt_64 = load i6 %p_ZL8weights0_15_addr

]]></Node>
<StgValue><ssdm name="wgt_64"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:332 %tile_15 = add i32 %tile_load, i32 1

]]></Node>
<StgValue><ssdm name="tile_15"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.for.inc84.i_crit_edge:1 %store_ln117 = store i32 %tile_15, i32 %tile

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.for.inc84.i_crit_edge:2 %br_ln159 = br void %for.inc84.i

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_162_6.i:53 %tile_16 = select i1 %icmp_ln173, i32 0, i32 %tile_15

]]></Node>
<StgValue><ssdm name="tile_16"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_162_6.i:57 %store_ln117 = store i32 %tile_16, i32 %tile

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0" op_12_bw="24" op_13_bw="0" op_14_bw="24" op_15_bw="0" op_16_bw="24" op_17_bw="0" op_18_bw="24" op_19_bw="0">
<![CDATA[
if.end.i:0 %inElem = phi i24 %tmp_i, void %if.else.i, i24 %inputBuf_218, void %arrayidx.case.8.i, i24 %inputBuf_218, void %arrayidx.case.6.i, i24 %inputBuf_218, void %arrayidx.case.5.i, i24 %inputBuf_218, void %arrayidx.case.4.i, i24 %inputBuf_218, void %arrayidx.case.3.i, i24 %inputBuf_218, void %arrayidx.case.2.i, i24 %inputBuf_218, void %arrayidx.case.1.i, i24 %inputBuf_218, void %if.then.i.if.end.i_crit_edge, i24 %inputBuf_218, void %if.then.i.if.end.i_crit_edge98

]]></Node>
<StgValue><ssdm name="inElem"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:52 %wgt = load i6 %p_ZL8weights0_0_addr

]]></Node>
<StgValue><ssdm name="wgt"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:53 %empty = trunc i3 %wgt

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="24">
<![CDATA[
if.end.i:54 %r = trunc i24 %inElem

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="8">
<![CDATA[
if.end.i:55 %sext_ln89 = sext i8 %r

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i:56 %sub_ln89 = sub i9 0, i9 %sext_ln89

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:57 %select_ln89 = select i1 %empty, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:58 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i:59 %r_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %inElem, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8">
<![CDATA[
if.end.i:60 %sext_ln89_1 = sext i8 %r_1

]]></Node>
<StgValue><ssdm name="sext_ln89_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i:61 %sub_ln89_1 = sub i9 0, i9 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="sub_ln89_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:62 %select_ln89_1 = select i1 %tmp, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:63 %select_ln89_cast_i = sext i9 %select_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_cast_i"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:64 %select_ln89_1_cast_i = sext i9 %select_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_1_cast_i"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:65 %tmp32_i = add i10 %select_ln89_1_cast_i, i10 %select_ln89_cast_i

]]></Node>
<StgValue><ssdm name="tmp32_i"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:68 %tmp_1770 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1770"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i:69 %r_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %inElem, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8">
<![CDATA[
if.end.i:70 %sext_ln89_2 = sext i8 %r_2

]]></Node>
<StgValue><ssdm name="sext_ln89_2"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i:71 %sub_ln89_2 = sub i9 0, i9 %sext_ln89_2

]]></Node>
<StgValue><ssdm name="sub_ln89_2"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:72 %select_ln89_2 = select i1 %tmp_1770, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:77 %wgt_50 = load i6 %p_ZL8weights0_1_addr

]]></Node>
<StgValue><ssdm name="wgt_50"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:78 %empty_1266 = trunc i3 %wgt_50

]]></Node>
<StgValue><ssdm name="empty_1266"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:79 %select_ln89_3 = select i1 %empty_1266, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_3"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:80 %tmp_1771 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_50, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1771"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:81 %select_ln89_4 = select i1 %tmp_1771, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_4"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:82 %select_ln89_3_cast_i = sext i9 %select_ln89_3

]]></Node>
<StgValue><ssdm name="select_ln89_3_cast_i"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:83 %select_ln89_4_cast_i = sext i9 %select_ln89_4

]]></Node>
<StgValue><ssdm name="select_ln89_4_cast_i"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:84 %tmp10030_i = add i10 %select_ln89_4_cast_i, i10 %select_ln89_3_cast_i

]]></Node>
<StgValue><ssdm name="tmp10030_i"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:85 %tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10030_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:86 %sext_ln143 = sext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:87 %tmp_1772 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_50, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1772"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:88 %select_ln89_5 = select i1 %tmp_1772, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_5"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:89 %shl_ln169_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:90 %sext_ln169_1 = sext i10 %shl_ln169_1

]]></Node>
<StgValue><ssdm name="sext_ln169_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:91 %add_ln169_674 = add i12 %sext_ln143, i12 %sext_ln169_1

]]></Node>
<StgValue><ssdm name="add_ln169_674"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:94 %wgt_51 = load i6 %p_ZL8weights0_2_addr

]]></Node>
<StgValue><ssdm name="wgt_51"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:95 %empty_1267 = trunc i3 %wgt_51

]]></Node>
<StgValue><ssdm name="empty_1267"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:96 %select_ln89_6 = select i1 %empty_1267, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_6"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:97 %tmp_1773 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_51, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1773"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:98 %select_ln89_7 = select i1 %tmp_1773, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_7"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:99 %select_ln89_6_cast_i = sext i9 %select_ln89_6

]]></Node>
<StgValue><ssdm name="select_ln89_6_cast_i"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:100 %select_ln89_7_cast_i = sext i9 %select_ln89_7

]]></Node>
<StgValue><ssdm name="select_ln89_7_cast_i"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:101 %tmp10228_i = add i10 %select_ln89_7_cast_i, i10 %select_ln89_6_cast_i

]]></Node>
<StgValue><ssdm name="tmp10228_i"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:102 %tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10228_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:103 %sext_ln143_1 = sext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln143_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:104 %tmp_1774 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_51, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1774"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:105 %select_ln89_8 = select i1 %tmp_1774, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_8"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:106 %shl_ln169_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_8, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_2"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:107 %sext_ln169_3 = sext i10 %shl_ln169_2

]]></Node>
<StgValue><ssdm name="sext_ln169_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:108 %add_ln169_676 = add i12 %sext_ln143_1, i12 %sext_ln169_3

]]></Node>
<StgValue><ssdm name="add_ln169_676"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:111 %wgt_52 = load i6 %p_ZL8weights0_3_addr

]]></Node>
<StgValue><ssdm name="wgt_52"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:112 %empty_1268 = trunc i3 %wgt_52

]]></Node>
<StgValue><ssdm name="empty_1268"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:113 %select_ln89_9 = select i1 %empty_1268, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_9"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:114 %tmp_1775 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_52, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1775"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:115 %select_ln89_10 = select i1 %tmp_1775, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_10"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:116 %select_ln89_9_cast_i = sext i9 %select_ln89_9

]]></Node>
<StgValue><ssdm name="select_ln89_9_cast_i"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:117 %select_ln89_10_cast_i = sext i9 %select_ln89_10

]]></Node>
<StgValue><ssdm name="select_ln89_10_cast_i"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:118 %tmp10426_i = add i10 %select_ln89_10_cast_i, i10 %select_ln89_9_cast_i

]]></Node>
<StgValue><ssdm name="tmp10426_i"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:119 %tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10426_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:120 %sext_ln143_2 = sext i11 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln143_2"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:121 %tmp_1776 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_52, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1776"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:122 %select_ln89_11 = select i1 %tmp_1776, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_11"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:123 %shl_ln169_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_11, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_3"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:124 %sext_ln169_5 = sext i10 %shl_ln169_3

]]></Node>
<StgValue><ssdm name="sext_ln169_5"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:125 %add_ln169_678 = add i12 %sext_ln143_2, i12 %sext_ln169_5

]]></Node>
<StgValue><ssdm name="add_ln169_678"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:128 %wgt_53 = load i6 %p_ZL8weights0_4_addr

]]></Node>
<StgValue><ssdm name="wgt_53"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:129 %empty_1269 = trunc i3 %wgt_53

]]></Node>
<StgValue><ssdm name="empty_1269"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:130 %select_ln89_12 = select i1 %empty_1269, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_12"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:131 %tmp_1777 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_53, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1777"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:132 %select_ln89_13 = select i1 %tmp_1777, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_13"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:133 %select_ln89_12_cast_i = sext i9 %select_ln89_12

]]></Node>
<StgValue><ssdm name="select_ln89_12_cast_i"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:134 %select_ln89_13_cast_i = sext i9 %select_ln89_13

]]></Node>
<StgValue><ssdm name="select_ln89_13_cast_i"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:135 %tmp10624_i = add i10 %select_ln89_13_cast_i, i10 %select_ln89_12_cast_i

]]></Node>
<StgValue><ssdm name="tmp10624_i"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:136 %tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10624_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:137 %sext_ln143_3 = sext i11 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln143_3"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:138 %tmp_1778 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_53, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1778"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:139 %select_ln89_14 = select i1 %tmp_1778, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_14"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:140 %shl_ln169_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_14, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_4"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:141 %sext_ln169_7 = sext i10 %shl_ln169_4

]]></Node>
<StgValue><ssdm name="sext_ln169_7"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:142 %add_ln169_680 = add i12 %sext_ln143_3, i12 %sext_ln169_7

]]></Node>
<StgValue><ssdm name="add_ln169_680"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:145 %wgt_54 = load i6 %p_ZL8weights0_5_addr

]]></Node>
<StgValue><ssdm name="wgt_54"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:146 %empty_1270 = trunc i3 %wgt_54

]]></Node>
<StgValue><ssdm name="empty_1270"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:147 %select_ln89_15 = select i1 %empty_1270, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_15"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:148 %tmp_1779 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_54, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1779"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:149 %select_ln89_16 = select i1 %tmp_1779, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_16"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:150 %select_ln89_15_cast_i = sext i9 %select_ln89_15

]]></Node>
<StgValue><ssdm name="select_ln89_15_cast_i"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:151 %select_ln89_16_cast_i = sext i9 %select_ln89_16

]]></Node>
<StgValue><ssdm name="select_ln89_16_cast_i"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:152 %tmp10822_i = add i10 %select_ln89_16_cast_i, i10 %select_ln89_15_cast_i

]]></Node>
<StgValue><ssdm name="tmp10822_i"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:153 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10822_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:154 %sext_ln143_4 = sext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln143_4"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:155 %tmp_1780 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_54, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1780"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:156 %select_ln89_17 = select i1 %tmp_1780, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_17"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:157 %shl_ln169_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_17, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_5"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:158 %sext_ln169_9 = sext i10 %shl_ln169_5

]]></Node>
<StgValue><ssdm name="sext_ln169_9"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:159 %add_ln169_682 = add i12 %sext_ln143_4, i12 %sext_ln169_9

]]></Node>
<StgValue><ssdm name="add_ln169_682"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:162 %wgt_55 = load i6 %p_ZL8weights0_6_addr

]]></Node>
<StgValue><ssdm name="wgt_55"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:163 %empty_1271 = trunc i3 %wgt_55

]]></Node>
<StgValue><ssdm name="empty_1271"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:164 %select_ln89_18 = select i1 %empty_1271, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_18"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:165 %tmp_1781 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_55, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1781"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:166 %select_ln89_19 = select i1 %tmp_1781, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_19"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:167 %select_ln89_18_cast_i = sext i9 %select_ln89_18

]]></Node>
<StgValue><ssdm name="select_ln89_18_cast_i"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:168 %select_ln89_19_cast_i = sext i9 %select_ln89_19

]]></Node>
<StgValue><ssdm name="select_ln89_19_cast_i"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:169 %tmp11020_i = add i10 %select_ln89_19_cast_i, i10 %select_ln89_18_cast_i

]]></Node>
<StgValue><ssdm name="tmp11020_i"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:170 %tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11020_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:171 %sext_ln143_5 = sext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln143_5"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:172 %tmp_1782 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_55, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1782"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:173 %select_ln89_20 = select i1 %tmp_1782, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_20"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:174 %shl_ln169_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_20, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_6"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:175 %sext_ln169_11 = sext i10 %shl_ln169_6

]]></Node>
<StgValue><ssdm name="sext_ln169_11"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:176 %add_ln169_684 = add i12 %sext_ln143_5, i12 %sext_ln169_11

]]></Node>
<StgValue><ssdm name="add_ln169_684"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:179 %wgt_56 = load i6 %p_ZL8weights0_7_addr

]]></Node>
<StgValue><ssdm name="wgt_56"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:180 %empty_1272 = trunc i3 %wgt_56

]]></Node>
<StgValue><ssdm name="empty_1272"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:181 %select_ln89_21 = select i1 %empty_1272, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_21"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:182 %tmp_1783 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_56, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1783"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:183 %select_ln89_22 = select i1 %tmp_1783, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_22"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:184 %select_ln89_21_cast_i = sext i9 %select_ln89_21

]]></Node>
<StgValue><ssdm name="select_ln89_21_cast_i"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:185 %select_ln89_22_cast_i = sext i9 %select_ln89_22

]]></Node>
<StgValue><ssdm name="select_ln89_22_cast_i"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:186 %tmp11218_i = add i10 %select_ln89_22_cast_i, i10 %select_ln89_21_cast_i

]]></Node>
<StgValue><ssdm name="tmp11218_i"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:187 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11218_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:188 %sext_ln143_6 = sext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln143_6"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:189 %tmp_1784 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_56, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1784"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:190 %select_ln89_23 = select i1 %tmp_1784, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_23"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:191 %shl_ln169_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_23, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_7"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:192 %sext_ln169_13 = sext i10 %shl_ln169_7

]]></Node>
<StgValue><ssdm name="sext_ln169_13"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:193 %add_ln169_686 = add i12 %sext_ln143_6, i12 %sext_ln169_13

]]></Node>
<StgValue><ssdm name="add_ln169_686"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:196 %wgt_57 = load i6 %p_ZL8weights0_8_addr

]]></Node>
<StgValue><ssdm name="wgt_57"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:197 %empty_1273 = trunc i3 %wgt_57

]]></Node>
<StgValue><ssdm name="empty_1273"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:198 %select_ln89_24 = select i1 %empty_1273, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_24"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:199 %tmp_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_57, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1785"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:200 %select_ln89_25 = select i1 %tmp_1785, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_25"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:201 %select_ln89_24_cast_i = sext i9 %select_ln89_24

]]></Node>
<StgValue><ssdm name="select_ln89_24_cast_i"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:202 %select_ln89_25_cast_i = sext i9 %select_ln89_25

]]></Node>
<StgValue><ssdm name="select_ln89_25_cast_i"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:203 %tmp11416_i = add i10 %select_ln89_25_cast_i, i10 %select_ln89_24_cast_i

]]></Node>
<StgValue><ssdm name="tmp11416_i"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:204 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11416_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:205 %sext_ln143_7 = sext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln143_7"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:206 %tmp_1786 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_57, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1786"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:207 %select_ln89_26 = select i1 %tmp_1786, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_26"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:208 %shl_ln169_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_26, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_8"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:209 %sext_ln169_15 = sext i10 %shl_ln169_8

]]></Node>
<StgValue><ssdm name="sext_ln169_15"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:210 %add_ln169_688 = add i12 %sext_ln143_7, i12 %sext_ln169_15

]]></Node>
<StgValue><ssdm name="add_ln169_688"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:213 %wgt_58 = load i6 %p_ZL8weights0_9_addr

]]></Node>
<StgValue><ssdm name="wgt_58"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:214 %empty_1274 = trunc i3 %wgt_58

]]></Node>
<StgValue><ssdm name="empty_1274"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:215 %select_ln89_27 = select i1 %empty_1274, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_27"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:216 %tmp_1787 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_58, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1787"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:217 %select_ln89_28 = select i1 %tmp_1787, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_28"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:218 %select_ln89_27_cast_i = sext i9 %select_ln89_27

]]></Node>
<StgValue><ssdm name="select_ln89_27_cast_i"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:219 %select_ln89_28_cast_i = sext i9 %select_ln89_28

]]></Node>
<StgValue><ssdm name="select_ln89_28_cast_i"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:220 %tmp11614_i = add i10 %select_ln89_28_cast_i, i10 %select_ln89_27_cast_i

]]></Node>
<StgValue><ssdm name="tmp11614_i"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:221 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11614_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:222 %sext_ln143_8 = sext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln143_8"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:223 %tmp_1788 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_58, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1788"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:224 %select_ln89_29 = select i1 %tmp_1788, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_29"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:225 %shl_ln169_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_29, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_9"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:226 %sext_ln169_17 = sext i10 %shl_ln169_9

]]></Node>
<StgValue><ssdm name="sext_ln169_17"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:227 %add_ln169_690 = add i12 %sext_ln143_8, i12 %sext_ln169_17

]]></Node>
<StgValue><ssdm name="add_ln169_690"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:230 %wgt_59 = load i6 %p_ZL8weights0_10_addr

]]></Node>
<StgValue><ssdm name="wgt_59"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:231 %empty_1275 = trunc i3 %wgt_59

]]></Node>
<StgValue><ssdm name="empty_1275"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:232 %select_ln89_30 = select i1 %empty_1275, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_30"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:233 %tmp_1789 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_59, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1789"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:234 %select_ln89_31 = select i1 %tmp_1789, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_31"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:235 %select_ln89_30_cast_i = sext i9 %select_ln89_30

]]></Node>
<StgValue><ssdm name="select_ln89_30_cast_i"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:236 %select_ln89_31_cast_i = sext i9 %select_ln89_31

]]></Node>
<StgValue><ssdm name="select_ln89_31_cast_i"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:237 %tmp11812_i = add i10 %select_ln89_31_cast_i, i10 %select_ln89_30_cast_i

]]></Node>
<StgValue><ssdm name="tmp11812_i"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:238 %tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11812_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:239 %sext_ln143_9 = sext i11 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln143_9"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:240 %tmp_1790 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_59, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1790"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:241 %select_ln89_32 = select i1 %tmp_1790, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_32"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:242 %shl_ln169_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_32, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_s"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:243 %sext_ln169_19 = sext i10 %shl_ln169_s

]]></Node>
<StgValue><ssdm name="sext_ln169_19"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:244 %add_ln169_692 = add i12 %sext_ln143_9, i12 %sext_ln169_19

]]></Node>
<StgValue><ssdm name="add_ln169_692"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:247 %wgt_60 = load i6 %p_ZL8weights0_11_addr

]]></Node>
<StgValue><ssdm name="wgt_60"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:248 %empty_1276 = trunc i3 %wgt_60

]]></Node>
<StgValue><ssdm name="empty_1276"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:249 %select_ln89_33 = select i1 %empty_1276, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_33"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:250 %tmp_1791 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_60, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1791"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:251 %select_ln89_34 = select i1 %tmp_1791, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_34"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:252 %select_ln89_33_cast_i = sext i9 %select_ln89_33

]]></Node>
<StgValue><ssdm name="select_ln89_33_cast_i"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:253 %select_ln89_34_cast_i = sext i9 %select_ln89_34

]]></Node>
<StgValue><ssdm name="select_ln89_34_cast_i"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:254 %tmp12010_i = add i10 %select_ln89_34_cast_i, i10 %select_ln89_33_cast_i

]]></Node>
<StgValue><ssdm name="tmp12010_i"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:255 %tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp12010_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:256 %sext_ln143_10 = sext i11 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln143_10"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:257 %tmp_1792 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_60, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1792"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:258 %select_ln89_35 = select i1 %tmp_1792, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_35"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:259 %shl_ln169_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_35, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_10"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:260 %sext_ln169_21 = sext i10 %shl_ln169_10

]]></Node>
<StgValue><ssdm name="sext_ln169_21"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:261 %add_ln169_694 = add i12 %sext_ln143_10, i12 %sext_ln169_21

]]></Node>
<StgValue><ssdm name="add_ln169_694"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:264 %wgt_61 = load i6 %p_ZL8weights0_12_addr

]]></Node>
<StgValue><ssdm name="wgt_61"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:265 %empty_1277 = trunc i3 %wgt_61

]]></Node>
<StgValue><ssdm name="empty_1277"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:266 %select_ln89_36 = select i1 %empty_1277, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_36"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:267 %tmp_1793 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_61, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1793"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:268 %select_ln89_37 = select i1 %tmp_1793, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_37"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:269 %select_ln89_36_cast_i = sext i9 %select_ln89_36

]]></Node>
<StgValue><ssdm name="select_ln89_36_cast_i"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:270 %select_ln89_37_cast_i = sext i9 %select_ln89_37

]]></Node>
<StgValue><ssdm name="select_ln89_37_cast_i"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:271 %tmp1228_i = add i10 %select_ln89_37_cast_i, i10 %select_ln89_36_cast_i

]]></Node>
<StgValue><ssdm name="tmp1228_i"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:272 %tmp_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp1228_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:273 %sext_ln143_11 = sext i11 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln143_11"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:274 %tmp_1794 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_61, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1794"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:275 %select_ln89_38 = select i1 %tmp_1794, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_38"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:276 %shl_ln169_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_38, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_11"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:277 %sext_ln169_23 = sext i10 %shl_ln169_11

]]></Node>
<StgValue><ssdm name="sext_ln169_23"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:278 %add_ln169_696 = add i12 %sext_ln143_11, i12 %sext_ln169_23

]]></Node>
<StgValue><ssdm name="add_ln169_696"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:281 %wgt_62 = load i6 %p_ZL8weights0_13_addr

]]></Node>
<StgValue><ssdm name="wgt_62"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:282 %empty_1278 = trunc i3 %wgt_62

]]></Node>
<StgValue><ssdm name="empty_1278"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:283 %select_ln89_39 = select i1 %empty_1278, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_39"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:284 %tmp_1795 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_62, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1795"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:285 %select_ln89_40 = select i1 %tmp_1795, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_40"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:286 %select_ln89_39_cast_i = sext i9 %select_ln89_39

]]></Node>
<StgValue><ssdm name="select_ln89_39_cast_i"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:287 %select_ln89_40_cast_i = sext i9 %select_ln89_40

]]></Node>
<StgValue><ssdm name="select_ln89_40_cast_i"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:288 %tmp1246_i = add i10 %select_ln89_40_cast_i, i10 %select_ln89_39_cast_i

]]></Node>
<StgValue><ssdm name="tmp1246_i"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:289 %tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp1246_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:290 %sext_ln143_12 = sext i11 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln143_12"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:291 %tmp_1796 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_62, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1796"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:292 %select_ln89_41 = select i1 %tmp_1796, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_41"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:293 %shl_ln169_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_41, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_12"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:294 %sext_ln169_25 = sext i10 %shl_ln169_12

]]></Node>
<StgValue><ssdm name="sext_ln169_25"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:295 %add_ln169_698 = add i12 %sext_ln143_12, i12 %sext_ln169_25

]]></Node>
<StgValue><ssdm name="add_ln169_698"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:298 %wgt_63 = load i6 %p_ZL8weights0_14_addr

]]></Node>
<StgValue><ssdm name="wgt_63"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:299 %empty_1279 = trunc i3 %wgt_63

]]></Node>
<StgValue><ssdm name="empty_1279"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:300 %select_ln89_42 = select i1 %empty_1279, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_42"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:301 %tmp_1797 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_63, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1797"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:302 %select_ln89_43 = select i1 %tmp_1797, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_43"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:303 %select_ln89_42_cast_i = sext i9 %select_ln89_42

]]></Node>
<StgValue><ssdm name="select_ln89_42_cast_i"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:304 %select_ln89_43_cast_i = sext i9 %select_ln89_43

]]></Node>
<StgValue><ssdm name="select_ln89_43_cast_i"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:305 %tmp1264_i = add i10 %select_ln89_43_cast_i, i10 %select_ln89_42_cast_i

]]></Node>
<StgValue><ssdm name="tmp1264_i"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:306 %tmp_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp1264_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:307 %sext_ln143_13 = sext i11 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln143_13"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:308 %tmp_1798 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_63, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1798"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:309 %select_ln89_44 = select i1 %tmp_1798, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_44"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:310 %shl_ln169_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_44, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_13"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:311 %sext_ln169_27 = sext i10 %shl_ln169_13

]]></Node>
<StgValue><ssdm name="sext_ln169_27"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:312 %add_ln169_700 = add i12 %sext_ln143_13, i12 %sext_ln169_27

]]></Node>
<StgValue><ssdm name="add_ln169_700"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="6">
<![CDATA[
if.end.i:315 %wgt_64 = load i6 %p_ZL8weights0_15_addr

]]></Node>
<StgValue><ssdm name="wgt_64"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="3">
<![CDATA[
if.end.i:316 %empty_1280 = trunc i3 %wgt_64

]]></Node>
<StgValue><ssdm name="empty_1280"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:317 %select_ln89_45 = select i1 %empty_1280, i9 %sext_ln89, i9 %sub_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_45"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:318 %tmp_1799 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_64, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1799"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:319 %select_ln89_46 = select i1 %tmp_1799, i9 %sext_ln89_1, i9 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="select_ln89_46"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:320 %select_ln89_45_cast_i = sext i9 %select_ln89_45

]]></Node>
<StgValue><ssdm name="select_ln89_45_cast_i"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="9">
<![CDATA[
if.end.i:321 %select_ln89_46_cast_i = sext i9 %select_ln89_46

]]></Node>
<StgValue><ssdm name="select_ln89_46_cast_i"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end.i:322 %tmp1282_i = add i10 %select_ln89_46_cast_i, i10 %select_ln89_45_cast_i

]]></Node>
<StgValue><ssdm name="tmp1282_i"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:323 %tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp1282_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="11">
<![CDATA[
if.end.i:324 %sext_ln143_14 = sext i11 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln143_14"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
if.end.i:325 %tmp_1800 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_64, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1800"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i:326 %select_ln89_47 = select i1 %tmp_1800, i9 %sext_ln89_2, i9 %sub_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_47"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:327 %shl_ln169_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_47, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln169_14"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="10">
<![CDATA[
if.end.i:328 %sext_ln169_29 = sext i10 %shl_ln169_14

]]></Node>
<StgValue><ssdm name="sext_ln169_29"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end.i:329 %add_ln169_702 = add i12 %sext_ln143_14, i12 %sext_ln169_29

]]></Node>
<StgValue><ssdm name="add_ln169_702"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_162_6.i:0 %idxprom2_i_i = zext i32 %nf_14

]]></Node>
<StgValue><ssdm name="idxprom2_i_i"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:1 %p_ZL8threshs0_0_addr = getelementptr i24 %p_ZL8threshs0_0, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_0_addr"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:2 %p_ZL8threshs0_1_addr = getelementptr i24 %p_ZL8threshs0_1, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_1_addr"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:3 %p_ZL8threshs0_2_addr = getelementptr i24 %p_ZL8threshs0_2, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_2_addr"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:4 %p_ZL8threshs0_3_addr = getelementptr i24 %p_ZL8threshs0_3, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_3_addr"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:5 %p_ZL8threshs0_4_addr = getelementptr i24 %p_ZL8threshs0_4, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_4_addr"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:6 %p_ZL8threshs0_5_addr = getelementptr i24 %p_ZL8threshs0_5, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_5_addr"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:7 %p_ZL8threshs0_6_addr = getelementptr i24 %p_ZL8threshs0_6, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_6_addr"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:8 %p_ZL8threshs0_7_addr = getelementptr i24 %p_ZL8threshs0_7, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_7_addr"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:9 %p_ZL8threshs0_8_addr = getelementptr i24 %p_ZL8threshs0_8, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_8_addr"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:10 %p_ZL8threshs0_9_addr = getelementptr i24 %p_ZL8threshs0_9, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_9_addr"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:11 %p_ZL8threshs0_10_addr = getelementptr i24 %p_ZL8threshs0_10, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_10_addr"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:12 %p_ZL8threshs0_11_addr = getelementptr i24 %p_ZL8threshs0_11, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_11_addr"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:13 %p_ZL8threshs0_12_addr = getelementptr i24 %p_ZL8threshs0_12, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_12_addr"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:14 %p_ZL8threshs0_13_addr = getelementptr i24 %p_ZL8threshs0_13, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_13_addr"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:15 %p_ZL8threshs0_14_addr = getelementptr i24 %p_ZL8threshs0_14, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_14_addr"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_162_6.i:16 %p_ZL8threshs0_15_addr = getelementptr i24 %p_ZL8threshs0_15, i64 0, i64 %idxprom2_i_i

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_15_addr"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:17 %p_ZL8threshs0_0_load = load i2 %p_ZL8threshs0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_0_load"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:19 %p_ZL8threshs0_1_load = load i2 %p_ZL8threshs0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_1_load"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:21 %p_ZL8threshs0_2_load = load i2 %p_ZL8threshs0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_2_load"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:23 %p_ZL8threshs0_3_load = load i2 %p_ZL8threshs0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_3_load"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:25 %p_ZL8threshs0_4_load = load i2 %p_ZL8threshs0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_4_load"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:27 %p_ZL8threshs0_5_load = load i2 %p_ZL8threshs0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_5_load"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:29 %p_ZL8threshs0_6_load = load i2 %p_ZL8threshs0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_6_load"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:31 %p_ZL8threshs0_7_load = load i2 %p_ZL8threshs0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_7_load"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:33 %p_ZL8threshs0_8_load = load i2 %p_ZL8threshs0_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_8_load"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:35 %p_ZL8threshs0_9_load = load i2 %p_ZL8threshs0_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_9_load"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:37 %p_ZL8threshs0_10_load = load i2 %p_ZL8threshs0_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_10_load"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:39 %p_ZL8threshs0_11_load = load i2 %p_ZL8threshs0_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_11_load"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:41 %p_ZL8threshs0_12_load = load i2 %p_ZL8threshs0_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_12_load"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:43 %p_ZL8threshs0_13_load = load i2 %p_ZL8threshs0_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_13_load"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:45 %p_ZL8threshs0_14_load = load i2 %p_ZL8threshs0_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_14_load"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:47 %p_ZL8threshs0_15_load = load i2 %p_ZL8threshs0_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_15_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:2 %p_0_0_073156_i_load = load i24 %p_0_0_073156_i

]]></Node>
<StgValue><ssdm name="p_0_0_073156_i_load"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:3 %p_0_0_073_1158_i_load = load i24 %p_0_0_073_1158_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_1158_i_load"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:4 %p_0_0_073_2160_i_load = load i24 %p_0_0_073_2160_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_2160_i_load"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:5 %p_0_0_073_3162_i_load = load i24 %p_0_0_073_3162_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_3162_i_load"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:6 %p_0_0_073_4164_i_load = load i24 %p_0_0_073_4164_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_4164_i_load"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:7 %p_0_0_073_5166_i_load = load i24 %p_0_0_073_5166_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_5166_i_load"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:8 %p_0_0_073_6168_i_load = load i24 %p_0_0_073_6168_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_6168_i_load"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:9 %p_0_0_073_7170_i_load = load i24 %p_0_0_073_7170_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_7170_i_load"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:10 %p_0_0_073_8172_i_load = load i24 %p_0_0_073_8172_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_8172_i_load"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:11 %p_0_0_073_9174_i_load = load i24 %p_0_0_073_9174_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_9174_i_load"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:12 %p_0_0_073_10176_i_load = load i24 %p_0_0_073_10176_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_10176_i_load"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:13 %p_0_0_073_11178_i_load = load i24 %p_0_0_073_11178_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_11178_i_load"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:14 %p_0_0_073_12180_i_load = load i24 %p_0_0_073_12180_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_12180_i_load"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:15 %p_0_0_073_13182_i_load = load i24 %p_0_0_073_13182_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_13182_i_load"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:16 %p_0_0_073_14184_i_load = load i24 %p_0_0_073_14184_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_14184_i_load"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24">
<![CDATA[
if.end.i:17 %p_0_0_073_15186_i_load = load i24 %p_0_0_073_15186_i

]]></Node>
<StgValue><ssdm name="p_0_0_073_15186_i_load"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:19 %select_ln137 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_15186_i_load

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:20 %select_ln137_19 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_14184_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_19"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:21 %select_ln137_20 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_13182_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_20"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:22 %select_ln137_21 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_12180_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_21"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:23 %select_ln137_22 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_11178_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_22"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:24 %select_ln137_23 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_10176_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_23"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:25 %select_ln137_24 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_9174_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_24"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:26 %select_ln137_25 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_8172_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_25"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:27 %select_ln137_26 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_7170_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_26"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:28 %select_ln137_27 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_6168_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_27"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:29 %select_ln137_28 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_5166_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_28"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:30 %select_ln137_29 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_4164_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_29"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:31 %select_ln137_30 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_3162_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_30"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:32 %select_ln137_31 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_2160_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_31"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:33 %select_ln137_32 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_1158_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_32"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.end.i:34 %select_ln137_33 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073156_i_load

]]></Node>
<StgValue><ssdm name="select_ln137_33"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
if.end.i:66 %tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp32_i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="11">
<![CDATA[
if.end.i:67 %tmp99_i = sext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp99_i"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
if.end.i:73 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="10">
<![CDATA[
if.end.i:74 %sext_ln169 = sext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln169"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:75 %add_ln169 = add i24 %select_ln137_33, i24 %sext_ln169

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:76 %add_ln169_673 = add i24 %add_ln169, i24 %tmp99_i

]]></Node>
<StgValue><ssdm name="add_ln169_673"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:92 %sext_ln169_2 = sext i12 %add_ln169_674

]]></Node>
<StgValue><ssdm name="sext_ln169_2"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:93 %add_ln169_675 = add i24 %sext_ln169_2, i24 %select_ln137_32

]]></Node>
<StgValue><ssdm name="add_ln169_675"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:109 %sext_ln169_4 = sext i12 %add_ln169_676

]]></Node>
<StgValue><ssdm name="sext_ln169_4"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:110 %add_ln169_677 = add i24 %sext_ln169_4, i24 %select_ln137_31

]]></Node>
<StgValue><ssdm name="add_ln169_677"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:126 %sext_ln169_6 = sext i12 %add_ln169_678

]]></Node>
<StgValue><ssdm name="sext_ln169_6"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:127 %add_ln169_679 = add i24 %sext_ln169_6, i24 %select_ln137_30

]]></Node>
<StgValue><ssdm name="add_ln169_679"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:143 %sext_ln169_8 = sext i12 %add_ln169_680

]]></Node>
<StgValue><ssdm name="sext_ln169_8"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:144 %add_ln169_681 = add i24 %sext_ln169_8, i24 %select_ln137_29

]]></Node>
<StgValue><ssdm name="add_ln169_681"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:160 %sext_ln169_10 = sext i12 %add_ln169_682

]]></Node>
<StgValue><ssdm name="sext_ln169_10"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:161 %add_ln169_683 = add i24 %sext_ln169_10, i24 %select_ln137_28

]]></Node>
<StgValue><ssdm name="add_ln169_683"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:177 %sext_ln169_12 = sext i12 %add_ln169_684

]]></Node>
<StgValue><ssdm name="sext_ln169_12"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:178 %add_ln169_685 = add i24 %sext_ln169_12, i24 %select_ln137_27

]]></Node>
<StgValue><ssdm name="add_ln169_685"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:194 %sext_ln169_14 = sext i12 %add_ln169_686

]]></Node>
<StgValue><ssdm name="sext_ln169_14"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:195 %add_ln169_687 = add i24 %sext_ln169_14, i24 %select_ln137_26

]]></Node>
<StgValue><ssdm name="add_ln169_687"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:211 %sext_ln169_16 = sext i12 %add_ln169_688

]]></Node>
<StgValue><ssdm name="sext_ln169_16"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:212 %add_ln169_689 = add i24 %sext_ln169_16, i24 %select_ln137_25

]]></Node>
<StgValue><ssdm name="add_ln169_689"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:228 %sext_ln169_18 = sext i12 %add_ln169_690

]]></Node>
<StgValue><ssdm name="sext_ln169_18"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:229 %add_ln169_691 = add i24 %sext_ln169_18, i24 %select_ln137_24

]]></Node>
<StgValue><ssdm name="add_ln169_691"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:245 %sext_ln169_20 = sext i12 %add_ln169_692

]]></Node>
<StgValue><ssdm name="sext_ln169_20"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:246 %add_ln169_693 = add i24 %sext_ln169_20, i24 %select_ln137_23

]]></Node>
<StgValue><ssdm name="add_ln169_693"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:262 %sext_ln169_22 = sext i12 %add_ln169_694

]]></Node>
<StgValue><ssdm name="sext_ln169_22"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:263 %add_ln169_695 = add i24 %sext_ln169_22, i24 %select_ln137_22

]]></Node>
<StgValue><ssdm name="add_ln169_695"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:279 %sext_ln169_24 = sext i12 %add_ln169_696

]]></Node>
<StgValue><ssdm name="sext_ln169_24"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:280 %add_ln169_697 = add i24 %sext_ln169_24, i24 %select_ln137_21

]]></Node>
<StgValue><ssdm name="add_ln169_697"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:296 %sext_ln169_26 = sext i12 %add_ln169_698

]]></Node>
<StgValue><ssdm name="sext_ln169_26"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:297 %add_ln169_699 = add i24 %sext_ln169_26, i24 %select_ln137_20

]]></Node>
<StgValue><ssdm name="add_ln169_699"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:313 %sext_ln169_28 = sext i12 %add_ln169_700

]]></Node>
<StgValue><ssdm name="sext_ln169_28"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:314 %add_ln169_701 = add i24 %sext_ln169_28, i24 %select_ln137_19

]]></Node>
<StgValue><ssdm name="add_ln169_701"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="12">
<![CDATA[
if.end.i:330 %sext_ln169_30 = sext i12 %add_ln169_702

]]></Node>
<StgValue><ssdm name="sext_ln169_30"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i:331 %add_ln169_703 = add i24 %sext_ln169_30, i24 %select_ln137

]]></Node>
<StgValue><ssdm name="add_ln169_703"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:17 %p_ZL8threshs0_0_load = load i2 %p_ZL8threshs0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_0_load"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:18 %result = icmp_slt  i24 %p_ZL8threshs0_0_load, i24 %add_ln169_673

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:19 %p_ZL8threshs0_1_load = load i2 %p_ZL8threshs0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_1_load"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:20 %result_50 = icmp_slt  i24 %p_ZL8threshs0_1_load, i24 %add_ln169_675

]]></Node>
<StgValue><ssdm name="result_50"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:21 %p_ZL8threshs0_2_load = load i2 %p_ZL8threshs0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_2_load"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:22 %result_51 = icmp_slt  i24 %p_ZL8threshs0_2_load, i24 %add_ln169_677

]]></Node>
<StgValue><ssdm name="result_51"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:23 %p_ZL8threshs0_3_load = load i2 %p_ZL8threshs0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_3_load"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:24 %result_52 = icmp_slt  i24 %p_ZL8threshs0_3_load, i24 %add_ln169_679

]]></Node>
<StgValue><ssdm name="result_52"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:25 %p_ZL8threshs0_4_load = load i2 %p_ZL8threshs0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_4_load"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:26 %result_53 = icmp_slt  i24 %p_ZL8threshs0_4_load, i24 %add_ln169_681

]]></Node>
<StgValue><ssdm name="result_53"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:27 %p_ZL8threshs0_5_load = load i2 %p_ZL8threshs0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_5_load"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:28 %result_54 = icmp_slt  i24 %p_ZL8threshs0_5_load, i24 %add_ln169_683

]]></Node>
<StgValue><ssdm name="result_54"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:29 %p_ZL8threshs0_6_load = load i2 %p_ZL8threshs0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_6_load"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:30 %result_55 = icmp_slt  i24 %p_ZL8threshs0_6_load, i24 %add_ln169_685

]]></Node>
<StgValue><ssdm name="result_55"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:31 %p_ZL8threshs0_7_load = load i2 %p_ZL8threshs0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_7_load"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:32 %result_56 = icmp_slt  i24 %p_ZL8threshs0_7_load, i24 %add_ln169_687

]]></Node>
<StgValue><ssdm name="result_56"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:33 %p_ZL8threshs0_8_load = load i2 %p_ZL8threshs0_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_8_load"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:34 %result_57 = icmp_slt  i24 %p_ZL8threshs0_8_load, i24 %add_ln169_689

]]></Node>
<StgValue><ssdm name="result_57"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:35 %p_ZL8threshs0_9_load = load i2 %p_ZL8threshs0_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_9_load"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:36 %result_58 = icmp_slt  i24 %p_ZL8threshs0_9_load, i24 %add_ln169_691

]]></Node>
<StgValue><ssdm name="result_58"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:37 %p_ZL8threshs0_10_load = load i2 %p_ZL8threshs0_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_10_load"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:38 %result_59 = icmp_slt  i24 %p_ZL8threshs0_10_load, i24 %add_ln169_693

]]></Node>
<StgValue><ssdm name="result_59"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:39 %p_ZL8threshs0_11_load = load i2 %p_ZL8threshs0_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_11_load"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:40 %result_60 = icmp_slt  i24 %p_ZL8threshs0_11_load, i24 %add_ln169_695

]]></Node>
<StgValue><ssdm name="result_60"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:41 %p_ZL8threshs0_12_load = load i2 %p_ZL8threshs0_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_12_load"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:42 %result_61 = icmp_slt  i24 %p_ZL8threshs0_12_load, i24 %add_ln169_697

]]></Node>
<StgValue><ssdm name="result_61"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:43 %p_ZL8threshs0_13_load = load i2 %p_ZL8threshs0_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_13_load"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:44 %result_62 = icmp_slt  i24 %p_ZL8threshs0_13_load, i24 %add_ln169_699

]]></Node>
<StgValue><ssdm name="result_62"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:45 %p_ZL8threshs0_14_load = load i2 %p_ZL8threshs0_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_14_load"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:46 %result_63 = icmp_slt  i24 %p_ZL8threshs0_14_load, i24 %add_ln169_701

]]></Node>
<StgValue><ssdm name="result_63"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="2">
<![CDATA[
VITIS_LOOP_162_6.i:47 %p_ZL8threshs0_15_load = load i2 %p_ZL8threshs0_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_15_load"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_162_6.i:48 %result_64 = icmp_slt  i24 %p_ZL8threshs0_15_load, i24 %add_ln169_703

]]></Node>
<StgValue><ssdm name="result_64"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:0 %store_ln169 = store i24 %add_ln169_703, i24 %p_0_0_073_15186_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:1 %store_ln169 = store i24 %add_ln169_701, i24 %p_0_0_073_14184_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:2 %store_ln169 = store i24 %add_ln169_699, i24 %p_0_0_073_13182_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:3 %store_ln169 = store i24 %add_ln169_697, i24 %p_0_0_073_12180_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:4 %store_ln169 = store i24 %add_ln169_695, i24 %p_0_0_073_11178_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:5 %store_ln169 = store i24 %add_ln169_693, i24 %p_0_0_073_10176_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:6 %store_ln169 = store i24 %add_ln169_691, i24 %p_0_0_073_9174_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:7 %store_ln169 = store i24 %add_ln169_689, i24 %p_0_0_073_8172_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:8 %store_ln169 = store i24 %add_ln169_687, i24 %p_0_0_073_7170_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:9 %store_ln169 = store i24 %add_ln169_685, i24 %p_0_0_073_6168_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:10 %store_ln169 = store i24 %add_ln169_683, i24 %p_0_0_073_5166_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:11 %store_ln169 = store i24 %add_ln169_681, i24 %p_0_0_073_4164_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:12 %store_ln169 = store i24 %add_ln169_679, i24 %p_0_0_073_3162_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:13 %store_ln169 = store i24 %add_ln169_677, i24 %p_0_0_073_2160_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:14 %store_ln169 = store i24 %add_ln169_675, i24 %p_0_0_073_1158_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc84.i:15 %store_ln169 = store i24 %add_ln169_673, i24 %p_0_0_073156_i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.i:17 %br_ln122 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0">
<![CDATA[
Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, 5, 0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, 5, 3, 0>, ap_uint<1>, 0, less<ap_fixed<24, 16, 5, 3, 0> > >, ap_resource_lut>.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
VITIS_LOOP_162_6.i:49 %outElem = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %result_64, i1 %result_63, i1 %result_62, i1 %result_61, i1 %result_60, i1 %result_59, i1 %result_58, i1 %result_57, i1 %result_56, i1 %result_55, i1 %result_54, i1 %result_53, i1 %result_52, i1 %result_51, i1 %result_50, i1 %result

]]></Node>
<StgValue><ssdm name="outElem"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_162_6.i:50 %write_ln170 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %mvOut_m_buffer_10, i16 %outElem

]]></Node>
<StgValue><ssdm name="write_ln170"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_162_6.i:58 %br_ln177 = br void %for.inc84.i

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
