

================================================================
== Synthesis Summary Report of 'fiat_25519_carry_mul'
================================================================
+ General Information: 
    * Date:           Thu May  9 14:40:41 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_35 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |                    Modules                    | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |            |     |
    |                    & Loops                    | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT    | URAM|
    +-----------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |+ fiat_25519_carry_mul                         |     -|  0.00|       67|  670.000|         -|       68|     -|        no|  4 (~0%)|  428 (16%)|  4662 (~0%)|  11921 (4%)|    -|
    | + fiat_25519_carry_mul_Pipeline_ARRAY_1_READ  |     -|  0.00|       12|  120.000|         -|       12|     -|        no|        -|          -|   331 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_1_READ                               |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|        -|          -|           -|           -|    -|
    | + fiat_25519_carry_mul_Pipeline_ARRAY_2_READ  |     -|  0.00|       12|  120.000|         -|       12|     -|        no|        -|          -|   331 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_2_READ                               |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|        -|          -|           -|           -|    -|
    | + fiat_25519_carry_mul_Pipeline_ARRAY_WRITE   |     -|  0.00|       12|  120.000|         -|       12|     -|        no|        -|          -|    34 (~0%)|   127 (~0%)|    -|
    |  o ARRAY_WRITE                                |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|        -|          -|           -|           -|    -|
    +-----------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 10     | 32    | ARRAY_1_READ | d5.cpp:24:2   |
| m_axi_mem    | read      | 10     | 32    | ARRAY_2_READ | d5.cpp:34:2   |
| m_axi_mem    | write     | 10     | 32    | ARRAY_WRITE  | d5.cpp:86:2   |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:26:15    | read      | Inferred     | 10     | ARRAY_1_READ | d5.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:36:15    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:34:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:36:15    | read      | Inferred     | 10     | ARRAY_2_READ | d5.cpp:34:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:88:11    | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:86:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:88:11    | write     | Inferred     | 10     | ARRAY_WRITE  | d5.cpp:86:2   |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                          | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + fiat_25519_carry_mul                        | 428 |        |              |     |        |         |
|   mul_32s_7ns_32_1_1_U139                     | 2   |        | mul_ln52     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U39                    | 4   |        | mul_ln52_1   | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U140                     | 2   |        | mul_ln52_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U40                    | 4   |        | mul_ln52_3   | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U141                     | 2   |        | mul_ln52_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U41                    | 4   |        | mul_ln52_5   | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U142                     | 2   |        | mul_ln52_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U42                    | 4   |        | mul_ln52_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U43                    | 4   |        | mul_ln52_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U44                    | 4   |        | mul_ln52_9   | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U143                     | 2   |        | mul_ln52_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U45                    | 4   |        | mul_ln52_11  | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U144                     | 2   |        | mul_ln52_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U46                    | 4   |        | mul_ln52_13  | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U145                     | 2   |        | mul_ln52_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U47                    | 4   |        | mul_ln52_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U48                    | 4   |        | mul_ln52_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U49                    | 4   |        | mul_ln52_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U50                    | 4   |        | mul_ln52_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U51                    | 4   |        | mul_ln52_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U52                    | 4   |        | mul_ln52_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U53                    | 4   |        | mul_ln52_21  | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U146                     | 2   |        | mul_ln52_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U54                    | 4   |        | mul_ln52_23  | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U147                     | 2   |        | mul_ln52_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U55                    | 4   |        | mul_ln52_25  | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U148                     | 2   |        | mul_ln52_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U56                    | 4   |        | mul_ln52_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U57                    | 4   |        | mul_ln52_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U58                    | 4   |        | mul_ln52_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U59                    | 4   |        | mul_ln52_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U60                    | 4   |        | mul_ln52_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U61                    | 4   |        | mul_ln52_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U62                    | 4   |        | mul_ln52_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U63                    | 4   |        | mul_ln52_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U64                    | 4   |        | mul_ln52_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U65                    | 4   |        | mul_ln52_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U66                    | 4   |        | mul_ln52_37  | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U149                     | 2   |        | mul_ln52_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U67                    | 4   |        | mul_ln52_39  | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U150                     | 2   |        | mul_ln52_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U68                    | 4   |        | mul_ln52_41  | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U151                     | 2   |        | mul_ln52_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U69                    | 4   |        | mul_ln52_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U70                    | 4   |        | mul_ln52_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U71                    | 4   |        | mul_ln52_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U72                    | 4   |        | mul_ln52_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U73                    | 4   |        | mul_ln52_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U74                    | 4   |        | mul_ln52_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U75                    | 4   |        | mul_ln52_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U76                    | 4   |        | mul_ln52_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U77                    | 4   |        | mul_ln52_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U78                    | 4   |        | mul_ln52_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U79                    | 4   |        | mul_ln52_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U80                    | 4   |        | mul_ln52_54  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U81                    | 4   |        | mul_ln52_55  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U82                    | 4   |        | mul_ln52_56  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U83                    | 4   |        | mul_ln52_57  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U84                    | 4   |        | mul_ln67     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U85                    | 4   |        | mul_ln67_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U86                    | 4   |        | mul_ln67_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U87                    | 4   |        | mul_ln67_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U88                    | 4   |        | mul_ln67_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U89                    | 4   |        | mul_ln67_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U90                    | 4   |        | mul_ln67_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U91                    | 4   |        | mul_ln67_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U92                    | 4   |        | mul_ln67_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U93                    | 4   |        | mul_ln67_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U94                    | 4   |        | mul_ln67_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U95                    | 4   |        | mul_ln67_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U96                    | 4   |        | mul_ln67_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U97                    | 4   |        | mul_ln67_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U98                    | 4   |        | mul_ln67_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U99                    | 4   |        | mul_ln67_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U100                   | 4   |        | mul_ln67_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U101                   | 4   |        | mul_ln67_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U102                   | 4   |        | mul_ln67_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U103                   | 4   |        | mul_ln67_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U104                   | 4   |        | mul_ln67_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U105                   | 4   |        | mul_ln67_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U106                   | 4   |        | mul_ln67_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U107                   | 4   |        | mul_ln67_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U108                   | 4   |        | mul_ln67_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U109                   | 4   |        | mul_ln67_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U110                   | 4   |        | mul_ln67_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U111                   | 4   |        | mul_ln67_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U112                   | 4   |        | mul_ln67_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U113                   | 4   |        | mul_ln67_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U114                   | 4   |        | mul_ln67_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U115                   | 4   |        | mul_ln67_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U116                   | 4   |        | mul_ln67_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U117                   | 4   |        | mul_ln67_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U118                   | 4   |        | mul_ln67_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U119                   | 4   |        | mul_ln67_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U120                   | 4   |        | mul_ln67_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U121                   | 4   |        | mul_ln67_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U122                   | 4   |        | mul_ln67_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U123                   | 4   |        | mul_ln67_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U124                   | 4   |        | mul_ln67_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U125                   | 4   |        | mul_ln67_41  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U126                   | 4   |        | mul_ln67_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U127                   | 4   |        | mul_ln67_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U128                   | 4   |        | mul_ln67_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U129                   | 4   |        | mul_ln67_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U130                   | 4   |        | mul_ln67_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U131                   | 4   |        | mul_ln67_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U132                   | 4   |        | mul_ln67_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U133                   | 4   |        | mul_ln67_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U134                   | 4   |        | mul_ln67_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U135                   | 4   |        | mul_ln67_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U136                   | 4   |        | mul_ln67_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U137                   | 4   |        | mul_ln67_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U138                   | 4   |        | mul_ln67_54  | mul | auto   | 0       |
|   add_ln67_fu_1206_p2                         | -   |        | add_ln67     | add | fabric | 0       |
|   add_ln67_4_fu_1232_p2                       | -   |        | add_ln67_4   | add | fabric | 0       |
|   add_ln67_7_fu_1258_p2                       | -   |        | add_ln67_7   | add | fabric | 0       |
|   add_ln67_9_fu_1264_p2                       | -   |        | add_ln67_9   | add | fabric | 0       |
|   add_ln67_11_fu_1270_p2                      | -   |        | add_ln67_11  | add | fabric | 0       |
|   add_ln67_14_fu_1296_p2                      | -   |        | add_ln67_14  | add | fabric | 0       |
|   add_ln67_15_fu_1302_p2                      | -   |        | add_ln67_15  | add | fabric | 0       |
|   add_ln67_18_fu_1328_p2                      | -   |        | add_ln67_18  | add | fabric | 0       |
|   add_ln67_19_fu_1334_p2                      | -   |        | add_ln67_19  | add | fabric | 0       |
|   add_ln67_20_fu_1340_p2                      | -   |        | add_ln67_20  | add | fabric | 0       |
|   add_ln67_22_fu_1346_p2                      | -   |        | add_ln67_22  | add | fabric | 0       |
|   add_ln67_25_fu_1372_p2                      | -   |        | add_ln67_25  | add | fabric | 0       |
|   add_ln67_26_fu_1378_p2                      | -   |        | add_ln67_26  | add | fabric | 0       |
|   add_ln67_29_fu_1404_p2                      | -   |        | add_ln67_29  | add | fabric | 0       |
|   add_ln67_30_fu_1410_p2                      | -   |        | add_ln67_30  | add | fabric | 0       |
|   add_ln67_31_fu_1416_p2                      | -   |        | add_ln67_31  | add | fabric | 0       |
|   add_ln67_33_fu_1422_p2                      | -   |        | add_ln67_33  | add | fabric | 0       |
|   add_ln67_36_fu_1448_p2                      | -   |        | add_ln67_36  | add | fabric | 0       |
|   add_ln67_37_fu_1454_p2                      | -   |        | add_ln67_37  | add | fabric | 0       |
|   add_ln67_40_fu_1480_p2                      | -   |        | add_ln67_40  | add | fabric | 0       |
|   add_ln67_41_fu_1486_p2                      | -   |        | add_ln67_41  | add | fabric | 0       |
|   add_ln67_42_fu_1492_p2                      | -   |        | add_ln67_42  | add | fabric | 0       |
|   add_ln67_44_fu_1498_p2                      | -   |        | add_ln67_44  | add | fabric | 0       |
|   add_ln67_47_fu_1524_p2                      | -   |        | add_ln67_47  | add | fabric | 0       |
|   add_ln67_48_fu_1530_p2                      | -   |        | add_ln67_48  | add | fabric | 0       |
|   add_ln67_51_fu_1556_p2                      | -   |        | add_ln67_51  | add | fabric | 0       |
|   add_ln67_52_fu_1562_p2                      | -   |        | add_ln67_52  | add | fabric | 0       |
|   add_ln67_53_fu_1568_p2                      | -   |        | add_ln67_53  | add | fabric | 0       |
|   add_ln67_55_fu_1574_p2                      | -   |        | add_ln67_55  | add | fabric | 0       |
|   add_ln67_58_fu_1600_p2                      | -   |        | add_ln67_58  | add | fabric | 0       |
|   add_ln67_59_fu_1606_p2                      | -   |        | add_ln67_59  | add | fabric | 0       |
|   add_ln67_62_fu_1632_p2                      | -   |        | add_ln67_62  | add | fabric | 0       |
|   add_ln67_63_fu_1638_p2                      | -   |        | add_ln67_63  | add | fabric | 0       |
|   add_ln67_64_fu_1644_p2                      | -   |        | add_ln67_64  | add | fabric | 0       |
|   add_ln67_66_fu_1650_p2                      | -   |        | add_ln67_66  | add | fabric | 0       |
|   add_ln67_69_fu_1676_p2                      | -   |        | add_ln67_69  | add | fabric | 0       |
|   add_ln67_70_fu_1682_p2                      | -   |        | add_ln67_70  | add | fabric | 0       |
|   add_ln67_73_fu_1708_p2                      | -   |        | add_ln67_73  | add | fabric | 0       |
|   add_ln67_74_fu_1714_p2                      | -   |        | add_ln67_74  | add | fabric | 0       |
|   add_ln67_75_fu_1720_p2                      | -   |        | add_ln67_75  | add | fabric | 0       |
|   add_ln67_77_fu_1726_p2                      | -   |        | add_ln67_77  | add | fabric | 0       |
|   add_ln67_80_fu_1752_p2                      | -   |        | add_ln67_80  | add | fabric | 0       |
|   add_ln67_81_fu_1758_p2                      | -   |        | add_ln67_81  | add | fabric | 0       |
|   add_ln67_84_fu_1784_p2                      | -   |        | add_ln67_84  | add | fabric | 0       |
|   add_ln67_85_fu_1790_p2                      | -   |        | add_ln67_85  | add | fabric | 0       |
|   add_ln67_86_fu_1796_p2                      | -   |        | add_ln67_86  | add | fabric | 0       |
|   add_ln67_88_fu_1802_p2                      | -   |        | add_ln67_88  | add | fabric | 0       |
|   add_ln67_91_fu_1828_p2                      | -   |        | add_ln67_91  | add | fabric | 0       |
|   add_ln67_92_fu_1834_p2                      | -   |        | add_ln67_92  | add | fabric | 0       |
|   add_ln67_95_fu_1860_p2                      | -   |        | add_ln67_95  | add | fabric | 0       |
|   add_ln67_96_fu_1866_p2                      | -   |        | add_ln67_96  | add | fabric | 0       |
|   add_ln67_97_fu_1872_p2                      | -   |        | add_ln67_97  | add | fabric | 0       |
|   add_ln67_99_fu_1878_p2                      | -   |        | add_ln67_99  | add | fabric | 0       |
|   add_ln67_102_fu_1904_p2                     | -   |        | add_ln67_102 | add | fabric | 0       |
|   add_ln67_103_fu_1910_p2                     | -   |        | add_ln67_103 | add | fabric | 0       |
|   add_ln67_106_fu_1936_p2                     | -   |        | add_ln67_106 | add | fabric | 0       |
|   add_ln67_107_fu_1942_p2                     | -   |        | add_ln67_107 | add | fabric | 0       |
|   add_ln67_108_fu_1948_p2                     | -   |        | add_ln67_108 | add | fabric | 0       |
|   mul_39ns_6ns_44_1_1_U152                    | 2   |        | mul_ln73     | mul | auto   | 0       |
|   out1_w_fu_2380_p2                           | -   |        | out1_w       | add | fabric | 0       |
|   add_ln74_fu_2388_p2                         | -   |        | add_ln74     | add | fabric | 0       |
|   out1_w_1_fu_2412_p2                         | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln75_fu_2420_p2                         | -   |        | add_ln75     | add | fabric | 0       |
|   out1_w_2_fu_2456_p2                         | -   |        | out1_w_2     | add | fabric | 0       |
|  + fiat_25519_carry_mul_Pipeline_ARRAY_1_READ | 0   |        |              |     |        |         |
|    add_ln24_fu_233_p2                         | -   |        | add_ln24     | add | fabric | 0       |
|  + fiat_25519_carry_mul_Pipeline_ARRAY_2_READ | 0   |        |              |     |        |         |
|    add_ln34_fu_233_p2                         | -   |        | add_ln34     | add | fabric | 0       |
|  + fiat_25519_carry_mul_Pipeline_ARRAY_WRITE  | 0   |        |              |     |        |         |
|    add_ln86_fu_216_p2                         | -   |        | add_ln86     | add | fabric | 0       |
+-----------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+-------------------------------------------+
| Type            | Options                                          | Location                                  |
+-----------------+--------------------------------------------------+-------------------------------------------+
| interface       | m_axi depth=10 port=out1 offset=slave bundle=mem | d5.cpp:5 in fiat_25519_carry_mul, out1    |
| interface       | m_axi depth=10 port=arg1 offset=slave bundle=mem | d5.cpp:6 in fiat_25519_carry_mul, arg1    |
| interface       | m_axi depth=10 port=arg2 offset=slave bundle=mem | d5.cpp:7 in fiat_25519_carry_mul, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in fiat_25519_carry_mul, return  |
| array_partition | variable=arr type=complete dim=1                 | d5.cpp:16 in fiat_25519_carry_mul, arr    |
| array_partition | variable=arg1_r type=complete dim=1              | d5.cpp:17 in fiat_25519_carry_mul, arg1_r |
| array_partition | variable=arg2_r type=complete dim=1              | d5.cpp:18 in fiat_25519_carry_mul, arg2_r |
| array_partition | variable=out1_w type=complete dim=1              | d5.cpp:19 in fiat_25519_carry_mul, out1_w |
| pipeline        | II=1                                             | d5.cpp:41 in fiat_25519_carry_mul         |
| pipeline        | II=1                                             | d5.cpp:44 in fiat_25519_carry_mul         |
| unroll          |                                                  | d5.cpp:47 in fiat_25519_carry_mul         |
| unroll          |                                                  | d5.cpp:50 in fiat_25519_carry_mul         |
| pipeline        | II=1                                             | d5.cpp:59 in fiat_25519_carry_mul         |
| unroll          |                                                  | d5.cpp:62 in fiat_25519_carry_mul         |
| unroll          |                                                  | d5.cpp:65 in fiat_25519_carry_mul         |
+-----------------+--------------------------------------------------+-------------------------------------------+


