{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708539983041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708539983042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 12:26:22 2024 " "Processing started: Wed Feb 21 12:26:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708539983042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539983042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539983042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708539983840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708539983840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708539994589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539994589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708539994591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539994591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/testbench2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708539994593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539994593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench3.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench3 " "Found entity 1: testbench3" {  } { { "testbench3.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/testbench3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708539994595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539994595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorFPGA " "Found entity 1: contadorFPGA" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708539994597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539994597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segmentos " "Found entity 1: Segmentos" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708539994599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539994599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contadorFPGA " "Elaborating entity \"contadorFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708539994640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contadorFPGA.sv(25) " "Verilog HDL assignment warning at contadorFPGA.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708539994641 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contadorFPGA.sv(28) " "Verilog HDL assignment warning at contadorFPGA.sv(28): truncated value with size 32 to match size of target (3)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708539994642 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contadorFPGA.sv(51) " "Verilog HDL assignment warning at contadorFPGA.sv(51): truncated value with size 32 to match size of target (6)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708539994642 "|contadorFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segmentos Segmentos:misegmentos " "Elaborating entity \"Segmentos\" for hierarchy \"Segmentos:misegmentos\"" {  } { { "contadorFPGA.sv" "misegmentos" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708539994741 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(7) " "Verilog HDL Case Statement warning at Segmentos.sv(7): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 7 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994742 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(8) " "Verilog HDL Case Statement warning at Segmentos.sv(8): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 8 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994742 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(9) " "Verilog HDL Case Statement warning at Segmentos.sv(9): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 9 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(10) " "Verilog HDL Case Statement warning at Segmentos.sv(10): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 10 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(11) " "Verilog HDL Case Statement warning at Segmentos.sv(11): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 11 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(12) " "Verilog HDL Case Statement warning at Segmentos.sv(12): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 12 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(13) " "Verilog HDL Case Statement warning at Segmentos.sv(13): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(14) " "Verilog HDL Case Statement warning at Segmentos.sv(14): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 14 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(15) " "Verilog HDL Case Statement warning at Segmentos.sv(15): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(16) " "Verilog HDL Case Statement warning at Segmentos.sv(16): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(17) " "Verilog HDL Case Statement warning at Segmentos.sv(17): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(18) " "Verilog HDL Case Statement warning at Segmentos.sv(18): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(19) " "Verilog HDL Case Statement warning at Segmentos.sv(19): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(20) " "Verilog HDL Case Statement warning at Segmentos.sv(20): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(21) " "Verilog HDL Case Statement warning at Segmentos.sv(21): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(22) " "Verilog HDL Case Statement warning at Segmentos.sv(22): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(23) " "Verilog HDL Case Statement warning at Segmentos.sv(23): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(24) " "Verilog HDL Case Statement warning at Segmentos.sv(24): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(25) " "Verilog HDL Case Statement warning at Segmentos.sv(25): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(26) " "Verilog HDL Case Statement warning at Segmentos.sv(26): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(27) " "Verilog HDL Case Statement warning at Segmentos.sv(27): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(28) " "Verilog HDL Case Statement warning at Segmentos.sv(28): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(29) " "Verilog HDL Case Statement warning at Segmentos.sv(29): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(30) " "Verilog HDL Case Statement warning at Segmentos.sv(30): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(31) " "Verilog HDL Case Statement warning at Segmentos.sv(31): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994743 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(32) " "Verilog HDL Case Statement warning at Segmentos.sv(32): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(33) " "Verilog HDL Case Statement warning at Segmentos.sv(33): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(34) " "Verilog HDL Case Statement warning at Segmentos.sv(34): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(35) " "Verilog HDL Case Statement warning at Segmentos.sv(35): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(36) " "Verilog HDL Case Statement warning at Segmentos.sv(36): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(37) " "Verilog HDL Case Statement warning at Segmentos.sv(37): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 37 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(38) " "Verilog HDL Case Statement warning at Segmentos.sv(38): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 38 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(39) " "Verilog HDL Case Statement warning at Segmentos.sv(39): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(40) " "Verilog HDL Case Statement warning at Segmentos.sv(40): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(41) " "Verilog HDL Case Statement warning at Segmentos.sv(41): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(42) " "Verilog HDL Case Statement warning at Segmentos.sv(42): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 42 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(43) " "Verilog HDL Case Statement warning at Segmentos.sv(43): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(44) " "Verilog HDL Case Statement warning at Segmentos.sv(44): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 44 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(45) " "Verilog HDL Case Statement warning at Segmentos.sv(45): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(46) " "Verilog HDL Case Statement warning at Segmentos.sv(46): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(47) " "Verilog HDL Case Statement warning at Segmentos.sv(47): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(48) " "Verilog HDL Case Statement warning at Segmentos.sv(48): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(49) " "Verilog HDL Case Statement warning at Segmentos.sv(49): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(50) " "Verilog HDL Case Statement warning at Segmentos.sv(50): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(51) " "Verilog HDL Case Statement warning at Segmentos.sv(51): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(52) " "Verilog HDL Case Statement warning at Segmentos.sv(52): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(53) " "Verilog HDL Case Statement warning at Segmentos.sv(53): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 53 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(54) " "Verilog HDL Case Statement warning at Segmentos.sv(54): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(55) " "Verilog HDL Case Statement warning at Segmentos.sv(55): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(56) " "Verilog HDL Case Statement warning at Segmentos.sv(56): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994744 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(57) " "Verilog HDL Case Statement warning at Segmentos.sv(57): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(58) " "Verilog HDL Case Statement warning at Segmentos.sv(58): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(59) " "Verilog HDL Case Statement warning at Segmentos.sv(59): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(60) " "Verilog HDL Case Statement warning at Segmentos.sv(60): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(61) " "Verilog HDL Case Statement warning at Segmentos.sv(61): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(62) " "Verilog HDL Case Statement warning at Segmentos.sv(62): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(63) " "Verilog HDL Case Statement warning at Segmentos.sv(63): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(64) " "Verilog HDL Case Statement warning at Segmentos.sv(64): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(65) " "Verilog HDL Case Statement warning at Segmentos.sv(65): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(66) " "Verilog HDL Case Statement warning at Segmentos.sv(66): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(67) " "Verilog HDL Case Statement warning at Segmentos.sv(67): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 67 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Segmentos.sv(68) " "Verilog HDL Case Statement warning at Segmentos.sv(68): case item expression never matches the case expression" {  } { { "Segmentos.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/Segmentos.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1708539994745 "|contadorFPGA|Segmentos:misegmentos"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708539995234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[0\] VCC " "Pin \"segmentos\[0\]\" is stuck at VCC" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[4\] GND " "Pin \"segmentos\[4\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[5\] GND " "Pin \"segmentos\[5\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[0\] GND " "Pin \"segmentos2\[0\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[1\] GND " "Pin \"segmentos2\[1\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[2\] GND " "Pin \"segmentos2\[2\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[3\] GND " "Pin \"segmentos2\[3\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[4\] GND " "Pin \"segmentos2\[4\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[5\] GND " "Pin \"segmentos2\[5\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos2\[6\] GND " "Pin \"segmentos2\[6\]\" is stuck at GND" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Luis/Desktop/Problema3/contadorFPGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708539995278 "|contadorFPGA|segmentos2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708539995278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708539995353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708539995888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708539995888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708539996073 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708539996073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708539996073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708539996073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708539996145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 12:26:36 2024 " "Processing ended: Wed Feb 21 12:26:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708539996145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708539996145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708539996145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708539996145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708539997617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708539997618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 12:26:37 2024 " "Processing started: Wed Feb 21 12:26:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708539997618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708539997618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Problema3 -c Problema3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Problema3 -c Problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708539997618 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708539997782 ""}
{ "Info" "0" "" "Project  = Problema3" {  } {  } 0 0 "Project  = Problema3" 0 0 "Fitter" 0 0 1708539997783 ""}
{ "Info" "0" "" "Revision = Problema3" {  } {  } 0 0 "Revision = Problema3" 0 0 "Fitter" 0 0 1708539997783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708539998035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708539998035 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Problema3 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Problema3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708539998049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708539998104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708539998104 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708539998557 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708539998586 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708539998900 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708539999232 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1708540012053 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 17 global CLKCTRL_G10 " "clk~inputCLKENA0 with 17 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1708540012326 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1708540012326 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708540012326 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708540012329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708540012329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708540012330 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708540012330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708540012330 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708540012331 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema3.sdc " "Synopsys Design Constraints File file not found: 'Problema3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708540013231 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708540013232 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708540013234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1708540013235 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708540013235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708540013277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708540013278 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708540013278 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708540013320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708540022495 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1708540022719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708540025653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708540026530 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708540029166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708540029166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708540030490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/Luis/Desktop/Problema3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708540036226 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708540036226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708540037221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708540037221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708540037226 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708540038907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708540038960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708540039396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708540039396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708540039820 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708540042678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luis/Desktop/Problema3/output_files/Problema3.fit.smsg " "Generated suppressed messages file C:/Users/Luis/Desktop/Problema3/output_files/Problema3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708540043105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6532 " "Peak virtual memory: 6532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708540044143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 12:27:24 2024 " "Processing ended: Wed Feb 21 12:27:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708540044143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708540044143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708540044143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708540044143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708540045548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708540045549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 12:27:25 2024 " "Processing started: Wed Feb 21 12:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708540045549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708540045549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Problema3 -c Problema3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Problema3 -c Problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708540045549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708540046624 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708540052488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708540053027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 12:27:33 2024 " "Processing ended: Wed Feb 21 12:27:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708540053027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708540053027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708540053027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708540053027 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708540053816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708540054830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708540054831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 12:27:34 2024 " "Processing started: Wed Feb 21 12:27:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708540054831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708540054831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Problema3 -c Problema3 " "Command: quartus_sta Problema3 -c Problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708540054831 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708540054983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708540055750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708540055750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540055802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540055802 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema3.sdc " "Synopsys Design Constraints File file not found: 'Problema3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708540056548 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540056549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708540056549 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708540056549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1708540056551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708540056551 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708540056552 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708540056617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708540056659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708540056659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.241 " "Worst-case setup slack is -1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241             -15.129 clk  " "   -1.241             -15.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540056686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 clk  " "    0.247               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540056725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708540056772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708540056780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.921 clk  " "   -0.394              -8.921 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540056785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540056785 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708540056851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708540056905 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708540058120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708540058269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708540058308 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708540058308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.219 " "Worst-case setup slack is -1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219             -15.023 clk  " "   -1.219             -15.023 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540058347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 clk  " "    0.226               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540058361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708540058368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708540058410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.623 clk  " "   -0.394              -9.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540058463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540058463 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708540058485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708540058656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708540059766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708540059973 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708540059976 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708540059976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.245 " "Worst-case setup slack is -0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540059982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540059982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -2.016 clk  " "   -0.245              -2.016 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540059982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540059982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk  " "    0.154               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540060030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708540060066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708540060084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -1.360 clk  " "   -0.085              -1.360 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540060128 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708540060188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708540060479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708540060481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708540060481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.186 " "Worst-case setup slack is -0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -1.217 clk  " "   -0.186              -1.217 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540060520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 clk  " "    0.137               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540060557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708540060609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708540060621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -1.355 clk  " "   -0.083              -1.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708540060626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708540060626 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708540062671 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708540062672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5150 " "Peak virtual memory: 5150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708540062996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 12:27:42 2024 " "Processing ended: Wed Feb 21 12:27:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708540062996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708540062996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708540062996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708540062996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708540064341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708540064342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 12:27:44 2024 " "Processing started: Wed Feb 21 12:27:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708540064342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708540064342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Problema3 -c Problema3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Problema3 -c Problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708540064342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708540065509 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Problema3.vo C:/Users/Luis/Desktop/Problema3/simulation/modelsim/ simulation " "Generated file Problema3.vo in folder \"C:/Users/Luis/Desktop/Problema3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708540065559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708540065624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 12:27:45 2024 " "Processing ended: Wed Feb 21 12:27:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708540065624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708540065624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708540065624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708540065624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708540066407 ""}
