#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug 12 11:52:05 2019
# Process ID: 11764
# Current directory: E:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.runs/design_1_microblaze_0_0_synth_1
# Command line: vivado.exe -log design_1_microblaze_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl
# Log file: E:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.vds
# Journal file: E:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.runs/design_1_microblaze_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_microblaze_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Users/Docs/2.Vivado_projects/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 398.965 ; gain = 59.355
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.cache/ip 
Command: synth_design -top design_1_microblaze_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 522.211 ; gain = 104.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 83333333 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 15 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 15 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd:162656' bound to instance 'U0' of component 'MicroBlaze' [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:959]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (63#1) [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_En
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_En
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[255]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[254]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[253]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[252]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[251]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[250]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[249]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[248]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[247]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[246]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[245]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[244]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[243]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[242]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[241]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[240]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[239]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[238]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[237]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[236]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[235]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[234]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[233]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[232]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[231]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[230]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[229]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[228]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[227]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[226]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[225]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[224]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[223]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[222]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[221]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[220]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[219]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[218]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[217]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[216]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[215]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[214]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[213]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[212]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[211]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[210]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[209]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[208]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[207]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[206]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[205]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[204]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[203]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[202]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[201]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[200]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[199]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[198]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[197]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[196]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[195]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[194]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[193]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[192]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[191]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[190]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[189]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[188]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[187]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[186]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[185]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[184]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[183]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[182]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[181]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[180]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[179]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[178]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[177]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[176]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[175]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[174]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[173]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[172]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[171]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 777.207 ; gain = 359.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 777.207 ; gain = 359.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 777.207 ; gain = 359.730
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 703 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1009.523 ; gain = 0.039
Parsing XDC File [E:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1010.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 495 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 158 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 175 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1010.313 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1011.160 ; gain = 0.848
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Sext_Op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xx_valid_access" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 59    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 36    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 336   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 30    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 209   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 143   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module cache_valid_bit_detect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache_gti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "xx_valid_access" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Using_New_CacheInterface_for_AXI.Cache_Interface_I1/w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xx_valid_access" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_is_mul_instr_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/mem_is_bs_instr_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_hit_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1 /second_request_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_MSR_set_decode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_mul_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Hit_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /victim_hit_hold_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /stream_hit_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Instr_Excep_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2844]' (FDR) to 'U0/LOCKSTEP_Out_reg[2766]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2154]' (FDR) to 'U0/LOCKSTEP_Out_reg[2153]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2045]' (FDR) to 'U0/LOCKSTEP_Out_reg[1967]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3]                              | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]                                | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     4|
|2     |CARRY4     |     1|
|3     |LUT1       |    32|
|4     |LUT2       |   147|
|5     |LUT3       |   319|
|6     |LUT4       |   268|
|7     |LUT5       |   310|
|8     |LUT6       |   491|
|9     |LUT6_2     |    64|
|10    |MULT_AND   |     1|
|11    |MUXCY_L    |   173|
|12    |MUXF7      |   111|
|13    |RAM32M     |    16|
|14    |RAM32X1D   |    32|
|15    |RAMB36E1   |     2|
|16    |RAMB36E1_1 |     4|
|17    |SRL16E     |   166|
|18    |SRLC16E    |     8|
|19    |XORCY      |    94|
|20    |FDCE       |   143|
|21    |FDE        |    32|
|22    |FDR        |   125|
|23    |FDRE       |  1742|
|24    |FDS        |     1|
|25    |FDSE       |    60|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                                         |Module                                 |Cells |
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                                              |                                       |  4346|
|2     |  U0                                                                             |MicroBlaze                             |  4346|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                        |  3827|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                         |  3814|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                          |   866|
|6     |          ALU_I                                                                  |ALU                                    |   118|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_679                           |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                |     7|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12               |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                            |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_771                     |     3|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_772                           |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_769                          |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_770                     |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_680                            |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_767                          |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_768                     |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_681                            |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_765                          |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_766                     |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_682                            |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_763                          |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_764                     |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_683                            |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_761                          |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_762                     |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_684                            |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_759                          |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_760                     |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_685                            |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_757                          |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_758                     |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_686                            |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_755                          |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_756                     |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_687                            |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_753                          |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_754                     |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_688                            |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_751                          |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_752                     |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_689                            |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_749                          |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_750                     |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_690                            |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_747                          |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_748                     |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_691                            |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_745                          |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_746                     |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_692                            |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_743                          |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_744                     |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_693                            |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_741                          |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_742                     |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_694                            |     5|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_739                          |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_740                     |     4|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_695                            |     4|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_737                          |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_738                     |     3|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_696                            |     5|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_735                          |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_736                     |     4|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_697                            |     5|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_733                          |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_734                     |     4|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_698                            |     5|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_731                          |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_732                     |     4|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_699                            |     7|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_729                          |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_730                     |     6|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_700                            |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_727                          |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_728                     |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_701                            |     4|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_725                          |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_726                     |     3|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_702                            |     5|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_723                          |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_724                     |     4|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_703                            |     4|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_721                          |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_722                     |     3|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_704                            |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_719                          |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_720                     |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_705                            |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_717                          |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_718                     |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_706                            |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_715                          |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_716                     |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_707                            |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_713                          |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_714                     |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_708                            |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_711                          |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_712                     |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_709                            |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                              |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_710                     |     2|
|107   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                |    77|
|108   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                        |   105|
|109   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_647                            |     1|
|110   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_648                            |     2|
|111   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_649                            |     2|
|112   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_650                            |     2|
|113   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_651                            |     2|
|114   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_652                            |     2|
|115   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_653                            |     2|
|116   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_654                            |     2|
|117   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_655                            |     2|
|118   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_656                            |     2|
|119   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_657                            |     5|
|120   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_658                            |     2|
|121   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_659                            |     2|
|122   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_660                            |     2|
|123   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_661                            |     5|
|124   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_662                            |     5|
|125   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_663                            |     1|
|126   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_664                            |     2|
|127   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_665                            |     1|
|128   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_666                            |     2|
|129   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_667                            |     1|
|130   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_668                            |     1|
|131   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_669                            |     2|
|132   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_670                            |     1|
|133   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_671                            |     2|
|134   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_672                            |     2|
|135   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_673                            |     2|
|136   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_674                            |     2|
|137   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_675                            |     2|
|138   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_676                            |     2|
|139   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_677                            |     2|
|140   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_678                            |     2|
|141   |          Operand_Select_I                                                       |Operand_Select_gti                     |   326|
|142   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_615                           |     1|
|143   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_616                           |     5|
|144   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_617                           |     5|
|145   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_618                           |     5|
|146   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_619                           |     5|
|147   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_620                           |     5|
|148   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_621                           |     5|
|149   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_622                           |     2|
|150   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_623                           |     4|
|151   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_624                           |     5|
|152   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_625                           |     4|
|153   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_626                           |     5|
|154   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_627                           |     5|
|155   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_628                           |     4|
|156   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_629                           |     4|
|157   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_630                           |     4|
|158   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_631                           |     2|
|159   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_632                           |     2|
|160   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_633                           |     2|
|161   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_634                           |     2|
|162   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_635                           |     2|
|163   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_636                           |     2|
|164   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_637                           |     5|
|165   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_638                           |     2|
|166   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_639                           |     2|
|167   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_640                           |     5|
|168   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_641                           |     5|
|169   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_642                           |     5|
|170   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_643                           |     5|
|171   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_644                           |     5|
|172   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_645                           |     5|
|173   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_646                           |     5|
|174   |          Register_File_I                                                        |Register_File_gti                      |    16|
|175   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                              |     1|
|176   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_600                          |     1|
|177   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_601                          |     1|
|178   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_602                          |     1|
|179   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_603                          |     1|
|180   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_604                          |     1|
|181   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_605                          |     1|
|182   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_606                          |     1|
|183   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_607                          |     1|
|184   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_608                          |     1|
|185   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_609                          |     1|
|186   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_610                          |     1|
|187   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_611                          |     1|
|188   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_612                          |     1|
|189   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_613                          |     1|
|190   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_614                          |     1|
|191   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                 |     0|
|192   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |MB_MUXCY_484                           |     1|
|193   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |MB_MUXCY_485                           |     1|
|194   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1              |     1|
|195   |          Zero_Detect_I                                                          |Zero_Detect_gti                        |    12|
|196   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_593                           |     1|
|197   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_594                           |     1|
|198   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_595                           |     1|
|199   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_596                           |     1|
|200   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_597                           |     1|
|201   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_598                           |     1|
|202   |            \Zero_Detecting[6].I_Part_Of_Zero_Detect                             |MB_MUXCY_599                           |     1|
|203   |          exception_registers_I1                                                 |exception_registers_gti                |   178|
|204   |            CarryIn_MUXCY                                                        |MB_MUXCY_498                           |     1|
|205   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5              |     1|
|206   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_499                     |     1|
|207   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                                 |     1|
|208   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_500          |     1|
|209   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_501                     |     2|
|210   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_502                             |     1|
|211   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_503          |     1|
|212   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_504                     |     2|
|213   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_505                             |     1|
|214   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_506          |     1|
|215   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_507                     |     2|
|216   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_508                             |     1|
|217   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_509          |     1|
|218   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_510                     |     2|
|219   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_511                             |     1|
|220   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_512          |     1|
|221   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_513                     |     2|
|222   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_514                             |     1|
|223   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_515          |     1|
|224   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_516                     |     2|
|225   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_517                             |     1|
|226   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_518          |     1|
|227   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_519                     |     5|
|228   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_520                             |     1|
|229   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_521          |     1|
|230   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_522                     |     6|
|231   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_523                             |     1|
|232   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_524          |     1|
|233   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_525                     |     6|
|234   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_526                             |     1|
|235   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_527          |     1|
|236   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_528                     |     2|
|237   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_529                             |     1|
|238   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_530          |     1|
|239   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_531                     |     2|
|240   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_532                             |     1|
|241   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_533          |     1|
|242   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_534                     |     5|
|243   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_535                             |     1|
|244   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_536          |     1|
|245   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_537                     |     6|
|246   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_538                             |     1|
|247   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_539          |     1|
|248   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_540                     |     2|
|249   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_541                             |     1|
|250   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_542          |     1|
|251   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_543                     |     2|
|252   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_544                             |     1|
|253   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_545          |     1|
|254   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_546                     |     6|
|255   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_547                             |     1|
|256   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_548          |     1|
|257   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_549                     |     7|
|258   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_550                             |     1|
|259   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_551          |     1|
|260   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_552                     |     6|
|261   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_553                             |     1|
|262   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_554          |     1|
|263   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_555                     |     6|
|264   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_556                             |     1|
|265   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_557          |     1|
|266   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_558                     |     6|
|267   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_559                             |     1|
|268   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_560          |     1|
|269   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_561                     |     4|
|270   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_562                             |     1|
|271   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_563          |     1|
|272   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_564                     |     2|
|273   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_565                             |     1|
|274   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_566          |     1|
|275   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_567                     |     7|
|276   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_568                             |     1|
|277   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_569          |     1|
|278   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_570                     |     6|
|279   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_571                             |     1|
|280   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_572          |     1|
|281   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_573                     |     2|
|282   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_574                             |     1|
|283   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_575          |     1|
|284   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_576                     |     2|
|285   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_577                             |     1|
|286   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_578          |     1|
|287   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_579                     |     2|
|288   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_580                             |     1|
|289   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_581          |     1|
|290   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_582                     |     2|
|291   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_583                             |     1|
|292   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_584          |     1|
|293   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_585                     |     2|
|294   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_586                             |     1|
|295   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_587          |     1|
|296   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_588                     |     2|
|297   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_589                             |     1|
|298   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_590          |     1|
|299   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_591                     |     2|
|300   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_592                             |     1|
|301   |          msr_reg_i                                                              |msr_reg_gti                            |    31|
|302   |            \MEM_MSR_Bits[24].Using_FDR.MSR_I                                    |MB_FDR_486                             |     3|
|303   |            \MEM_MSR_Bits[26].Using_FDR.MSR_I                                    |MB_FDR_487                             |     3|
|304   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_488                             |     2|
|305   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_489                             |     3|
|306   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_490                             |     4|
|307   |            \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                               |MB_FDR_491                             |     2|
|308   |            \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                               |MB_FDR_492                             |     2|
|309   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_493                             |     2|
|310   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_494                             |     1|
|311   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_495                             |     2|
|312   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_496                             |     1|
|313   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                               |MB_FDR_497                             |     1|
|314   |        Decode_I                                                                 |Decode_gti                             |  1339|
|315   |          PC_Module_I                                                            |PC_Module_gti                          |   322|
|316   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_391                             |     3|
|317   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_392                           |     2|
|318   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_393                             |     2|
|319   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_394                           |     2|
|320   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_395                             |     2|
|321   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_396                           |     2|
|322   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_397                             |     2|
|323   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_398                           |     2|
|324   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_399                             |     2|
|325   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_400                           |     2|
|326   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_401                             |     2|
|327   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_402                           |     2|
|328   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_403                             |     2|
|329   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_404                           |     2|
|330   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_405                             |     2|
|331   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_406                           |     2|
|332   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_407                             |     2|
|333   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_408                           |     2|
|334   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_409                             |     2|
|335   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_410                           |     2|
|336   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_411                             |     2|
|337   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_412                           |     2|
|338   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_413                             |     2|
|339   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_414                           |     2|
|340   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_415                             |     2|
|341   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_416                           |     2|
|342   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_417                             |     2|
|343   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_418                           |     2|
|344   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_419                             |     2|
|345   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_420                           |     2|
|346   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_421                             |     2|
|347   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_422                           |     2|
|348   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_423                             |     3|
|349   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_424                           |     2|
|350   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_425                             |     2|
|351   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_426                           |     2|
|352   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_427                             |     3|
|353   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_428                           |     2|
|354   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_429                             |     2|
|355   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_430                           |     2|
|356   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_431                             |     3|
|357   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_432                           |     2|
|358   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_433                             |     3|
|359   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_434                           |     2|
|360   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_435                             |     2|
|361   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_436                           |     2|
|362   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_437                             |     3|
|363   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_438                           |     2|
|364   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_439                             |     3|
|365   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_440                           |     2|
|366   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_441                             |     2|
|367   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_442                           |     2|
|368   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_443                             |     2|
|369   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_444                           |     2|
|370   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_445                             |     2|
|371   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_446                           |     2|
|372   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_447                             |     2|
|373   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_448                           |     2|
|374   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_449                             |     2|
|375   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_450                           |     2|
|376   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_451                             |     2|
|377   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_452                           |     2|
|378   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_453                             |     2|
|379   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_454                           |     2|
|380   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                         |     1|
|381   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_455                     |     2|
|382   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_456                     |     2|
|383   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_457                     |     2|
|384   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_458                     |     2|
|385   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_459                     |     2|
|386   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_460                     |     2|
|387   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_461                     |     2|
|388   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_462                     |     2|
|389   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_463                     |     2|
|390   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_464                     |     2|
|391   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_465                     |     2|
|392   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_466                     |     2|
|393   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_467                     |     2|
|394   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_468                     |     2|
|395   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_469                     |     2|
|396   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_470                     |     2|
|397   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_471                     |     2|
|398   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_472                     |     2|
|399   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_473                     |     2|
|400   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_474                     |     2|
|401   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_475                     |     2|
|402   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_476                     |     2|
|403   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_477                     |     2|
|404   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_478                     |     2|
|405   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_479                     |     2|
|406   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_480                     |     2|
|407   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_481                     |     2|
|408   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_482                     |     2|
|409   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_483                     |     2|
|410   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                    |   420|
|411   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_297                             |     2|
|412   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                                |     1|
|413   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_298                             |     4|
|414   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_299                            |     1|
|415   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_300                             |     1|
|416   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_301                            |     1|
|417   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_302                             |    24|
|418   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_303                            |     1|
|419   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2                |     1|
|420   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                               |     2|
|421   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_304                             |    32|
|422   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_305                           |     1|
|423   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_306                             |     3|
|424   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_307                           |     1|
|425   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_308                             |     2|
|426   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_309                           |     1|
|427   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_310                             |     1|
|428   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_311                           |     1|
|429   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_312                             |     2|
|430   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_313                           |     1|
|431   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_314                             |     2|
|432   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_315                           |     1|
|433   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_316                             |     1|
|434   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_317                           |     1|
|435   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_318                             |    34|
|436   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_319                           |     1|
|437   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_320                             |     3|
|438   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_321                           |     1|
|439   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_322                             |     2|
|440   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_323                           |     1|
|441   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_324                             |     2|
|442   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_325                           |     1|
|443   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_326                             |    12|
|444   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_327                           |     1|
|445   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_328                             |     2|
|446   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_329                           |     1|
|447   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_330                             |     5|
|448   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_331                           |     1|
|449   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_332                             |     3|
|450   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_333                           |     1|
|451   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_334                             |     2|
|452   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_335                           |     1|
|453   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_336                             |     3|
|454   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_337                           |     1|
|455   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_338                             |     4|
|456   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_339                           |     1|
|457   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_340                             |     2|
|458   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_341                           |     1|
|459   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_342                             |     3|
|460   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_343                           |     1|
|461   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_344                             |     3|
|462   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_345                           |     1|
|463   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_346                             |     3|
|464   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_347                           |     1|
|465   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_348                             |     2|
|466   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_349                           |     1|
|467   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_350                             |     7|
|468   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_351                           |     1|
|469   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_352                             |     2|
|470   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_353                           |     1|
|471   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_354                             |     8|
|472   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_355                           |     1|
|473   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_356                             |     7|
|474   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_357                           |     1|
|475   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_358                             |     1|
|476   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_359                           |     1|
|477   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_360                             |     1|
|478   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_361                           |     1|
|479   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_362                             |     2|
|480   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_363                           |     1|
|481   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_364                             |     4|
|482   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_365                           |     1|
|483   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_366                             |    24|
|484   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_367                           |     1|
|485   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_368                             |     1|
|486   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_369                           |     1|
|487   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_370                             |    10|
|488   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_371                           |     1|
|489   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_372                             |     1|
|490   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_373                           |     1|
|491   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_374                             |     1|
|492   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_375                           |     1|
|493   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_376                             |     4|
|494   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_377                           |     1|
|495   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_378                             |    14|
|496   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_379                           |     1|
|497   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_380                             |    14|
|498   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_381                           |     1|
|499   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_382                             |     6|
|500   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_383                           |     1|
|501   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_384                             |     4|
|502   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_385                           |     1|
|503   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_386                             |     1|
|504   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_387                           |     1|
|505   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_388                             |     4|
|506   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_389                           |     1|
|507   |            Last_Sel_DFF                                                         |MB_FDS                                 |    43|
|508   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4                |     1|
|509   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6                |     1|
|510   |            OF_Valid_DFF                                                         |MB_FDR_390                             |     6|
|511   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and_228                          |     1|
|512   |            MUXCY_I                                                              |MB_MUXCY_296                           |     1|
|513   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_229                          |     8|
|514   |            MUXCY_I                                                              |MB_MUXCY_295                           |     8|
|515   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_230                          |     3|
|516   |            MUXCY_I                                                              |MB_MUXCY_294                           |     3|
|517   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_231                          |     2|
|518   |            MUXCY_I                                                              |MB_MUXCY_293                           |     2|
|519   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_232                          |     9|
|520   |            MUXCY_I                                                              |MB_MUXCY_292                           |     9|
|521   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_233                          |     1|
|522   |            MUXCY_I                                                              |MB_MUXCY_291                           |     1|
|523   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_234                          |     1|
|524   |            MUXCY_I                                                              |MB_MUXCY_290                           |     1|
|525   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_235                          |     1|
|526   |            MUXCY_I                                                              |MB_MUXCY_289                           |     1|
|527   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_236                          |     1|
|528   |            MUXCY_I                                                              |MB_MUXCY_288                           |     1|
|529   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_237                          |     1|
|530   |            MUXCY_I                                                              |MB_MUXCY_287                           |     1|
|531   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_238                          |     1|
|532   |            MUXCY_I                                                              |MB_MUXCY_286                           |     1|
|533   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE_239                            |     2|
|534   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |MB_FDRE_240                            |     3|
|535   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_241                            |     2|
|536   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_242                            |     3|
|537   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_243                            |     1|
|538   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_244                            |     5|
|539   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_245                            |     2|
|540   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_246                            |     5|
|541   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_247                            |     7|
|542   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_248                            |     5|
|543   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_249                            |     6|
|544   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR_250                             |     2|
|545   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8                |     1|
|546   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10               |     2|
|547   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_251            |     1|
|548   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_252           |     1|
|549   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_253            |     1|
|550   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_254           |     2|
|551   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_255            |     2|
|552   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_256           |     1|
|553   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_257            |     1|
|554   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_258           |     1|
|555   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_259            |     1|
|556   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_260           |     1|
|557   |          \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1              |MB_AND2B1L_261                         |     1|
|558   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                   |carry_and_262                          |     1|
|559   |            MUXCY_I                                                              |MB_MUXCY_285                           |     1|
|560   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                    |carry_or_263                           |     1|
|561   |            MUXCY_I                                                              |MB_MUXCY_284                           |     1|
|562   |          \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                  |carry_and_264                          |     1|
|563   |            MUXCY_I                                                              |MB_MUXCY_283                           |     1|
|564   |          \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                        |carry_or_265                           |     3|
|565   |            MUXCY_I                                                              |MB_MUXCY_282                           |     3|
|566   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_266                          |     1|
|567   |            MUXCY_I                                                              |MB_MUXCY_281                           |     1|
|568   |          if_pc_incr_carry_and_0                                                 |carry_and_267                          |     2|
|569   |            MUXCY_I                                                              |MB_MUXCY_280                           |     2|
|570   |          if_pc_incr_carry_and_3                                                 |carry_and_268                          |     1|
|571   |            MUXCY_I                                                              |MB_MUXCY_279                           |     1|
|572   |          jump_logic_I1                                                          |jump_logic                             |    97|
|573   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_273                           |     1|
|574   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_274                           |     3|
|575   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_275                           |     2|
|576   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_276                           |     2|
|577   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_277                           |     1|
|578   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_278                           |    77|
|579   |          mem_PipeRun_carry_and                                                  |carry_and_269                          |     4|
|580   |            MUXCY_I                                                              |MB_MUXCY_272                           |     4|
|581   |          mem_wait_on_ready_N_carry_or                                           |carry_or_270                           |     2|
|582   |            MUXCY_I                                                              |MB_MUXCY_271                           |     2|
|583   |        \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                         |    73|
|584   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                             |     1|
|585   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                  |   436|
|586   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                              |     1|
|587   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1              |     1|
|588   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized9              |     1|
|589   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized11             |     6|
|590   |          \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                 |MB_SRL16E__parameterized1_188          |     1|
|591   |          \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                 |MB_SRL16E__parameterized1_189          |     1|
|592   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3              |     1|
|593   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5              |     3|
|594   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_190          |     1|
|595   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized7              |     1|
|596   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_191          |     1|
|597   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_192          |     2|
|598   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_193          |     1|
|599   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_194          |     1|
|600   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2            |     1|
|601   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                            |     1|
|602   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_227        |     1|
|603   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4            |     2|
|604   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_195        |     2|
|605   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_196        |     1|
|606   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1            |    30|
|607   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_217                        |     3|
|608   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_218                        |     3|
|609   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_219                        |     3|
|610   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_220                        |     3|
|611   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_221                        |     3|
|612   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_222                        |     5|
|613   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_223                        |     3|
|614   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_224                        |     3|
|615   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_225                        |     2|
|616   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_226                        |     2|
|617   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_197        |     1|
|618   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_198        |     1|
|619   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                            |    23|
|620   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_201                           |     1|
|621   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                             |     4|
|622   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_202                           |     1|
|623   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_203                         |     1|
|624   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_204                           |     1|
|625   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_205                         |     1|
|626   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_206                           |     1|
|627   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_207                         |     1|
|628   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_208                           |     1|
|629   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_209                         |     1|
|630   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_210                           |     1|
|631   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_211                         |     1|
|632   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_212                           |     1|
|633   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_213                         |     1|
|634   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_214                           |     1|
|635   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_215                         |     1|
|636   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_216                           |     4|
|637   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_199        |     2|
|638   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized4_200        |     4|
|639   |        \Using_DCache.Using_WriteThrough.DCache_I1                               |DCache_gti                             |   524|
|640   |          DATA_RAM_Module                                                        |RAM_Module__parameterized1             |     2|
|641   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36__parameterized1_186          |     1|
|642   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                  |MB_RAMB36__parameterized1_187          |     1|
|643   |          \Gen_WE[0].SUM_I                                                       |MB_LUT4__parameterized1                |     2|
|644   |          \Gen_WE[1].SUM_I                                                       |MB_LUT4__parameterized1_19             |     1|
|645   |          \Gen_WE[2].SUM_I                                                       |MB_LUT4__parameterized1_20             |     1|
|646   |          \Gen_WE[3].SUM_I                                                       |MB_LUT4__parameterized1_21             |     1|
|647   |          TAG_RAM_Module                                                         |RAM_Module                             |     7|
|648   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36_185                          |     7|
|649   |          \Use_XX_Accesses3.xx_access_read_miss                                  |carry_or_22                            |     5|
|650   |            MUXCY_I                                                              |MB_MUXCY_184                           |     5|
|651   |          \Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                  |carry_or_23                            |     2|
|652   |            MUXCY_I                                                              |MB_MUXCY_183                           |     2|
|653   |          \Using_Latch_AS_Logic_1.AND2B1L_I1                                     |MB_AND2B1L_24                          |     2|
|654   |          \Using_Latch_AS_Logic_3.AND2B1L_I1                                     |MB_AND2B1L_25                          |     2|
|655   |          \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                   |Cache_Interface                        |   293|
|656   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                   |MB_FDSE                                |     1|
|657   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                    |MB_LUT6__parameterized20               |     1|
|658   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                   |MB_FDSE_177                            |     3|
|659   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                    |MB_LUT6__parameterized20_178           |     1|
|660   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                   |MB_FDSE_179                            |     4|
|661   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                    |MB_LUT6__parameterized20_180           |     1|
|662   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                   |MB_FDSE_181                            |     4|
|663   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                    |MB_LUT6__parameterized20_182           |     2|
|664   |            \Using_AXI.Use_AXI_Write.exist_bit_FDRE                              |MB_FDRE                                |    18|
|665   |            \Using_AXI.Use_AXI_Write.exist_bit_LUT                               |MB_LUT6__parameterized22               |     1|
|666   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem             |MB_RAM16X1D                            |     1|
|667   |            Retarget                                                             |MB_RAM32X1D_176                        |     1|
|668   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem            |MB_RAM16X1D_26                         |     1|
|669   |            Retarget                                                             |MB_RAM32X1D_175                        |     1|
|670   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem            |MB_RAM16X1D_27                         |     1|
|671   |            Retarget                                                             |MB_RAM32X1D_174                        |     1|
|672   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem            |MB_RAM16X1D_28                         |     1|
|673   |            Retarget                                                             |MB_RAM32X1D_173                        |     1|
|674   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem            |MB_RAM16X1D_29                         |     1|
|675   |            Retarget                                                             |MB_RAM32X1D_172                        |     1|
|676   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem            |MB_RAM16X1D_30                         |     1|
|677   |            Retarget                                                             |MB_RAM32X1D_171                        |     1|
|678   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem            |MB_RAM16X1D_31                         |     1|
|679   |            Retarget                                                             |MB_RAM32X1D_170                        |     1|
|680   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem            |MB_RAM16X1D_32                         |     1|
|681   |            Retarget                                                             |MB_RAM32X1D_169                        |     1|
|682   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem            |MB_RAM16X1D_33                         |     1|
|683   |            Retarget                                                             |MB_RAM32X1D_168                        |     1|
|684   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem            |MB_RAM16X1D_34                         |     1|
|685   |            Retarget                                                             |MB_RAM32X1D_167                        |     1|
|686   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem            |MB_RAM16X1D_35                         |     1|
|687   |            Retarget                                                             |MB_RAM32X1D_166                        |     1|
|688   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem             |MB_RAM16X1D_36                         |     1|
|689   |            Retarget                                                             |MB_RAM32X1D_165                        |     1|
|690   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem            |MB_RAM16X1D_37                         |     1|
|691   |            Retarget                                                             |MB_RAM32X1D_164                        |     1|
|692   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem            |MB_RAM16X1D_38                         |     1|
|693   |            Retarget                                                             |MB_RAM32X1D_163                        |     1|
|694   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem            |MB_RAM16X1D_39                         |     1|
|695   |            Retarget                                                             |MB_RAM32X1D_162                        |     1|
|696   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem            |MB_RAM16X1D_40                         |     1|
|697   |            Retarget                                                             |MB_RAM32X1D_161                        |     1|
|698   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem            |MB_RAM16X1D_41                         |     1|
|699   |            Retarget                                                             |MB_RAM32X1D_160                        |     1|
|700   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem            |MB_RAM16X1D_42                         |     1|
|701   |            Retarget                                                             |MB_RAM32X1D_159                        |     1|
|702   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem            |MB_RAM16X1D_43                         |     1|
|703   |            Retarget                                                             |MB_RAM32X1D_158                        |     1|
|704   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem            |MB_RAM16X1D_44                         |     1|
|705   |            Retarget                                                             |MB_RAM32X1D_157                        |     1|
|706   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem            |MB_RAM16X1D_45                         |     1|
|707   |            Retarget                                                             |MB_RAM32X1D_156                        |     1|
|708   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem            |MB_RAM16X1D_46                         |     1|
|709   |            Retarget                                                             |MB_RAM32X1D_155                        |     1|
|710   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem             |MB_RAM16X1D_47                         |     1|
|711   |            Retarget                                                             |MB_RAM32X1D_154                        |     1|
|712   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem            |MB_RAM16X1D_48                         |     1|
|713   |            Retarget                                                             |MB_RAM32X1D_153                        |     1|
|714   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem            |MB_RAM16X1D_49                         |     1|
|715   |            Retarget                                                             |MB_RAM32X1D_152                        |     1|
|716   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem             |MB_RAM16X1D_50                         |     1|
|717   |            Retarget                                                             |MB_RAM32X1D_151                        |     1|
|718   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem             |MB_RAM16X1D_51                         |     1|
|719   |            Retarget                                                             |MB_RAM32X1D_150                        |     1|
|720   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem             |MB_RAM16X1D_52                         |     1|
|721   |            Retarget                                                             |MB_RAM32X1D_149                        |     1|
|722   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem             |MB_RAM16X1D_53                         |     1|
|723   |            Retarget                                                             |MB_RAM32X1D_148                        |     1|
|724   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem             |MB_RAM16X1D_54                         |     1|
|725   |            Retarget                                                             |MB_RAM32X1D_147                        |     1|
|726   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem             |MB_RAM16X1D_55                         |     1|
|727   |            Retarget                                                             |MB_RAM32X1D_146                        |     1|
|728   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem             |MB_RAM16X1D_56                         |     1|
|729   |            Retarget                                                             |MB_RAM32X1D                            |     1|
|730   |          \WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                        |MB_FDR                                 |     1|
|731   |          \WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                      |MB_LUT5                                |     1|
|732   |          \WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                       |MB_FDR_57                              |     1|
|733   |          \WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                     |MB_LUT5_58                             |     1|
|734   |          \WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                       |MB_FDR_59                              |     1|
|735   |          \WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                     |MB_LUT5_60                             |     1|
|736   |          \WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                       |MB_FDR_61                              |     1|
|737   |          \WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                     |MB_LUT5_62                             |     1|
|738   |          \WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                       |MB_FDR_63                              |     1|
|739   |          \WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                     |MB_LUT5_64                             |     1|
|740   |          \WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                       |MB_FDR_65                              |     1|
|741   |          \WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                     |MB_LUT5_66                             |     1|
|742   |          \WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                       |MB_FDR_67                              |     1|
|743   |          \WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                     |MB_LUT5_68                             |     1|
|744   |          \WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                       |MB_FDR_69                              |     1|
|745   |          \WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                     |MB_LUT5_70                             |     1|
|746   |          \WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                       |MB_FDR_71                              |     1|
|747   |          \WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                     |MB_LUT5_72                             |     1|
|748   |          \WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                       |MB_FDR_73                              |     1|
|749   |          \WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                     |MB_LUT5_74                             |     1|
|750   |          \WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                       |MB_FDR_75                              |     1|
|751   |          \WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                     |MB_LUT5_76                             |     1|
|752   |          \WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                        |MB_FDR_77                              |     1|
|753   |          \WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                      |MB_LUT5_78                             |     1|
|754   |          \WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                       |MB_FDR_79                              |     1|
|755   |          \WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                     |MB_LUT5_80                             |     1|
|756   |          \WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                       |MB_FDR_81                              |     1|
|757   |          \WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                     |MB_LUT5_82                             |     1|
|758   |          \WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                       |MB_FDR_83                              |     1|
|759   |          \WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                     |MB_LUT5_84                             |     1|
|760   |          \WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                       |MB_FDR_85                              |     1|
|761   |          \WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                     |MB_LUT5_86                             |     1|
|762   |          \WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                       |MB_FDR_87                              |     1|
|763   |          \WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                     |MB_LUT5_88                             |     1|
|764   |          \WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                       |MB_FDR_89                              |     1|
|765   |          \WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                     |MB_LUT5_90                             |     1|
|766   |          \WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                       |MB_FDR_91                              |     1|
|767   |          \WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                     |MB_LUT5_92                             |     1|
|768   |          \WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                       |MB_FDR_93                              |     1|
|769   |          \WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                     |MB_LUT5_94                             |     1|
|770   |          \WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                       |MB_FDR_95                              |     1|
|771   |          \WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                     |MB_LUT5_96                             |     1|
|772   |          \WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                       |MB_FDR_97                              |     1|
|773   |          \WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                     |MB_LUT5_98                             |     1|
|774   |          \WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                        |MB_FDR_99                              |     1|
|775   |          \WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                      |MB_LUT5_100                            |     1|
|776   |          \WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                       |MB_FDR_101                             |     1|
|777   |          \WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                     |MB_LUT5_102                            |     1|
|778   |          \WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                       |MB_FDR_103                             |     1|
|779   |          \WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                     |MB_LUT5_104                            |     1|
|780   |          \WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                        |MB_FDR_105                             |     1|
|781   |          \WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                      |MB_LUT5_106                            |     1|
|782   |          \WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                        |MB_FDR_107                             |     1|
|783   |          \WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                      |MB_LUT5_108                            |     1|
|784   |          \WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                        |MB_FDR_109                             |     1|
|785   |          \WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                      |MB_LUT5_110                            |     1|
|786   |          \WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                        |MB_FDR_111                             |     1|
|787   |          \WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                      |MB_LUT5_112                            |     1|
|788   |          \WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                        |MB_FDR_113                             |     1|
|789   |          \WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                      |MB_LUT5_114                            |     1|
|790   |          \WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                        |MB_FDR_115                             |     1|
|791   |          \WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                      |MB_LUT5_116                            |     1|
|792   |          \WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                        |MB_FDR_117                             |     1|
|793   |          \WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                      |MB_LUT5_118                            |     1|
|794   |          cache_valid_bit_detect_I1                                              |cache_valid_bit_detect                 |     2|
|795   |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and         |carry_and_144                          |     2|
|796   |              MUXCY_I                                                            |MB_MUXCY_145                           |     2|
|797   |          dcache_data_strobe_sel_carry_or_0                                      |carry_or_119                           |     1|
|798   |            MUXCY_I                                                              |MB_MUXCY_143                           |     1|
|799   |          dcache_data_strobe_sel_carry_or_1                                      |carry_or_120                           |     1|
|800   |            MUXCY_I                                                              |MB_MUXCY_142                           |     1|
|801   |          dcache_data_strobe_sel_carry_or_2                                      |carry_or_121                           |     1|
|802   |            MUXCY_I                                                              |MB_MUXCY_141                           |     1|
|803   |          mem_read_cache_hit_carry_or                                            |carry_or_122                           |     2|
|804   |            MUXCY_I                                                              |MB_MUXCY_140                           |     2|
|805   |          mem_read_cache_hit_direct_carry_and                                    |carry_and_123                          |     2|
|806   |            MUXCY_I                                                              |MB_MUXCY_139                           |     2|
|807   |          mem_read_cache_miss_sel_carry_and                                      |carry_and_124                          |     2|
|808   |            MUXCY_I                                                              |MB_MUXCY_138                           |     2|
|809   |          mem_tag_hit_comparator                                                 |comparator                             |     6|
|810   |            \Comp_Carry_Chain[0].MUXCY_I                                         |MB_MUXCY_132                           |     1|
|811   |            \Comp_Carry_Chain[1].MUXCY_I                                         |MB_MUXCY_133                           |     1|
|812   |            \Comp_Carry_Chain[2].MUXCY_I                                         |MB_MUXCY_134                           |     1|
|813   |            \Comp_Carry_Chain[3].MUXCY_I                                         |MB_MUXCY_135                           |     1|
|814   |            \Comp_Carry_Chain[4].MUXCY_I                                         |MB_MUXCY_136                           |     1|
|815   |            \Comp_Carry_Chain[5].MUXCY_I                                         |MB_MUXCY_137                           |     1|
|816   |          mem_tag_miss_comparator                                                |comparator_125                         |     7|
|817   |            \Comp_Carry_Chain[0].MUXCY_I                                         |MB_MUXCY_126                           |     1|
|818   |            \Comp_Carry_Chain[1].MUXCY_I                                         |MB_MUXCY_127                           |     1|
|819   |            \Comp_Carry_Chain[2].MUXCY_I                                         |MB_MUXCY_128                           |     1|
|820   |            \Comp_Carry_Chain[3].MUXCY_I                                         |MB_MUXCY_129                           |     1|
|821   |            \Comp_Carry_Chain[4].MUXCY_I                                         |MB_MUXCY_130                           |     1|
|822   |            \Comp_Carry_Chain[5].MUXCY_I                                         |MB_MUXCY_131                           |     2|
|823   |        \Using_DCache.mem_databus_ready_sel_carry_or                             |carry_or                               |     1|
|824   |          MUXCY_I                                                                |MB_MUXCY_18                            |     1|
|825   |        \Using_Debug.Using_ICache.combined_carry_and_I2                          |carry_and                              |     1|
|826   |          MUXCY_I                                                                |MB_MUXCY_17                            |     1|
|827   |        \Using_Debug.Using_ICache.combined_carry_or_I                            |carry_or_2                             |     1|
|828   |          MUXCY_I                                                                |MB_MUXCY_16                            |     1|
|829   |        \Using_Debug.Using_ICache.debug_combinded_carry_or_I                     |carry_or_3                             |     1|
|830   |          MUXCY_I                                                                |MB_MUXCY_15                            |     1|
|831   |        \Using_ICache.ICache_I1                                                  |Icache                                 |   326|
|832   |          Cache_Interface_I1                                                     |Cache_Interface__parameterized1        |   106|
|833   |          Data_RAM_Module                                                        |RAM_Module__parameterized5             |    34|
|834   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36__parameterized1              |    17|
|835   |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                  |MB_RAMB36__parameterized1_14           |    17|
|836   |          Tag_RAM_Module                                                         |RAM_Module__parameterized3             |     3|
|837   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                  |MB_RAMB36                              |     3|
|838   |          \Using_FPGA_FSL_1.tag_hit_comparator                                   |comparator__parameterized2             |    15|
|839   |            \Comp_Carry_Chain[0].MUXCY_I                                         |MB_MUXCY_7                             |     1|
|840   |            \Comp_Carry_Chain[1].MUXCY_I                                         |MB_MUXCY_8                             |     1|
|841   |            \Comp_Carry_Chain[2].MUXCY_I                                         |MB_MUXCY_9                             |     1|
|842   |            \Comp_Carry_Chain[3].MUXCY_I                                         |MB_MUXCY_10                            |     1|
|843   |            \Comp_Carry_Chain[4].MUXCY_I                                         |MB_MUXCY_11                            |     1|
|844   |            \Comp_Carry_Chain[5].MUXCY_I                                         |MB_MUXCY_12                            |     4|
|845   |            \Using_Extra_Carry.MUXCY_EXTRA_I                                     |MB_MUXCY_13                            |     1|
|846   |          \Using_XX_Access_Part2.carry_or_I1                                     |carry_or_4                             |     2|
|847   |            MUXCY_I                                                              |MB_MUXCY_6                             |     2|
|848   |          cache_valid_bit_detect_I1                                              |cache_valid_bit_detect__parameterized1 |     1|
|849   |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and         |carry_and_5                            |     1|
|850   |              MUXCY_I                                                            |MB_MUXCY                               |     1|
|851   |        instr_mux_I                                                              |instr_mux                              |    78|
|852   |        read_data_mux_I                                                          |read_data_mux                          |    32|
|853   |      Reset_DFF                                                                  |mb_sync_bit                            |     2|
|854   |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                          |     2|
|855   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                          |     2|
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1011.160 ; gain = 593.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 1011.160 ; gain = 359.730
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 1011.160 ; gain = 593.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1011.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 318 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 47 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 125 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
291 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 1011.160 ; gain = 602.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1011.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_microblaze_0_0, cache-ID = 4cc31de17b7841e0
INFO: [Coretcl 2-1174] Renamed 854 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1011.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Users/Docs/2.Vivado_projects/ArtyA7_SDcard_readwrite/ArtyA7_SDcard_readwrite.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_microblaze_0_0_utilization_synth.rpt -pb design_1_microblaze_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 12 11:54:25 2019...
