Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Jul 22 17:33:33 2018
| Host             : DESKTOP-8DK5V4L running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.981        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.813        |
| Device Static (W)        | 0.167        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.2         |
| Junction Temperature (C) | 47.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        8 |       --- |             --- |
| Slice Logic              |     0.015 |    19483 |       --- |             --- |
|   LUT as Logic           |     0.012 |     6616 |     53200 |           12.44 |
|   CARRY4                 |     0.003 |      595 |     13300 |            4.47 |
|   Register               |    <0.001 |     6936 |    106400 |            6.52 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      231 |     17400 |            1.33 |
|   F7/F8 Muxes            |    <0.001 |      524 |     53200 |            0.98 |
|   LUT as Distributed RAM |    <0.001 |     2838 |     17400 |           16.31 |
|   Others                 |     0.000 |      945 |       --- |             --- |
| Signals                  |     0.039 |    18079 |       --- |             --- |
| Block RAM                |     0.015 |      138 |       140 |           98.57 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |     0.069 |       96 |       220 |           43.64 |
| I/O                      |     0.003 |       32 |       200 |           16.00 |
| PS7                      |     1.537 |        1 |       --- |             --- |
| Static Power             |     0.167 |          |           |                 |
| Total                    |     1.981 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.188 |       0.166 |      0.022 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.001 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.760 |       0.726 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                    | Constraint (ns) |
+-----------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_25                 | system_i/clk_wiz_0/inst/clk_out1                          |            40.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0       |            40.0 |
| clk_out2_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0       |            20.0 |
| clkfbout_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0       |            10.0 |
+-----------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                        |     1.813 |
|   system_i                                                                                            |     1.810 |
|     axi_periph                                                                                        |     0.005 |
|       m01_couplers                                                                                    |    <0.001 |
|         auto_cc                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                 |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                 |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                  |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                 |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                 |    <0.001 |
|               handshake                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|       s00_couplers                                                                                    |     0.004 |
|         auto_pc                                                                                       |     0.004 |
|           inst                                                                                        |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.004 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |     0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       xbar                                                                                            |     0.001 |
|         inst                                                                                          |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                    |     0.001 |
|             addr_arbiter_inst                                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|             reg_slice_r                                                                               |    <0.001 |
|             splitter_ar                                                                               |    <0.001 |
|             splitter_aw                                                                               |    <0.001 |
|     balls_overlay_0                                                                                   |     0.099 |
|       inst                                                                                            |     0.099 |
|         balls_overlay_track_v1_0_S00_AXI_inst                                                         |     0.099 |
|     blk_mem_gen_0                                                                                     |     0.016 |
|       U0                                                                                              |     0.016 |
|         inst_blk_mem_gen                                                                              |     0.016 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                        |     0.016 |
|             valid.cstr                                                                                |     0.016 |
|               has_mux_b.B                                                                             |     0.002 |
|               ramloop[0].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[100].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[101].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[102].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[103].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[104].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[105].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[106].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[107].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[108].ram.r                                                                      |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[10].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[11].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[12].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[13].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[14].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[15].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[16].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[17].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[18].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[19].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[1].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[20].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[21].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[22].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[23].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[24].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[25].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[26].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[27].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[28].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[29].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[2].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[30].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[31].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[32].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[33].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[34].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[35].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[36].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[37].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[38].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[39].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[3].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[40].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[41].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[42].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[43].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[44].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[45].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[46].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[47].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[48].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[49].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[4].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[50].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[51].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[52].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[53].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[54].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[55].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[56].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[57].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[58].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[59].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[5].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[60].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[61].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[62].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[63].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[64].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[65].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[66].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[67].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[68].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[69].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[6].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[70].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[71].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[72].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[73].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[74].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[75].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[76].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[77].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[78].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[79].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[7].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[80].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[81].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[82].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[83].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[84].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[85].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[86].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[87].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[88].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[89].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[8].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[90].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[91].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[92].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[93].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[94].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[95].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[96].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[97].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[98].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[99].ram.r                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[9].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|     clk_wiz_0                                                                                         |     0.106 |
|       inst                                                                                            |     0.106 |
|     color_detector_0                                                                                  |     0.007 |
|       inst                                                                                            |     0.007 |
|         color_detector_v1_0_S00_AXI_inst                                                              |     0.007 |
|     debounce_0                                                                                        |    <0.001 |
|       inst                                                                                            |    <0.001 |
|     fifo_mm2s                                                                                         |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         inst_fifo_gen                                                                                 |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                                     |    <0.001 |
|             grf.rf                                                                                    |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                   inst_blk_mem_gen                                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                       valid.cstr                                                                      |    <0.001 |
|                         ramloop[0].ram.r                                                              |    <0.001 |
|                           prim_noinit.ram                                                             |    <0.001 |
|               rstblk                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                          |    <0.001 |
|     fifo_s2mm                                                                                         |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         inst_fifo_gen                                                                                 |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                                     |    <0.001 |
|             grf.rf                                                                                    |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                   inst_blk_mem_gen                                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                       valid.cstr                                                                      |    <0.001 |
|                         ramloop[0].ram.r                                                              |    <0.001 |
|                           prim_noinit.ram                                                             |    <0.001 |
|               rstblk                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                 |     0.000 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                          |     0.000 |
|     ov7670_controller_0                                                                               |    <0.001 |
|       inst                                                                                            |    <0.001 |
|         Inst_i2c_sender                                                                               |    <0.001 |
|         Inst_ov7670_registers                                                                         |    <0.001 |
|     ov7670_decode_stream_0                                                                            |     0.002 |
|       inst                                                                                            |     0.002 |
|         ov7670_capture_inst                                                                           |     0.001 |
|         ov7670_stream_v1_0_S00_AXI_inst                                                               |    <0.001 |
|     processing_system7_0                                                                              |     1.540 |
|       inst                                                                                            |     1.540 |
|     rst_ov7670_pclk                                                                                   |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |     0.000 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_processing_system7_0_100M                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_vga_clk25                                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     stream_to_vga_0                                                                                   |    <0.001 |
|       inst                                                                                            |    <0.001 |
|     vdma_mm2s                                                                                         |     0.008 |
|       U0                                                                                              |     0.008 |
|         AXI_LITE_REG_INTERFACE_I                                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |    <0.001 |
|           I_CMDSTS                                                                                    |    <0.001 |
|           I_SM                                                                                        |    <0.001 |
|           I_STS_MNGR                                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                                             |    <0.001 |
|           VIDEO_REG_I                                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                        |    <0.001 |
|             fg_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                           |    <0.001 |
|                 gconvfifo.rf                                                                          |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       grss.rsts                                                                       |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                         c2                                                                            |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwss.wsts                                                                       |    <0.001 |
|                         c0                                                                            |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                             valid.cstr                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|           I_DMA_REGISTER                                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                                             |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                             |     0.005 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.005 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                               |     0.003 |
|               I_DATA_FIFO                                                                             |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.003 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.003 |
|                     xpm_fifo_base_inst                                                                |     0.003 |
|                       gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |     0.003 |
|                       rdp_inst                                                                        |    <0.001 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_MSTR_PCC                                                                                |    <0.001 |
|             I_RD_DATA_CNTL                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|             I_RESET                                                                                   |    <0.001 |
|         I_RST_MODULE                                                                                  |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|     vdma_mm2s_intercon                                                                                |    <0.001 |
|       s00_couplers                                                                                    |    <0.001 |
|         auto_pc                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                              |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                     |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                               |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                                     |    <0.001 |
|     vdma_s2mm                                                                                         |     0.022 |
|       U0                                                                                              |     0.022 |
|         AXI_LITE_REG_INTERFACE_I                                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |    <0.001 |
|           I_CMDSTS                                                                                    |    <0.001 |
|           I_SM                                                                                        |    <0.001 |
|           I_STS_MNGR                                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                                             |    <0.001 |
|           VIDEO_REG_I                                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                           |    <0.001 |
|                 gconvfifo.rf                                                                          |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       grss.rsts                                                                       |    <0.001 |
|                         c1                                                                            |     0.000 |
|                         c2                                                                            |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwss.wsts                                                                       |    <0.001 |
|                         c0                                                                            |    <0.001 |
|                         c1                                                                            |     0.000 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                             valid.cstr                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|           I_DMA_REGISTER                                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                                             |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                             |     0.018 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.018 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.015 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|               I_DATA_FIFO                                                                             |     0.014 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.014 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.014 |
|                     xpm_fifo_base_inst                                                                |     0.014 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |     0.009 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_30_32                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_33_35                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_36_38                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_39_41                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_42_44                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_45_47                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_48_50                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_51_53                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_54_56                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_57_59                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_60_62                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_63_65                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_30_32                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_33_35                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_36_38                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_39_41                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_42_44                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_45_47                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_48_50                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_51_53                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_54_56                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_57_59                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_60_62                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_63_65                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_30_32                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_33_35                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_36_38                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_39_41                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_42_44                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_45_47                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_48_50                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_51_53                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_54_56                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_57_59                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_60_62                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_63_65                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_30_32                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_33_35                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_36_38                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_39_41                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_42_44                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_45_47                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_48_50                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_51_53                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_54_56                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_57_59                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_60_62                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_63_65                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_30_32                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_33_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_36_38                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_39_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_42_44                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_45_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_48_50                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_51_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_54_56                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_57_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_60_62                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_63_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11                                |    <0.001 |
|                       rdp_inst                                                                        |     0.005 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|               I_XD_FIFO                                                                               |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                     xpm_fifo_base_inst                                                                |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                    |    <0.001 |
|                       rdp_inst                                                                        |    <0.001 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                 I_TSTRB_FIFO                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                    |    <0.001 |
|                 SLICE_INSERTION                                                                       |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_RESET                                                                                   |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|             I_WR_DATA_CNTL                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|         I_RST_MODULE                                                                                  |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|     vdma_s2mm_intercon                                                                                |    <0.001 |
|       s00_couplers                                                                                    |    <0.001 |
|         auto_pc                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                              |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                   |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


