\hypertarget{_c_p_u___config_8h}{}\section{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\+C\+P\+U\+\_\+\+Config.h File Reference}
\label{_c_p_u___config_8h}\index{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\+C\+P\+U\+\_\+\+Config.\+h@{C\+:/\+Users/\+Sandra/\+Git\+Hub\+Kinetis/\+Control\+Motor/\+Control\+Motor/\+Generated\+\_\+\+Code/\+C\+P\+U\+\_\+\+Config.\+h}}
{\ttfamily \#include $<$stdint.\+h$>$}\\*
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_t_cpu_clock_configuration}{T\+Cpu\+Clock\+Configuration}
\item 
struct \hyperlink{struct_c_p_u___t_clock_gen_regs}{C\+P\+U\+\_\+\+T\+Clock\+Gen\+Regs}
\item 
struct \hyperlink{struct_c_p_u___t_clock_sys_regs}{C\+P\+U\+\_\+\+T\+Clock\+Sys\+Regs}
\item 
struct \hyperlink{struct_c_p_u___t_clock_config_descriptor}{C\+P\+U\+\_\+\+T\+Clock\+Config\+Descriptor}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries P\+E\+X\+\_\+\+E\+N\+T\+R\+Y\+P\+O\+I\+N\+T\+\_\+\+F\+U\+N\+C\+T\+I\+ON}~\+\_\+\+\_\+init\+\_\+hardware
\item 
\#define {\bfseries P\+E\+X\+\_\+\+E\+N\+T\+R\+Y\+P\+O\+I\+N\+T\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+T\+Y\+PE}~void
\item 
\#define {\bfseries P\+E\+X\+\_\+\+E\+N\+T\+R\+Y\+P\+O\+I\+N\+T\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+\_\+\+R\+E\+T\+U\+RN}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+E\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+T\+I\+ON}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+G\+E\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+T\+I\+ON}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+E\+T\+\_\+\+O\+P\+E\+R\+A\+T\+I\+O\+N\+\_\+\+M\+O\+DE}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+NT}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+NT}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+IM}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+V\+L\+P\+\_\+\+M\+O\+D\+E\+\_\+\+E\+N\+A\+B\+LE}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+V\+L\+P\+\_\+\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+R\+E\+S\+ET}~0x00U
\item 
\#define {\bfseries C\+P\+U\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+Kinetis}~/$\ast$ Specification of the core type of the selected processor $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+R\+I\+V\+A\+T\+I\+V\+E\+\_\+\+M\+K64\+F\+N1\+M0\+L\+Q12}~/$\ast$ Name of the selected processor derivative $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+P\+A\+R\+T\+N\+U\+M\+\_\+\+M\+K64\+F\+N1\+M0\+V\+L\+Q12}~/$\ast$ Part number of the selected processor $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN}~/$\ast$ The selected processor uses little endian $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+HZ}~20971520\+U /$\ast$ Initial value of the bus clock frequency in Hz $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+HZ}~20971520\+U /$\ast$ Initial value of the core/system clock frequency in Hz.  $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+S\+L\+O\+W\+\_\+\+C\+L\+K\+\_\+\+HZ}~32768\+U /$\ast$ Value of the slow internal oscillator clock frequency in Hz  $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+F\+A\+S\+T\+\_\+\+C\+L\+K\+\_\+\+HZ}~4000000\+U /$\ast$ Value of the fast internal oscillator clock frequency in Hz  $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER}~0x01\+U /$\ast$ Specifies number of defined clock configurations. $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}~20971520\+U /$\ast$ Value of the bus clock frequency in the clock configuration 0 in Hz. $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}~20971520\+U /$\ast$ Value of the core/system clock frequency in the clock configuration 0 in Hz. $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00\+U /$\ast$ Clock configuration 0 identifier $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~20971520\+U\+L /$\ast$ Core clock frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~20971520\+U\+L /$\ast$ Bus clock frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+F\+L\+E\+X\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~10485760\+U\+L /$\ast$ Flexbus clock frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~10485760\+U\+L /$\ast$ F\+L\+A\+S\+H clock frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0\+U\+L /$\ast$ U\+S\+B clock frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~20971520\+U\+L /$\ast$ P\+L\+L/\+F\+L\+L clock frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+I\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~32768\+U\+L /$\ast$ M\+C\+G internal reference clock frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+O\+S\+C\+E\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0\+U\+L /$\ast$ System O\+S\+C external reference clock frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+E\+R\+C\+L\+K32\+K\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~1000\+U\+L /$\ast$ External reference clock 32k frequency in clock configuration 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+F\+F\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~32768\+U\+L /$\ast$ M\+C\+G fixed frequency clock $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+L\+O\+W\+\_\+\+M\+A\+SK}~0x10\+U     /$\ast$ Mode uses slow internal reference clock $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+A\+S\+T\+\_\+\+M\+A\+SK}~0x20\+U     /$\ast$ Mode uses fast internal reference clock $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+A\+SK}~0x40\+U     /$\ast$ Mode uses external reference clock from external clock input $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+R\+Y\+S\+T\+A\+L\+\_\+\+M\+A\+SK}~0x80\+U     /$\ast$ Mode uses external reference clock from crystal/resonator reference connection $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+R\+T\+C\+\_\+\+O\+S\+C\+\_\+\+M\+A\+SK}~0x0100\+U   /$\ast$ Mode uses R\+T\+C oscillator clock $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+L\+L\+\_\+\+M\+A\+SK}~0x0200\+U   /$\ast$ P\+L\+L module is enabled in other than P\+E\+E and P\+B\+E mode $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+I\+R\+C48\+M\+\_\+\+M\+A\+SK}~0x0400\+U   /$\ast$ Mode uses internal reference clock 48\+M\+Hz $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+F\+EI}~0x00\+U     /$\ast$ F\+E\+I mode I\+D $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+F\+BI}~0x01\+U     /$\ast$ F\+B\+I mode I\+D $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+B\+L\+PI}~0x02\+U     /$\ast$ B\+L\+P\+I mode I\+D $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+F\+EE}~0x03\+U     /$\ast$ F\+E\+E mode I\+D $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+F\+BE}~0x04\+U     /$\ast$ F\+B\+E mode I\+D $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+B\+L\+PE}~0x05\+U     /$\ast$ B\+L\+P\+E mode I\+D $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+P\+BE}~0x06\+U     /$\ast$ P\+B\+E mode I\+D $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+P\+EE}~0x07\+U     /$\ast$ P\+E\+E mode I\+D $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+ES}~0x08\+U     /$\ast$ Number of available M\+C\+G modes $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+D\+E\+X\+\_\+\+M\+A\+SK}~0x0\+F\+U     /$\ast$ Mask of bits where M\+C\+G mode I\+D is encoded $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+L\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+M\+A\+SK}~0x01\+U     /$\ast$ Very low power mode enabled $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+L\+P\+\_\+\+A\+U\+T\+O\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+M\+A\+SK}~0x02\+U     /$\ast$ Very low power mode entered automatically from Set\+Clock\+Configuration method $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+L\+P\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+M\+A\+SK}~0x04\+U     /$\ast$ Very low power mode exited after any interrupt $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~(C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+M\+O\+D\+E\+\_\+\+F\+EI $\vert$ C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+L\+O\+W\+\_\+\+M\+A\+SK) /$\ast$ Clock generator mode $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+M\+O\+D\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0\+U /$\ast$ R\+U\+N power mode $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x06\+U /$\ast$ M\+C\+G\+\_\+\+C1 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+C2\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00\+U /$\ast$ M\+C\+G\+\_\+\+C2 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+C4\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00\+U /$\ast$ M\+C\+G\+\_\+\+C4 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+C5\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00\+U /$\ast$ M\+C\+G\+\_\+\+C5 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+C6\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00\+U /$\ast$ M\+C\+G\+\_\+\+C6 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+C\+G\+\_\+\+S\+C\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00\+U /$\ast$ M\+C\+G\+\_\+\+S\+C $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+O\+S\+C\+\_\+\+C\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x80\+U /$\ast$ O\+S\+C\+\_\+\+C\+R $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x000\+C0000\+U\+L /$\ast$ S\+I\+M\+\_\+\+S\+O\+P\+T1 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00\+U\+L /$\ast$ S\+I\+M\+\_\+\+S\+O\+P\+T2 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00110000\+U\+L /$\ast$ S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+I\+\_\+\+M\+C\+G\+\_\+\+C1}~0x04\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value in F\+E\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+I\+\_\+\+M\+C\+G\+\_\+\+C2}~0x80\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value in F\+E\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+I\+\_\+\+M\+C\+G\+\_\+\+C4}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value in F\+E\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+I\+\_\+\+M\+C\+G\+\_\+\+C5}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C5 value in F\+E\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+I\+\_\+\+M\+C\+G\+\_\+\+C6}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value in F\+E\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+I\+\_\+\+M\+C\+G\+\_\+\+SC}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value in F\+E\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+I\+\_\+\+O\+S\+C\+\_\+\+CR}~0x00\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value in F\+E\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+I\+\_\+\+M\+C\+G\+\_\+\+C1}~0x44\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value in F\+B\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+I\+\_\+\+M\+C\+G\+\_\+\+C2}~0x80\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value in F\+B\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+I\+\_\+\+M\+C\+G\+\_\+\+C4}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value in F\+B\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+I\+\_\+\+M\+C\+G\+\_\+\+C5}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C5 value in F\+B\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+I\+\_\+\+M\+C\+G\+\_\+\+C6}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value in F\+B\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+I\+\_\+\+M\+C\+G\+\_\+\+SC}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value in F\+B\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+I\+\_\+\+O\+S\+C\+\_\+\+CR}~0x00\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value in F\+B\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+I\+\_\+\+M\+C\+G\+\_\+\+C1}~0x44\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value in B\+L\+P\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+I\+\_\+\+M\+C\+G\+\_\+\+C2}~0x82\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value in B\+L\+P\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+I\+\_\+\+M\+C\+G\+\_\+\+C4}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value in B\+L\+P\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+I\+\_\+\+M\+C\+G\+\_\+\+C5}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C5 value in B\+L\+P\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+I\+\_\+\+M\+C\+G\+\_\+\+C6}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value in B\+L\+P\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+I\+\_\+\+M\+C\+G\+\_\+\+SC}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value in B\+L\+P\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+I\+\_\+\+O\+S\+C\+\_\+\+CR}~0x00\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value in B\+L\+P\+I default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C1}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value in F\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C2}~0x84\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value in F\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C4}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value in F\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C5}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C5 value in F\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C6}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value in F\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+E\+\_\+\+M\+C\+G\+\_\+\+SC}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value in F\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+E\+E\+\_\+\+O\+S\+C\+\_\+\+CR}~0x00\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value in F\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C1}~0x80\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value in F\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C2}~0x84\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value in F\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C4}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value in F\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C5}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C5 value in F\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C6}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value in F\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+E\+\_\+\+M\+C\+G\+\_\+\+SC}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value in F\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+F\+B\+E\+\_\+\+O\+S\+C\+\_\+\+CR}~0x00\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value in F\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+E\+\_\+\+M\+C\+G\+\_\+\+C1}~0x40\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value in B\+L\+P\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+E\+\_\+\+M\+C\+G\+\_\+\+C2}~0x86\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value in B\+L\+P\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+E\+\_\+\+M\+C\+G\+\_\+\+C4}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value in B\+L\+P\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+E\+\_\+\+M\+C\+G\+\_\+\+C5}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C5 value in B\+L\+P\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+E\+\_\+\+M\+C\+G\+\_\+\+C6}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value in B\+L\+P\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+E\+\_\+\+M\+C\+G\+\_\+\+SC}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value in B\+L\+P\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+B\+L\+P\+E\+\_\+\+O\+S\+C\+\_\+\+CR}~0x00\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value in B\+L\+P\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C1}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value in P\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C2}~0x84\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value in P\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C4}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value in P\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C5}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C5 value in P\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+E\+E\+\_\+\+M\+C\+G\+\_\+\+C6}~0x40\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value in P\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+E\+E\+\_\+\+M\+C\+G\+\_\+\+SC}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value in P\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+E\+E\+\_\+\+O\+S\+C\+\_\+\+CR}~0x00\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value in P\+E\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C1}~0x80\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value in P\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C2}~0x84\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value in P\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C4}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value in P\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C5}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C5 value in P\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+B\+E\+\_\+\+M\+C\+G\+\_\+\+C6}~0x40\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value in P\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+B\+E\+\_\+\+M\+C\+G\+\_\+\+SC}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value in P\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+B\+E\+\_\+\+O\+S\+C\+\_\+\+CR}~0x00\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value in P\+B\+E default state $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+W\+A\+I\+T\+\_\+\+S\+L\+E\+E\+P\+\_\+\+O\+N\+\_\+\+E\+X\+IT}~0x00\+U     /$\ast$ A\+R\+M sleep-\/on-\/exit is disabled in W\+A\+I\+T operation mode (when the lowest priority I\+S\+R is exited then processor state unstacking is done before system goes back to low-\/power mode) $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+L\+E\+E\+P\+\_\+\+S\+L\+E\+E\+P\+\_\+\+O\+N\+\_\+\+E\+X\+IT}~0x00\+U     /$\ast$ A\+R\+M sleep-\/on-\/exit is disabled in S\+T\+O\+P operation mode (when the lowest priority I\+S\+R is exited unstacking is done before system goes back to low-\/power mode) $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+V\+L\+L\+S0}~0x01\+U     /$\ast$ Very-\/\+Low-\/\+Leakage Stop 0 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+V\+L\+L\+S1}~0x02\+U     /$\ast$ Very-\/\+Low-\/\+Leakage Stop 1 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+V\+L\+L\+S3}~0x03\+U     /$\ast$ Very-\/\+Low-\/\+Leakage Stop 3 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+V\+L\+L\+S2}~0x04\+U     /$\ast$ Very-\/\+Low-\/\+Leakage Stop 2 $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+L\+LS}~0x05\+U     /$\ast$ Low-\/\+Leakage Stop $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+V\+A\+L\+U\+ES}~0x00\+U     /$\ast$ After reset values optimization is disabled $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+W\+D\+OG}~0x01\+U     /$\ast$ Watchdog disabled $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+W\+D\+O\+G\+\_\+\+K\+E\+Y\+\_\+1}~0x\+C520\+U   /$\ast$ Watchdog unlock key 1 $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+W\+D\+O\+G\+\_\+\+K\+E\+Y\+\_\+2}~0x\+D928\+U   /$\ast$ Watchdog unlock key 2 $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+R\+T\+C\+O\+SC}~0x00\+U     /$\ast$ R\+T\+C oscillator not initialized $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+W\+D\+O\+G\+\_\+\+S\+T\+C\+T\+R\+L\+H\+\_\+\+V\+A\+L\+UE}~0x01\+D2\+U   /$\ast$ W\+D\+O\+G\+\_\+\+S\+T\+C\+T\+R\+L\+H value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+M\+C\+G\+\_\+\+C1\+\_\+\+V\+A\+L\+UE}~0x06\+U     /$\ast$ M\+C\+G\+\_\+\+C1 value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+M\+C\+G\+\_\+\+C2\+\_\+\+V\+A\+L\+UE}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C2 value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+M\+C\+G\+\_\+\+C3\+\_\+\+V\+A\+L\+UE}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C3 value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+M\+C\+G\+\_\+\+C4\+\_\+\+V\+A\+L\+UE}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C4 value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+M\+C\+G\+\_\+\+C6\+\_\+\+V\+A\+L\+UE}~0x00\+U     /$\ast$ M\+C\+G\+\_\+\+C6 value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+M\+C\+G\+\_\+\+S\+C\+\_\+\+V\+A\+L\+UE}~0x02\+U     /$\ast$ M\+C\+G\+\_\+\+S\+C value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+O\+S\+C\+\_\+\+C\+R\+\_\+\+V\+A\+L\+UE}~0x80\+U     /$\ast$ O\+S\+C\+\_\+\+C\+R value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+V\+A\+L\+UE}~0x000\+C0000\+U\+L /$\ast$ S\+I\+M\+\_\+\+S\+O\+P\+T1 value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+V\+A\+L\+UE}~0x00\+U\+L    /$\ast$ S\+I\+M\+\_\+\+S\+O\+P\+T2 value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+V\+A\+L\+UE}~0x00110000\+U\+L /$\ast$ S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1 value $\ast$/
\item 
\#define {\bfseries S\+T\+A\+R\+T\+U\+P\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+V\+A\+L\+UE}~0x00040182\+U\+L /$\ast$ S\+I\+M\+\_\+\+S\+C\+G\+C5 value $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+N\+M\+I\+\_\+\+P\+IN}~0x01\+U     /$\ast$ N\+M\+I pin initialized $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+J\+T\+A\+G\+\_\+\+T\+D\+I\+\_\+\+P\+IN}~0x01\+U     /$\ast$ J\+T\+A\+G T\+D\+I pin initialized $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+J\+T\+A\+G\+\_\+\+T\+D\+O\+\_\+\+P\+IN}~0x01\+U     /$\ast$ J\+T\+A\+G T\+D\+O pin initialized $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+J\+T\+A\+G\+\_\+\+T\+C\+K\+\_\+\+P\+IN}~0x01\+U     /$\ast$ J\+T\+A\+G T\+C\+K pin initialized $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+J\+T\+A\+G\+\_\+\+T\+M\+S\+\_\+\+P\+IN}~0x01\+U     /$\ast$ J\+T\+A\+G T\+M\+S pin initialized $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+J\+T\+A\+G\+\_\+\+T\+R\+S\+T\+\_\+\+P\+IN}~0x00\+U     /$\ast$ J\+T\+A\+G n\+T\+R\+S\+T pin not initialized $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+A\+L\+L\+O\+W\+\_\+\+V\+LP}~0x00\+U     /$\ast$ V\+L\+P\+R V\+L\+P\+W and V\+L\+P\+S are not allowed $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+A\+L\+L\+O\+W\+\_\+\+L\+LS}~0x00\+U     /$\ast$ L\+L\+S isn\textquotesingle{}t allowed $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+A\+L\+L\+O\+W\+\_\+\+V\+L\+LS}~0x00\+U     /$\ast$ No V\+L\+L\+Sx mode is allowed $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+F\+I\+E\+LD}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+I\+N\+IT}~0x00\+U     /$\ast$ Common\+\_\+\+Init() method is not called in P\+E\+\_\+low\+\_\+level\+\_\+init() $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+S\+\_\+\+I\+N\+IT}~0x00\+U     /$\ast$ Peripherals\+\_\+\+Init() method is not called in P\+E\+\_\+low\+\_\+level\+\_\+init() $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+O\+M\+P\+O\+N\+E\+N\+T\+S\+\_\+\+I\+N\+IT}~0x01\+U     /$\ast$ Call Components\+\_\+\+Init() method in P\+E\+\_\+low\+\_\+level\+\_\+init() $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~0x\+F0\+U     /$\ast$ Priority level constant of enabled interrupts initialized in P\+E\+\_\+low\+\_\+level\+\_\+init() $\ast$/
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint16\+\_\+t {\bfseries C\+P\+U\+\_\+\+T\+Clock\+Gen\+Mode}
\item 
typedef uint8\+\_\+t {\bfseries C\+P\+U\+\_\+\+T\+Clock\+Power\+Mode}
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{struct_t_cpu_clock_configuration}{T\+Cpu\+Clock\+Configuration} \hyperlink{group___c_p_u___config__module_gab69281f0e90d16198a5595ed7f471441}{P\+E\+\_\+\+Cpu\+Clock\+Configurations} \mbox{[}C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\subparagraph*{}

T\+H\+IS C\+O\+M\+P\+O\+N\+E\+NT M\+O\+D\+U\+LE IS G\+E\+N\+E\+R\+A\+T\+ED BY T\+HE T\+O\+OL. DO N\+OT M\+O\+D\+I\+FY IT. Filename \+: \hyperlink{_c_p_u___config_8h}{C\+P\+U\+\_\+\+Config.\+h} Project \+: Control\+Motor Processor \+: M\+K64\+F\+N1\+M0\+V\+L\+Q12 Version \+: Component 01.\+045, Driver 01.\+00, C\+PU db\+: 3.\+00.\+000 Compiler \+: G\+NU C Compiler Date/\+Time \+: 2016-\/02-\/20, 12\+:22, \# Code\+Gen\+: 1

Copyright \+: 1997 -\/ 2014 Freescale Semiconductor, Inc. All Rights Reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:

o Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

o Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

o Neither the name of Freescale Semiconductor, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE.

http\+: www.\+freescale.\+com mail\+: \href{mailto:support@freescale.com}{\tt support@freescale.\+com} \subparagraph*{}

\begin{DoxyVersion}{Version}
01.\+00 
\end{DoxyVersion}
