# 0 "/opt/nordic/ncs/v2.6.1/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_cpuapp.dts" 1






/dts-v1/;
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp_qkaa.dtsi" 1 3 4






# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/mem.h" 1 3 4
# 8 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp_qkaa.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp.dtsi" 1 3 4






# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/armv8-m.dtsi" 1 3 4


# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/armv8-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v8m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv8m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 8 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 1 3 4






# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/adc/adc.h" 1 3 4
# 8 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/adc/nrf-adc.h" 1 3 4
# 10 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/adc/nrf-adc.h" 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/dt-util.h" 1 3 4
# 19 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/dt-util.h" 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 153 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 154 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 184 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 185 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 188 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 191 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 20 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/dt-util.h" 2 3 4
# 11 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/adc/nrf-adc.h" 2 3 4
# 9 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 10 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/i2c/i2c.h" 1 3 4
# 11 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/input/input-event-codes.h" 1 3 4
# 12 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/pinctrl/nrf-pinctrl.h" 1 3 4
# 13 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/include/zephyr/dt-bindings/pwm/pwm.h" 1 3 4
# 14 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4

# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/freq.h" 1 3 4
# 16 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/override.dtsi" 1 3 4
# 17 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 25 "/opt/nordic/ncs/v2.6.1/zephyr/dts/common/nordic/nrf_common.dtsi" 3 4
/ {
 pinctrl: pin-controller {




  compatible = "nordic,nrf-pinctrl";
 };

 rng_hci: entropy_bt_hci {
  compatible = "zephyr,bt-hci-entropy";
  status = "okay";
 };

 sw_pwm: sw-pwm {
  compatible = "nordic,nrf-sw-pwm";
  status = "disabled";
  generator = <&timer1>;
  clock-prescaler = <0>;
  #pwm-cells = <3>;
 };
};
# 9 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp.dtsi" 2 3 4

/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m33f";
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <1>;

   itm: itm@e0000000 {
    compatible = "arm,armv8m-itm";
    reg = <0xe0000000 0x1000>;
    swo-ref-frequency = <64000000>;
   };

   mpu: mpu@e000ed90 {
    compatible = "arm,armv8m-mpu";
    reg = <0xe000ed90 0x40>;
   };
  };
 };

 chosen {
  zephyr,entropy = &cryptocell;
  zephyr,flash-controller = &flash_controller;
 };

 soc {
  ficr: ficr@ff0000 {
   compatible = "nordic,nrf-ficr";
   reg = <0xff0000 0x1000>;
   #nordic,ficr-cells = <1>;
   status = "okay";
  };

  uicr: uicr@ff8000 {
   compatible = "nordic,nrf-uicr";
   reg = <0xff8000 0x1000>;
   status = "okay";
  };

  sram0: memory@20000000 {
   compatible = "mmio-sram";
  };

  peripheral@50000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x50000000 0x10000000>;




# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp_peripherals.dtsi" 1 3 4






dcnf: dcnf@0 {
 compatible = "nordic,nrf-dcnf";
 reg = <0x0 0x1000>;
 status = "okay";
};

oscillators: oscillator@4000 {
 compatible = "nordic,nrf-oscillators";
 reg = <0x4000 0x1000>;
 status = "okay";
};

regulators: regulator@4000 {
 compatible = "nordic,nrf-regulators";
 reg = <0x4000 0x1000>;
 status = "okay";
};

clock: clock@5000 {
 compatible = "nordic,nrf-clock";
 reg = <0x5000 0x1000>;
 interrupts = <5 1>;
 status = "okay";
};

power: power@5000 {
 compatible = "nordic,nrf-power";
 reg = <0x5000 0x1000>;
 interrupts = <5 1>;
 status = "okay";
 #address-cells = <1>;
 #size-cells = <1>;

 gpregret1: gpregret1@551c {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "nordic,nrf-gpregret";
  reg = <0x551c 0x1>;
  status = "okay";
 };

 gpregret2: gpregret2@5520 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "nordic,nrf-gpregret";
  reg = <0x5520 0x1>;
  status = "okay";
 };
};

reset: reset-controller@5000 {
 compatible = "nordic,nrf-reset";
 reg = <0x5000 0x1000>;
 status = "okay";
};

ctrlap: ctrlap@6000 {
 compatible = "nordic,nrf-ctrlapperi";
 reg = <0x6000 0x1000>;
 status = "okay";
};

i2c0: i2c@8000 {





 compatible = "nordic,nrf-twim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0x8000 0x1000>;
 clock-frequency = <100000>;
 interrupts = <8 1>;
 easydma-maxcnt-bits = <16>;
 status = "disabled";
};

spi0: spi@8000 {






 compatible = "nordic,nrf-spim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0x8000 0x1000>;
 interrupts = <8 1>;
 max-frequency = <((8) * 1000 * 1000)>;
 easydma-maxcnt-bits = <16>;
 status = "disabled";
};

uart0: uart@8000 {
 compatible = "nordic,nrf-uarte";
 reg = <0x8000 0x1000>;
 interrupts = <8 1>;
 status = "disabled";
};

i2c1: i2c@9000 {






 compatible = "nordic,nrf-twim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0x9000 0x1000>;
 clock-frequency = <100000>;
 interrupts = <9 1>;
 easydma-maxcnt-bits = <16>;
 status = "disabled";
};

spi1: spi@9000 {






 compatible = "nordic,nrf-spim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0x9000 0x1000>;
 interrupts = <9 1>;
 max-frequency = <((8) * 1000 * 1000)>;
 easydma-maxcnt-bits = <16>;
 status = "disabled";
};

uart1: uart@9000 {
 compatible = "nordic,nrf-uarte";
 reg = <0x9000 0x1000>;
 interrupts = <9 1>;
 status = "disabled";
};

spi4: spi@a000 {
 compatible = "nordic,nrf-spim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0xa000 0x1000>;
 interrupts = <10 1>;
 max-frequency = <((32) * 1000 * 1000)>;
 easydma-maxcnt-bits = <16>;
 rx-delay-supported;
 rx-delay = <2>;
 status = "disabled";
};

i2c2: i2c@b000 {






 compatible = "nordic,nrf-twim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0xb000 0x1000>;
 clock-frequency = <100000>;
 interrupts = <11 1>;
 easydma-maxcnt-bits = <16>;
 status = "disabled";
};

spi2: spi@b000 {






 compatible = "nordic,nrf-spim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0xb000 0x1000>;
 interrupts = <11 1>;
 max-frequency = <((8) * 1000 * 1000)>;
 easydma-maxcnt-bits = <16>;
 status = "disabled";
};

uart2: uart@b000 {
 compatible = "nordic,nrf-uarte";
 reg = <0xb000 0x1000>;
 interrupts = <11 1>;
 status = "disabled";
};

i2c3: i2c@c000 {






 compatible = "nordic,nrf-twim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0xc000 0x1000>;
 clock-frequency = <100000>;
 interrupts = <12 1>;
 easydma-maxcnt-bits = <16>;
 status = "disabled";
};

spi3: spi@c000 {






 compatible = "nordic,nrf-spim";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0xc000 0x1000>;
 interrupts = <12 1>;
 max-frequency = <((8) * 1000 * 1000)>;
 easydma-maxcnt-bits = <16>;
 status = "disabled";
};

uart3: uart@c000 {
 compatible = "nordic,nrf-uarte";
 reg = <0xc000 0x1000>;
 interrupts = <12 1>;
 status = "disabled";
};

adc: adc@e000 {
 compatible = "nordic,nrf-saadc";
 reg = <0xe000 0x1000>;
 interrupts = <14 1>;
 status = "disabled";
 #io-channel-cells = <1>;
};

timer0: timer@f000 {
 compatible = "nordic,nrf-timer";
 status = "disabled";
 reg = <0xf000 0x1000>;
 cc-num = <6>;
 max-bit-width = <32>;
 interrupts = <15 1>;
 prescaler = <0>;
};

timer1: timer@10000 {
 compatible = "nordic,nrf-timer";
 status = "disabled";
 reg = <0x10000 0x1000>;
 cc-num = <6>;
 max-bit-width = <32>;
 interrupts = <16 1>;
 prescaler = <0>;
};

timer2: timer@11000 {
 compatible = "nordic,nrf-timer";
 status = "disabled";
 reg = <0x11000 0x1000>;
 cc-num = <6>;
 max-bit-width = <32>;
 interrupts = <17 1>;
 prescaler = <0>;
};

rtc0: rtc@14000 {
 compatible = "nordic,nrf-rtc";
 reg = <0x14000 0x1000>;
 cc-num = <4>;
 interrupts = <20 1>;
 status = "disabled";
 clock-frequency = <32768>;
 prescaler = <1>;
};

rtc1: rtc@15000 {
 compatible = "nordic,nrf-rtc";
 reg = <0x15000 0x1000>;
 cc-num = <4>;
 interrupts = <21 1>;
 status = "disabled";
 clock-frequency = <32768>;
 prescaler = <1>;
};

dppic: dppic@17000 {
 compatible = "nordic,nrf-dppic";
 reg = <0x17000 0x1000>;
 status = "okay";
};

wdt: wdt0: watchdog@18000 {
 compatible = "nordic,nrf-wdt";
 reg = <0x18000 0x1000>;
 interrupts = <24 1>;
 status = "okay";
};

wdt1: watchdog@19000 {
 compatible = "nordic,nrf-wdt";
 reg = <0x19000 0x1000>;
 interrupts = <25 1>;
 status = "disabled";
};

comp: comparator@1a000 {






 compatible = "nordic,nrf-comp";
 reg = <0x1a000 0x1000>;
 interrupts = <26 1>;
 status = "disabled";
 #io-channel-cells = <1>;
};

egu0: egu@1b000 {
 compatible = "nordic,nrf-egu";
 reg = <0x1b000 0x1000>;
 interrupts = <27 1>;
 status = "okay";
};

egu1: egu@1c000 {
 compatible = "nordic,nrf-egu";
 reg = <0x1c000 0x1000>;
 interrupts = <28 1>;
 status = "okay";
};

egu2: egu@1d000 {
 compatible = "nordic,nrf-egu";
 reg = <0x1d000 0x1000>;
 interrupts = <29 1>;
 status = "okay";
};

egu3: egu@1e000 {
 compatible = "nordic,nrf-egu";
 reg = <0x1e000 0x1000>;
 interrupts = <30 1>;
 status = "okay";
};

egu4: egu@1f000 {
 compatible = "nordic,nrf-egu";
 reg = <0x1f000 0x1000>;
 interrupts = <31 1>;
 status = "okay";
};

egu5: egu@20000 {
 compatible = "nordic,nrf-egu";
 reg = <0x20000 0x1000>;
 interrupts = <32 1>;
 status = "okay";
};

pwm0: pwm@21000 {
 compatible = "nordic,nrf-pwm";
 reg = <0x21000 0x1000>;
 interrupts = <33 1>;
 status = "disabled";
 #pwm-cells = <3>;
};

pwm1: pwm@22000 {
 compatible = "nordic,nrf-pwm";
 reg = <0x22000 0x1000>;
 interrupts = <34 1>;
 status = "disabled";
 #pwm-cells = <3>;
};

pwm2: pwm@23000 {
 compatible = "nordic,nrf-pwm";
 reg = <0x23000 0x1000>;
 interrupts = <35 1>;
 status = "disabled";
 #pwm-cells = <3>;
};

pwm3: pwm@24000 {
 compatible = "nordic,nrf-pwm";
 reg = <0x24000 0x1000>;
 interrupts = <36 1>;
 status = "disabled";
 #pwm-cells = <3>;
};

pdm0: pdm@26000 {
 compatible = "nordic,nrf-pdm";
 reg = <0x26000 0x1000>;
 interrupts = <38 1>;
 status = "disabled";
};

i2s0: i2s@28000 {
 compatible = "nordic,nrf-i2s";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0x28000 0x1000>;
 interrupts = <40 1>;
 status = "disabled";
};

mbox: ipc: mbox@2a000 {
 compatible = "nordic,mbox-nrf-ipc", "nordic,nrf-ipc";
 reg = <0x2a000 0x1000>;
 tx-mask = <0x0000ffff>;
 rx-mask = <0x0000ffff>;
 interrupts = <42 1>;
 #mbox-cells = <1>;
 status = "okay";
};

qspi: qspi@2b000 {
 compatible = "nordic,nrf-qspi";
 #address-cells = <1>;
 #size-cells = <0>;
 reg = <0x2b000 0x1000>, <0x10000000 0x10000000>;
 reg-names = "qspi", "qspi_mm";
 interrupts = <43 1>;
 status = "disabled";
};

nfct: nfct@2d000 {
 compatible = "nordic,nrf-nfct";
 reg = <0x2d000 0x1000>;
 interrupts = <45 1>;
 status = "okay";
};

mutex: mutex@30000 {
 compatible = "nordic,nrf-mutex";
 reg = <0x30000 0x1000>;
 status = "okay";
};

qdec0: qdec@33000 {
 compatible = "nordic,nrf-qdec";
 reg = <0x33000 0x1000>;
 interrupts = <51 1>;
 status = "disabled";
};

qdec1: qdec@34000 {
 compatible = "nordic,nrf-qdec";
 reg = <0x34000 0x1000>;
 interrupts = <52 1>;
 status = "disabled";
};

usbd: usbd@36000 {
 compatible = "nordic,nrf-usbd";
 reg = <0x36000 0x1000>;
 interrupts = <54 1>;
 num-bidir-endpoints = <1>;
 num-in-endpoints = <7>;
 num-out-endpoints = <7>;
 num-isoin-endpoints = <1>;
 num-isoout-endpoints = <1>;
 status = "disabled";
};

usbreg: regulator@37000 {
 compatible = "nordic,nrf-usbreg";
 reg = <0x37000 0x1000>;
 interrupts = <55 1>;
 status = "okay";
};

flash_controller: flash-controller@39000 {
 compatible = "nordic,nrf53-flash-controller";
 reg = <0x39000 0x1000>;
 partial-erase;

 #address-cells = <1>;
 #size-cells = <1>;


 flash0: flash@0 {
  compatible = "soc-nv-flash";
  erase-block-size = <4096>;
  write-block-size = <4>;
 };
};

kmu: kmu@39000 {
 compatible = "nordic,nrf-kmu";
 reg = <0x39000 0x1000>;
 interrupts = <57 1>;
 status = "okay";
};

vmc: vmc@81000 {
 compatible = "nordic,nrf-vmc";
 reg = <0x81000 0x1000>;
 status = "okay";
};

gpio0: gpio@842500 {
 compatible = "nordic,nrf-gpio";
 gpio-controller;
 reg = <0x842500 0x300>;
 #gpio-cells = <2>;
 status = "disabled";
 port = <0>;
 gpiote-instance = <&gpiote>;
};

gpio1: gpio@842800 {
 compatible = "nordic,nrf-gpio";
 gpio-controller;
 reg = <0x842800 0x300>;
 #gpio-cells = <2>;
 ngpios = <16>;
 status = "disabled";
 port = <1>;
 gpiote-instance = <&gpiote>;
};

ieee802154: ieee802154 {
 compatible = "nordic,nrf-ieee802154";
 status = "disabled";
};
# 67 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp.dtsi" 2 3 4
  };



  spu: spu@50003000 {
   compatible = "nordic,nrf-spu";
   reg = <0x50003000 0x1000>;
   interrupts = <3 1>;
   status = "okay";
  };






  gpiote: gpiote0: gpiote@5000d000 {
   compatible = "nordic,nrf-gpiote";
   reg = <0x5000d000 0x1000>;
   interrupts = <13 5>;
   status = "disabled";
   instance = <0>;
  };


  gpiote1: gpiote@4002f000 {
   compatible = "nordic,nrf-gpiote";
   reg = <0x4002f000 0x1000>;
   interrupts = <47 5>;
   status = "disabled";
   instance = <1>;
  };

  cryptocell: crypto@50844000 {
   compatible = "nordic,cryptocell", "arm,cryptocell-312";
   reg = <0x50844000 0x1000>, <0x50845000 0x1000>;
   reg-names = "wrapper", "core";
   interrupts = <68 1>;
   status = "okay";
  };
 };


 ipc {
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp_ipc.dtsi" 1 3 4






ipc0: ipc0 {
 compatible = "zephyr,ipc-openamp-static-vrings";
 memory-region = <&sram0_shared>;
 mboxes = <&mbox 0>, <&mbox 1>;
 mbox-names = "tx", "rx";
 role = "host";
 status = "okay";
};
# 112 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp.dtsi" 2 3 4
 };
};

&nvic {
 arm,num-irq-priority-bits = <3>;
};

&systick {

 status = "disabled";
};
# 9 "/opt/nordic/ncs/v2.6.1/zephyr/dts/arm/nordic/nrf5340_cpuapp_qkaa.dtsi" 2 3 4

&flash0 {
 reg = <0x00000000 ((1024) * 1024)>;
};

&sram0 {
 reg = <0x20000000 ((512) * 1024)>;
};

&mpu {
 arm,num-mpu-regions = <8>;
};

/ {
 soc {
  compatible = "nordic,nrf5340-cpuapp-qkaa", "nordic,nrf5340-cpuapp",
        "nordic,nrf53", "simple-bus";
 };
};
# 9 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_cpuapp.dts" 2
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_common.dtsi" 1





# 1 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_common-pinctrl.dtsi" 1





&pinctrl {
 pwm0_default: pwm0_default {
  group1 {
   psels = <((((((1) * 32U) + (8)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>,
    <((((((1) * 32U) + (6)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>,
    <((((((1) * 32U) + (7)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
  };
 };

 pwm0_sleep: pwm0_sleep {
  group1 {
   psels = <((((((1) * 32U) + (8)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>,
    <((((((1) * 32U) + (6)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>,
    <((((((1) * 32U) + (7)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
   low-power-enable;
  };
 };

 pwm1_default: pwm1_default {
  group1 {
   psels = <((((((1) * 32U) + (15)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
  };
 };

 pwm1_sleep: pwm1_sleep {
  group1 {
   psels = <((((((1) * 32U) + (15)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
   low-power-enable;
  };
 };

 i2c1_default: i2c1_default {
  group1 {
   psels = <((((((1) * 32U) + (2)) & 0x7FU) << 0U) | ((12U & 0xFFFFU) << 16U))>,
    <((((((1) * 32U) + (3)) & 0x7FU) << 0U) | ((11U & 0xFFFFU) << 16U))>;
  };
 };

 i2c1_sleep: i2c1_sleep {
  group1 {
   psels = <((((((1) * 32U) + (2)) & 0x7FU) << 0U) | ((12U & 0xFFFFU) << 16U))>,
    <((((((1) * 32U) + (3)) & 0x7FU) << 0U) | ((11U & 0xFFFFU) << 16U))>;
   low-power-enable;
  };
 };

 spi3_default: spi3_default {
  group1 {
   psels = <((((((0) * 32U) + (29)) & 0x7FU) << 0U) | ((4U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (28)) & 0x7FU) << 0U) | ((5U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (26)) & 0x7FU) << 0U) | ((6U & 0xFFFFU) << 16U))>;
  };
 };

 spi3_sleep: spi3_sleep {
  group1 {
   psels = <((((((0) * 32U) + (29)) & 0x7FU) << 0U) | ((4U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (28)) & 0x7FU) << 0U) | ((5U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (26)) & 0x7FU) << 0U) | ((6U & 0xFFFFU) << 16U))>;
   low-power-enable;
  };
 };

 uart0_default: uart0_default {
  group1 {
   psels = <((((((0) * 32U) + (12)) & 0x7FU) << 0U) | ((0U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (11)) & 0x7FU) << 0U) | ((1U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (10)) & 0x7FU) << 0U) | ((2U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (9)) & 0x7FU) << 0U) | ((3U & 0xFFFFU) << 16U))>;
  };
 };

 uart0_sleep: uart0_sleep {
  group1 {
   psels = <((((((0) * 32U) + (12)) & 0x7FU) << 0U) | ((0U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (11)) & 0x7FU) << 0U) | ((1U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (10)) & 0x7FU) << 0U) | ((2U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (9)) & 0x7FU) << 0U) | ((3U & 0xFFFFU) << 16U))>;
   low-power-enable;
  };
 };

 qspi_default: qspi_default {
  group1 {
   psels = <((((((0) * 32U) + (17)) & 0x7FU) << 0U) | ((29U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (13)) & 0x7FU) << 0U) | ((31U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (14)) & 0x7FU) << 0U) | ((32U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (18)) & 0x7FU) << 0U) | ((30U & 0xFFFFU) << 16U))>;
  };
 };

 qspi_sleep: qspi_sleep {
  group1 {
   psels = <((((((0) * 32U) + (17)) & 0x7FU) << 0U) | ((29U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (13)) & 0x7FU) << 0U) | ((31U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (14)) & 0x7FU) << 0U) | ((32U & 0xFFFFU) << 16U))>;
   low-power-enable;
  };
  group2 {
   psels = <((((((0) * 32U) + (18)) & 0x7FU) << 0U) | ((30U & 0xFFFFU) << 16U))>;
   low-power-enable;
   bias-pull-up;
  };
 };

 spi4_default: spi4_default {
  group1 {
   psels = <((((((0) * 32U) + (5)) & 0x7FU) << 0U) | ((4U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (9)) & 0x7FU) << 0U) | ((5U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (10)) & 0x7FU) << 0U) | ((6U & 0xFFFFU) << 16U))>;
   nordic,drive-mode = <3U>;
  };
 };

 spi4_sleep: spi4_sleep {
  group1 {
   psels = <((((((0) * 32U) + (5)) & 0x7FU) << 0U) | ((4U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (9)) & 0x7FU) << 0U) | ((5U & 0xFFFFU) << 16U))>,
    <((((((0) * 32U) + (10)) & 0x7FU) << 0U) | ((6U & 0xFFFFU) << 16U))>;
   low-power-enable;
  };
 };

};
# 7 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_common.dtsi" 2


/ {
 chosen {
  zephyr,console = &cdc_acm_uart;
  zephyr,shell-uart = &cdc_acm_uart;
  zephyr,uart-mcumgr = &cdc_acm_uart;
  zephyr,bt-mon-uart = &cdc_acm_uart;
  zephyr,bt-c2h-uart = &cdc_acm_uart;
  zephyr,bt-hci-ipc = &ipc0;
  nordic,802154-spinel-ipc = &ipc0;
  zephyr,ieee802154 = &ieee802154;
  nordic,pm-ext-flash = &mx25r64;
 };

 buttons {
  compatible = "gpio-keys";
  button0: button_0 {
   gpios = <&gpio1 14 ((1 << 4) | (1 << 0))>;
   label = "Push button 1";
   zephyr,code = <11>;
  };
  button1: button_1 {
   gpios = <&gpio1 13 ((1 << 4) | (1 << 0))>;
   label = "Push button 2";
   zephyr,code = <2>;
  };
 };

 leds {
  compatible = "gpio-leds";
  red_led: led_1 {
   gpios = <&gpio1 8 (0 << 0)>;
   label = "RGB red LED";
  };
  green_led: led_2 {
   gpios = <&gpio1 6 (0 << 0)>;
   label = "RGB green LED";
  };
  blue_led: led_3 {
   gpios = <&gpio1 7 (0 << 0)>;
   label = "RGB blue LED";
  };
 };

 pwmleds {
  compatible = "pwm-leds";
  red_led_pwm: led_pwm_0 {
   pwms = <&pwm0 0 (((20) * 1000UL) * 1000UL) (0 << 0)>;
   label = "Red PWM LED";
  };

  green_led_pwm: led_pwm_1 {
   pwms = <&pwm0 1 (((20) * 1000UL) * 1000UL) (0 << 0)>;
   label = "Green PWM LED";
  };

  blue_led_pwm: led_pwm_2 {
   pwms = <&pwm0 2 (((20) * 1000UL) * 1000UL) (0 << 0)>;
   label = "Blue PWM LED";
  };
 };

 edge_connector: connector {
  compatible = "nordic-thingy53-edge-connector";
  #gpio-cells = <2>;
  gpio-map-mask = <0xffffffff 0xffffffc0>;
  gpio-map-pass-thru = <0 0x3f>;
  gpio-map = <8 0 &gpio0 5 0>,
      <9 0 &gpio0 4 0>,
      <15 0 &gpio0 8 0>,
      <16 0 &gpio0 9 0>,
      <17 0 &gpio0 10 0>,
      <18 0 &gpio0 11 0>,
      <19 0 &gpio0 12 0>;
 };

 npm1100_force_pwm_mode: npm1100_force_pwm_mode {
  compatible = "regulator-fixed";
  regulator-name = "npm1100_force_pwm_mode";
  enable-gpios = <&gpio0 8 (0 << 0)>;
  status = "disabled";
  regulator-boot-on;
 };

 vbatt {
  compatible = "voltage-divider";
  io-channels = <&adc 2>;
  output-ohms = <180000>;
  full-ohms = <(1500000 + 180000)>;
  power-gpios = <&gpio0 16 0>;
 };

 regulator_3v3: regulator-3v3-ctrl {
  compatible = "regulator-fixed";
  regulator-name = "ncp114";
  enable-gpios = <&gpio0 15 (1 << 0)>;
  regulator-boot-on;
 };

 sensor_pwr_ctrl: sensor-pwr-ctrl {
  compatible = "regulator-fixed";
  regulator-name = "tck106ag";
  enable-gpios = <&gpio0 31 (0 << 0)>;
  regulator-boot-on;
 };

 gpio_fwd: nrf-gpio-forwarder {
  compatible = "nordic,nrf-gpio-forwarder";
  status = "okay";
  fem-gpio-if {
   gpios = <&gpio1 11 0>,
    <&gpio1 12 0>,
    <&gpio1 10 0>,
    <&gpio0 30 0>;
  };
 };

 aliases {
  sw0 = &button0;
  sw1 = &button1;
  led0 = &red_led;
  led1 = &green_led;
  led2 = &blue_led;
  pwm-led0 = &red_led_pwm;
  pwm-led1 = &green_led_pwm;
  pwm-led2 = &blue_led_pwm;
  magn0 = &bmm150;
  watchdog0 = &wdt0;
  accel0 = &adxl362;
  mcuboot-button0 = &button1;
  mcuboot-led0 = &blue_led;
 };
};


&pwm0 {
 status = "okay";
 pinctrl-0 = <&pwm0_default>;
 pinctrl-1 = <&pwm0_sleep>;
 pinctrl-names = "default", "sleep";
};


&pwm1 {
 status = "okay";
 pinctrl-0 = <&pwm1_default>;
 pinctrl-1 = <&pwm1_sleep>;
 pinctrl-names = "default", "sleep";
};

&adc {
 status = "okay";
};

&gpiote {
 status = "okay";
};

&gpio0 {
 status = "okay";
};

&gpio1 {
 status = "okay";
};

&i2c1 {
 compatible = "nordic,nrf-twim";
 status = "okay";
 clock-frequency = <400000>;

 pinctrl-0 = <&i2c1_default>;
 pinctrl-1 = <&i2c1_sleep>;
 pinctrl-names = "default", "sleep";
 bmm150: bmm150@10 {
  compatible = "bosch,bmm150";
  reg = <0x10>;
 };

 bh1749: bh1749@38 {
  compatible = "rohm,bh1749";
  reg = <0x38>;
  int-gpios = <&gpio1 5 ((1 << 4) | (1 << 0))>;
 };

 bme688: bme688@76 {
  compatible = "bosch,bme680";
  reg = <0x76>;
 };
};

&spi3 {
 compatible = "nordic,nrf-spim";
 status = "okay";
 cs-gpios = <&gpio0 22 (1 << 0)>,
     <&gpio1 4 (1 << 0)>,
     <&gpio0 24 (1 << 0)>;

 pinctrl-0 = <&spi3_default>;
 pinctrl-1 = <&spi3_sleep>;
 pinctrl-names = "default", "sleep";
 adxl362: spi-dev-adxl362@0 {
  compatible = "adi,adxl362";
  spi-max-frequency = <8000000>;
  reg = <0>;
  int1-gpios = <&gpio0 19 0>;
 };

 bmi270: spi-dev-bmi270@1 {
  compatible = "bosch,bmi270";
  status = "disabled";
  spi-max-frequency = <8000000>;
  reg = <1>;
 };

 nrf_radio_fem_spi: fem_spi@2 {
  compatible = "nordic,nrf21540-fem-spi";
  status = "disabled";
  reg = <2>;
  spi-max-frequency = <8000000>;
 };
};


&uart0 {

 current-speed = <115200>;
 status = "disabled";
 pinctrl-0 = <&uart0_default>;
 pinctrl-1 = <&uart0_sleep>;
 pinctrl-names = "default", "sleep";
};

&qspi {
 status = "okay";
 pinctrl-0 = <&qspi_default>;
 pinctrl-1 = <&qspi_sleep>;
 pinctrl-names = "default", "sleep";
 mx25r64: mx25r6435f@0 {
  compatible = "nordic,qspi-nor";
  reg = <0>;


  writeoc = "pp";


  readoc = "read2io";
  sck-frequency = <8000000>;
  jedec-id = [c2 28 17];
  sfdp-bfp = [
   e5 20 f1 ff ff ff ff 03 44 eb 08 6b 08 3b 04 bb
   ee ff ff ff ff ff 00 ff ff ff 00 ff 0c 20 0f 52
   10 d8 00 ff 23 72 f5 00 82 ed 04 cc 44 83 68 44
   30 b0 30 b0 f7 c4 d5 5c 00 be 29 ff f0 d0 ff ff
  ];
  size = <67108864>;
  has-dpd;
  t-enter-dpd = <10000>;
  t-exit-dpd = <35000>;
 };
};

edge_connector_spi: &spi4 {
 compatible = "nordic,nrf-spim";
 status = "okay";
 cs-gpios = <&edge_connector 18 (1 << 0)>;
 pinctrl-0 = <&spi4_default>;
 pinctrl-1 = <&spi4_sleep>;
 pinctrl-names = "default", "sleep";
};

&flash0 {
 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;

  boot_partition: partition@0 {
   label = "mcuboot";
   reg = <0x00000000 0x00010000>;
  };
  slot0_partition: partition@10000 {
   label = "image-0";
  };
  slot0_ns_partition: partition@50000 {
   label = "image-0-nonsecure";
  };
  slot1_partition: partition@80000 {
   label = "image-1";
  };
  slot1_ns_partition: partition@c0000 {
   label = "image-1-nonsecure";
  };
  scratch_partition: partition@f0000 {
   label = "image-scratch";
   reg = <0x000f0000 0xa000>;
  };
  storage_partition: partition@fa000 {
   label = "storage";
   reg = <0x000fa000 0x00006000>;
  };
 };
};

&ieee802154 {
 status = "okay";
};

zephyr_udc0: &usbd {
 compatible = "nordic,nrf-usbd";
 status = "okay";

 cdc_acm_uart: cdc_acm_uart {
  compatible = "zephyr,cdc-acm-uart";
 };
};

/ {

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  sram0_image: image@20000000 {

  };

  sram0_s: image_s@20000000 {

  };

  sram0_ns: image_ns@20040000 {

  };
 };
};


# 1 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_partition_conf.dtsi" 1
# 24 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_partition_conf.dtsi"
&slot0_partition {
 reg = <0x00010000 0x40000>;
};

&slot0_ns_partition {
 reg = <0x00050000 0x30000>;
};

&slot1_partition {
 reg = <0x00080000 0x40000>;
};

&slot1_ns_partition {
 reg = <0x000c0000 0x30000>;
};
# 47 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_partition_conf.dtsi"
&sram0_image {
 reg = <0x20000000 ((448) * 1024)>;
};

&sram0_s {
 reg = <0x20000000 0x40000>;
};

&sram0_ns {
 reg = <0x20040000 0x30000>;
};


# 1 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_shared_sram_planning_conf.dtsi" 1
# 14 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_shared_sram_planning_conf.dtsi"
/ {
 chosen {

  zephyr,ipc_shm = &sram0_shared;
 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  sram0_shared: memory@20070000 {

   reg = <0x20070000 0x10000>;
  };
 };
};
# 61 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_partition_conf.dtsi" 2
# 348 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_common.dtsi" 2
# 10 "/opt/nordic/ncs/v2.6.1/zephyr/boards/arm/thingy53_nrf5340/thingy53_nrf5340_cpuapp.dts" 2

/ {
 model = "Nordic Thingy53 NRF5340 Application";
 compatible = "nordic,thingy53-nrf5340-cpuapp";

 chosen {
  zephyr,sram = &sram0_image;
  zephyr,flash = &flash0;
  zephyr,code-partition = &slot0_partition;
  zephyr,sram-secure-partition = &sram0_s;
  zephyr,sram-non-secure-partition = &sram0_ns;
 };

 aliases {
  watchdog0 = &wdt0;
 };
};
# 0 "<command-line>" 2
# 1 "/opt/nordic/ncs/v2.6.1/nrf/modules/mcuboot/flash_sim.overlay" 1
# 15 "/opt/nordic/ncs/v2.6.1/nrf/modules/mcuboot/flash_sim.overlay"
/ {
 soc {





  nordic_ram_flash_controller: nordic_ram-flash-controller@0 {
   compatible = "zephyr,sim-flash";
   reg = <0x00000000 ((40) * 1024)>;
   #address-cells = <1>;
   #size-cells = <1>;
   erase-value = <0xff>;




   flash_sim0: flash_sim@0 {
    status = "okay";
    compatible = "soc-nv-flash";
    erase-block-size = <4096>;
    write-block-size = <4>;
    reg = <0x00000000 ((256) * 1024)>;

    partitions {
     compatible = "fixed-partitions";
     #address-cells = <1>;
     #size-cells = <1>;






     slot2_partition: partition@0 {
      label = "image-2";
      reg = <0x00000000 0x00000A000>;
     };
    };
   };
  };
 };
};
# 0 "<command-line>" 2
# 1 "/opt/nordic/ncs/v2.6.1/zephyr/misc/empty_file.c"
