==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Ext_KWTA8k/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12508 ; free virtual = 29138
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12508 ; free virtual = 29138
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Ext_KWTA8k' (Ext_KWTA8k/solution1/top.cc:184).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA8k/solution1/top.cc:137).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA8k/solution1/top.cc:136).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA8k/solution1/top.cc:135).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA8k/solution1/top.cc:134).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA8k/solution1/top.cc:124).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA8k/solution1/top.cc:123).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA8k' (Ext_KWTA8k/solution1/top.cc:305).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA8k' (Ext_KWTA8k/solution1/top.cc:271).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA8k' (Ext_KWTA8k/solution1/top.cc:281).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.504 ; gain = 128.945 ; free physical = 12477 ; free virtual = 29111
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_KWTA8k/solution1/top.cc:250: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.504 ; gain = 128.945 ; free physical = 12465 ; free virtual = 29100
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Ext_KWTA8k/solution1/top.cc:441:46) in function 'Ext_KWTA8k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA8k/solution1/top.cc:243:30) to (Ext_KWTA8k/solution1/top.cc:249:17) in function 'Ext_KWTA8k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA8k/solution1/top.cc:386:29) to (Ext_KWTA8k/solution1/top.cc:391:17) in function 'Ext_KWTA8k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA8k/solution1/top.cc:450:39) to (Ext_KWTA8k/solution1/top.cc:455:43) in function 'Ext_KWTA8k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA8k/solution1/top.cc:308:54) to (Ext_KWTA8k/solution1/top.cc:334:43) in function 'Ext_KWTA8k'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA8k' (Ext_KWTA8k/solution1/top.cc:141)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.504 ; gain = 128.945 ; free physical = 12425 ; free virtual = 29063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12420 ; free virtual = 29059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA8k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA8k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.82 seconds; current allocated memory: 132.798 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 135.053 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA8k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA8k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA8k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA8k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA8k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA8k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA8k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA8k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA8k/com_port_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_KWTA8k' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_heap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA8k_maintain_mask_V' to 'Ext_KWTA8k_maintabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA8k_heap_tree_V_0' to 'Ext_KWTA8k_heap_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA8k_heap_tree_V_1' to 'Ext_KWTA8k_heap_tdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA8k_group_tree_V' to 'Ext_KWTA8k_group_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA8k_group_tree_mask_V' to 'Ext_KWTA8k_group_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA8k_shift_constant_V' to 'Ext_KWTA8k_shift_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA8k_mark_mask_V' to 'Ext_KWTA8k_mark_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA8k_extra_mask_V' to 'Ext_KWTA8k_extra_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Ext_KWTA8k'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 139.229 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-279] Implementing memory 'Ext_KWTA8k_maintabkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'Ext_KWTA8k_heap_tcud_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

