Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Feb 17 20:52:56 2026
| Host         : gondor running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            9 |
| Yes          | No                    | No                     |             502 |          187 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             111 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                               Enable Signal                                               |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage3                             | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/res_35_reg_1476[15]_i_1_n_0          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage2                             | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_predicate_pred385_state5_i_1_n_0  |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage3                             | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/res_36_reg_1471[30]_i_1_n_0          |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52/flow_control_loop_pipe_sequential_init_U/E[0] |                                                                                               |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage3                             | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/res_36_reg_1471[29]_i_1_n_0          |                4 |              6 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/ap_condition_144         | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/imm_reg_208[11]_i_1_n_0              |                5 |             12 |         2.40 |
|  ap_clk      |                                                                                                           | ap_rst                                                                                        |                9 |             16 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/ap_condition_144         | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/imm_reg_208[31]_i_1_n_0              |                6 |             20 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/pc_fu_142[31]_i_2_n_0                            | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_NS_fsm1                           |               25 |             31 |         1.24 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage1                             |                                                                                               |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage0                             |                                                                                               |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_phi_reg_pp0_iter1_res_17_reg_2440__0          | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_phi_reg_pp0_iter1_res_17_reg_2440 |               22 |             32 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage2                             |                                                                                               |               10 |             36 |         3.60 |
|  ap_clk      |                                                                                                           |                                                                                               |               21 |             58 |         2.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/mul_32ns_32ns_64_2_1_U2/ap_condition_144         |                                                                                               |               25 |             66 |         2.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage4                             |                                                                                               |               35 |            130 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_58/ap_CS_fsm_pp0_stage3                             |                                                                                               |               90 |            200 |         2.22 |
+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


