Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 28 19:46:45 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Simeck_DUT/lfsr_change_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.512        0.000                      0                   92        0.120        0.000                      0                   92        3.020        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.512        0.000                      0                   80        0.120        0.000                      0                   80        3.020        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.438        0.000                      0                   12        0.516        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.199ns (34.679%)  route 2.258ns (65.321%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.741     5.409    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     5.828 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=11, routed)          0.891     6.719    INST_CNT/cnt_out_W[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.299     7.018 r  INST_CNT/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.779     7.797    Simeck_DUT/INST_IS_RIGHT_REG/R
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.149     7.946 r  Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[6]_i_2/O
                         net (fo=3, routed)           0.589     8.535    Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[6]_i_2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I1_O)        0.332     8.867 r  Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     8.867    Simeck_DUT_n_0
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.031    13.379    FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.228ns (35.749%)  route 2.207ns (64.251%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.741     5.409    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     5.828 f  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=11, routed)          0.847     6.676    INST_CNT/cnt_out_W[1]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.329     7.005 f  INST_CNT/cnt_internal_value[6]_i_4/O
                         net (fo=3, routed)           0.379     7.384    INST_CNT/cnt_internal_value[6]_i_4_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.327     7.711 f  INST_CNT/FSM_onehot_current_state[4]_i_2/O
                         net (fo=2, routed)           0.981     8.691    INST_CNT/FSM_onehot_current_state_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.153     8.844 r  INST_CNT/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     8.844    INST_CNT_n_3
    SLICE_X41Y55         FDRE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)        0.075    13.423    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.199ns (35.432%)  route 2.185ns (64.568%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.741     5.409    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     5.828 f  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=11, routed)          0.847     6.676    INST_CNT/cnt_out_W[1]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.329     7.005 f  INST_CNT/cnt_internal_value[6]_i_4/O
                         net (fo=3, routed)           0.529     7.534    INST_CNT/cnt_internal_value[6]_i_4_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.327     7.861 f  INST_CNT/FSM_onehot_current_state[3]_i_2/O
                         net (fo=2, routed)           0.808     8.669    INST_CNT/eqOp
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.124     8.793 r  INST_CNT/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.793    INST_CNT_n_4
    SLICE_X41Y55         FDRE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)        0.031    13.379    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.828ns (24.844%)  route 2.505ns (75.156%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.345     7.210    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.334 r  Simeck_DUT/INST_SERIAL_CNT/temp_reg[31]_i_10/O
                         net (fo=2, routed)           0.594     7.928    Simeck_DUT/INST_IS_LEFT_REG/cnt_internal_value_reg[3]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.052 r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg[31]_i_6/O
                         net (fo=1, routed)           0.565     8.617    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[0]_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.741 r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     8.741    Simeck_DUT/INST_IS_LEFT_REG/IS_INPUT_MUX_OUT
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562    12.953    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.029    13.338    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         13.338    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.199ns (36.132%)  route 2.119ns (63.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.741     5.409    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     5.828 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=11, routed)          0.891     6.719    INST_CNT/cnt_out_W[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.299     7.018 r  INST_CNT/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.779     7.797    Simeck_DUT/INST_IS_RIGHT_REG/R
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.149     7.946 r  Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[6]_i_2/O
                         net (fo=3, routed)           0.450     8.396    Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[6]_i_2_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.332     8.728 r  Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     8.728    Simeck_DUT_n_1
    SLICE_X41Y55         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)        0.031    13.379    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.828ns (24.581%)  route 2.540ns (75.419%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.345     7.210    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.334 r  Simeck_DUT/INST_SERIAL_CNT/temp_reg[31]_i_10/O
                         net (fo=2, routed)           0.583     7.917    Simeck_DUT/INST_SERIAL_CNT/temp_reg_reg[31]_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.041 r  Simeck_DUT/INST_SERIAL_CNT/temp_reg_reg[32]_srl32_i_3/O
                         net (fo=1, routed)           0.290     8.330    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[0]_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.454 r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[32]_srl32_i_1/O
                         net (fo=1, routed)           0.322     8.777    Simeck_DUT/INST_LEFT_KEY_REG/KEY_INPUT_MUX_OUT
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563    12.954    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32/CLK
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    13.507    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.199ns (37.687%)  route 1.982ns (62.313%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.741     5.409    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     5.828 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=11, routed)          0.891     6.719    INST_CNT/cnt_out_W[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.299     7.018 r  INST_CNT/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.779     7.797    Simeck_DUT/INST_IS_RIGHT_REG/R
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.149     7.946 f  Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[6]_i_2/O
                         net (fo=3, routed)           0.313     8.259    Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[6]_i_2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.332     8.591 r  Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.591    Simeck_DUT_n_3
    SLICE_X43Y55         FDSE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X43Y55         FDSE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y55         FDSE (Setup_fdse_C_D)        0.029    13.377    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.580ns (22.342%)  route 2.016ns (77.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.041     6.905    Simeck_DUT/INST_LFSR/out[0]
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.029 r  Simeck_DUT/INST_LFSR/temp_reg[31]_i_1/O
                         net (fo=10, routed)          0.975     8.004    Simeck_DUT/INST_IS_RIGHT_REG/IS_ce
    SLICE_X38Y55         SRLC32E                                      r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562    12.953    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y55         SRLC32E                                      r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y55         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.792    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.580ns (22.342%)  route 2.016ns (77.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.041     6.905    Simeck_DUT/INST_LFSR/out[0]
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.029 r  Simeck_DUT/INST_LFSR/temp_reg[31]_i_1/O
                         net (fo=10, routed)          0.975     8.004    Simeck_DUT/INST_IS_RIGHT_REG/IS_ce
    SLICE_X38Y55         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562    12.953    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y55         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y55         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.792    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.580ns (20.824%)  route 2.205ns (79.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.041     6.905    Simeck_DUT/INST_LFSR/out[0]
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.029 r  Simeck_DUT/INST_LFSR/temp_reg[31]_i_1/O
                         net (fo=10, routed)          1.165     8.194    Simeck_DUT/INST_IS_LEFT_REG/IS_ce
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562    12.953    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y55         FDRE (Setup_fdre_C_CE)      -0.205    13.104    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  4.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.007%)  route 0.130ns (47.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[31]/Q
                         net (fo=2, routed)           0.130     1.771    Simeck_DUT/INST_A_KEY_REG/KEY_REG_an1_out
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.856     2.015    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[28]_srl3/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.651    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[28]_srl3
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.498    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[31]/Q
                         net (fo=2, routed)           0.075     1.701    Simeck_DUT/INST_IS_RIGHT_REG/IS_right_reg_an1_out
    SLICE_X38Y55         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.856     2.015    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y55         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3/CLK
                         clock pessimism             -0.504     1.511    
    SLICE_X38Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.551    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.498    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[27]/Q
                         net (fo=2, routed)           0.189     1.850    Simeck_DUT/INST_IS_RIGHT_REG/IS_right_reg_an5_out
    SLICE_X38Y55         SRLC32E                                      r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.856     2.015    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y55         SRLC32E                                      r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26/CLK
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y55         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.681    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.348%)  route 0.184ns (56.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.498    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[31]/Q
                         net (fo=2, routed)           0.184     1.823    Simeck_DUT/INST_IS_LEFT_REG/IS_left_reg_bn1_out
    SLICE_X42Y56         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X42Y56         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[28]_srl3/CLK
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.653    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[28]_srl3
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.345%)  route 0.168ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[31]/Q
                         net (fo=2, routed)           0.168     1.832    Simeck_DUT/INST_B_KEY_REG/KEY_REG_bn1_out
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.856     2.015    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[28]_srl3/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.649    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[28]_srl3
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[0]/Q
                         net (fo=2, routed)           0.118     1.782    Simeck_DUT/INST_A_KEY_REG/B_KEY_REG_OUT
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[31]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070     1.586    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.832 r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32/Q31
                         net (fo=1, routed)           0.000     1.832    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32_n_1
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.609    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.105%)  route 0.180ns (54.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.498    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[27]/Q
                         net (fo=2, routed)           0.180     1.826    Simeck_DUT/INST_B_KEY_REG/KEY_REG_bn5_out
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl26/CLK
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.597    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl26
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.355%)  route 0.163ns (46.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.163     1.803    Simeck_DUT/INST_IS_RIGHT_REG/out[4]
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.848 r  Simeck_DUT/INST_IS_RIGHT_REG/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    Simeck_DUT_n_3
    SLICE_X43Y55         FDSE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X43Y55         FDSE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y55         FDSE (Hold_fdse_C_D)         0.091     1.607    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.019%)  route 0.165ns (46.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[2]/Q
                         net (fo=12, routed)          0.165     1.806    INST_CNT/cnt_out_W[2]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  INST_CNT/cnt_internal_value[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    INST_CNT/cnt_internal_value[5]_i_1_n_0
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.092     1.609    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X43Y55    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y55    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y55    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y55    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y55    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y55    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y55    FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y52    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y52    INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl26/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl26/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y55    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl26/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y56    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[28]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[28]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[28]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl26/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[28]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl26/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[28]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y55    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl26/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y56    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[28]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl26/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[28]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.654%)  route 1.517ns (72.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.872     6.736    INST_CNT/out[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.860 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.646     7.506    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.654%)  route 1.517ns (72.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.872     6.736    INST_CNT/out[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.860 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.646     7.506    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.654%)  route 1.517ns (72.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.872     6.736    INST_CNT/out[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.860 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.646     7.506    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.654%)  route 1.517ns (72.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.872     6.736    INST_CNT/out[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.860 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.646     7.506    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.654%)  route 1.517ns (72.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.872     6.736    INST_CNT/out[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.860 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.646     7.506    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.580ns (29.534%)  route 1.384ns (70.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.872     6.736    INST_CNT/out[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.860 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.512     7.372    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.580ns (29.599%)  route 1.380ns (70.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.872     6.736    INST_CNT/out[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.860 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.508     7.368    INST_CNT/cnt_rst_W
    SLICE_X41Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.456ns (25.747%)  route 1.315ns (74.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.315     7.179    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562    12.953    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.456ns (25.747%)  route 1.315ns (74.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.315     7.179    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562    12.953    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.456ns (25.747%)  route 1.315ns (74.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.740     5.408    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.315     7.179    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562    12.953    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  5.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.241%)  route 0.254ns (57.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.077     1.718    INST_CNT/out[5]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.763 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.177     1.940    INST_CNT/cnt_rst_W
    SLICE_X41Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.827%)  route 0.259ns (58.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.077     1.718    INST_CNT/out[5]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.763 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.181     1.945    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.870%)  route 0.305ns (62.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.077     1.718    INST_CNT/out[5]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.763 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.228     1.991    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.870%)  route 0.305ns (62.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.077     1.718    INST_CNT/out[5]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.763 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.228     1.991    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.870%)  route 0.305ns (62.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.077     1.718    INST_CNT/out[5]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.763 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.228     1.991    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.870%)  route 0.305ns (62.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.077     1.718    INST_CNT/out[5]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.763 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.228     1.991    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.870%)  route 0.305ns (62.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.077     1.718    INST_CNT/out[5]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.763 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.228     1.991    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.167%)  route 0.442ns (75.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.442     2.083    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X40Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X40Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.141ns (21.297%)  route 0.521ns (78.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.521     2.162    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.856     2.015    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.141ns (21.297%)  route 0.521ns (78.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.521     2.162    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.856     2.015    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.720    





