#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 11 09:25:17 2024
# Process ID: 18568
# Current directory: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/Top.vds
# Journal file: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/verilog project/Legend of Chun-Yi Lee/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 859.852 ; gain = 234.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1]
	Parameter A_CODE bound to: 9'b000011100 
	Parameter D_CODE bound to: 9'b000100011 
	Parameter W_CODE bound to: 9'b000011101 
	Parameter S_CODE bound to: 9'b000011011 
	Parameter J_CODE bound to: 9'b000111011 
	Parameter K_CODE bound to: 9'b001000010 
	Parameter L_CODE bound to: 9'b001001011 
	Parameter SPACE_CODE bound to: 9'b000101001 
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/verilog project/Legend of Chun-Yi Lee/clk_div.v:1]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/verilog project/Legend of Chun-Yi Lee/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized0' [C:/verilog project/Legend of Chun-Yi Lee/clk_div.v:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized0' (1#1) [C:/verilog project/Legend of Chun-Yi Lee/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/verilog project/Legend of Chun-Yi Lee/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/verilog project/Legend of Chun-Yi Lee/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/verilog project/Legend of Chun-Yi Lee/onepluse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [C:/verilog project/Legend of Chun-Yi Lee/onepluse.v:1]
INFO: [Synth 8-6157] synthesizing module 'select_pixel' [C:/verilog project/Legend of Chun-Yi Lee/select_pixel.v:1]
INFO: [Synth 8-6155] done synthesizing module 'select_pixel' (4#1) [C:/verilog project/Legend of Chun-Yi Lee/select_pixel.v:1]
WARNING: [Synth 8-7023] instance 'SP_CY' of module 'select_pixel' has 24 connections declared, but only 22 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:154]
WARNING: [Synth 8-7023] instance 'SP_monster_0' of module 'select_pixel' has 24 connections declared, but only 10 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:176]
WARNING: [Synth 8-7023] instance 'SP_monster_1' of module 'select_pixel' has 24 connections declared, but only 10 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:186]
WARNING: [Synth 8-7023] instance 'SP_computer_room_entrance' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:196]
WARNING: [Synth 8-7023] instance 'SP_Lv' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:205]
WARNING: [Synth 8-7023] instance 'SP_rupee' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:214]
WARNING: [Synth 8-7023] instance 'SP_colon_0' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:223]
WARNING: [Synth 8-7023] instance 'SP_colon_1' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:232]
WARNING: [Synth 8-7023] instance 'SP_levl_counter' of module 'select_pixel' has 24 connections declared, but only 18 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:241]
WARNING: [Synth 8-7023] instance 'SP_kill_counter' of module 'select_pixel' has 24 connections declared, but only 18 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:259]
WARNING: [Synth 8-7023] instance 'SP_heart_0' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:277]
WARNING: [Synth 8-7023] instance 'SP_heart_1' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:286]
WARNING: [Synth 8-7023] instance 'SP_heart_2' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:295]
WARNING: [Synth 8-7023] instance 'SP_G' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:304]
WARNING: [Synth 8-7023] instance 'SP_A' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:312]
WARNING: [Synth 8-7023] instance 'SP_M' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:320]
WARNING: [Synth 8-7023] instance 'SP_E_1' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:328]
WARNING: [Synth 8-7023] instance 'SP_O' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:336]
WARNING: [Synth 8-7023] instance 'SP_V' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:344]
WARNING: [Synth 8-7023] instance 'SP_E_2' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:352]
WARNING: [Synth 8-7023] instance 'SP_R' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:360]
WARNING: [Synth 8-7023] instance 'SP_w0' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:369]
WARNING: [Synth 8-7023] instance 'SP_w1' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:377]
WARNING: [Synth 8-7023] instance 'SP_w2' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:385]
WARNING: [Synth 8-7023] instance 'SP_w3' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:393]
WARNING: [Synth 8-7023] instance 'SP_w4' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:401]
WARNING: [Synth 8-7023] instance 'SP_w5' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:409]
WARNING: [Synth 8-7023] instance 'SP_w6' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:417]
WARNING: [Synth 8-7023] instance 'SP_w7' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:425]
WARNING: [Synth 8-7023] instance 'SP_w8' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:433]
WARNING: [Synth 8-7023] instance 'SP_w9' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:441]
WARNING: [Synth 8-7023] instance 'SP_w10' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:449]
WARNING: [Synth 8-7023] instance 'SP_w11' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:457]
WARNING: [Synth 8-7023] instance 'SP_w12' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:465]
WARNING: [Synth 8-7023] instance 'SP_w13' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:473]
WARNING: [Synth 8-7023] instance 'SP_w14' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:481]
WARNING: [Synth 8-7023] instance 'SP_w15' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:489]
WARNING: [Synth 8-7023] instance 'SP_w16' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:497]
WARNING: [Synth 8-7023] instance 'SP_w17' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:505]
WARNING: [Synth 8-7023] instance 'SP_w18' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:513]
WARNING: [Synth 8-7023] instance 'SP_w19' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:521]
WARNING: [Synth 8-7023] instance 'SP_w20' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:529]
WARNING: [Synth 8-7023] instance 'SP_w21' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:537]
WARNING: [Synth 8-7023] instance 'SP_w22' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:545]
WARNING: [Synth 8-7023] instance 'SP_w23' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:553]
WARNING: [Synth 8-7023] instance 'SP_w24' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:561]
WARNING: [Synth 8-7023] instance 'SP_w25' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:569]
WARNING: [Synth 8-7023] instance 'SP_w26' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:577]
WARNING: [Synth 8-7023] instance 'SP_w27' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:585]
WARNING: [Synth 8-7023] instance 'SP_w28' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:593]
WARNING: [Synth 8-7023] instance 'SP_w29' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:601]
WARNING: [Synth 8-7023] instance 'SP_w30' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:609]
WARNING: [Synth 8-7023] instance 'SP_w31' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:617]
WARNING: [Synth 8-7023] instance 'SP_w32' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:625]
WARNING: [Synth 8-7023] instance 'SP_w33' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:633]
WARNING: [Synth 8-7023] instance 'SP_w34' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:641]
WARNING: [Synth 8-7023] instance 'SP_w35' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:649]
WARNING: [Synth 8-7023] instance 'SP_w36' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:657]
WARNING: [Synth 8-7023] instance 'SP_w37' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:665]
WARNING: [Synth 8-7023] instance 'SP_w38' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:673]
WARNING: [Synth 8-7023] instance 'SP_w39' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:681]
WARNING: [Synth 8-7023] instance 'SP_w40' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:689]
WARNING: [Synth 8-7023] instance 'SP_w41' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:697]
WARNING: [Synth 8-7023] instance 'SP_w42' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:705]
WARNING: [Synth 8-7023] instance 'SP_w43' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:713]
WARNING: [Synth 8-7023] instance 'SP_w44' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:721]
WARNING: [Synth 8-7023] instance 'SP_w45' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:729]
WARNING: [Synth 8-7023] instance 'SP_w46' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:737]
WARNING: [Synth 8-7023] instance 'SP_w47' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:745]
WARNING: [Synth 8-7023] instance 'SP_w48' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:753]
WARNING: [Synth 8-7023] instance 'SP_w49' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:761]
WARNING: [Synth 8-7023] instance 'SP_w50' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:769]
WARNING: [Synth 8-7023] instance 'SP_w51' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:777]
WARNING: [Synth 8-7023] instance 'SP_w52' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:785]
WARNING: [Synth 8-7023] instance 'SP_w53' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:793]
WARNING: [Synth 8-7023] instance 'SP_w54' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:801]
WARNING: [Synth 8-7023] instance 'SP_w55' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:809]
WARNING: [Synth 8-7023] instance 'SP_w56' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:817]
WARNING: [Synth 8-7023] instance 'SP_w57' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:825]
WARNING: [Synth 8-7023] instance 'SP_w58' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:833]
WARNING: [Synth 8-7023] instance 'SP_w59' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:841]
WARNING: [Synth 8-7023] instance 'SP_w60' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:849]
WARNING: [Synth 8-7023] instance 'SP_w61' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:857]
WARNING: [Synth 8-7023] instance 'SP_w62' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:865]
WARNING: [Synth 8-7023] instance 'SP_w63' of module 'select_pixel' has 24 connections declared, but only 9 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:873]
WARNING: [Synth 8-7023] instance 'SP_weapon' of module 'select_pixel' has 24 connections declared, but only 12 given [C:/verilog project/Legend of Chun-Yi Lee/top.v:882]
INFO: [Synth 8-6157] synthesizing module 'RGB_GEN' [C:/verilog project/Legend of Chun-Yi Lee/RGB_GEN.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RGB_GEN' (5#1) [C:/verilog project/Legend of Chun-Yi Lee/RGB_GEN.v:1]
INFO: [Synth 8-6157] synthesizing module 'state_control' [C:/verilog project/Legend of Chun-Yi Lee/state_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'count_kill' [C:/verilog project/Legend of Chun-Yi Lee/count_kill.v:1]
INFO: [Synth 8-6155] done synthesizing module 'count_kill' (6#1) [C:/verilog project/Legend of Chun-Yi Lee/count_kill.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_control' [C:/verilog project/Legend of Chun-Yi Lee/stage_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_control' (7#1) [C:/verilog project/Legend of Chun-Yi Lee/stage_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'lives_gameover_hearts' [C:/verilog project/Legend of Chun-Yi Lee/lives_gameover_hearts.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lives_gameover_hearts' (8#1) [C:/verilog project/Legend of Chun-Yi Lee/lives_gameover_hearts.v:1]
INFO: [Synth 8-6157] synthesizing module 'maincharacter' [C:/verilog project/Legend of Chun-Yi Lee/maincharacter.v:1]
	Parameter FACE_FRONT_STAND bound to: 4'b0000 
	Parameter FACE_FRONT_WALK_L bound to: 4'b0001 
	Parameter FACE_FRONT_WALK_R bound to: 4'b0010 
	Parameter FACE_RIGHT_STAND bound to: 4'b0011 
	Parameter FACE_RIGHT_WALK bound to: 4'b0100 
	Parameter FACE_LEFT_STAND bound to: 4'b0101 
	Parameter FACE_LEFT_WALK bound to: 4'b0110 
	Parameter FACE_BACK_STAND bound to: 4'b0111 
	Parameter FACE_BACK_WALK_L bound to: 4'b1000 
	Parameter FACE_BACK_WALK_R bound to: 4'b1001 
	Parameter FACE_FRONT_ATTACK bound to: 4'b1010 
	Parameter FACE_BACK_ATTACK bound to: 4'b1011 
	Parameter FACE_LEFT_ATTACK bound to: 4'b1100 
	Parameter FACE_RIGHT_ATTACK bound to: 4'b1101 
	Parameter EMPTY bound to: 4'b1111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/verilog project/Legend of Chun-Yi Lee/maincharacter.v:155]
INFO: [Synth 8-6155] done synthesizing module 'maincharacter' (9#1) [C:/verilog project/Legend of Chun-Yi Lee/maincharacter.v:1]
INFO: [Synth 8-6157] synthesizing module 'monster' [C:/verilog project/Legend of Chun-Yi Lee/monster.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/verilog project/Legend of Chun-Yi Lee/LFSR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (10#1) [C:/verilog project/Legend of Chun-Yi Lee/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized1' [C:/verilog project/Legend of Chun-Yi Lee/clk_div.v:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized1' (10#1) [C:/verilog project/Legend of Chun-Yi Lee/clk_div.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/verilog project/Legend of Chun-Yi Lee/monster.v:91]
INFO: [Synth 8-6155] done synthesizing module 'monster' (11#1) [C:/verilog project/Legend of Chun-Yi Lee/monster.v:1]
INFO: [Synth 8-6157] synthesizing module 'weapon' [C:/verilog project/Legend of Chun-Yi Lee/weapon.v:1]
	Parameter EMPTY bound to: 4'b1111 
	Parameter WOODEN_FRONT bound to: 4'b0000 
	Parameter WOODEN_BACK bound to: 4'b0001 
	Parameter WOODEN_LEFT bound to: 4'b0010 
	Parameter WOODEN_RIGHT bound to: 4'b0011 
	Parameter BASYS_FRONT bound to: 4'b0100 
	Parameter BASYS_BACK bound to: 4'b0101 
	Parameter BASYS_LEFT bound to: 4'b0110 
	Parameter BASYS_RIGHT bound to: 4'b0111 
	Parameter CAR_FRONT bound to: 4'b1000 
	Parameter CAR_BACK bound to: 4'b1001 
	Parameter CAR_LEFT bound to: 4'b1010 
	Parameter CAR_RIGHT bound to: 4'b1011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/verilog project/Legend of Chun-Yi Lee/weapon.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/verilog project/Legend of Chun-Yi Lee/weapon.v:70]
INFO: [Synth 8-6155] done synthesizing module 'weapon' (12#1) [C:/verilog project/Legend of Chun-Yi Lee/weapon.v:1]
INFO: [Synth 8-6157] synthesizing module 'collide' [C:/verilog project/Legend of Chun-Yi Lee/collide.v:1]
INFO: [Synth 8-6155] done synthesizing module 'collide' (13#1) [C:/verilog project/Legend of Chun-Yi Lee/collide.v:1]
INFO: [Synth 8-6157] synthesizing module 'wall' [C:/verilog project/Legend of Chun-Yi Lee/wall.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wall' (14#1) [C:/verilog project/Legend of Chun-Yi Lee/wall.v:1]
WARNING: [Synth 8-3848] Net pixel_idx_computer_room_entrance in module/entity state_control does not have driver. [C:/verilog project/Legend of Chun-Yi Lee/state_control.v:13]
WARNING: [Synth 8-3848] Net pixel_idx_walls in module/entity state_control does not have driver. [C:/verilog project/Legend of Chun-Yi Lee/state_control.v:48]
WARNING: [Synth 8-3848] Net CY_monster_collision[2] in module/entity state_control does not have driver. [C:/verilog project/Legend of Chun-Yi Lee/state_control.v:132]
WARNING: [Synth 8-3848] Net monster_dead[2] in module/entity state_control does not have driver. [C:/verilog project/Legend of Chun-Yi Lee/state_control.v:131]
WARNING: [Synth 8-3848] Net CY_monster_collision[3] in module/entity state_control does not have driver. [C:/verilog project/Legend of Chun-Yi Lee/state_control.v:132]
WARNING: [Synth 8-3848] Net monster_dead[3] in module/entity state_control does not have driver. [C:/verilog project/Legend of Chun-Yi Lee/state_control.v:131]
INFO: [Synth 8-6155] done synthesizing module 'state_control' (15#1) [C:/verilog project/Legend of Chun-Yi Lee/state_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_addr_gen' [C:/verilog project/Legend of Chun-Yi Lee/mem_addr_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_addr_gen' (16#1) [C:/verilog project/Legend of Chun-Yi Lee/mem_addr_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'BM_Lv' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_Lv_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_Lv' (17#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_Lv_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_Lv' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1300]
INFO: [Synth 8-6157] synthesizing module 'BM_rupee' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_rupee_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_rupee' (18#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_rupee_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_rupee' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1308]
INFO: [Synth 8-6157] synthesizing module 'BM_colon' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_colon_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_colon' (19#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_colon_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_colon' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1316]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_colon' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1324]
INFO: [Synth 8-6157] synthesizing module 'BM_G' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_G_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_G' (20#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_G_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_G' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1332]
INFO: [Synth 8-6157] synthesizing module 'BM_A' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_A_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_A' (21#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_A_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_A' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1340]
INFO: [Synth 8-6157] synthesizing module 'BM_M' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_M' (22#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_M_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_M' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BM_E' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_E_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_E' (23#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_E_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_E' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1356]
INFO: [Synth 8-6157] synthesizing module 'BM_O' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_O_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_O' (24#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_O_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_O' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1364]
INFO: [Synth 8-6157] synthesizing module 'BM_V' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_V_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_V' (25#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_V_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_V' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1372]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_E' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1380]
INFO: [Synth 8-6157] synthesizing module 'BM_R' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_R_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_R' (26#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_R_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_R' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1388]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_front_stand' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_front_stand_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_front_stand' (27#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_front_stand_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_front_stand' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1396]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_front_walk_L' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_front_walk_L_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_front_walk_L' (28#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_front_walk_L_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_front_walk_L' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1403]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_front_walk_R' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_front_walk_R_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_front_walk_R' (29#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_front_walk_R_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_front_walk_R' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1410]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_back_stand' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_back_stand_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_back_stand' (30#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_back_stand_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_back_stand' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1417]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_back_walk_L' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_back_walk_L_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_back_walk_L' (31#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_back_walk_L_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_back_walk_L' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1424]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_back_walk_R' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_back_walk_R_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_back_walk_R' (32#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_back_walk_R_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_back_walk_R' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1431]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_left_stand' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_left_stand_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_left_stand' (33#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_left_stand_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_left_stand' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1438]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_left_walk' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_left_walk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_left_walk' (34#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_left_walk_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_left_walk' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1445]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_right_stand' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_right_stand_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_right_stand' (35#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_right_stand_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_right_stand' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1452]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_right_walk' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_right_walk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_right_walk' (36#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_right_walk_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_right_walk' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1459]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_back_attack' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_back_attack_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_back_attack' (37#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_back_attack_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_back_attack' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1467]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_front_attack' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_front_attack_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_front_attack' (38#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_front_attack_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_front_attack' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1475]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_right_attack' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_right_attack_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_right_attack' (39#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_right_attack_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_right_attack' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1483]
INFO: [Synth 8-6157] synthesizing module 'BM_CY_left_attack' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_left_attack_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CY_left_attack' (40#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CY_left_attack_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CY_left_attack' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1491]
INFO: [Synth 8-6157] synthesizing module 'BM_CS_student_L' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CS_student_L_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CS_student_L' (41#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CS_student_L_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CS_student_L' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1499]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CS_student_L' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1507]
INFO: [Synth 8-6157] synthesizing module 'BM_CS_student_R' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CS_student_R_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_CS_student_R' (42#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_CS_student_R_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CS_student_R' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1515]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_CS_student_R' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1523]
INFO: [Synth 8-6157] synthesizing module 'BM_computer_room_entrance' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_computer_room_entrance_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_computer_room_entrance' (43#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_computer_room_entrance_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_computer_room_entrance' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1531]
INFO: [Synth 8-6157] synthesizing module 'BM_0' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_0' (44#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_0_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_0' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1539]
INFO: [Synth 8-6157] synthesizing module 'BM_1' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_1' (45#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_1_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_1' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1546]
INFO: [Synth 8-6157] synthesizing module 'BM_2' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_2' (46#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_2_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_2' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1553]
INFO: [Synth 8-6157] synthesizing module 'BM_3' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_3' (47#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_3_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_3' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1560]
INFO: [Synth 8-6157] synthesizing module 'BM_4' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_4' (48#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_4_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_4' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1567]
INFO: [Synth 8-6157] synthesizing module 'BM_5' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_5' (49#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_5_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_5' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1574]
INFO: [Synth 8-6157] synthesizing module 'BM_6' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_6' (50#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_6_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_6' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1581]
INFO: [Synth 8-6157] synthesizing module 'BM_7' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_7' (51#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_7_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_7' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1588]
INFO: [Synth 8-6157] synthesizing module 'BM_8' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_8' (52#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_8_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_8' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1595]
INFO: [Synth 8-6157] synthesizing module 'BM_9' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_9' (53#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_9_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_9' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1602]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_0' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1610]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_1' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1617]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_2' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1624]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_3' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1631]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_4' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1638]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_5' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1645]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_6' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1652]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_7' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1659]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_8' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1666]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_9' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1673]
INFO: [Synth 8-6157] synthesizing module 'BM_heart' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_heart_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_heart' (54#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_heart_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_heart' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1681]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_heart' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1689]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_heart' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1697]
INFO: [Synth 8-6157] synthesizing module 'BM_wooden_fpga_down' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_wooden_fpga_down_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_wooden_fpga_down' (55#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_wooden_fpga_down_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_wooden_fpga_down' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1705]
INFO: [Synth 8-6157] synthesizing module 'BM_wooden_fpga_up' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_wooden_fpga_up_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_wooden_fpga_up' (56#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_wooden_fpga_up_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_wooden_fpga_up' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1713]
INFO: [Synth 8-6157] synthesizing module 'BM_wooden_fpga_left' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_wooden_fpga_left_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_wooden_fpga_left' (57#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_wooden_fpga_left_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_wooden_fpga_left' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1721]
INFO: [Synth 8-6157] synthesizing module 'BM_wooden_fpga_right' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_wooden_fpga_right_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_wooden_fpga_right' (58#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_wooden_fpga_right_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_wooden_fpga_right' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1729]
INFO: [Synth 8-6157] synthesizing module 'BM_overwall_wall' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_overwall_wall_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BM_overwall_wall' (59#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/BM_overwall_wall_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'BM_overwall_wall' [C:/verilog project/Legend of Chun-Yi Lee/top.v:1737]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/verilog project/Legend of Chun-Yi Lee/vga_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (60#1) [C:/verilog project/Legend of Chun-Yi Lee/vga_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/verilog project/Legend of Chun-Yi Lee/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (61#1) [C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/.Xil/Vivado-18568-DESKTOP-Q29MBHF/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/verilog project/Legend of Chun-Yi Lee/KeyboardDecoder.v:69]
INFO: [Synth 8-226] default block is never used [C:/verilog project/Legend of Chun-Yi Lee/KeyboardDecoder.v:79]
INFO: [Synth 8-226] default block is never used [C:/verilog project/Legend of Chun-Yi Lee/KeyboardDecoder.v:89]
INFO: [Synth 8-226] default block is never used [C:/verilog project/Legend of Chun-Yi Lee/KeyboardDecoder.v:99]
INFO: [Synth 8-226] default block is never used [C:/verilog project/Legend of Chun-Yi Lee/KeyboardDecoder.v:109]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (62#1) [C:/verilog project/Legend of Chun-Yi Lee/KeyboardDecoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Top' (63#1) [C:/verilog project/Legend of Chun-Yi Lee/top.v:1]
WARNING: [Synth 8-3331] design stage_control has unconnected port kills[7]
WARNING: [Synth 8-3331] design stage_control has unconnected port kills[6]
WARNING: [Synth 8-3331] design stage_control has unconnected port kills[5]
WARNING: [Synth 8-3331] design stage_control has unconnected port kills[4]
WARNING: [Synth 8-3331] design stage_control has unconnected port kills[3]
WARNING: [Synth 8-3331] design stage_control has unconnected port kills[2]
WARNING: [Synth 8-3331] design stage_control has unconnected port kills[1]
WARNING: [Synth 8-3331] design stage_control has unconnected port kills[0]
WARNING: [Synth 8-3331] design state_control has unconnected port pixel_idx_computer_room_entrance[3]
WARNING: [Synth 8-3331] design state_control has unconnected port pixel_idx_computer_room_entrance[2]
WARNING: [Synth 8-3331] design state_control has unconnected port pixel_idx_computer_room_entrance[1]
WARNING: [Synth 8-3331] design state_control has unconnected port pixel_idx_computer_room_entrance[0]
WARNING: [Synth 8-3331] design state_control has unconnected port pixel_idx_walls[3]
WARNING: [Synth 8-3331] design state_control has unconnected port pixel_idx_walls[2]
WARNING: [Synth 8-3331] design state_control has unconnected port pixel_idx_walls[1]
WARNING: [Synth 8-3331] design state_control has unconnected port pixel_idx_walls[0]
WARNING: [Synth 8-3331] design state_control has unconnected port J_signal
WARNING: [Synth 8-3331] design state_control has unconnected port K_signal
WARNING: [Synth 8-3331] design state_control has unconnected port L_signal
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 937.859 ; gain = 312.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 937.859 ; gain = 312.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 937.859 ; gain = 312.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 937.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_L/BM_CY_front_walk_L/BM_CY_front_walk_L_in_context.xdc] for cell 'BM_CY_front_walk_L_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_L/BM_CY_front_walk_L/BM_CY_front_walk_L_in_context.xdc] for cell 'BM_CY_front_walk_L_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_R/BM_CY_front_walk_R/BM_CY_front_walk_R_in_context.xdc] for cell 'BM_CY_front_walk_R_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_R/BM_CY_front_walk_R/BM_CY_front_walk_R_in_context.xdc] for cell 'BM_CY_front_walk_R_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_stand/BM_CY_right_stand/BM_CY_right_stand_in_context.xdc] for cell 'BM_CY_right_stand_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_stand/BM_CY_right_stand/BM_CY_right_stand_in_context.xdc] for cell 'BM_CY_right_stand_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_walk/BM_CY_right_walk/BM_CY_right_walk_in_context.xdc] for cell 'BM_CY_right_walk_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_walk/BM_CY_right_walk/BM_CY_right_walk_in_context.xdc] for cell 'BM_CY_right_walk_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_stand/BM_CY_left_stand/BM_CY_left_stand_in_context.xdc] for cell 'BM_CY_left_stand_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_stand/BM_CY_left_stand/BM_CY_left_stand_in_context.xdc] for cell 'BM_CY_left_stand_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_walk/BM_CY_left_walk/BM_CY_left_walk_in_context.xdc] for cell 'BM_CY_left_walk_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_walk/BM_CY_left_walk/BM_CY_left_walk_in_context.xdc] for cell 'BM_CY_left_walk_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_stand/BM_CY_back_stand/BM_CY_back_stand_in_context.xdc] for cell 'BM_CY_back_stand_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_stand/BM_CY_back_stand/BM_CY_back_stand_in_context.xdc] for cell 'BM_CY_back_stand_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_L/BM_CY_back_walk_L/BM_CY_back_walk_L_in_context.xdc] for cell 'BM_CY_back_walk_L_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_L/BM_CY_back_walk_L/BM_CY_back_walk_L_in_context.xdc] for cell 'BM_CY_back_walk_L_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_R/BM_CY_back_walk_R/BM_CY_back_walk_R_in_context.xdc] for cell 'BM_CY_back_walk_R_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_R/BM_CY_back_walk_R/BM_CY_back_walk_R_in_context.xdc] for cell 'BM_CY_back_walk_R_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_overwall_wall/BM_overwall_wall/BM_overwall_wall_in_context.xdc] for cell 'BM_overwall_wall'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_overwall_wall/BM_overwall_wall/BM_overwall_wall_in_context.xdc] for cell 'BM_overwall_wall'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_computer_room_entrance/BM_computer_room_entrance/BM_computer_room_entrance_in_context.xdc] for cell 'BM_computer_room_entrance_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_computer_room_entrance/BM_computer_room_entrance/BM_computer_room_entrance_in_context.xdc] for cell 'BM_computer_room_entrance_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_L/BM_CS_student_L/BM_CS_student_L_in_context.xdc] for cell 'BM_CS_student_L_0'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_L/BM_CS_student_L/BM_CS_student_L_in_context.xdc] for cell 'BM_CS_student_L_0'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_L/BM_CS_student_L/BM_CS_student_L_in_context.xdc] for cell 'BM_CS_student_L_1'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_L/BM_CS_student_L/BM_CS_student_L_in_context.xdc] for cell 'BM_CS_student_L_1'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_R/BM_CS_student_R/BM_CS_student_R_in_context.xdc] for cell 'BM_CS_student_R_0'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_R/BM_CS_student_R/BM_CS_student_R_in_context.xdc] for cell 'BM_CS_student_R_0'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_R/BM_CS_student_R/BM_CS_student_R_in_context.xdc] for cell 'BM_CS_student_R_1'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_R/BM_CS_student_R/BM_CS_student_R_in_context.xdc] for cell 'BM_CS_student_R_1'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand_1/BM_CY_front_stand/BM_CY_front_stand_in_context.xdc] for cell 'BM_CY_front_stand_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand_1/BM_CY_front_stand/BM_CY_front_stand_in_context.xdc] for cell 'BM_CY_front_stand_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_attack/BM_CY_back_attack/BM_CY_back_attack_in_context.xdc] for cell 'BM_CY_back_attack_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_attack/BM_CY_back_attack/BM_CY_back_attack_in_context.xdc] for cell 'BM_CY_back_attack_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_attack/BM_CY_front_attack/BM_CY_front_attack_in_context.xdc] for cell 'BM_CY_front_attack_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_attack/BM_CY_front_attack/BM_CY_front_attack_in_context.xdc] for cell 'BM_CY_front_attack_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_attack/BM_CY_left_attack/BM_CY_left_attack_in_context.xdc] for cell 'BM_CY_left_attack_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_attack/BM_CY_left_attack/BM_CY_left_attack_in_context.xdc] for cell 'BM_CY_left_attack_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_attack/BM_CY_right_attack/BM_CY_right_attack_in_context.xdc] for cell 'BM_CY_right_attack_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_attack/BM_CY_right_attack/BM_CY_right_attack_in_context.xdc] for cell 'BM_CY_right_attack_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_heart/BM_heart/BM_heart_in_context.xdc] for cell 'BM_heart_0'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_heart/BM_heart/BM_heart_in_context.xdc] for cell 'BM_heart_0'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_heart/BM_heart/BM_heart_in_context.xdc] for cell 'BM_heart_1'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_heart/BM_heart/BM_heart_in_context.xdc] for cell 'BM_heart_1'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_heart/BM_heart/BM_heart_in_context.xdc] for cell 'BM_heart_2'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_heart/BM_heart/BM_heart_in_context.xdc] for cell 'BM_heart_2'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_wooden_fpga_down/BM_wooden_fpga_down/BM_wooden_fpga_down_in_context.xdc] for cell 'BM_wooden_fpga_down_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_wooden_fpga_down/BM_wooden_fpga_down/BM_wooden_fpga_down_in_context.xdc] for cell 'BM_wooden_fpga_down_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_wooden_fpga_up/BM_wooden_fpga_up/BM_wooden_fpga_up_in_context.xdc] for cell 'BM_wooden_fpga_up_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_wooden_fpga_up/BM_wooden_fpga_up/BM_wooden_fpga_up_in_context.xdc] for cell 'BM_wooden_fpga_up_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_wooden_fpga_left/BM_wooden_fpga_left/BM_wooden_fpga_left_in_context.xdc] for cell 'BM_wooden_fpga_left_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_wooden_fpga_left/BM_wooden_fpga_left/BM_wooden_fpga_left_in_context.xdc] for cell 'BM_wooden_fpga_left_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_wooden_fpga_right/BM_wooden_fpga_right/BM_wooden_fpga_right_in_context.xdc] for cell 'BM_wooden_fpga_right_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_wooden_fpga_right/BM_wooden_fpga_right/BM_wooden_fpga_right_in_context.xdc] for cell 'BM_wooden_fpga_right_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_G/BM_G/BM_G_in_context.xdc] for cell 'BM_G_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_G/BM_G/BM_G_in_context.xdc] for cell 'BM_G_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_M/BM_M/BM_M_in_context.xdc] for cell 'BM_M_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_M/BM_M/BM_M_in_context.xdc] for cell 'BM_M_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_E/BM_E/BM_E_in_context.xdc] for cell 'BM_E_1'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_E/BM_E/BM_E_in_context.xdc] for cell 'BM_E_1'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_E/BM_E/BM_E_in_context.xdc] for cell 'BM_E_2'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_E/BM_E/BM_E_in_context.xdc] for cell 'BM_E_2'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_O/BM_O/BM_O_in_context.xdc] for cell 'BM_O_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_O/BM_O/BM_O_in_context.xdc] for cell 'BM_O_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_V/BM_V/BM_V_in_context.xdc] for cell 'BM_V_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_V/BM_V/BM_V_in_context.xdc] for cell 'BM_V_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_R/BM_R/BM_R_in_context.xdc] for cell 'BM_R_2'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_R/BM_R/BM_R_in_context.xdc] for cell 'BM_R_2'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_A/BM_A/BM_A_in_context.xdc] for cell 'BM_A_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_A/BM_A/BM_A_in_context.xdc] for cell 'BM_A_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_colon/BM_colon/BM_colon_in_context.xdc] for cell 'BM_colon_0'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_colon/BM_colon/BM_colon_in_context.xdc] for cell 'BM_colon_0'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_colon/BM_colon/BM_colon_in_context.xdc] for cell 'BM_colon_1'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_colon/BM_colon/BM_colon_in_context.xdc] for cell 'BM_colon_1'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_Lv/BM_Lv/BM_Lv_in_context.xdc] for cell 'BM_Lv_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_Lv/BM_Lv/BM_Lv_in_context.xdc] for cell 'BM_Lv_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_rupee/BM_rupee/BM_rupee_in_context.xdc] for cell 'BM_rupee_'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_rupee/BM_rupee/BM_rupee_in_context.xdc] for cell 'BM_rupee_'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_0/BM_0/BM_0_in_context.xdc] for cell 'BM_levl_counter_num_0'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_0/BM_0/BM_0_in_context.xdc] for cell 'BM_levl_counter_num_0'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_0/BM_0/BM_0_in_context.xdc] for cell 'BM_kill_counter_num_0'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_0/BM_0/BM_0_in_context.xdc] for cell 'BM_kill_counter_num_0'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_1/BM_1/BM_1_in_context.xdc] for cell 'BM_levl_counter_num_1'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_1/BM_1/BM_1_in_context.xdc] for cell 'BM_levl_counter_num_1'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_1/BM_1/BM_1_in_context.xdc] for cell 'BM_kill_counter_num_1'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_1/BM_1/BM_1_in_context.xdc] for cell 'BM_kill_counter_num_1'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_2/BM_2/BM_2_in_context.xdc] for cell 'BM_levl_counter_num_2'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_2/BM_2/BM_2_in_context.xdc] for cell 'BM_levl_counter_num_2'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_2/BM_2/BM_2_in_context.xdc] for cell 'BM_kill_counter_num_2'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_2/BM_2/BM_2_in_context.xdc] for cell 'BM_kill_counter_num_2'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_3/BM_3/BM_3_in_context.xdc] for cell 'BM_levl_counter_num_3'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_3/BM_3/BM_3_in_context.xdc] for cell 'BM_levl_counter_num_3'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_3/BM_3/BM_3_in_context.xdc] for cell 'BM_kill_counter_num_3'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_3/BM_3/BM_3_in_context.xdc] for cell 'BM_kill_counter_num_3'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_4/BM_4/BM_4_in_context.xdc] for cell 'BM_levl_counter_num_4'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_4/BM_4/BM_4_in_context.xdc] for cell 'BM_levl_counter_num_4'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_4/BM_4/BM_4_in_context.xdc] for cell 'BM_kill_counter_num_4'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_4/BM_4/BM_4_in_context.xdc] for cell 'BM_kill_counter_num_4'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_5/BM_5/BM_5_in_context.xdc] for cell 'BM_levl_counter_num_5'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_5/BM_5/BM_5_in_context.xdc] for cell 'BM_levl_counter_num_5'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_5/BM_5/BM_5_in_context.xdc] for cell 'BM_kill_counter_num_5'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_5/BM_5/BM_5_in_context.xdc] for cell 'BM_kill_counter_num_5'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_6/BM_6/BM_6_in_context.xdc] for cell 'BM_levl_counter_num_6'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_6/BM_6/BM_6_in_context.xdc] for cell 'BM_levl_counter_num_6'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_6/BM_6/BM_6_in_context.xdc] for cell 'BM_kill_counter_num_6'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_6/BM_6/BM_6_in_context.xdc] for cell 'BM_kill_counter_num_6'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_7/BM_7/BM_7_in_context.xdc] for cell 'BM_levl_counter_num_7'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_7/BM_7/BM_7_in_context.xdc] for cell 'BM_levl_counter_num_7'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_7/BM_7/BM_7_in_context.xdc] for cell 'BM_kill_counter_num_7'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_7/BM_7/BM_7_in_context.xdc] for cell 'BM_kill_counter_num_7'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_8/BM_8/BM_8_in_context.xdc] for cell 'BM_levl_counter_num_8'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_8/BM_8/BM_8_in_context.xdc] for cell 'BM_levl_counter_num_8'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_8/BM_8/BM_8_in_context.xdc] for cell 'BM_kill_counter_num_8'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_8/BM_8/BM_8_in_context.xdc] for cell 'BM_kill_counter_num_8'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_9/BM_9/BM_9_in_context.xdc] for cell 'BM_levl_counter_num_9'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_9/BM_9/BM_9_in_context.xdc] for cell 'BM_levl_counter_num_9'
Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_9/BM_9/BM_9_in_context.xdc] for cell 'BM_kill_counter_num_9'
Finished Parsing XDC File [c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_9/BM_9/BM_9_in_context.xdc] for cell 'BM_kill_counter_num_9'
Parsing XDC File [C:/verilog project/Legend of Chun-Yi Lee/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/verilog project/Legend of Chun-Yi Lee/cons.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/verilog project/Legend of Chun-Yi Lee/cons.xdc:40]
Finished Parsing XDC File [C:/verilog project/Legend of Chun-Yi Lee/cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/verilog project/Legend of Chun-Yi Lee/cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/verilog project/Legend of Chun-Yi Lee/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1091.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1091.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1091.398 ; gain = 466.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1091.398 ; gain = 466.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for key_de/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_front_walk_L_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_front_walk_R_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_right_stand_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_right_walk_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_left_stand_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_left_walk_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_back_stand_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_back_walk_L_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_back_walk_R_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_overwall_wall. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_computer_room_entrance_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CS_student_L_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CS_student_L_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CS_student_R_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CS_student_R_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_front_stand_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_back_attack_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_front_attack_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_left_attack_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_CY_right_attack_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_heart_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_heart_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_heart_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_wooden_fpga_down_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_wooden_fpga_up_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_wooden_fpga_left_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_wooden_fpga_right_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_G_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_M_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_E_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_E_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_O_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_V_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_R_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_A_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_colon_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_colon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_Lv_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_rupee_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_kill_counter_num_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BM_levl_counter_num_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1091.398 ; gain = 466.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stage_reg' in module 'stage_control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/verilog project/Legend of Chun-Yi Lee/maincharacter.v:206]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/verilog project/Legend of Chun-Yi Lee/maincharacter.v:192]
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_stage_reg' [C:/verilog project/Legend of Chun-Yi Lee/stage_control.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_stage_reg' [C:/verilog project/Legend of Chun-Yi Lee/stage_control.v:25]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                             0000
                  iSTATE |                              010 |                             0001
                 iSTATE0 |                              100 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stage_reg' using encoding 'one-hot' in module 'stage_control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_stage_reg' [C:/verilog project/Legend of Chun-Yi Lee/stage_control.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'n_state_reg' [C:/verilog project/Legend of Chun-Yi Lee/maincharacter.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'random_done_reg' [C:/verilog project/Legend of Chun-Yi Lee/LFSR.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'n_pos_h_reg' [C:/verilog project/Legend of Chun-Yi Lee/monster.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'n_pos_v_reg' [C:/verilog project/Legend of Chun-Yi Lee/monster.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'n_state_reg' [C:/verilog project/Legend of Chun-Yi Lee/weapon.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'n_pos_h_reg' [C:/verilog project/Legend of Chun-Yi Lee/weapon.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'n_pos_v_reg' [C:/verilog project/Legend of Chun-Yi Lee/weapon.v:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1091.398 ; gain = 466.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |state_control__GB0 |           1|     32424|
|2     |state_control__GB1 |           1|      8426|
|3     |state_control__GB2 |           1|     10896|
|4     |state_control__GB3 |           1|     31658|
|5     |state_control__GB4 |           1|      8638|
|6     |state_control__GB5 |           1|      9958|
|7     |state_control__GB6 |           1|     29116|
|8     |state_control__GB7 |           1|     10724|
|9     |state_control__GB8 |           1|      9970|
|10    |Top__GCB0          |           1|     19410|
|11    |Top__GCB1          |           1|      5176|
|12    |Top__GCB2          |           1|      7798|
|13    |Top__GCB3          |           1|     20294|
|14    |Top__GCB4          |           1|     14494|
|15    |Top__GCB5          |           1|     18507|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 384   
	  64 Input     12 Bit       Adders := 1     
	  19 Input     12 Bit       Adders := 1     
	   5 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 940   
	   3 Input     11 Bit       Adders := 16    
	   2 Input     10 Bit       Adders := 58    
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
	   5 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 87    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 14    
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 193   
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 193   
	   2 Input      2 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wall__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module collide__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module collide__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module collide__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module collide 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module weapon 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module LFSR__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module monster__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module wall__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module LFSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module monster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module stage_control 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module onepulse__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onepulse__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onepulse__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onepulse__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module count_kill 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module wall__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module maincharacter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module lives_gameover_hearts 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module wall__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module wall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module state_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module select_pixel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mem_addr_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module onepulse__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module select_pixel__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module select_pixel__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module RGB_GEN 
Detailed RTL Component Info : 
+---Adders : 
	  64 Input     12 Bit       Adders := 1     
	  19 Input     12 Bit       Adders := 1     
	   5 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
Module select_pixel__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mem_addr_gen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module select_pixel__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mem_addr_gen__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module select_pixel__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mem_addr_gen__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module select_pixel__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mem_addr_gen__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
Module select_pixel__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module select_pixel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SC0i_10/\CK/OP2/s_delay_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SC0i_10/\CK/OP3/s_delay_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SC0i_10/\m1/direction_reg[3] )
INFO: [Synth 8-3886] merging instance 'SC0i_10/m1/state_reg[1]' (FDSE) to 'SC0i_10/m1/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'SC0i_10/m1/state_reg[2]' (FDSE) to 'SC0i_10/m1/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'SC0i_10/CK/OP2/s_delay_reg' (FD) to 'SC0i_10/CK/OP2/s_op_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SC0i_10/\CK/OP2/s_op_reg )
INFO: [Synth 8-3886] merging instance 'SC0i_10/CK/OP3/s_delay_reg' (FD) to 'SC0i_10/CK/OP3/s_op_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SC0i_10/\CK/OP3/s_op_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m0/direction_reg[3] )
INFO: [Synth 8-3886] merging instance 'weapon_/n_state_reg[2]' (LDP) to 'weapon_/n_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'm0/state_reg[1]' (FDSE) to 'm0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'm0/state_reg[2]' (FDSE) to 'm0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'weapon_/state_reg[2]' (FDS) to 'weapon_/state_reg[3]'
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_0[3] driven by constant 0
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_0[2] driven by constant 0
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_0[1] driven by constant 0
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_1[3] driven by constant 0
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_1[2] driven by constant 0
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_1[1] driven by constant 0
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_2[3] driven by constant 0
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_2[2] driven by constant 0
WARNING: [Synth 8-3917] design state_control__GB6 has port pixel_idx_heart_2[1] driven by constant 0
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr2, operation Mode is: A*(B:0x14).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffec1).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1091.398 ; gain = 466.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x14)                        | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffec1) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |state_control__GB0 |           1|       599|
|2     |state_control__GB1 |           1|       173|
|3     |state_control__GB2 |           1|      1843|
|4     |state_control__GB3 |           1|       617|
|5     |state_control__GB4 |           1|       867|
|6     |state_control__GB5 |           1|       196|
|7     |state_control__GB6 |           1|       849|
|8     |state_control__GB7 |           1|       252|
|9     |state_control__GB8 |           1|       188|
|10    |Top__GCB0          |           1|      4800|
|11    |Top__GCB1          |           1|       926|
|12    |Top__GCB2          |           1|      1973|
|13    |Top__GCB3          |           1|     14024|
|14    |Top__GCB4          |           1|     10216|
|15    |Top__GCB5          |           1|     12997|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1117.754 ; gain = 492.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1123.688 ; gain = 498.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |state_control__GB0 |           1|       599|
|2     |state_control__GB1 |           1|       173|
|3     |state_control__GB2 |           1|      1842|
|4     |state_control__GB3 |           1|       617|
|5     |state_control__GB4 |           1|       867|
|6     |state_control__GB5 |           1|       196|
|7     |state_control__GB6 |           1|       848|
|8     |state_control__GB7 |           1|       252|
|9     |state_control__GB8 |           1|       188|
|10    |Top__GCB0          |           1|      4357|
|11    |Top__GCB1          |           1|       926|
|12    |Top__GCB2          |           1|      1973|
|13    |Top__GCB3          |           1|     13736|
|14    |Top__GCB4          |           1|      9706|
|15    |Top__GCB5          |           1|     12737|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1143.082 ; gain = 517.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |state_control__GB0 |           1|       185|
|2     |state_control__GB1 |           1|        69|
|3     |state_control__GB2 |           1|       816|
|4     |state_control__GB3 |           1|       224|
|5     |state_control__GB4 |           1|       378|
|6     |state_control__GB5 |           1|        87|
|7     |state_control__GB6 |           1|       346|
|8     |state_control__GB7 |           1|        90|
|9     |state_control__GB8 |           1|        77|
|10    |Top__GCB0          |           1|      2287|
|11    |Top__GCB1          |           1|       618|
|12    |Top__GCB2          |           1|       889|
|13    |Top__GCB3          |           1|      3560|
|14    |Top__GCB4          |           1|      2903|
|15    |Top__GCB5          |           1|      4017|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1155.664 ; gain = 530.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1155.664 ; gain = 530.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1155.664 ; gain = 530.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1155.664 ; gain = 530.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 1155.664 ; gain = 530.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 1155.664 ; gain = 530.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |BM_overwall_wall          |         1|
|2     |BM_R                      |         1|
|3     |BM_E                      |         2|
|4     |BM_V                      |         1|
|5     |BM_O                      |         1|
|6     |BM_wooden_fpga_down       |         1|
|7     |BM_wooden_fpga_up         |         1|
|8     |BM_wooden_fpga_left       |         1|
|9     |BM_wooden_fpga_right      |         1|
|10    |BM_3                      |         2|
|11    |BM_4                      |         2|
|12    |BM_5                      |         2|
|13    |BM_2                      |         2|
|14    |BM_1                      |         2|
|15    |BM_0                      |         2|
|16    |BM_6                      |         2|
|17    |BM_7                      |         2|
|18    |BM_8                      |         2|
|19    |BM_M                      |         1|
|20    |BM_9                      |         2|
|21    |BM_heart                  |         3|
|22    |BM_A                      |         1|
|23    |BM_G                      |         1|
|24    |BM_colon                  |         2|
|25    |BM_rupee                  |         1|
|26    |BM_Lv                     |         1|
|27    |BM_CY_front_stand         |         1|
|28    |BM_CY_front_walk_L        |         1|
|29    |BM_CY_front_walk_R        |         1|
|30    |BM_CY_back_stand          |         1|
|31    |BM_CY_back_walk_L         |         1|
|32    |BM_CY_back_walk_R         |         1|
|33    |BM_CY_left_stand          |         1|
|34    |BM_CY_left_walk           |         1|
|35    |BM_CY_right_stand         |         1|
|36    |BM_CY_right_walk          |         1|
|37    |BM_CY_back_attack         |         1|
|38    |BM_CY_front_attack        |         1|
|39    |BM_CY_right_attack        |         1|
|40    |BM_CY_left_attack         |         1|
|41    |BM_CS_student_L           |         2|
|42    |BM_CS_student_R           |         2|
|43    |BM_computer_room_entrance |         1|
|44    |KeyboardCtrl_0            |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |BM_0                      |     1|
|2     |BM_0__2                   |     1|
|3     |BM_1                      |     1|
|4     |BM_1__2                   |     1|
|5     |BM_2                      |     1|
|6     |BM_2__2                   |     1|
|7     |BM_3                      |     1|
|8     |BM_3__2                   |     1|
|9     |BM_4                      |     1|
|10    |BM_4__2                   |     1|
|11    |BM_5                      |     1|
|12    |BM_5__2                   |     1|
|13    |BM_6                      |     1|
|14    |BM_6__2                   |     1|
|15    |BM_7                      |     1|
|16    |BM_7__2                   |     1|
|17    |BM_8                      |     1|
|18    |BM_8__2                   |     1|
|19    |BM_9                      |     1|
|20    |BM_9__2                   |     1|
|21    |BM_A                      |     1|
|22    |BM_CS_student_L           |     1|
|23    |BM_CS_student_L__2        |     1|
|24    |BM_CS_student_R           |     1|
|25    |BM_CS_student_R__2        |     1|
|26    |BM_CY_back_attack         |     1|
|27    |BM_CY_back_stand          |     1|
|28    |BM_CY_back_walk_L         |     1|
|29    |BM_CY_back_walk_R         |     1|
|30    |BM_CY_front_attack        |     1|
|31    |BM_CY_front_stand         |     1|
|32    |BM_CY_front_walk_L        |     1|
|33    |BM_CY_front_walk_R        |     1|
|34    |BM_CY_left_attack         |     1|
|35    |BM_CY_left_stand          |     1|
|36    |BM_CY_left_walk           |     1|
|37    |BM_CY_right_attack        |     1|
|38    |BM_CY_right_stand         |     1|
|39    |BM_CY_right_walk          |     1|
|40    |BM_E                      |     1|
|41    |BM_E__2                   |     1|
|42    |BM_G                      |     1|
|43    |BM_Lv                     |     1|
|44    |BM_M                      |     1|
|45    |BM_O                      |     1|
|46    |BM_R                      |     1|
|47    |BM_V                      |     1|
|48    |BM_colon                  |     1|
|49    |BM_colon__2               |     1|
|50    |BM_computer_room_entrance |     1|
|51    |BM_heart                  |     1|
|52    |BM_heart__3               |     1|
|53    |BM_heart__4               |     1|
|54    |BM_overwall_wall          |     1|
|55    |BM_rupee                  |     1|
|56    |BM_wooden_fpga_down       |     1|
|57    |BM_wooden_fpga_left       |     1|
|58    |BM_wooden_fpga_right      |     1|
|59    |BM_wooden_fpga_up         |     1|
|60    |KeyboardCtrl_0            |     1|
|61    |BUFG                      |     3|
|62    |CARRY4                    |  2755|
|63    |DSP48E1                   |    23|
|64    |DSP48E1_1                 |    23|
|65    |LUT1                      |  1109|
|66    |LUT2                      |  3586|
|67    |LUT3                      |  4129|
|68    |LUT4                      |  3735|
|69    |LUT5                      |  1613|
|70    |LUT6                      |  2169|
|71    |MUXF7                     |    25|
|72    |FDCE                      |    20|
|73    |FDRE                      |   280|
|74    |FDSE                      |    39|
|75    |LD                        |    29|
|76    |LDC                       |    24|
|77    |LDP                       |    19|
|78    |IBUF                      |     2|
|79    |OBUF                      |    14|
+------+--------------------------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        | 20317|
|2     |  CD0                        |clk_div                 |     4|
|3     |  CD1                        |clk_div__parameterized0 |    26|
|4     |  DB1                        |debounce                |     6|
|5     |  MAG_A                      |mem_addr_gen            |   307|
|6     |  MAG_CY                     |mem_addr_gen_0          |   308|
|7     |  MAG_E_1                    |mem_addr_gen_1          |   307|
|8     |  MAG_E_2                    |mem_addr_gen_2          |   307|
|9     |  MAG_G                      |mem_addr_gen_3          |   307|
|10    |  MAG_Lv                     |mem_addr_gen_4          |   307|
|11    |  MAG_M                      |mem_addr_gen_5          |   307|
|12    |  MAG_O                      |mem_addr_gen_6          |   307|
|13    |  MAG_R                      |mem_addr_gen_7          |   307|
|14    |  MAG_V                      |mem_addr_gen_8          |   307|
|15    |  MAG_colon_0                |mem_addr_gen_9          |   307|
|16    |  MAG_colon_1                |mem_addr_gen_10         |   307|
|17    |  MAG_computer_room_entrance |mem_addr_gen_11         |   307|
|18    |  MAG_heart_0                |mem_addr_gen_12         |   307|
|19    |  MAG_heart_1                |mem_addr_gen_13         |   307|
|20    |  MAG_heart_2                |mem_addr_gen_14         |   307|
|21    |  MAG_kill_counter           |mem_addr_gen_15         |   307|
|22    |  MAG_levl_counter           |mem_addr_gen_16         |   307|
|23    |  MAG_monster_0              |mem_addr_gen_17         |   308|
|24    |  MAG_monster_1              |mem_addr_gen_18         |   308|
|25    |  MAG_rupee                  |mem_addr_gen_19         |   307|
|26    |  MAG_wall                   |mem_addr_gen_20         |   306|
|27    |  MAG_wooden_fpga_down       |mem_addr_gen_21         |   308|
|28    |  OP1                        |onepulse                |     2|
|29    |  RGB_GEN_                   |RGB_GEN                 |  1701|
|30    |  SC0                        |state_control           |  2735|
|31    |    CY_monster_0             |collide                 |    27|
|32    |    CY_monster_1             |collide_30              |    27|
|33    |    CK                       |count_kill              |    94|
|34    |      OP0                    |onepulse_35             |     2|
|35    |      OP1                    |onepulse_36             |     2|
|36    |    LDH                      |lives_gameover_hearts   |    67|
|37    |    MC                       |maincharacter           |   671|
|38    |    SC                       |stage_control           |   199|
|39    |    m0                       |monster                 |   729|
|40    |      randomgen              |LFSR_34                 |    88|
|41    |    m1                       |monster_31              |   740|
|42    |      randomgen              |LFSR                    |    88|
|43    |    weapon_                  |weapon                  |   125|
|44    |    weapon_monster_0         |collide_32              |    30|
|45    |    weapon_monster_1         |collide_33              |    26|
|46    |  SP_w25                     |select_pixel            |    54|
|47    |  SP_w26                     |select_pixel_22         |    55|
|48    |  SP_w27                     |select_pixel_23         |    52|
|49    |  SP_w28                     |select_pixel_24         |    56|
|50    |  SP_w29                     |select_pixel_25         |    51|
|51    |  SP_w30                     |select_pixel_26         |    54|
|52    |  SP_w31                     |select_pixel_27         |    52|
|53    |  SP_w58                     |select_pixel_28         |    67|
|54    |  VC0                        |vga_controller          |  3815|
|55    |  key_de                     |KeyboardDecoder         |    70|
|56    |    op                       |onepulse_29             |     3|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 1155.664 ; gain = 530.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1155.664 ; gain = 376.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 1155.664 ; gain = 530.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1155.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1155.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  LD => LDCE: 29 instances
  LDC => LDCE: 24 instances
  LDP => LDPE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 192 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 1155.664 ; gain = 817.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1155.664 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 09:26:24 2024...
