<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Systemverilog Program Block - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">

  <!-- ‚úÖ Prism.js for Verilog/SystemVerilog highlighting -->
  <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" rel="stylesheet" />
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-verilog.min.js"></script>

  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
      --link: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
      --link: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: '‚òÄÔ∏è';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: 'üåô';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p, li {
      line-height: 1.6;
    }

    pre {
      background-color: var(--card);
      padding: 1rem;
      border-radius: 8px;
      overflow-x: auto;
    }

    code {
      font-family: 'Courier New', monospace;
      font-weight: bold;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }

    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
      margin-bottom: 1rem;
    }

    th, td {
      border: 1px solid var(--text);
      padding: 0.5rem;
      text-align: center;
    }

    th {
      background-color: var(--card);
    }

    img.range-img {
      display: block;
      margin: 1rem auto;
      max-width: 100%;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="veriloghome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

























<main>
  <h1>üî∑ What is a program block?</h1>
  <p>A <strong>program block</strong> in SystemVerilog is specifically designed for testbenches. It provides a <strong>race-free interface</strong> between the testbench and the design (DUT). This block is executed in a special <strong>Reactive region</strong> of the simulation time wheel, after the design‚Äôs logic (which is executed in the Active region), thus avoiding race conditions.</p>

  <h3>üß† Why use program block over module?</h3>
  <p>In SystemVerilog, the design code (DUT) resides in <code>module</code> blocks and is executed in the Active region.</p>
  <p>If you write your testbench in a module, both the DUT and testbench might evaluate simultaneously, leading to <strong>race conditions</strong>.</p>
  <p>But when the testbench is inside a <code>program</code> block, its execution is scheduled <strong>after</strong> the design's, which ensures:</p>
  <ul>
    <li>All signal changes in the DUT are visible to the testbench.</li>
    <li>No simultaneous execution ‚áí <strong>Race-free behavior</strong>.</li>
  </ul>

  <h3>üîß program block Syntax</h3>
  <pre><code class="language-verilog">program test(input clk, input [7:0] addr, output [7:0] wdata);
    ...
endprogram

// OR using interface:
program test (interface mem_intf);
    ...
endprogram</code></pre>

  <h3>‚úÖ Key Properties of program blocks</h3>
  <table>
    <thead>
      <tr><th>Feature</th><th>Behavior</th></tr>
    </thead>
    <tbody>
      <tr><td>Instantiation</td><td>‚úÖ Can be instantiated like modules</td></tr>
      <tr><td>Initial blocks</td><td>‚úÖ Allowed</td></tr>
      <tr><td>Always blocks</td><td>‚ùå Not allowed</td></tr>
      <tr><td>Nested constructs</td><td>‚ùå Cannot contain modules/interfaces/other programs</td></tr>
      <tr><td>Assignments</td><td>‚úÖ Only blocking assignments (=) are allowed<br>‚ùå Non-blocking (<=) not allowed</td></tr>
      <tr><td>Simulation region</td><td>üü© Scheduled in the Reactive region (after DUT)</td></tr>
    </tbody>
  </table>

  <h3>‚öîÔ∏è program block vs module block ‚Äì Example Comparison</h3>

  <h4>Example 1: Using a regular module for testbench</h4>
  <p>üîπ <strong>Design Code:</strong></p>
  <pre><code class="language-verilog">module design_ex(output bit [7:0] addr);
  initial begin
    addr &lt;= 10;
  end   
endmodule</code></pre>

  <p>üîπ <strong>Testbench (as module):</strong></p>
  <pre><code class="language-verilog">module testbench(input bit [7:0] addr);
  initial begin
    $display("\t Addr = %0d", addr);
  end
endmodule</code></pre>

  <p>üîπ <strong>Top-level:</strong></p>
  <pre><code class="language-verilog">module tbench_top;
  wire [7:0] addr;

  design_ex dut(addr);
  testbench test(addr);
endmodule</code></pre>

  <p>üîπ <strong>Simulator Output:</strong></p>
  <pre><code class="language-ini">Addr = 0</code></pre>

  <p>üî¥ <strong>Why?</strong> Because testbench and DUT both execute in the <strong>Active region</strong>, there's a race condition, and testbench captures the value before it is updated.</p>

  <h4>Example 2: Using a program block for testbench</h4>
  <p>üîπ <strong>Testbench (as program):</strong></p>
  <pre><code class="language-verilog">program testbench(input bit [7:0] addr);
  initial begin
    $display("\t Addr = %0d", addr);
  end
endprogram</code></pre>

  <p>üîπ <strong>Top-level (unchanged):</strong></p>
  <pre><code class="language-verilog">module tbench_top;
  wire [7:0] addr;

  design_ex dut(addr);
  testbench test(addr);
endmodule</code></pre>

  <p>üîπ <strong>Simulator Output:</strong></p>
  <pre><code class="language-ini">Addr = 10</code></pre>

  <p>‚úÖ <strong>Why?</strong> program block executes in the <strong>Reactive region</strong>, which ensures the DUT updates the value first, and then the testbench reads it ‚áí <strong>race-free interaction</strong>.</p>

  <h3>üß≠ Summary</h3>
  <table>
    <thead>
      <tr><th>Feature</th><th>module</th><th>program</th></tr>
    </thead>
    <tbody>
      <tr><td>Executes in</td><td>Active Region</td><td>Reactive Region</td></tr>
      <tr><td>Risk of Race Conditions</td><td>Yes</td><td>No</td></tr>
      <tr><td>For Testbench Use</td><td>‚ùå Not recommended</td><td>‚úÖ Recommended</td></tr>
      <tr><td>Always blocks</td><td>‚úÖ Allowed</td><td>‚ùå Not allowed</td></tr>
      <tr><td>Blocking assignments</td><td>‚úÖ Allowed</td><td>‚úÖ Allowed</td></tr>
      <tr><td>Non-blocking assignments</td><td>‚úÖ Allowed</td><td>‚ùå Not allowed</td></tr>
    </tbody>
  </table>
</main>


























































<script>
  document.addEventListener("DOMContentLoaded", () => {
    const theme = localStorage.getItem("theme");
    if (theme === "dark") {
      document.body.classList.add("dark");
    }
  });

  function toggleTheme() {
    document.body.classList.toggle("dark");
    const isDark = document.body.classList.contains("dark");
    localStorage.setItem("theme", isDark ? "dark" : "light");
  }
</script>









<!-- Navigation Links -->
<div style="margin-top: 40px; text-align: center; font-size: 1rem; color: var(--text);">
  <div style="display: flex; justify-content: center; gap: 20px; flex-wrap: wrap;">
    <a href="svScheduling.html" style="text-decoration: none; color: var(--link);">
      ‚Üê Back to Scheduling
    </a>
    <span style="color: var(--text);">|</span>
    <a href="svInterface.html" style="text-decoration: none; color: var(--link);">
      Next:  Interface  ‚Üí
    </a>
  </div>
  <div style="margin-top: 8px;">
    <a href="svhome.html" style="text-decoration: none; color: var(--link);">
      ‚Ü© Return to System Verilog Home
    </a>
  </div>
</div>










</body>
</html>
