0.6
2018.3
Dec  7 2018
00:33:28
E:/Program/Fpga/Project/mips_ch4/mips_ch4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sim_1/new/defines.v,1392895312,verilog,,,,,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sim_1/new/openmips_min_sopc_tb.v,1629023618,verilog,,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sim_1/new/defines.v,openmips_min_sopc_tb,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,1392895312,verilog,,,,,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/ex.v,1628995841,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/ex_mem.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,ex,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/ex_mem.v,1628997138,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/id.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,ex_mem,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/id.v,1628996450,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/id_ex.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,id,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/id_ex.v,1629026467,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/if_id.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,id_ex,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/if_id.v,1628996445,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/inst_rom.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,if_id,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/inst_rom.v,1629024789,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/mem.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,inst_rom,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/mem.v,1628997520,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/mem_wb.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,mem,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/mem_wb.v,1628998103,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/openmips.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,mem_wb,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/openmips.v,1629027236,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/openmips_min_sopc.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,openmips,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/openmips_min_sopc.v,1629015420,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/pc_reg.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,openmips_min_sopc,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/pc_reg.v,1628996455,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/regfile.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,pc_reg,,,,,,,,
E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/regfile.v,1629029004,verilog,,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sim_1/new/openmips_min_sopc_tb.v,E:/Program/Fpga/Project/mips_ch4/mips_ch4.srcs/sources_1/new/defines.v,regfile,,,,,,,,
