

================================================================
== Vivado HLS Report for 'max_pool_2D'
================================================================
* Date:           Mon May 13 18:06:49 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    14.061|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1602|  1602|  1602|  1602|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1600|  1600|         5|          4|          2|   400|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/pool_core.cpp:15]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 14.0>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i9 [ 0, %0 ], [ %indvar_flatten_next2, %.reset6 ]"   --->   Operation 9 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_cast9_mid2_v, %.reset6 ]" [c_cnn/pool_core.cpp:15]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %.reset6 ]"   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_cast8_mid2, %.reset6 ]" [c_cnn/pool_core.cpp:21]   --->   Operation 12 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n = phi i5 [ 0, %0 ], [ %n_1, %.reset6 ]"   --->   Operation 13 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 14 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_8 = or i4 %tmp_7, 1" [c_cnn/pool_core.cpp:27]   --->   Operation 15 'or' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "%exitcond_flatten2 = icmp eq i9 %indvar_flatten2, -112"   --->   Operation 16 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%indvar_flatten_next2 = add i9 %indvar_flatten2, 1"   --->   Operation 17 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %2, label %.reset6"   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten, 80"   --->   Operation 19 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.98ns)   --->   "%j_mid = select i1 %exitcond_flatten, i3 0, i3 %j" [c_cnn/pool_core.cpp:21]   --->   Operation 20 'select' 'j_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.65ns)   --->   "%i_s = add i3 1, %i" [c_cnn/pool_core.cpp:15]   --->   Operation 21 'add' 'i_s' <Predicate = (!exitcond_flatten2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.98ns)   --->   "%i_cast9_mid2_v = select i1 %exitcond_flatten, i3 %i_s, i3 %i" [c_cnn/pool_core.cpp:15]   --->   Operation 22 'select' 'i_cast9_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4_cast_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_cast9_mid2_v, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 23 'bitconcatenate' 'tmp_4_cast_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_cast_mid2 = zext i4 %tmp_4_cast_mid2_v to i8" [c_cnn/pool_core.cpp:26]   --->   Operation 24 'zext' 'tmp_4_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_5_cast_mid2_v = or i4 %tmp_4_cast_mid2_v, 1" [c_cnn/pool_core.cpp:28]   --->   Operation 25 'or' 'tmp_5_cast_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_5_cast_mid2 = zext i4 %tmp_5_cast_mid2_v to i8" [c_cnn/pool_core.cpp:28]   --->   Operation 26 'zext' 'tmp_5_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_cast_mid2)   --->   "%tmp_7_cast_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp_7" [c_cnn/pool_core.cpp:26]   --->   Operation 27 'select' 'tmp_7_cast_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_cast_mid2)   --->   "%tmp_8_cast_mid = select i1 %exitcond_flatten, i4 1, i4 %tmp_8" [c_cnn/pool_core.cpp:27]   --->   Operation 28 'select' 'tmp_8_cast_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [c_cnn/pool_core.cpp:21]   --->   Operation 29 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %n, -16" [c_cnn/pool_core.cpp:21]   --->   Operation 30 'icmp' 'exitcond' <Predicate = (!exitcond_flatten2)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [c_cnn/pool_core.cpp:21]   --->   Operation 31 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%j_1 = add i3 1, %j_mid" [c_cnn/pool_core.cpp:18]   --->   Operation 32 'add' 'j_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp = or i1 %exitcond_mid, %exitcond_flatten" [c_cnn/pool_core.cpp:21]   --->   Operation 33 'or' 'tmp' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %tmp, i5 0, i5 %n" [c_cnn/pool_core.cpp:21]   --->   Operation 34 'select' 'n_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.98ns)   --->   "%j_cast8_mid2 = select i1 %exitcond_mid, i3 %j_1, i3 %j_mid" [c_cnn/pool_core.cpp:21]   --->   Operation 35 'select' 'j_cast8_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_1, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 36 'bitconcatenate' 'tmp_7_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_7_cast_mid2 = select i1 %exitcond_mid, i4 %tmp_7_mid1, i4 %tmp_7_cast_mid" [c_cnn/pool_core.cpp:26]   --->   Operation 37 'select' 'tmp_7_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7_cast_mid2_cast = zext i4 %tmp_7_cast_mid2 to i11" [c_cnn/pool_core.cpp:26]   --->   Operation 38 'zext' 'tmp_7_cast_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_cast_mid2)   --->   "%tmp_8_mid1 = or i4 %tmp_7_mid1, 1" [c_cnn/pool_core.cpp:27]   --->   Operation 39 'or' 'tmp_8_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_8_cast_mid2 = select i1 %exitcond_mid, i4 %tmp_8_mid1, i4 %tmp_8_cast_mid" [c_cnn/pool_core.cpp:27]   --->   Operation 40 'select' 'tmp_8_cast_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8_cast_mid2_cast = zext i4 %tmp_8_cast_mid2 to i11" [c_cnn/pool_core.cpp:27]   --->   Operation 41 'zext' 'tmp_8_cast_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i5 %n_mid2 to i4" [c_cnn/pool_core.cpp:21]   --->   Operation 42 'trunc' 'tmp_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1, i3 0)" [c_cnn/pool_core.cpp:26]   --->   Operation 43 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%p_shl4_cast = zext i7 %p_shl4 to i8" [c_cnn/pool_core.cpp:26]   --->   Operation 44 'zext' 'p_shl4_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_2 = shl i5 %n_mid2, 1" [c_cnn/pool_core.cpp:26]   --->   Operation 45 'shl' 'tmp_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%p_shl5_cast = zext i5 %tmp_2 to i8" [c_cnn/pool_core.cpp:26]   --->   Operation 46 'zext' 'p_shl5_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_9 = add i8 %p_shl4_cast, %p_shl5_cast" [c_cnn/pool_core.cpp:26]   --->   Operation 47 'add' 'tmp_9' <Predicate = (!exitcond_flatten2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.91ns)   --->   "%tmp_10 = add i8 %tmp_4_cast_mid2, %tmp_9" [c_cnn/pool_core.cpp:26]   --->   Operation 48 'add' 'tmp_10' <Predicate = (!exitcond_flatten2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_10, i3 0)" [c_cnn/pool_core.cpp:26]   --->   Operation 49 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_10, i1 false)" [c_cnn/pool_core.cpp:26]   --->   Operation 50 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3 to i11" [c_cnn/pool_core.cpp:26]   --->   Operation 51 'zext' 'p_shl3_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%tmp_11 = add i11 %p_shl2, %p_shl3_cast" [c_cnn/pool_core.cpp:26]   --->   Operation 52 'add' 'tmp_11' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%tmp_12 = add i11 %tmp_7_cast_mid2_cast, %tmp_11" [c_cnn/pool_core.cpp:26]   --->   Operation 53 'add' 'tmp_12' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = zext i11 %tmp_12 to i64" [c_cnn/pool_core.cpp:26]   --->   Operation 54 'zext' 'tmp_13' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1600 x float]* %in_r, i64 0, i64 %tmp_13" [c_cnn/pool_core.cpp:26]   --->   Operation 55 'getelementptr' 'in_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%max_val = load float* %in_addr, align 4" [c_cnn/pool_core.cpp:26]   --->   Operation 56 'load' 'max_val' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 57 [1/1] (1.63ns)   --->   "%tmp_14 = add i11 %tmp_8_cast_mid2_cast, %tmp_11" [c_cnn/pool_core.cpp:27]   --->   Operation 57 'add' 'tmp_14' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_15 = zext i11 %tmp_14 to i64" [c_cnn/pool_core.cpp:27]   --->   Operation 58 'zext' 'tmp_15' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [1600 x float]* %in_r, i64 0, i64 %tmp_15" [c_cnn/pool_core.cpp:27]   --->   Operation 59 'getelementptr' 'in_addr_4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%in_load_1 = load float* %in_addr_4, align 4" [c_cnn/pool_core.cpp:27]   --->   Operation 60 'load' 'in_load_1' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 61 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_16 = add i8 %tmp_5_cast_mid2, %tmp_9" [c_cnn/pool_core.cpp:28]   --->   Operation 61 'add' 'tmp_16' <Predicate = (!exitcond_flatten2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_16, i3 0)" [c_cnn/pool_core.cpp:28]   --->   Operation 62 'bitconcatenate' 'p_shl' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_16, i1 false)" [c_cnn/pool_core.cpp:28]   --->   Operation 63 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1 to i11" [c_cnn/pool_core.cpp:28]   --->   Operation 64 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.63ns)   --->   "%tmp_17 = add i11 %p_shl, %p_shl1_cast" [c_cnn/pool_core.cpp:28]   --->   Operation 65 'add' 'tmp_17' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.63ns)   --->   "%tmp_18 = add i11 %tmp_7_cast_mid2_cast, %tmp_17" [c_cnn/pool_core.cpp:28]   --->   Operation 66 'add' 'tmp_18' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.63ns)   --->   "%tmp_20 = add i11 %tmp_8_cast_mid2_cast, %tmp_17" [c_cnn/pool_core.cpp:29]   --->   Operation 67 'add' 'tmp_20' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.91ns)   --->   "%indvar_flatten_op = add i8 1, %indvar_flatten"   --->   Operation 68 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.24ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op"   --->   Operation 69 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 13.9>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%max_val = load float* %in_addr, align 4" [c_cnn/pool_core.cpp:26]   --->   Operation 70 'load' 'max_val' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%in_load_1 = load float* %in_addr_4, align 4" [c_cnn/pool_core.cpp:27]   --->   Operation 71 'load' 'in_load_1' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_19 = zext i11 %tmp_18 to i64" [c_cnn/pool_core.cpp:28]   --->   Operation 72 'zext' 'tmp_19' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [1600 x float]* %in_r, i64 0, i64 %tmp_19" [c_cnn/pool_core.cpp:28]   --->   Operation 73 'getelementptr' 'in_addr_5' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%in_load_2 = load float* %in_addr_5, align 4" [c_cnn/pool_core.cpp:28]   --->   Operation 74 'load' 'in_load_2' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 75 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %in_load_1, %max_val" [c_cnn/pool_core.cpp:34]   --->   Operation 75 'fcmp' 'tmp_22' <Predicate = (!exitcond_flatten2)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.69ns)   --->   "%max_val_1 = select i1 %tmp_22, i11 %tmp_14, i11 %tmp_12" [c_cnn/pool_core.cpp:34]   --->   Operation 76 'select' 'max_val_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%max_val_1_cast = zext i11 %max_val_1 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 77 'zext' 'max_val_1_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr [1600 x float]* %in_r, i64 0, i64 %max_val_1_cast" [c_cnn/pool_core.cpp:27]   --->   Operation 78 'getelementptr' 'in_addr_7' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%max_val_7 = load float* %in_addr_7, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 79 'load' 'max_val_7' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 4 <SV = 3> <Delay = 13.9>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%in_load_2 = load float* %in_addr_5, align 4" [c_cnn/pool_core.cpp:28]   --->   Operation 80 'load' 'in_load_2' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_21 = zext i11 %tmp_20 to i64" [c_cnn/pool_core.cpp:29]   --->   Operation 81 'zext' 'tmp_21' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [1600 x float]* %in_r, i64 0, i64 %tmp_21" [c_cnn/pool_core.cpp:29]   --->   Operation 82 'getelementptr' 'in_addr_6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%in_load_3 = load float* %in_addr_6, align 4" [c_cnn/pool_core.cpp:29]   --->   Operation 83 'load' 'in_load_3' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%max_val_7 = load float* %in_addr_7, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 84 'load' 'max_val_7' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 85 [1/1] (6.78ns)   --->   "%tmp_26_1 = fcmp ogt float %in_load_2, %max_val_7" [c_cnn/pool_core.cpp:34]   --->   Operation 85 'fcmp' 'tmp_26_1' <Predicate = (!exitcond_flatten2)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.69ns)   --->   "%max_val_4 = select i1 %tmp_26_1, i11 %tmp_18, i11 %max_val_1" [c_cnn/pool_core.cpp:34]   --->   Operation 86 'select' 'max_val_4' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%max_val_4_cast = zext i11 %max_val_4 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 87 'zext' 'max_val_4_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%in_addr_8 = getelementptr [1600 x float]* %in_r, i64 0, i64 %max_val_4_cast" [c_cnn/pool_core.cpp:28]   --->   Operation 88 'getelementptr' 'in_addr_8' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%max_val_8 = load float* %in_addr_8, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 89 'load' 'max_val_8' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 13.9>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%i_cast9_mid2 = zext i3 %i_cast9_mid2_v to i7" [c_cnn/pool_core.cpp:15]   --->   Operation 90 'zext' 'i_cast9_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%n_cast7 = zext i5 %n_mid2 to i7" [c_cnn/pool_core.cpp:21]   --->   Operation 91 'zext' 'n_cast7' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%in_load_3 = load float* %in_addr_6, align 4" [c_cnn/pool_core.cpp:29]   --->   Operation 92 'load' 'in_load_3' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%max_val_8 = load float* %in_addr_8, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 93 'load' 'max_val_8' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 94 [1/1] (6.78ns)   --->   "%tmp_26_2 = fcmp ogt float %in_load_3, %max_val_8" [c_cnn/pool_core.cpp:34]   --->   Operation 94 'fcmp' 'tmp_26_2' <Predicate = (!exitcond_flatten2)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.69ns)   --->   "%max_val_5 = select i1 %tmp_26_2, i11 %tmp_20, i11 %max_val_4" [c_cnn/pool_core.cpp:34]   --->   Operation 95 'select' 'max_val_5' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%max_val_5_cast = zext i11 %max_val_5 to i64" [c_cnn/pool_core.cpp:34]   --->   Operation 96 'zext' 'max_val_5_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%in_addr_9 = getelementptr [1600 x float]* %in_r, i64 0, i64 %max_val_5_cast" [c_cnn/pool_core.cpp:29]   --->   Operation 97 'getelementptr' 'in_addr_9' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%max_val_9 = load float* %in_addr_9, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 98 'load' 'max_val_9' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_1, i2 0)" [c_cnn/pool_core.cpp:39]   --->   Operation 99 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i7" [c_cnn/pool_core.cpp:39]   --->   Operation 100 'zext' 'p_shl7_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i7 %i_cast9_mid2, %p_shl7_cast" [c_cnn/pool_core.cpp:15]   --->   Operation 101 'add' 'tmp3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp5 = add i7 %n_cast7, %tmp3" [c_cnn/pool_core.cpp:21]   --->   Operation 102 'add' 'tmp5' <Predicate = (!exitcond_flatten2)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (1.78ns)   --->   "%n_1 = add i5 1, %n_mid2" [c_cnn/pool_core.cpp:21]   --->   Operation 103 'add' 'n_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.95>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%j_cast8_mid2_cast = zext i3 %j_cast8_mid2 to i9" [c_cnn/pool_core.cpp:21]   --->   Operation 104 'zext' 'j_cast8_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str310)" [c_cnn/pool_core.cpp:21]   --->   Operation 105 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str18) nounwind" [c_cnn/pool_core.cpp:23]   --->   Operation 106 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 107 [1/2] (3.25ns)   --->   "%max_val_9 = load float* %in_addr_9, align 4" [c_cnn/pool_core.cpp:34]   --->   Operation 107 'load' 'max_val_9' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i7 %tmp5 to i9" [c_cnn/pool_core.cpp:21]   --->   Operation 108 'zext' 'tmp5_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp5, i2 0)" [c_cnn/pool_core.cpp:21]   --->   Operation 109 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i9 %j_cast8_mid2_cast, %p_shl6" [c_cnn/pool_core.cpp:39]   --->   Operation 110 'add' 'tmp4' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_23 = add i9 %tmp5_cast, %tmp4" [c_cnn/pool_core.cpp:39]   --->   Operation 111 'add' 'tmp_23' <Predicate = (!exitcond_flatten2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24 = zext i9 %tmp_23 to i64" [c_cnn/pool_core.cpp:39]   --->   Operation 112 'zext' 'tmp_24' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [400 x float]* %output_r, i64 0, i64 %tmp_24" [c_cnn/pool_core.cpp:39]   --->   Operation 113 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (3.25ns)   --->   "store float %max_val_9, float* %output_addr, align 4" [c_cnn/pool_core.cpp:39]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str310, i32 %tmp_s)" [c_cnn/pool_core.cpp:41]   --->   Operation 115 'specregionend' 'empty' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 116 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [c_cnn/pool_core.cpp:44]   --->   Operation 117 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next2') [5]  (1.77 ns)

 <State 2>: 14.1ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [7]  (0 ns)
	'icmp' operation ('exitcond_flatten') [16]  (1.55 ns)
	'xor' operation ('not_exitcond_flatten', c_cnn/pool_core.cpp:21) [27]  (0 ns)
	'and' operation ('exitcond_mid', c_cnn/pool_core.cpp:21) [29]  (0.978 ns)
	'or' operation ('tmp', c_cnn/pool_core.cpp:21) [31]  (0 ns)
	'select' operation ('n_mid2', c_cnn/pool_core.cpp:21) [32]  (1.22 ns)
	'add' operation ('tmp_9', c_cnn/pool_core.cpp:26) [49]  (1.87 ns)
	'add' operation ('tmp_10', c_cnn/pool_core.cpp:26) [50]  (1.92 ns)
	'add' operation ('tmp_11', c_cnn/pool_core.cpp:26) [54]  (1.64 ns)
	'add' operation ('tmp_12', c_cnn/pool_core.cpp:26) [55]  (1.64 ns)
	'getelementptr' operation ('in_addr', c_cnn/pool_core.cpp:26) [57]  (0 ns)
	'load' operation ('max_val', c_cnn/pool_core.cpp:26) on array 'in_r' [58]  (3.25 ns)

 <State 3>: 14ns
The critical path consists of the following:
	'load' operation ('max_val', c_cnn/pool_core.cpp:26) on array 'in_r' [58]  (3.25 ns)
	'fcmp' operation ('tmp_22', c_cnn/pool_core.cpp:34) [76]  (6.79 ns)
	'select' operation ('max_val_1', c_cnn/pool_core.cpp:34) [77]  (0.692 ns)
	'getelementptr' operation ('in_addr_7', c_cnn/pool_core.cpp:27) [79]  (0 ns)
	'load' operation ('max_val', c_cnn/pool_core.cpp:34) on array 'in_r' [80]  (3.25 ns)

 <State 4>: 14ns
The critical path consists of the following:
	'load' operation ('in_load_2', c_cnn/pool_core.cpp:28) on array 'in_r' [71]  (3.25 ns)
	'fcmp' operation ('tmp_26_1', c_cnn/pool_core.cpp:34) [81]  (6.79 ns)
	'select' operation ('max_val_4', c_cnn/pool_core.cpp:34) [82]  (0.692 ns)
	'getelementptr' operation ('in_addr_8', c_cnn/pool_core.cpp:28) [84]  (0 ns)
	'load' operation ('max_val', c_cnn/pool_core.cpp:34) on array 'in_r' [85]  (3.25 ns)

 <State 5>: 14ns
The critical path consists of the following:
	'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' [75]  (3.25 ns)
	'fcmp' operation ('tmp_26_2', c_cnn/pool_core.cpp:34) [86]  (6.79 ns)
	'select' operation ('max_val_5', c_cnn/pool_core.cpp:34) [87]  (0.692 ns)
	'getelementptr' operation ('in_addr_9', c_cnn/pool_core.cpp:29) [89]  (0 ns)
	'load' operation ('max_val', c_cnn/pool_core.cpp:34) on array 'in_r' [90]  (3.25 ns)

 <State 6>: 6.95ns
The critical path consists of the following:
	'add' operation ('tmp4', c_cnn/pool_core.cpp:39) [97]  (0 ns)
	'add' operation ('tmp_23', c_cnn/pool_core.cpp:39) [98]  (3.7 ns)
	'getelementptr' operation ('output_addr', c_cnn/pool_core.cpp:39) [100]  (0 ns)
	'store' operation (c_cnn/pool_core.cpp:39) of variable 'max_val', c_cnn/pool_core.cpp:34 on array 'output_r' [101]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
