   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"lpc177x_8x_i2c.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_EnableIRQ:
  23              	.LFB40:
  24              		.file 1 "D:\\workspace_gnu\\RTT_Demo0\\src\\lib\\lpc177x_8x\\Core\\CMSIS\\Include/core_cm3.h"
   1:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /**************************************************************************//**
   2:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * @file     core_cm3.h
   3:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * @version  V2.10
   5:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * @date     19. July 2011
   6:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  *
   7:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * @note
   8:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  *
  10:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * @par
  11:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  *
  15:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * @par
  16:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  *
  22:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  ******************************************************************************/
  23:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if defined ( __ICCARM__ )
  24:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
  26:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  27:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #ifdef __cplusplus
  28:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  extern "C" {
  29:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
  30:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  31:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  34:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  35:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \mainpage CMSIS Cortex-M3
  36:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  37:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   It consists of:
  39:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  40:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****      - Cortex-M Core Register Definitions
  41:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****      - Cortex-M functions
  42:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****      - Cortex-M instructions
  43:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  44:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   The CMSIS Cortex-M3 Core Peripheral Access Layer contains C and assembly functions that ease
  45:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   access to the Cortex-M Core
  46:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
  47:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  48:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  49:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   * @ingroup CMSIS_Core
  50:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   
  52:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  55:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****      Unions are used for effective representation of core registers.
  57:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****    
  58:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****      Function-like macros are used to allow more efficient code. 
  60:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  61:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
  62:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  63:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  64:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*******************************************************************************
  65:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  *                 CMSIS definitions
  66:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  ******************************************************************************/
  67:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   * @ingroup CMSIS_Core
  69:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  70:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****    - CMSIS version number
  71:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****    - Cortex-M core
  72:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****    - Cortex-M core Revision Number
  73:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
  74:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
  75:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  76:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*  CMSIS CM3 definitions */
  77:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  78:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  79:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  80:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  81:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  82:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  83:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  84:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if   defined ( __CC_ARM )
  85:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  86:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  87:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  88:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
  89:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  90:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  91:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  92:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #elif defined ( __GNUC__ )
  93:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
  96:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #elif defined ( __TASKING__ )
  97:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  98:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  99:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 100:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 101:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 102:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 103:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define __FPU_USED       0
 104:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 105:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if defined ( __CC_ARM )
 106:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #if defined __TARGET_FPU_VFP
 107:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 108:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #endif
 109:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
 110:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #if defined __ARMVFP__
 111:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 112:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #endif
 113:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 114:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #elif defined ( __GNUC__ )
 115:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 116:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 117:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #endif
 118:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 119:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #elif defined ( __TASKING__ )
 120:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     /* add preprocessor checks */
 121:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 122:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 123:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 124:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #include "core_cmInstr.h"                /*!< Core Instruction Access                         */
 125:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #include "core_cmFunc.h"                 /*!< Core Function Access                            */
 126:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 127:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 128:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 129:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #ifndef __CMSIS_GENERIC
 130:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 131:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 132:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 133:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 134:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* check device defines and use defaults */
 135:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 136:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #ifndef __CM3_REV
 137:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #define __CM3_REV               0x0200
 138:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 139:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #endif
 140:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 141:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #ifndef __MPU_PRESENT
 142:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #define __MPU_PRESENT             0
 143:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 144:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #endif
 145:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 146:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 147:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 148:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 149:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #endif
 150:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 151:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 152:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #define __Vendor_SysTickConfig    0
 153:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 154:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #endif
 155:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 156:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 157:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 158:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #ifdef __cplusplus
 159:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 160:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #else
 161:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 162:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 163:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 164:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 165:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 166:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_core_definitions */
 167:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 168:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 169:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 170:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*******************************************************************************
 171:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  *                 Register Abstraction
 172:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  ******************************************************************************/
 173:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 174:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   * @ingroup CMSIS_Core
 175:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Core Register contain:
 176:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core Register
 177:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core NVIC Register
 178:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core SCB Register
 179:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core SysTick Register
 180:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core Debug Register
 181:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core MPU Register
 182:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** */
 183:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 184:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 185:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_CORE CMSIS Core
 186:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M Core Registers
 187:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 188:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 189:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 190:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 191:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 192:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef union
 193:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 194:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   struct
 195:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   {
 196:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if (__CORTEX_M != 0x04)
 197:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 198:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #else
 199:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 200:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 201:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 202:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 203:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 204:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 205:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 206:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 207:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 208:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 209:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 210:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } APSR_Type;
 211:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 212:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 213:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 214:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 215:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef union
 216:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 217:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   struct
 218:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   {
 219:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 220:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 221:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 222:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 223:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } IPSR_Type;
 224:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 225:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 226:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 227:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 228:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef union
 229:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 230:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   struct
 231:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   {
 232:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 233:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if (__CORTEX_M != 0x04)
 234:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 235:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #else
 236:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 237:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 238:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 239:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 240:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 241:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 242:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 243:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 244:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 245:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 246:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 247:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } xPSR_Type;
 250:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 251:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 252:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 253:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 254:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef union
 255:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 256:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   struct
 257:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   {
 258:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 259:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 260:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 261:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 262:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 263:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 264:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } CONTROL_Type;
 265:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 266:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_CORE */
 267:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 268:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 269:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 270:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 271:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M NVIC Registers
 272:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 273:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 274:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 275:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 276:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 277:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef struct
 278:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 279:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 280:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED0[24];
 281:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 282:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RSERVED1[24];
 283:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 284:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED2[24];
 285:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 286:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED3[24];
 287:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 288:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED4[56];
 289:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 290:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED5[644];
 291:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 292:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** }  NVIC_Type;
 293:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 294:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 295:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 296:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 297:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 298:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_NVIC */
 299:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 300:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 301:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 302:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_SCB CMSIS SCB
 303:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M System Control Block Registers
 304:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 305:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 306:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 307:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 308:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 309:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef struct
 310:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 311:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 312:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 313:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 314:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 315:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 316:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 317:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 318:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 319:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 320:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 321:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 322:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 323:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 324:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 325:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 326:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 327:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 328:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 329:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 330:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED0[5];
 331:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 332:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } SCB_Type;
 333:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 334:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB CPUID Register Definitions */
 335:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 336:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 337:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 338:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 339:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 340:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 341:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 342:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 343:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 344:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 345:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 346:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 347:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 348:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 349:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 350:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 351:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 352:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 353:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 354:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 355:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 356:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 357:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 358:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 359:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 360:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 361:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 362:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 363:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 364:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 365:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 366:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 367:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 368:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 369:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 370:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 371:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 372:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 373:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 374:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 375:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 376:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 377:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 378:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 379:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 380:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 381:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 382:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 383:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 384:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 385:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 386:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 387:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 388:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 389:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 390:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 391:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 392:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 393:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 394:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 395:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 396:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 397:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 398:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 399:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 400:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 401:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 402:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 403:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 404:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 405:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 406:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 407:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB System Control Register Definitions */
 408:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 409:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 410:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 411:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 412:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 413:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 414:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 415:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 416:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 417:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 418:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 419:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 420:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 421:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 422:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 423:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 424:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 425:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 426:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 427:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 428:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 429:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 430:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 431:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 432:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 433:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 434:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 435:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 436:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 437:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 438:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 439:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 440:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 441:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 442:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 443:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 444:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 445:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 446:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 447:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 448:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 449:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 450:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 451:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 452:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 453:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 454:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 455:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 456:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 457:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 458:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 459:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 460:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 461:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 462:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 463:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 464:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 465:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 466:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 467:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 468:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 469:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 470:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 471:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 472:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 473:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 474:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 475:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 476:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 477:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 478:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 479:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 480:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 481:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 482:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 483:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 484:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 485:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 486:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 487:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 488:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 489:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 490:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 491:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 492:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 493:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 494:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 495:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 496:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 497:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 498:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 499:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 500:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 501:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 502:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 503:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 504:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 505:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 506:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 507:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 508:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 509:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 510:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 511:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 512:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 513:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 514:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 515:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_SCB */
 516:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 517:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 518:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 519:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 520:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 521:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 522:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 523:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 524:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 525:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 526:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef struct
 527:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 528:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED0[1];
 529:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 530:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 531:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 532:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #else
 533:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED1[1];
 534:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 535:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } SCnSCB_Type;
 536:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 537:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 538:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 539:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 540:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 541:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* Auxiliary Control Register Definitions */
 542:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 543:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 544:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 545:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 546:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 547:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 548:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 549:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 550:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 551:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 552:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 553:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 554:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 555:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 556:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 557:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M System Timer Registers
 558:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 559:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 560:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 561:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 562:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 563:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef struct
 564:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 565:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 566:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 567:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 568:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 569:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } SysTick_Type;
 570:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 571:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 572:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 573:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 574:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 575:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 576:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 577:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 578:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 579:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 580:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 581:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 582:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 583:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 584:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SysTick Reload Register Definitions */
 585:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 586:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 587:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 588:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SysTick Current Register Definitions */
 589:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 590:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 591:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 592:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* SysTick Calibration Register Definitions */
 593:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 594:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 595:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 596:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 597:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 598:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 599:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 600:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 601:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 602:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_SysTick */
 603:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 604:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 605:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 606:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_ITM CMSIS ITM
 607:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 608:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 609:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 610:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 611:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 612:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 613:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef struct
 614:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 615:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __O  union
 616:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   {
 617:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 618:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 619:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 620:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 621:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED0[864];
 622:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 623:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED1[15];
 624:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 625:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED2[15];
 626:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 627:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } ITM_Type;
 628:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 629:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 630:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 631:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 632:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 633:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* ITM Trace Control Register Definitions */
 634:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 635:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 636:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 637:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 638:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 639:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 640:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 641:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 642:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 643:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 644:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 645:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 646:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 647:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 648:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 649:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 650:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 651:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 652:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 653:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 654:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 655:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 656:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 657:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 658:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 659:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 660:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 661:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 662:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 663:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 664:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
 665:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 666:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_MPU CMSIS MPU
 667:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 668:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 669:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 670:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 671:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 672:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 673:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef struct
 674:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 675:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 676:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 677:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 678:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 679:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 680:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 681:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 682:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 683:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 684:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 685:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 686:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } MPU_Type;
 687:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 688:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* MPU Type Register */
 689:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 690:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 691:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 692:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 693:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 694:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 695:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 696:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 697:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 698:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* MPU Control Register */
 699:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 700:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 701:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 702:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 703:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 704:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 705:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 706:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 707:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 708:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* MPU Region Number Register */
 709:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 710:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 711:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 712:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* MPU Region Base Address Register */
 713:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 714:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 715:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 716:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 717:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 718:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 719:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 720:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 721:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 722:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* MPU Region Attribute and Size Register */
 723:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 724:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 725:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 726:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 727:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 728:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 729:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 730:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 731:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 732:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 733:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 734:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 735:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_MPU */
 736:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 737:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 738:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 739:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 740:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 741:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M Core Debug Registers
 742:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 743:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 744:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 745:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 746:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 747:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** typedef struct
 748:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 749:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 750:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 751:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 752:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 753:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** } CoreDebug_Type;
 754:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 755:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* Debug Halting Control and Status Register */
 756:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 757:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 758:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 759:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 760:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 761:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 762:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 763:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 764:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 765:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 766:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 767:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 768:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 769:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 770:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 771:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 772:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 773:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 774:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 775:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 776:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 777:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 778:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 779:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 780:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 781:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 782:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 783:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 784:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 785:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 786:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 787:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 788:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 789:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 790:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 791:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 792:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* Debug Core Register Selector Register */
 793:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 794:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 795:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 796:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 797:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 798:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 799:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* Debug Exception and Monitor Control Register */
 800:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 801:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 802:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 803:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 804:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 805:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 806:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 807:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 808:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 809:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 810:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 811:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 812:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 813:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 814:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 815:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 816:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 817:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 818:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 819:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 820:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 821:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 822:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 823:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 824:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 825:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 826:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 827:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 828:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 829:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 830:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 831:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 832:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 833:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 834:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 835:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 836:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 837:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 838:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 839:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
 840:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 841:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 842:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 843:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 844:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 845:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 846:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 847:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 848:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 849:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 850:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 851:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 852:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 853:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 854:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 855:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 856:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 857:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 858:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 859:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 860:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 861:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
 862:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 863:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 864:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** #endif
 865:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 866:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*@} */
 867:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 868:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 869:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 870:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /*******************************************************************************
 871:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  *                Hardware Abstraction Layer
 872:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  ******************************************************************************/
 873:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
 874:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   * @ingroup CMSIS_Core
 875:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Core Function Interface contains:
 876:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core NVIC Functions
 877:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core SysTick Functions
 878:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core Debug Functions
 879:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   - Core Register Access Functions
 880:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** */
 881:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 882:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 883:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 884:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /* ##########################   NVIC functions  #################################### */
 885:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 886:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
 887:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   @{
 888:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 889:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 890:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Set Priority Grouping
 891:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 892:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   This function sets the priority grouping field using the required unlock sequence.
 893:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
 894:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Only values from 0..7 are used.
 895:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   In case of a conflict between priority grouping and available
 896:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 897:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 898:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field
 899:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 900:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 901:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 902:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   uint32_t reg_value;
 903:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
 904:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 905:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 906:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
 907:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   reg_value  =  (reg_value                                 |
 908:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 909:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
 910:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   SCB->AIRCR =  reg_value;
 911:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** }
 912:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 913:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 914:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Get Priority Grouping
 915:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 916:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
 917:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
 918:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 919:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \return                Priority grouping field
 920:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 921:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
 922:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
 923:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
 924:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** }
 925:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 926:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 927:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Enable External Interrupt
 928:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 929:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
 930:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     The interrupt number cannot be a negative value.
 931:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 932:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to enable
 933:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 934:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 935:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
  25              		.loc 1 935 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
 936:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  42              		.loc 1 936 0
  43 000a 094B     		ldr	r3, .L2
  44 000c 97F90720 		ldrsb	r2, [r7, #7]
  45 0010 4FEA5212 		lsr	r2, r2, #5
  46 0014 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  47 0016 01F01F01 		and	r1, r1, #31
  48 001a 4FF00100 		mov	r0, #1
  49 001e 00FA01F1 		lsl	r1, r0, r1
  50 0022 43F82210 		str	r1, [r3, r2, lsl #2]
 937:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** }
  51              		.loc 1 937 0
  52 0026 07F10C07 		add	r7, r7, #12
  53 002a BD46     		mov	sp, r7
  54 002c 80BC     		pop	{r7}
  55 002e 7047     		bx	lr
  56              	.L3:
  57              		.align	2
  58              	.L2:
  59 0030 00E100E0 		.word	-536813312
  60              		.cfi_endproc
  61              	.LFE40:
  63              		.align	2
  64              		.thumb
  65              		.thumb_func
  67              	NVIC_DisableIRQ:
  68              	.LFB41:
 938:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 939:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 940:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** /** \brief  Disable External Interrupt
 941:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 942:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
 943:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     The interrupt number cannot be a negative value.
 944:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** 
 945:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to disable
 946:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****  */
 947:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 948:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** {
  69              		.loc 1 948 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 8
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0034 80B4     		push	{r7}
  75              	.LCFI3:
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 7, -4
  78 0036 83B0     		sub	sp, sp, #12
  79              	.LCFI4:
  80              		.cfi_def_cfa_offset 16
  81 0038 00AF     		add	r7, sp, #0
  82              	.LCFI5:
  83              		.cfi_def_cfa_register 7
  84 003a 0346     		mov	r3, r0
  85 003c FB71     		strb	r3, [r7, #7]
 949:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  86              		.loc 1 949 0
  87 003e 0A4B     		ldr	r3, .L5
  88 0040 97F90720 		ldrsb	r2, [r7, #7]
  89 0044 4FEA5212 		lsr	r2, r2, #5
  90 0048 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  91 004a 01F01F01 		and	r1, r1, #31
  92 004e 4FF00100 		mov	r0, #1
  93 0052 00FA01F1 		lsl	r1, r0, r1
  94 0056 02F12002 		add	r2, r2, #32
  95 005a 43F82210 		str	r1, [r3, r2, lsl #2]
 950:D:\workspace_gnu\RTT_Demo0\src\lib\lpc177x_8x\Core\CMSIS\Include\core_cm3.h **** }
  96              		.loc 1 950 0
  97 005e 07F10C07 		add	r7, r7, #12
  98 0062 BD46     		mov	sp, r7
  99 0064 80BC     		pop	{r7}
 100 0066 7047     		bx	lr
 101              	.L6:
 102              		.align	2
 103              	.L5:
 104 0068 00E100E0 		.word	-536813312
 105              		.cfi_endproc
 106              	.LFE41:
 108              		.bss
 109              		.align	2
 110              	i2cdat:
 111 0000 00000000 		.space	24
 111      00000000 
 111      00000000 
 111      00000000 
 111      00000000 
 112              		.align	2
 113              	I2C_MasterComplete:
 114 0018 00000000 		.space	12
 114      00000000 
 114      00000000 
 115              		.align	2
 116              	I2C_SlaveComplete:
 117 0024 00000000 		.space	12
 117      00000000 
 117      00000000 
 118              		.align	2
 119              	I2C_MonitorBufferIndex:
 120 0030 00000000 		.space	4
 121              		.text
 122              		.align	2
 123              		.thumb
 124              		.thumb_func
 126              	I2C_GetPointer:
 127              	.LFB55:
 128              		.file 2 "../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c"
   1:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /**********************************************************************
   2:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * $Id$      lpc177x_8x_i2c.c            2011-06-02
   3:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** *//**
   4:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * @file     lpc177x_8x_i2c.c
   5:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * @brief    Contains all functions support for I2C firmware library
   6:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** *           on LPC177x_8x
   7:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * @version  1.0
   8:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * @date     02. June. 2011
   9:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * @author   NXP MCU SW Application Team
  10:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * 
  11:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * Copyright(C) 2011, NXP Semiconductor
  12:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * All rights reserved.
  13:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** *
  14:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** ***********************************************************************
  15:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * Software that is described herein is for illustrative purposes only
  16:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * which provides customers with programming information regarding the
  17:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * products. This software is supplied "AS IS" without any warranties.
  18:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * NXP Semiconductors assumes no responsibility or liability for the
  19:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * use of the software, conveys no license or title under any patent,
  20:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * copyright, or mask work right to the product. NXP Semiconductors
  21:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * reserves the right to make changes in the software without
  22:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * notification. NXP Semiconductors also make no representation or
  23:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * warranty that such application will be suitable for the specified
  24:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * use without further testing or modification.
  25:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * Permission to use, copy, modify, and distribute this software and its
  26:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * documentation is hereby granted, under NXP Semiconductors'
  27:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * relevant copyright in the software, without fee, provided that it
  28:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * is used in conjunction with NXP Semiconductors microcontrollers.  This
  29:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * copyright, permission, and disclaimer notice must appear in all copies of
  30:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** * this code.
  31:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** **********************************************************************/
  32:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  33:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Peripheral group ----------------------------------------------------------- */
  34:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /** @addtogroup I2C
  35:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @{
  36:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  */
  37:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #ifdef __BUILD_WITH_EXAMPLE__
  38:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #include "lpc177x_8x_libcfg.h"
  39:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #else
  40:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #include "lpc177x_8x_libcfg_default.h"
  41:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #endif /* __BUILD_WITH_EXAMPLE__ */
  42:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #ifdef _I2C
  43:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  44:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Includes ------------------------------------------------------------------- */
  45:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #include "lpc177x_8x_i2c.h"
  46:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #include "lpc177x_8x_clkpwr.h"
  47:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** #include "lpc177x_8x_pinsel.h"
  48:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  49:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Private Types -------------------------------------------------------------- */
  50:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /** @defgroup I2C_Private_Types I2C Private Types
  51:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @{
  52:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  */
  53:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  54:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /**
  55:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief I2C device configuration structure type
  56:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  */
  57:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** typedef struct
  58:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
  59:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****   uint32_t      txrx_setup;                         /* Transmission setup */
  60:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****   int32_t        dir;                                /* Current direction phase, 0 - write, 1 - rea
  61:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** } I2C_CFG_T;
  62:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  63:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /**
  64:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @}
  65:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  */
  66:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  67:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Private Variables ---------------------------------------------------------- */
  68:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /**
  69:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief II2C driver data for I2C0, I2C1 and I2C2
  70:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  */
  71:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static I2C_CFG_T i2cdat[3];
  72:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  73:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_MasterComplete[3];
  74:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_SlaveComplete[3];
  75:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  76:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_MonitorBufferIndex;
  77:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  78:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Private Functions ---------------------------------------------------------- */
  79:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  80:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Get pointer to expected I2C */
  81:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static LPC_I2C_TypeDef* I2C_GetPointer(en_I2C_unitId compId);
  82:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  83:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Generate a start condition on I2C bus (in master mode only) */
  84:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_Start (LPC_I2C_TypeDef *I2Cx, I2C_TRANSFER_OPT_Type Opt);
  85:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  86:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Generate a stop condition on I2C bus (in master mode only) */
  87:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static void I2C_Stop (LPC_I2C_TypeDef *I2Cx, I2C_TRANSFER_OPT_Type Opt);
  88:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  89:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* I2C send byte subroutine */
  90:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_SendByte (LPC_I2C_TypeDef *I2Cx, uint8_t databyte);
  91:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  92:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* I2C get byte subroutine */
  93:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_GetByte (LPC_I2C_TypeDef *I2Cx, uint8_t *retdat, Bool ack);
  94:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  95:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* I2C set clock (hz) */
  96:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static void I2C_SetClock (LPC_I2C_TypeDef *I2Cx, uint32_t target_clock);
  97:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
  98:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*--------------------------------------------------------------------------------*/
  99:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 100:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /********************************************************************//**
 101:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Convert from I2C peripheral to number
 102:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx: I2C peripheral selected, should be:
 103:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C0
 104:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 105:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 106:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         I2C number, could be: 0..2
 107:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *********************************************************************/
 108:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static LPC_I2C_TypeDef* I2C_GetPointer(en_I2C_unitId compId)
 109:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 129              		.loc 2 109 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 16
 132              		@ frame_needed = 1, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 134 006c 80B4     		push	{r7}
 135              	.LCFI6:
 136              		.cfi_def_cfa_offset 4
 137              		.cfi_offset 7, -4
 138 006e 85B0     		sub	sp, sp, #20
 139              	.LCFI7:
 140              		.cfi_def_cfa_offset 24
 141 0070 00AF     		add	r7, sp, #0
 142              	.LCFI8:
 143              		.cfi_def_cfa_register 7
 144 0072 0346     		mov	r3, r0
 145 0074 FB71     		strb	r3, [r7, #7]
 110:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* pI2C;
 111:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 112:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     switch (compId)
 146              		.loc 2 112 0
 147 0076 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 148 0078 012B     		cmp	r3, #1
 149 007a 06D0     		beq	.L10
 150 007c 022B     		cmp	r3, #2
 151 007e 07D0     		beq	.L11
 152 0080 002B     		cmp	r3, #0
 153 0082 08D1     		bne	.L14
 154              	.L9:
 113:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 114:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_0:
 115:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             pI2C = LPC_I2C0;
 155              		.loc 2 115 0
 156 0084 094B     		ldr	r3, .L15
 157 0086 FB60     		str	r3, [r7, #12]
 116:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 158              		.loc 2 116 0
 159 0088 09E0     		b	.L12
 160              	.L10:
 117:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 118:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_1:
 119:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             pI2C = LPC_I2C1;
 161              		.loc 2 119 0
 162 008a 094B     		ldr	r3, .L15+4
 163 008c FB60     		str	r3, [r7, #12]
 120:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 164              		.loc 2 120 0
 165 008e 06E0     		b	.L12
 166              	.L11:
 121:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 122:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_2:
 123:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             pI2C = LPC_I2C2;
 167              		.loc 2 123 0
 168 0090 084B     		ldr	r3, .L15+8
 169 0092 FB60     		str	r3, [r7, #12]
 124:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 170              		.loc 2 124 0
 171 0094 03E0     		b	.L12
 172              	.L14:
 125:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 126:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         default:
 127:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             pI2C = NULL;
 173              		.loc 2 127 0
 174 0096 4FF00003 		mov	r3, #0
 175 009a FB60     		str	r3, [r7, #12]
 128:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 176              		.loc 2 128 0
 177 009c 00BF     		nop
 178              	.L12:
 129:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 130:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 131:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return pI2C;
 179              		.loc 2 131 0
 180 009e FB68     		ldr	r3, [r7, #12]
 132:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 181              		.loc 2 132 0
 182 00a0 1846     		mov	r0, r3
 183 00a2 07F11407 		add	r7, r7, #20
 184 00a6 BD46     		mov	sp, r7
 185 00a8 80BC     		pop	{r7}
 186 00aa 7047     		bx	lr
 187              	.L16:
 188              		.align	2
 189              	.L15:
 190 00ac 00C00140 		.word	1073856512
 191 00b0 00C00540 		.word	1074118656
 192 00b4 00000A40 		.word	1074397184
 193              		.cfi_endproc
 194              	.LFE55:
 196              		.align	2
 197              		.thumb
 198              		.thumb_func
 200              	I2C_Start:
 201              	.LFB56:
 133:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 134:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 135:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /********************************************************************//**
 136:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Generate a start condition on I2C bus (in master mode only)
 137:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx: I2C peripheral selected, should be:
 138:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C0
 139:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 140:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 141:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    Opt      a I2C_TRANSFER_OPT_Type type that selected for
 142:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                     interrupt or polling mode.
 143:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       value of I2C status register after generate a start condition
 144:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *********************************************************************/
 145:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_Start (LPC_I2C_TypeDef *I2Cx, I2C_TRANSFER_OPT_Type Opt)
 146:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 202              		.loc 2 146 0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 207 00b8 80B4     		push	{r7}
 208              	.LCFI9:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 7, -4
 211 00ba 83B0     		sub	sp, sp, #12
 212              	.LCFI10:
 213              		.cfi_def_cfa_offset 16
 214 00bc 00AF     		add	r7, sp, #0
 215              	.LCFI11:
 216              		.cfi_def_cfa_register 7
 217 00be 7860     		str	r0, [r7, #4]
 218 00c0 0B46     		mov	r3, r1
 219 00c2 FB70     		strb	r3, [r7, #3]
 147:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Reset STA, STO, SI
 148:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = I2C_I2CONCLR_SIC|I2C_I2CONCLR_STOC|I2C_I2CONCLR_STAC;
 220              		.loc 2 148 0
 221 00c4 7B68     		ldr	r3, [r7, #4]
 222 00c6 4FF03802 		mov	r2, #56
 223 00ca 9A61     		str	r2, [r3, #24]
 149:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 150:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Enter to Master Transmitter mode
 151:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONSET = I2C_I2CONSET_STA;
 224              		.loc 2 151 0
 225 00cc 7B68     		ldr	r3, [r7, #4]
 226 00ce 4FF02002 		mov	r2, #32
 227 00d2 1A60     		str	r2, [r3, #0]
 152:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 153:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if(Opt == I2C_TRANSFER_POLLING)
 228              		.loc 2 153 0
 229 00d4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 230 00d6 002B     		cmp	r3, #0
 231 00d8 06D1     		bne	.L18
 154:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 155:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Wait for complete
 156:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         while (!(I2Cx->CONSET & I2C_I2CONSET_SI));
 232              		.loc 2 156 0
 233 00da 00BF     		nop
 234              	.L19:
 235              		.loc 2 156 0 is_stmt 0 discriminator 1
 236 00dc 7B68     		ldr	r3, [r7, #4]
 237 00de 1B68     		ldr	r3, [r3, #0]
 238 00e0 03F00803 		and	r3, r3, #8
 239 00e4 002B     		cmp	r3, #0
 240 00e6 F9D0     		beq	.L19
 241              	.L18:
 157:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 158:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 159:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return (I2Cx->STAT & I2C_STAT_CODE_BITMASK);
 242              		.loc 2 159 0 is_stmt 1
 243 00e8 7B68     		ldr	r3, [r7, #4]
 244 00ea 5B68     		ldr	r3, [r3, #4]
 245 00ec 03F0F803 		and	r3, r3, #248
 160:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 246              		.loc 2 160 0
 247 00f0 1846     		mov	r0, r3
 248 00f2 07F10C07 		add	r7, r7, #12
 249 00f6 BD46     		mov	sp, r7
 250 00f8 80BC     		pop	{r7}
 251 00fa 7047     		bx	lr
 252              		.cfi_endproc
 253              	.LFE56:
 255              		.align	2
 256              		.thumb
 257              		.thumb_func
 259              	I2C_Stop:
 260              	.LFB57:
 161:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 162:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /********************************************************************//**
 163:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Generate a stop condition on I2C bus (in master mode only)
 164:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx: I2C peripheral selected, should be:
 165:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C0
 166:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 167:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 168:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    Opt      a I2C_TRANSFER_OPT_Type type that selected for
 169:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                     interrupt or polling mode.
 170:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       None
 171:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *********************************************************************/
 172:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static void I2C_Stop (LPC_I2C_TypeDef *I2Cx, I2C_TRANSFER_OPT_Type Opt)
 173:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 261              		.loc 2 173 0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 8
 264              		@ frame_needed = 1, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 266 00fc 80B4     		push	{r7}
 267              	.LCFI12:
 268              		.cfi_def_cfa_offset 4
 269              		.cfi_offset 7, -4
 270 00fe 83B0     		sub	sp, sp, #12
 271              	.LCFI13:
 272              		.cfi_def_cfa_offset 16
 273 0100 00AF     		add	r7, sp, #0
 274              	.LCFI14:
 275              		.cfi_def_cfa_register 7
 276 0102 7860     		str	r0, [r7, #4]
 277 0104 0B46     		mov	r3, r1
 278 0106 FB70     		strb	r3, [r7, #3]
 174:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     /* Make sure start bit is not active */
 175:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if (I2Cx->CONSET & I2C_I2CONSET_STA)
 279              		.loc 2 175 0
 280 0108 7B68     		ldr	r3, [r7, #4]
 281 010a 1B68     		ldr	r3, [r3, #0]
 282 010c 03F02003 		and	r3, r3, #32
 283 0110 002B     		cmp	r3, #0
 284 0112 03D0     		beq	.L22
 176:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 177:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = I2C_I2CONCLR_STAC;
 285              		.loc 2 177 0
 286 0114 7B68     		ldr	r3, [r7, #4]
 287 0116 4FF02002 		mov	r2, #32
 288 011a 9A61     		str	r2, [r3, #24]
 289              	.L22:
 178:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 179:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 180:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONSET = I2C_I2CONSET_STO;
 290              		.loc 2 180 0
 291 011c 7B68     		ldr	r3, [r7, #4]
 292 011e 4FF01002 		mov	r2, #16
 293 0122 1A60     		str	r2, [r3, #0]
 181:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 182:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 294              		.loc 2 182 0
 295 0124 7B68     		ldr	r3, [r7, #4]
 296 0126 4FF00802 		mov	r2, #8
 297 012a 9A61     		str	r2, [r3, #24]
 183:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     
 184:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if(Opt == I2C_TRANSFER_POLLING)
 298              		.loc 2 184 0
 299 012c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 300 012e 002B     		cmp	r3, #0
 301 0130 10D1     		bne	.L21
 185:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 186:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // wait for stop is sent
 187:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         while(I2Cx->CONSET & I2C_I2CONSET_STO)
 302              		.loc 2 187 0
 303 0132 09E0     		b	.L24
 304              	.L25:
 188:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
 189:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if(I2Cx->CONSET & I2C_I2CONSET_SI)
 305              		.loc 2 189 0
 306 0134 7B68     		ldr	r3, [r7, #4]
 307 0136 1B68     		ldr	r3, [r3, #0]
 308 0138 03F00803 		and	r3, r3, #8
 309 013c 002B     		cmp	r3, #0
 310 013e 03D0     		beq	.L24
 190:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 311              		.loc 2 190 0
 312 0140 7B68     		ldr	r3, [r7, #4]
 313 0142 4FF00802 		mov	r2, #8
 314 0146 9A61     		str	r2, [r3, #24]
 315              	.L24:
 187:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         while(I2Cx->CONSET & I2C_I2CONSET_STO)
 316              		.loc 2 187 0 discriminator 1
 317 0148 7B68     		ldr	r3, [r7, #4]
 318 014a 1B68     		ldr	r3, [r3, #0]
 319 014c 03F01003 		and	r3, r3, #16
 320 0150 002B     		cmp	r3, #0
 321 0152 EFD1     		bne	.L25
 322              	.L21:
 191:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
 192:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 193:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 323              		.loc 2 193 0
 324 0154 07F10C07 		add	r7, r7, #12
 325 0158 BD46     		mov	sp, r7
 326 015a 80BC     		pop	{r7}
 327 015c 7047     		bx	lr
 328              		.cfi_endproc
 329              	.LFE57:
 331 015e 00BF     		.align	2
 332              		.thumb
 333              		.thumb_func
 335              	I2C_SendByte:
 336              	.LFB58:
 194:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 195:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /********************************************************************//**
 196:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Send a byte
 197:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx: I2C peripheral selected, should be:
 198:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C0
 199:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 200:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 201:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    databyte: number of byte
 202:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       value of I2C status register after sending
 203:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *********************************************************************/
 204:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_SendByte (LPC_I2C_TypeDef *I2Cx, uint8_t databyte)
 205:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 337              		.loc 2 205 0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 16
 340              		@ frame_needed = 1, uses_anonymous_args = 0
 341              		@ link register save eliminated.
 342 0160 80B4     		push	{r7}
 343              	.LCFI15:
 344              		.cfi_def_cfa_offset 4
 345              		.cfi_offset 7, -4
 346 0162 85B0     		sub	sp, sp, #20
 347              	.LCFI16:
 348              		.cfi_def_cfa_offset 24
 349 0164 00AF     		add	r7, sp, #0
 350              	.LCFI17:
 351              		.cfi_def_cfa_register 7
 352 0166 7860     		str	r0, [r7, #4]
 353 0168 0B46     		mov	r3, r1
 354 016a FB70     		strb	r3, [r7, #3]
 206:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t CodeStatus = I2Cx->STAT & I2C_STAT_CODE_BITMASK;
 355              		.loc 2 206 0
 356 016c 7B68     		ldr	r3, [r7, #4]
 357 016e 5B68     		ldr	r3, [r3, #4]
 358 0170 03F0F803 		and	r3, r3, #248
 359 0174 FB60     		str	r3, [r7, #12]
 207:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 208:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if((CodeStatus != I2C_I2STAT_M_TX_START) &&
 360              		.loc 2 208 0
 361 0176 FB68     		ldr	r3, [r7, #12]
 362 0178 082B     		cmp	r3, #8
 363 017a 0AD0     		beq	.L27
 364              		.loc 2 208 0 is_stmt 0 discriminator 1
 365 017c FB68     		ldr	r3, [r7, #12]
 366 017e 102B     		cmp	r3, #16
 367 0180 07D0     		beq	.L27
 209:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         (CodeStatus != I2C_I2STAT_M_TX_RESTART) &&
 368              		.loc 2 209 0 is_stmt 1
 369 0182 FB68     		ldr	r3, [r7, #12]
 370 0184 182B     		cmp	r3, #24
 371 0186 04D0     		beq	.L27
 210:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         (CodeStatus != I2C_I2STAT_M_TX_SLAW_ACK)  &&
 372              		.loc 2 210 0
 373 0188 FB68     		ldr	r3, [r7, #12]
 374 018a 282B     		cmp	r3, #40
 375 018c 01D0     		beq	.L27
 211:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         (CodeStatus != I2C_I2STAT_M_TX_DAT_ACK)  )
 212:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 213:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return CodeStatus;
 376              		.loc 2 213 0
 377 018e FB68     		ldr	r3, [r7, #12]
 378 0190 0EE0     		b	.L28
 379              	.L27:
 214:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 215:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 216:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->DAT = databyte & I2C_I2DAT_BITMASK;
 380              		.loc 2 216 0
 381 0192 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 382 0194 7B68     		ldr	r3, [r7, #4]
 383 0196 9A60     		str	r2, [r3, #8]
 217:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 218:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONSET = I2C_I2CONSET_AA;
 384              		.loc 2 218 0
 385 0198 7B68     		ldr	r3, [r7, #4]
 386 019a 4FF00402 		mov	r2, #4
 387 019e 1A60     		str	r2, [r3, #0]
 219:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 220:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 388              		.loc 2 220 0
 389 01a0 7B68     		ldr	r3, [r7, #4]
 390 01a2 4FF00802 		mov	r2, #8
 391 01a6 9A61     		str	r2, [r3, #24]
 221:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 222:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return (I2Cx->STAT & I2C_STAT_CODE_BITMASK);
 392              		.loc 2 222 0
 393 01a8 7B68     		ldr	r3, [r7, #4]
 394 01aa 5B68     		ldr	r3, [r3, #4]
 395 01ac 03F0F803 		and	r3, r3, #248
 396              	.L28:
 223:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 397              		.loc 2 223 0
 398 01b0 1846     		mov	r0, r3
 399 01b2 07F11407 		add	r7, r7, #20
 400 01b6 BD46     		mov	sp, r7
 401 01b8 80BC     		pop	{r7}
 402 01ba 7047     		bx	lr
 403              		.cfi_endproc
 404              	.LFE58:
 406              		.align	2
 407              		.thumb
 408              		.thumb_func
 410              	I2C_GetByte:
 411              	.LFB59:
 224:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 225:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /********************************************************************//**
 226:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Get a byte
 227:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx: I2C peripheral selected, should be:
 228:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C0
 229:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 230:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 231:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[out]   retdat    pointer to return data
 232:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    ack        assert acknowledge or not, should be: TRUE/FALSE
 233:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       value of I2C status register after sending
 234:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *********************************************************************/
 235:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static uint32_t I2C_GetByte (LPC_I2C_TypeDef *I2Cx, uint8_t *retdat, Bool ack)
 236:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 412              		.loc 2 236 0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 16
 415              		@ frame_needed = 1, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 417 01bc 80B4     		push	{r7}
 418              	.LCFI18:
 419              		.cfi_def_cfa_offset 4
 420              		.cfi_offset 7, -4
 421 01be 85B0     		sub	sp, sp, #20
 422              	.LCFI19:
 423              		.cfi_def_cfa_offset 24
 424 01c0 00AF     		add	r7, sp, #0
 425              	.LCFI20:
 426              		.cfi_def_cfa_register 7
 427 01c2 F860     		str	r0, [r7, #12]
 428 01c4 B960     		str	r1, [r7, #8]
 429 01c6 1346     		mov	r3, r2
 430 01c8 FB71     		strb	r3, [r7, #7]
 237:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     *retdat = (uint8_t) (I2Cx->DAT & I2C_I2DAT_BITMASK);
 431              		.loc 2 237 0
 432 01ca FB68     		ldr	r3, [r7, #12]
 433 01cc 9B68     		ldr	r3, [r3, #8]
 434 01ce DAB2     		uxtb	r2, r3
 435 01d0 BB68     		ldr	r3, [r7, #8]
 436 01d2 1A70     		strb	r2, [r3, #0]
 238:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     
 239:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if (ack == TRUE)
 437              		.loc 2 239 0
 438 01d4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 439 01d6 012B     		cmp	r3, #1
 440 01d8 04D1     		bne	.L30
 240:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 241:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONSET = I2C_I2CONSET_AA;
 441              		.loc 2 241 0
 442 01da FB68     		ldr	r3, [r7, #12]
 443 01dc 4FF00402 		mov	r2, #4
 444 01e0 1A60     		str	r2, [r3, #0]
 445 01e2 03E0     		b	.L31
 446              	.L30:
 242:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 243:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else
 244:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 245:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = I2C_I2CONCLR_AAC;
 447              		.loc 2 245 0
 448 01e4 FB68     		ldr	r3, [r7, #12]
 449 01e6 4FF00402 		mov	r2, #4
 450 01ea 9A61     		str	r2, [r3, #24]
 451              	.L31:
 246:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 247:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 248:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 452              		.loc 2 248 0
 453 01ec FB68     		ldr	r3, [r7, #12]
 454 01ee 4FF00802 		mov	r2, #8
 455 01f2 9A61     		str	r2, [r3, #24]
 249:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     
 250:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return (I2Cx->STAT & I2C_STAT_CODE_BITMASK);
 456              		.loc 2 250 0
 457 01f4 FB68     		ldr	r3, [r7, #12]
 458 01f6 5B68     		ldr	r3, [r3, #4]
 459 01f8 03F0F803 		and	r3, r3, #248
 251:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 460              		.loc 2 251 0
 461 01fc 1846     		mov	r0, r3
 462 01fe 07F11407 		add	r7, r7, #20
 463 0202 BD46     		mov	sp, r7
 464 0204 80BC     		pop	{r7}
 465 0206 7047     		bx	lr
 466              		.cfi_endproc
 467              	.LFE59:
 469              		.align	2
 470              		.thumb
 471              		.thumb_func
 473              	I2C_SetClock:
 474              	.LFB60:
 252:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 253:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 254:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Setup clock rate for I2C peripheral
 255:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be:
 256:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C0
 257:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 258:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 259:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    target_clock : clock of SSP (Hz)
 260:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       None
 261:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  ***********************************************************************/
 262:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** static void I2C_SetClock (LPC_I2C_TypeDef *I2Cx, uint32_t target_clock)
 263:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 475              		.loc 2 263 0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 16
 478              		@ frame_needed = 1, uses_anonymous_args = 0
 479 0208 80B5     		push	{r7, lr}
 480              	.LCFI21:
 481              		.cfi_def_cfa_offset 8
 482              		.cfi_offset 7, -8
 483              		.cfi_offset 14, -4
 484 020a 84B0     		sub	sp, sp, #16
 485              	.LCFI22:
 486              		.cfi_def_cfa_offset 24
 487 020c 00AF     		add	r7, sp, #0
 488              	.LCFI23:
 489              		.cfi_def_cfa_register 7
 490 020e 7860     		str	r0, [r7, #4]
 491 0210 3960     		str	r1, [r7, #0]
 264:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t temp;
 265:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 266:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     temp = CLKPWR_GetCLK(CLKPWR_CLKTYPE_PER) / target_clock;
 492              		.loc 2 266 0
 493 0212 4FF00100 		mov	r0, #1
 494 0216 FFF7FEFF 		bl	CLKPWR_GetCLK
 495 021a 0246     		mov	r2, r0
 496 021c 3B68     		ldr	r3, [r7, #0]
 497 021e B2FBF3F3 		udiv	r3, r2, r3
 498 0222 FB60     		str	r3, [r7, #12]
 267:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 268:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     /* Set the I2C clock value to register */
 269:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->SCLH = (uint32_t)(temp / 2);
 499              		.loc 2 269 0
 500 0224 FB68     		ldr	r3, [r7, #12]
 501 0226 4FEA5302 		lsr	r2, r3, #1
 502 022a 7B68     		ldr	r3, [r7, #4]
 503 022c 1A61     		str	r2, [r3, #16]
 270:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 271:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->SCLL = (uint32_t)(temp - I2Cx->SCLH);
 504              		.loc 2 271 0
 505 022e 7B68     		ldr	r3, [r7, #4]
 506 0230 1B69     		ldr	r3, [r3, #16]
 507 0232 FA68     		ldr	r2, [r7, #12]
 508 0234 D21A     		subs	r2, r2, r3
 509 0236 7B68     		ldr	r3, [r7, #4]
 510 0238 5A61     		str	r2, [r3, #20]
 272:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 511              		.loc 2 272 0
 512 023a 07F11007 		add	r7, r7, #16
 513 023e BD46     		mov	sp, r7
 514 0240 80BD     		pop	{r7, pc}
 515              		.cfi_endproc
 516              	.LFE60:
 518 0242 00BF     		.align	2
 519              		.global	I2C_Init
 520              		.thumb
 521              		.thumb_func
 523              	I2C_Init:
 524              	.LFB61:
 273:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 274:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 275:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* End of Private Functions --------------------------------------------------- */
 276:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 277:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 278:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /* Public Functions ----------------------------------------------------------- */
 279:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /** @addtogroup I2C_Public_Functions
 280:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @{
 281:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  */
 282:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 283:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /********************************************************************//**
 284:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Initializes the I2Cx peripheral with specified parameter.
 285:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be
 286:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C0
 287:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 288:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 289:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    clockrate Target clock rate value to initialized I2C
 290:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 peripheral (Hz)
 291:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       None
 292:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *********************************************************************/
 293:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_Init(en_I2C_unitId i2cId, uint32_t clockrate)
 294:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 525              		.loc 2 294 0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 16
 528              		@ frame_needed = 1, uses_anonymous_args = 0
 529 0244 80B5     		push	{r7, lr}
 530              	.LCFI24:
 531              		.cfi_def_cfa_offset 8
 532              		.cfi_offset 7, -8
 533              		.cfi_offset 14, -4
 534 0246 84B0     		sub	sp, sp, #16
 535              	.LCFI25:
 536              		.cfi_def_cfa_offset 24
 537 0248 00AF     		add	r7, sp, #0
 538              	.LCFI26:
 539              		.cfi_def_cfa_register 7
 540 024a 0346     		mov	r3, r0
 541 024c 3960     		str	r1, [r7, #0]
 542 024e FB71     		strb	r3, [r7, #7]
 295:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t clkSetting;
 296:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 297:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 543              		.loc 2 297 0
 544 0250 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 545 0252 1846     		mov	r0, r3
 546 0254 FFF70AFF 		bl	I2C_GetPointer
 547 0258 B860     		str	r0, [r7, #8]
 298:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 299:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     switch (i2cId)
 548              		.loc 2 299 0
 549 025a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 550 025c 012B     		cmp	r3, #1
 551 025e 07D0     		beq	.L37
 552 0260 022B     		cmp	r3, #2
 553 0262 09D0     		beq	.L38
 554 0264 002B     		cmp	r3, #0
 555 0266 0BD1     		bne	.L41
 556              	.L36:
 300:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 301:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_0:
 302:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             clkSetting = CLKPWR_PCONP_PCI2C0;
 557              		.loc 2 302 0
 558 0268 4FF08003 		mov	r3, #128
 559 026c FB60     		str	r3, [r7, #12]
 303:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 560              		.loc 2 303 0
 561 026e 08E0     		b	.L39
 562              	.L37:
 304:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 305:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 306:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_1:
 307:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             clkSetting = CLKPWR_PCONP_PCI2C1;
 563              		.loc 2 307 0
 564 0270 4FF40023 		mov	r3, #524288
 565 0274 FB60     		str	r3, [r7, #12]
 308:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 566              		.loc 2 308 0
 567 0276 04E0     		b	.L39
 568              	.L38:
 309:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 310:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_2:
 311:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             clkSetting = CLKPWR_PCONP_PCI2C2;
 569              		.loc 2 311 0
 570 0278 4FF08063 		mov	r3, #67108864
 571 027c FB60     		str	r3, [r7, #12]
 312:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 572              		.loc 2 312 0
 573 027e 00E0     		b	.L39
 574              	.L41:
 313:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 314:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         default:
 315:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 316:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             return;
 575              		.loc 2 316 0
 576 0280 0CE0     		b	.L34
 577              	.L39:
 317:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 318:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 319:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     CLKPWR_ConfigPPWR (clkSetting, ENABLE);
 578              		.loc 2 319 0
 579 0282 F868     		ldr	r0, [r7, #12]
 580 0284 4FF00101 		mov	r1, #1
 581 0288 FFF7FEFF 		bl	CLKPWR_ConfigPPWR
 320:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 321:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     /* Set clock rate */
 322:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_SetClock(I2Cx,clockrate);
 582              		.loc 2 322 0
 583 028c B868     		ldr	r0, [r7, #8]
 584 028e 3968     		ldr	r1, [r7, #0]
 585 0290 FFF7BAFF 		bl	I2C_SetClock
 323:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 324:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     /* Set I2C operation to default */
 325:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = (I2C_I2CONCLR_AAC | I2C_I2CONCLR_STAC | I2C_I2CONCLR_I2ENC);
 586              		.loc 2 325 0
 587 0294 BB68     		ldr	r3, [r7, #8]
 588 0296 4FF06402 		mov	r2, #100
 589 029a 9A61     		str	r2, [r3, #24]
 590              	.L34:
 326:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 591              		.loc 2 326 0
 592 029c 07F11007 		add	r7, r7, #16
 593 02a0 BD46     		mov	sp, r7
 594 02a2 80BD     		pop	{r7, pc}
 595              		.cfi_endproc
 596              	.LFE61:
 598              		.align	2
 599              		.global	I2C_DeInit
 600              		.thumb
 601              		.thumb_func
 603              	I2C_DeInit:
 604              	.LFB62:
 327:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 328:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 329:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        De-initializes the I2C peripheral registers to their
 330:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                  default reset values.
 331:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be
 332:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
 333:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
 334:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
 335:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       None
 336:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
 337:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_DeInit(en_I2C_unitId i2cId)
 338:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 605              		.loc 2 338 0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 16
 608              		@ frame_needed = 1, uses_anonymous_args = 0
 609 02a4 80B5     		push	{r7, lr}
 610              	.LCFI27:
 611              		.cfi_def_cfa_offset 8
 612              		.cfi_offset 7, -8
 613              		.cfi_offset 14, -4
 614 02a6 84B0     		sub	sp, sp, #16
 615              	.LCFI28:
 616              		.cfi_def_cfa_offset 24
 617 02a8 00AF     		add	r7, sp, #0
 618              	.LCFI29:
 619              		.cfi_def_cfa_register 7
 620 02aa 0346     		mov	r3, r0
 621 02ac FB71     		strb	r3, [r7, #7]
 339:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t clkSetting;
 340:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 341:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 622              		.loc 2 341 0
 623 02ae FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 624 02b0 1846     		mov	r0, r3
 625 02b2 FFF7DBFE 		bl	I2C_GetPointer
 626 02b6 B860     		str	r0, [r7, #8]
 342:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 343:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     /* Disable I2C control */
 344:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = 0xFF;
 627              		.loc 2 344 0
 628 02b8 BB68     		ldr	r3, [r7, #8]
 629 02ba 4FF0FF02 		mov	r2, #255
 630 02be 9A61     		str	r2, [r3, #24]
 345:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 346:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     switch (i2cId)
 631              		.loc 2 346 0
 632 02c0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 633 02c2 012B     		cmp	r3, #1
 634 02c4 07D0     		beq	.L45
 635 02c6 022B     		cmp	r3, #2
 636 02c8 09D0     		beq	.L46
 637 02ca 002B     		cmp	r3, #0
 638 02cc 0BD1     		bne	.L49
 639              	.L44:
 347:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 348:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_0:
 349:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             clkSetting = CLKPWR_PCONP_PCI2C0;
 640              		.loc 2 349 0
 641 02ce 4FF08003 		mov	r3, #128
 642 02d2 FB60     		str	r3, [r7, #12]
 350:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 643              		.loc 2 350 0
 644 02d4 08E0     		b	.L47
 645              	.L45:
 351:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 352:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 353:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_1:
 354:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             clkSetting = CLKPWR_PCONP_PCI2C1;
 646              		.loc 2 354 0
 647 02d6 4FF40023 		mov	r3, #524288
 648 02da FB60     		str	r3, [r7, #12]
 355:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 649              		.loc 2 355 0
 650 02dc 04E0     		b	.L47
 651              	.L46:
 356:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 357:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_2:
 358:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             clkSetting = CLKPWR_PCONP_PCI2C2;
 652              		.loc 2 358 0
 653 02de 4FF08063 		mov	r3, #67108864
 654 02e2 FB60     		str	r3, [r7, #12]
 359:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 655              		.loc 2 359 0
 656 02e4 00E0     		b	.L47
 657              	.L49:
 360:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 361:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         default:
 362:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 363:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             return;
 658              		.loc 2 363 0
 659 02e6 04E0     		b	.L42
 660              	.L47:
 364:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 365:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 366:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     CLKPWR_ConfigPPWR (clkSetting, DISABLE);
 661              		.loc 2 366 0
 662 02e8 F868     		ldr	r0, [r7, #12]
 663 02ea 4FF00001 		mov	r1, #0
 664 02ee FFF7FEFF 		bl	CLKPWR_ConfigPPWR
 665              	.L42:
 367:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 666              		.loc 2 367 0
 667 02f2 07F11007 		add	r7, r7, #16
 668 02f6 BD46     		mov	sp, r7
 669 02f8 80BD     		pop	{r7, pc}
 670              		.cfi_endproc
 671              	.LFE62:
 673 02fa 00BF     		.align	2
 674              		.global	I2C_Cmd
 675              		.thumb
 676              		.thumb_func
 678              	I2C_Cmd:
 679              	.LFB63:
 368:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 369:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 370:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Enable or disable I2C peripheral's operation
 371:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx I2C peripheral selected, should be
 372:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
 373:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
 374:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
 375:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    NewState New State of I2Cx peripheral's operation
 376:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       none
 377:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
 378:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_Cmd(en_I2C_unitId i2cId, en_I2C_Mode Mode, FunctionalState NewState)
 379:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 680              		.loc 2 379 0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 16
 683              		@ frame_needed = 1, uses_anonymous_args = 0
 684 02fc 80B5     		push	{r7, lr}
 685              	.LCFI30:
 686              		.cfi_def_cfa_offset 8
 687              		.cfi_offset 7, -8
 688              		.cfi_offset 14, -4
 689 02fe 84B0     		sub	sp, sp, #16
 690              	.LCFI31:
 691              		.cfi_def_cfa_offset 24
 692 0300 00AF     		add	r7, sp, #0
 693              	.LCFI32:
 694              		.cfi_def_cfa_register 7
 695 0302 1346     		mov	r3, r2
 696 0304 0246     		mov	r2, r0
 697 0306 FA71     		strb	r2, [r7, #7]
 698 0308 0A46     		mov	r2, r1
 699 030a BA71     		strb	r2, [r7, #6]
 700 030c 7B71     		strb	r3, [r7, #5]
 380:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 701              		.loc 2 380 0
 702 030e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 703 0310 1846     		mov	r0, r3
 704 0312 FFF7ABFE 		bl	I2C_GetPointer
 705 0316 F860     		str	r0, [r7, #12]
 381:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 382:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if (NewState == ENABLE)
 706              		.loc 2 382 0
 707 0318 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 708 031a 012B     		cmp	r3, #1
 709 031c 0CD1     		bne	.L51
 383:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 384:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         if(Mode != I2C_SLAVE_MODE)
 710              		.loc 2 384 0
 711 031e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 712 0320 012B     		cmp	r3, #1
 713 0322 04D0     		beq	.L52
 385:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_I2EN;
 714              		.loc 2 385 0
 715 0324 FB68     		ldr	r3, [r7, #12]
 716 0326 4FF04002 		mov	r2, #64
 717 032a 1A60     		str	r2, [r3, #0]
 718 032c 08E0     		b	.L50
 719              	.L52:
 386:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         else
 387:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_I2EN | I2C_I2CONSET_AA;
 720              		.loc 2 387 0
 721 032e FB68     		ldr	r3, [r7, #12]
 722 0330 4FF04402 		mov	r2, #68
 723 0334 1A60     		str	r2, [r3, #0]
 724 0336 03E0     		b	.L50
 725              	.L51:
 388:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 389:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else
 390:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 391:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = I2C_I2CONCLR_I2ENC;
 726              		.loc 2 391 0
 727 0338 FB68     		ldr	r3, [r7, #12]
 728 033a 4FF04002 		mov	r2, #64
 729 033e 9A61     		str	r2, [r3, #24]
 730              	.L50:
 392:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 393:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 731              		.loc 2 393 0
 732 0340 07F11007 		add	r7, r7, #16
 733 0344 BD46     		mov	sp, r7
 734 0346 80BD     		pop	{r7, pc}
 735              		.cfi_endproc
 736              	.LFE63:
 738              		.align	2
 739              		.global	I2C_IntCmd
 740              		.thumb
 741              		.thumb_func
 743              	I2C_IntCmd:
 744              	.LFB64:
 394:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 395:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 396:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Enable/Disable interrupt for I2C peripheral
 397:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be:
 398:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C0
 399:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 400:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 401:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    NewState    New State of I2C peripheral interrupt in NVIC core
 402:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 should be:
 403:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - ENABLE: enable interrupt for this I2C peripheral
 404:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - DISABLE: disable interrupt for this I2C peripheral
 405:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       None
 406:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
 407:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_IntCmd (en_I2C_unitId i2cId, Bool NewState)
 408:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 745              		.loc 2 408 0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 16
 748              		@ frame_needed = 1, uses_anonymous_args = 0
 749 0348 80B5     		push	{r7, lr}
 750              	.LCFI33:
 751              		.cfi_def_cfa_offset 8
 752              		.cfi_offset 7, -8
 753              		.cfi_offset 14, -4
 754 034a 84B0     		sub	sp, sp, #16
 755              	.LCFI34:
 756              		.cfi_def_cfa_offset 24
 757 034c 00AF     		add	r7, sp, #0
 758              	.LCFI35:
 759              		.cfi_def_cfa_register 7
 760 034e 0246     		mov	r2, r0
 761 0350 0B46     		mov	r3, r1
 762 0352 FA71     		strb	r2, [r7, #7]
 763 0354 BB71     		strb	r3, [r7, #6]
 409:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     IRQn_Type irq;
 410:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 411:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     switch (i2cId)
 764              		.loc 2 411 0
 765 0356 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 766 0358 012B     		cmp	r3, #1
 767 035a 07D0     		beq	.L57
 768 035c 022B     		cmp	r3, #2
 769 035e 09D0     		beq	.L58
 770 0360 002B     		cmp	r3, #0
 771 0362 0BD1     		bne	.L63
 772              	.L56:
 412:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 413:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_0:
 414:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             irq = I2C0_IRQn;
 773              		.loc 2 414 0
 774 0364 4FF00A03 		mov	r3, #10
 775 0368 FB73     		strb	r3, [r7, #15]
 415:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 776              		.loc 2 415 0
 777 036a 08E0     		b	.L59
 778              	.L57:
 416:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 417:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_1:
 418:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             irq = I2C1_IRQn;
 779              		.loc 2 418 0
 780 036c 4FF00B03 		mov	r3, #11
 781 0370 FB73     		strb	r3, [r7, #15]
 419:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 782              		.loc 2 419 0
 783 0372 04E0     		b	.L59
 784              	.L58:
 420:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 421:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_2:
 422:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             irq = I2C2_IRQn;
 785              		.loc 2 422 0
 786 0374 4FF00C03 		mov	r3, #12
 787 0378 FB73     		strb	r3, [r7, #15]
 423:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 788              		.loc 2 423 0
 789 037a 00E0     		b	.L59
 790              	.L63:
 424:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 425:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         default:
 426:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 427:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             return;
 791              		.loc 2 427 0
 792 037c 0EE0     		b	.L54
 793              	.L59:
 428:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 429:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 430:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if (NewState)
 794              		.loc 2 430 0
 795 037e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 796 0380 002B     		cmp	r3, #0
 797 0382 05D0     		beq	.L61
 431:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 432:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         NVIC_EnableIRQ(irq);
 798              		.loc 2 432 0
 799 0384 97F90F30 		ldrsb	r3, [r7, #15]
 800 0388 1846     		mov	r0, r3
 801 038a FFF739FE 		bl	NVIC_EnableIRQ
 433:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 434:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else
 435:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 436:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         NVIC_DisableIRQ(irq);
 437:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 438:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 439:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return;
 802              		.loc 2 439 0
 803 038e 04E0     		b	.L64
 804              	.L61:
 436:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         NVIC_DisableIRQ(irq);
 805              		.loc 2 436 0
 806 0390 97F90F30 		ldrsb	r3, [r7, #15]
 807 0394 1846     		mov	r0, r3
 808 0396 FFF74DFE 		bl	NVIC_DisableIRQ
 809              	.L64:
 810              		.loc 2 439 0
 811 039a 00BF     		nop
 812              	.L54:
 440:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 813              		.loc 2 440 0
 814 039c 07F11007 		add	r7, r7, #16
 815 03a0 BD46     		mov	sp, r7
 816 03a2 80BD     		pop	{r7, pc}
 817              		.cfi_endproc
 818              	.LFE64:
 820              		.align	2
 821              		.global	I2C_MasterHanleStates
 822              		.thumb
 823              		.thumb_func
 825              	I2C_MasterHanleStates:
 826              	.LFB65:
 441:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 442:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Handle I2C Master states.
 443:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be:
 444:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - I2C_0
 445:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - I2C_1
 446:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - I2C_2
 447:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    CodeStatus    I2C state
 448:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    TransferCfg   Pointer to a I2C_S_SETUP_Type structure that
 449:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 contains specified information about the
 450:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 configuration for master transfer.
 451:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    Opt                a I2C_TRANSFER_OPT_Type type that selected for
 452:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 interrupt or polling mode.
 453:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return       It can be
 454:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - I2C_OK
 455:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                -I2C_BYTE_RECV
 456:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                -I2C_BYTE_SENT
 457:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                -I2C_SEND_END
 458:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                -I2C_RECV_END
 459:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - I2C_ERR
 460:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - I2C_NAK_RECV
 461:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
 462:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** int32_t I2C_MasterHanleStates(en_I2C_unitId i2cId, 
 463:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                                 uint32_t CodeStatus, 
 464:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                                 I2C_M_SETUP_Type *TransferCfg,
 465:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                                 I2C_TRANSFER_OPT_Type Opt
 466:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                                 )
 467:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 827              		.loc 2 467 0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 40
 830              		@ frame_needed = 1, uses_anonymous_args = 0
 831 03a4 80B5     		push	{r7, lr}
 832              	.LCFI36:
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 7, -8
 835              		.cfi_offset 14, -4
 836 03a6 8AB0     		sub	sp, sp, #40
 837              	.LCFI37:
 838              		.cfi_def_cfa_offset 48
 839 03a8 00AF     		add	r7, sp, #0
 840              	.LCFI38:
 841              		.cfi_def_cfa_register 7
 842 03aa B960     		str	r1, [r7, #8]
 843 03ac 7A60     		str	r2, [r7, #4]
 844 03ae 0246     		mov	r2, r0
 845 03b0 FA73     		strb	r2, [r7, #15]
 846 03b2 BB73     		strb	r3, [r7, #14]
 468:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 847              		.loc 2 468 0
 848 03b4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 849 03b6 1846     		mov	r0, r3
 850 03b8 FFF758FE 		bl	I2C_GetPointer
 851 03bc 3862     		str	r0, [r7, #32]
 469:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint8_t *txdat;
 470:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint8_t *rxdat;
 471:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint8_t tmp;
 472:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     int32_t Ret = I2C_OK;
 852              		.loc 2 472 0
 853 03be 4FF00003 		mov	r3, #0
 854 03c2 7B62     		str	r3, [r7, #36]
 473:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     
 474:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     //get buffer to send/receive
 475:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     txdat = (uint8_t *) &TransferCfg->tx_data[TransferCfg->tx_count];
 855              		.loc 2 475 0
 856 03c4 7B68     		ldr	r3, [r7, #4]
 857 03c6 5A68     		ldr	r2, [r3, #4]
 858 03c8 7B68     		ldr	r3, [r7, #4]
 859 03ca DB68     		ldr	r3, [r3, #12]
 860 03cc D318     		adds	r3, r2, r3
 861 03ce FB61     		str	r3, [r7, #28]
 476:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     rxdat = (uint8_t *) &TransferCfg->rx_data[TransferCfg->rx_count];
 862              		.loc 2 476 0
 863 03d0 7B68     		ldr	r3, [r7, #4]
 864 03d2 1A69     		ldr	r2, [r3, #16]
 865 03d4 7B68     		ldr	r3, [r7, #4]
 866 03d6 9B69     		ldr	r3, [r3, #24]
 867 03d8 D318     		adds	r3, r2, r3
 868 03da BB61     		str	r3, [r7, #24]
 477:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 478:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     switch(CodeStatus)
 869              		.loc 2 478 0
 870 03dc BB68     		ldr	r3, [r7, #8]
 871 03de 382B     		cmp	r3, #56
 872 03e0 00F09380 		beq	.L71
 873 03e4 382B     		cmp	r3, #56
 874 03e6 13D8     		bhi	.L76
 875 03e8 182B     		cmp	r3, #24
 876 03ea 56D0     		beq	.L69
 877 03ec 182B     		cmp	r3, #24
 878 03ee 07D8     		bhi	.L77
 879 03f0 082B     		cmp	r3, #8
 880 03f2 23D0     		beq	.L68
 881 03f4 102B     		cmp	r3, #16
 882 03f6 21D0     		beq	.L68
 883 03f8 002B     		cmp	r3, #0
 884 03fa 00F00881 		beq	.L67
 885 03fe 28E1     		b	.L66
 886              	.L77:
 887 0400 282B     		cmp	r3, #40
 888 0402 4AD0     		beq	.L69
 889 0404 302B     		cmp	r3, #48
 890 0406 71D0     		beq	.L70
 891 0408 202B     		cmp	r3, #32
 892 040a 00F00081 		beq	.L67
 893 040e 20E1     		b	.L66
 894              	.L76:
 895 0410 582B     		cmp	r3, #88
 896 0412 00F0D880 		beq	.L74
 897 0416 582B     		cmp	r3, #88
 898 0418 08D8     		bhi	.L78
 899 041a 482B     		cmp	r3, #72
 900 041c 00F0F780 		beq	.L67
 901 0420 502B     		cmp	r3, #80
 902 0422 00F09080 		beq	.L73
 903 0426 402B     		cmp	r3, #64
 904 0428 78D0     		beq	.L72
 905 042a 12E1     		b	.L66
 906              	.L78:
 907 042c B02B     		cmp	r3, #176
 908 042e 6CD0     		beq	.L71
 909 0430 F82B     		cmp	r3, #248
 910 0432 00F0F580 		beq	.L75
 911 0436 782B     		cmp	r3, #120
 912 0438 67D0     		beq	.L71
 913 043a 0AE1     		b	.L66
 914              	.L68:
 479:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 480:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_TX_START:
 481:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_TX_RESTART:
 482:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         //case I2C_I2STAT_M_RX_START:
 483:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         //case I2C_I2STAT_M_RX_RESTART
 484:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             // Send data first
 485:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if(TransferCfg->tx_count < TransferCfg->tx_length)
 915              		.loc 2 485 0
 916 043c 7B68     		ldr	r3, [r7, #4]
 917 043e DA68     		ldr	r2, [r3, #12]
 918 0440 7B68     		ldr	r3, [r7, #4]
 919 0442 9B68     		ldr	r3, [r3, #8]
 920 0444 9A42     		cmp	r2, r3
 921 0446 0DD2     		bcs	.L79
 486:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 487:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 /* Send slave address + WR direction bit = 0 ----------------------------------- */
 488:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2C_SendByte(I2Cx, (TransferCfg->sl_addr7bit << 1));
 922              		.loc 2 488 0
 923 0448 7B68     		ldr	r3, [r7, #4]
 924 044a 1B68     		ldr	r3, [r3, #0]
 925 044c DBB2     		uxtb	r3, r3
 926 044e 4FEA4303 		lsl	r3, r3, #1
 927 0452 DBB2     		uxtb	r3, r3
 928 0454 386A     		ldr	r0, [r7, #32]
 929 0456 1946     		mov	r1, r3
 930 0458 FFF782FE 		bl	I2C_SendByte
 489:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_BYTE_SENT;
 931              		.loc 2 489 0
 932 045c 4FF00103 		mov	r3, #1
 933 0460 7B62     		str	r3, [r7, #36]
 934 0462 15E0     		b	.L80
 935              	.L79:
 490:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 491:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if (TransferCfg->rx_count  < TransferCfg->rx_length)
 936              		.loc 2 491 0
 937 0464 7B68     		ldr	r3, [r7, #4]
 938 0466 9A69     		ldr	r2, [r3, #24]
 939 0468 7B68     		ldr	r3, [r7, #4]
 940 046a 5B69     		ldr	r3, [r3, #20]
 941 046c 9A42     		cmp	r2, r3
 942 046e 0FD2     		bcs	.L80
 492:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 493:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 /* Send slave address + RD direction bit = 1 ----------------------------------- */
 494:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2C_SendByte(I2Cx, ((TransferCfg->sl_addr7bit << 1) | 0x01));
 943              		.loc 2 494 0
 944 0470 7B68     		ldr	r3, [r7, #4]
 945 0472 1B68     		ldr	r3, [r3, #0]
 946 0474 DBB2     		uxtb	r3, r3
 947 0476 4FEA4303 		lsl	r3, r3, #1
 948 047a DBB2     		uxtb	r3, r3
 949 047c 43F00103 		orr	r3, r3, #1
 950 0480 DBB2     		uxtb	r3, r3
 951 0482 386A     		ldr	r0, [r7, #32]
 952 0484 1946     		mov	r1, r3
 953 0486 FFF76BFE 		bl	I2C_SendByte
 495:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_BYTE_SENT;
 954              		.loc 2 495 0
 955 048a 4FF00103 		mov	r3, #1
 956 048e 7B62     		str	r3, [r7, #36]
 957              	.L80:
 496:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 497:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             // Clear STA bit after the slave address is sent
 498:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_STAC;
 958              		.loc 2 498 0
 959 0490 3B6A     		ldr	r3, [r7, #32]
 960 0492 4FF02002 		mov	r2, #32
 961 0496 9A61     		str	r2, [r3, #24]
 499:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 962              		.loc 2 499 0
 963 0498 E0E0     		b	.L81
 964              	.L69:
 500:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_TX_SLAW_ACK:
 501:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_TX_DAT_ACK:
 502:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             
 503:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if(TransferCfg->tx_count < TransferCfg->tx_length)
 965              		.loc 2 503 0
 966 049a 7B68     		ldr	r3, [r7, #4]
 967 049c DA68     		ldr	r2, [r3, #12]
 968 049e 7B68     		ldr	r3, [r7, #4]
 969 04a0 9B68     		ldr	r3, [r3, #8]
 970 04a2 9A42     		cmp	r2, r3
 971 04a4 13D2     		bcs	.L82
 504:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 505:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2C_SendByte(I2Cx, *txdat);
 972              		.loc 2 505 0
 973 04a6 FB69     		ldr	r3, [r7, #28]
 974 04a8 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 975 04aa 386A     		ldr	r0, [r7, #32]
 976 04ac 1946     		mov	r1, r3
 977 04ae FFF757FE 		bl	I2C_SendByte
 506:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 
 507:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 txdat++;
 978              		.loc 2 507 0
 979 04b2 FB69     		ldr	r3, [r7, #28]
 980 04b4 03F10103 		add	r3, r3, #1
 981 04b8 FB61     		str	r3, [r7, #28]
 508:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 509:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->tx_count++;
 982              		.loc 2 509 0
 983 04ba 7B68     		ldr	r3, [r7, #4]
 984 04bc DB68     		ldr	r3, [r3, #12]
 985 04be 03F10102 		add	r2, r3, #1
 986 04c2 7B68     		ldr	r3, [r7, #4]
 987 04c4 DA60     		str	r2, [r3, #12]
 510:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 511:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_BYTE_SENT;
 988              		.loc 2 511 0
 989 04c6 4FF00103 		mov	r3, #1
 990 04ca 7B62     		str	r3, [r7, #36]
 512:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 513:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else
 514:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 515:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if(TransferCfg->rx_count >= TransferCfg->rx_length)
 516:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
 517:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     I2C_Stop(I2Cx, Opt);
 518:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
 519:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_SEND_END;
 520:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 
 521:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 
 522:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 523:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             
 524:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 991              		.loc 2 524 0
 992 04cc C6E0     		b	.L81
 993              	.L82:
 515:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if(TransferCfg->rx_count >= TransferCfg->rx_length)
 994              		.loc 2 515 0
 995 04ce 7B68     		ldr	r3, [r7, #4]
 996 04d0 9A69     		ldr	r2, [r3, #24]
 997 04d2 7B68     		ldr	r3, [r7, #4]
 998 04d4 5B69     		ldr	r3, [r3, #20]
 999 04d6 9A42     		cmp	r2, r3
 1000 04d8 04D3     		bcc	.L84
 517:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     I2C_Stop(I2Cx, Opt);
 1001              		.loc 2 517 0
 1002 04da BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1003 04dc 386A     		ldr	r0, [r7, #32]
 1004 04de 1946     		mov	r1, r3
 1005 04e0 FFF70CFE 		bl	I2C_Stop
 1006              	.L84:
 519:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_SEND_END;
 1007              		.loc 2 519 0
 1008 04e4 4FF00803 		mov	r3, #8
 1009 04e8 7B62     		str	r3, [r7, #36]
 1010              		.loc 2 524 0
 1011 04ea B7E0     		b	.L81
 1012              	.L70:
 525:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_TX_DAT_NACK:
 526:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if(TransferCfg->rx_count >= TransferCfg->rx_length)
 1013              		.loc 2 526 0
 1014 04ec 7B68     		ldr	r3, [r7, #4]
 1015 04ee 9A69     		ldr	r2, [r3, #24]
 1016 04f0 7B68     		ldr	r3, [r7, #4]
 1017 04f2 5B69     		ldr	r3, [r3, #20]
 1018 04f4 9A42     		cmp	r2, r3
 1019 04f6 04D3     		bcc	.L85
 527:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 528:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2C_Stop(I2Cx, Opt);
 1020              		.loc 2 528 0
 1021 04f8 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1022 04fa 386A     		ldr	r0, [r7, #32]
 1023 04fc 1946     		mov	r1, r3
 1024 04fe FFF7FDFD 		bl	I2C_Stop
 1025              	.L85:
 529:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 530:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_SEND_END;
 1026              		.loc 2 530 0
 1027 0502 4FF00803 		mov	r3, #8
 1028 0506 7B62     		str	r3, [r7, #36]
 531:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1029              		.loc 2 531 0
 1030 0508 A8E0     		b	.L81
 1031              	.L71:
 532:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_RX_ARB_LOST:
 533:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_ARB_LOST_M_GENCALL:
 534:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_TX_ARB_LOST_M_SLA:
 535:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         //case I2C_I2STAT_M_TX_ARB_LOST:
 536:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2C_Stop(I2Cx, Opt);
 1032              		.loc 2 536 0
 1033 050a BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1034 050c 386A     		ldr	r0, [r7, #32]
 1035 050e 1946     		mov	r1, r3
 1036 0510 FFF7F4FD 		bl	I2C_Stop
 537:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_ERR;
 1037              		.loc 2 537 0
 1038 0514 4FF08053 		mov	r3, #268435456
 1039 0518 7B62     		str	r3, [r7, #36]
 538:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1040              		.loc 2 538 0
 1041 051a 9FE0     		b	.L81
 1042              	.L72:
 539:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_RX_SLAR_ACK:
 540:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if(TransferCfg->rx_length > 1)
 1043              		.loc 2 540 0
 1044 051c 7B68     		ldr	r3, [r7, #4]
 1045 051e 5B69     		ldr	r3, [r3, #20]
 1046 0520 012B     		cmp	r3, #1
 1047 0522 04D9     		bls	.L86
 541:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->CONSET = I2C_I2CONSET_AA;
 1048              		.loc 2 541 0
 1049 0524 3B6A     		ldr	r3, [r7, #32]
 1050 0526 4FF00402 		mov	r2, #4
 1051 052a 1A60     		str	r2, [r3, #0]
 1052 052c 03E0     		b	.L87
 1053              	.L86:
 542:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else
 543:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->CONCLR = I2C_I2CONCLR_AAC;
 1054              		.loc 2 543 0
 1055 052e 3B6A     		ldr	r3, [r7, #32]
 1056 0530 4FF00402 		mov	r2, #4
 1057 0534 9A61     		str	r2, [r3, #24]
 1058              	.L87:
 544:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1059              		.loc 2 544 0
 1060 0536 3B6A     		ldr	r3, [r7, #32]
 1061 0538 4FF00802 		mov	r2, #8
 1062 053c 9A61     		str	r2, [r3, #24]
 545:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 546:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_BYTE_RECV;
 1063              		.loc 2 546 0
 1064 053e 4FF00203 		mov	r3, #2
 1065 0542 7B62     		str	r3, [r7, #36]
 547:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1066              		.loc 2 547 0
 1067 0544 8AE0     		b	.L81
 1068              	.L73:
 548:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_RX_DAT_ACK:
 549:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if (TransferCfg->rx_count <TransferCfg->rx_length)
 1069              		.loc 2 549 0
 1070 0546 7B68     		ldr	r3, [r7, #4]
 1071 0548 9A69     		ldr	r2, [r3, #24]
 1072 054a 7B68     		ldr	r3, [r7, #4]
 1073 054c 5B69     		ldr	r3, [r3, #20]
 1074 054e 9A42     		cmp	r2, r3
 1075 0550 30D2     		bcs	.L88
 550:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 551:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if ((TransferCfg->rx_length > 1) && (TransferCfg->rx_count < (TransferCfg->rx_lengt
 1076              		.loc 2 551 0
 1077 0552 7B68     		ldr	r3, [r7, #4]
 1078 0554 5B69     		ldr	r3, [r3, #20]
 1079 0556 012B     		cmp	r3, #1
 1080 0558 13D9     		bls	.L89
 1081              		.loc 2 551 0 is_stmt 0 discriminator 1
 1082 055a 7B68     		ldr	r3, [r7, #4]
 1083 055c 9A69     		ldr	r2, [r3, #24]
 1084 055e 7B68     		ldr	r3, [r7, #4]
 1085 0560 5B69     		ldr	r3, [r3, #20]
 1086 0562 A3F10203 		sub	r3, r3, #2
 1087 0566 9A42     		cmp	r2, r3
 1088 0568 0BD2     		bcs	.L89
 552:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
 553:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     I2C_GetByte(I2Cx, &tmp, TRUE);
 1089              		.loc 2 553 0 is_stmt 1
 1090 056a 07F11703 		add	r3, r7, #23
 1091 056e 386A     		ldr	r0, [r7, #32]
 1092 0570 1946     		mov	r1, r3
 1093 0572 4FF00102 		mov	r2, #1
 1094 0576 FFF721FE 		bl	I2C_GetByte
 554:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 555:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     Ret = I2C_BYTE_RECV;
 1095              		.loc 2 555 0
 1096 057a 4FF00203 		mov	r3, #2
 1097 057e 7B62     		str	r3, [r7, #36]
 1098 0580 0AE0     		b	.L90
 1099              	.L89:
 556:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     
 557:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
 558:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 else  // the next byte is the last byte, send NACK instead.
 559:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                  {
 560:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     I2C_GetByte(I2Cx, &tmp, FALSE);
 1100              		.loc 2 560 0
 1101 0582 07F11703 		add	r3, r7, #23
 1102 0586 386A     		ldr	r0, [r7, #32]
 1103 0588 1946     		mov	r1, r3
 1104 058a 4FF00002 		mov	r2, #0
 1105 058e FFF715FE 		bl	I2C_GetByte
 561:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     Ret = I2C_BYTE_RECV;
 1106              		.loc 2 561 0
 1107 0592 4FF00203 		mov	r3, #2
 1108 0596 7B62     		str	r3, [r7, #36]
 1109              	.L90:
 562:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                  }
 563:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 *rxdat++ = tmp;
 1110              		.loc 2 563 0
 1111 0598 FA7D     		ldrb	r2, [r7, #23]	@ zero_extendqisi2
 1112 059a BB69     		ldr	r3, [r7, #24]
 1113 059c 1A70     		strb	r2, [r3, #0]
 1114 059e BB69     		ldr	r3, [r7, #24]
 1115 05a0 03F10103 		add	r3, r3, #1
 1116 05a4 BB61     		str	r3, [r7, #24]
 564:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 565:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->rx_count++;
 1117              		.loc 2 565 0
 1118 05a6 7B68     		ldr	r3, [r7, #4]
 1119 05a8 9B69     		ldr	r3, [r3, #24]
 1120 05aa 03F10102 		add	r2, r3, #1
 1121 05ae 7B68     		ldr	r3, [r7, #4]
 1122 05b0 9A61     		str	r2, [r3, #24]
 566:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 567:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else
 568:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 569:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2C_Stop(I2Cx, Opt);
 570:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_RECV_END;
 571:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 572:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             
 573:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1123              		.loc 2 573 0
 1124 05b2 53E0     		b	.L81
 1125              	.L88:
 569:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2C_Stop(I2Cx, Opt);
 1126              		.loc 2 569 0
 1127 05b4 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1128 05b6 386A     		ldr	r0, [r7, #32]
 1129 05b8 1946     		mov	r1, r3
 1130 05ba FFF79FFD 		bl	I2C_Stop
 570:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_RECV_END;
 1131              		.loc 2 570 0
 1132 05be 4FF01003 		mov	r3, #16
 1133 05c2 7B62     		str	r3, [r7, #36]
 1134              		.loc 2 573 0
 1135 05c4 4AE0     		b	.L81
 1136              	.L74:
 574:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_RX_DAT_NACK:
 575:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2C_GetByte(I2Cx, &tmp, FALSE);
 1137              		.loc 2 575 0
 1138 05c6 07F11703 		add	r3, r7, #23
 1139 05ca 386A     		ldr	r0, [r7, #32]
 1140 05cc 1946     		mov	r1, r3
 1141 05ce 4FF00002 		mov	r2, #0
 1142 05d2 FFF7F3FD 		bl	I2C_GetByte
 576:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if (TransferCfg->rx_count < TransferCfg->rx_length)
 1143              		.loc 2 576 0
 1144 05d6 7B68     		ldr	r3, [r7, #4]
 1145 05d8 9A69     		ldr	r2, [r3, #24]
 1146 05da 7B68     		ldr	r3, [r7, #4]
 1147 05dc 5B69     		ldr	r3, [r3, #20]
 1148 05de 9A42     		cmp	r2, r3
 1149 05e0 0CD2     		bcs	.L92
 577:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 578:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 *rxdat++ = tmp;
 1150              		.loc 2 578 0
 1151 05e2 FA7D     		ldrb	r2, [r7, #23]	@ zero_extendqisi2
 1152 05e4 BB69     		ldr	r3, [r7, #24]
 1153 05e6 1A70     		strb	r2, [r3, #0]
 1154 05e8 BB69     		ldr	r3, [r7, #24]
 1155 05ea 03F10103 		add	r3, r3, #1
 1156 05ee BB61     		str	r3, [r7, #24]
 579:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->rx_count++;
 1157              		.loc 2 579 0
 1158 05f0 7B68     		ldr	r3, [r7, #4]
 1159 05f2 9B69     		ldr	r3, [r3, #24]
 1160 05f4 03F10102 		add	r2, r3, #1
 1161 05f8 7B68     		ldr	r3, [r7, #4]
 1162 05fa 9A61     		str	r2, [r3, #24]
 1163              	.L92:
 580:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 581:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2C_Stop(I2Cx, Opt);
 1164              		.loc 2 581 0
 1165 05fc BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1166 05fe 386A     		ldr	r0, [r7, #32]
 1167 0600 1946     		mov	r1, r3
 1168 0602 FFF77BFD 		bl	I2C_Stop
 582:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_RECV_END;
 1169              		.loc 2 582 0
 1170 0606 4FF01003 		mov	r3, #16
 1171 060a 7B62     		str	r3, [r7, #36]
 583:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1172              		.loc 2 583 0
 1173 060c 26E0     		b	.L81
 1174              	.L67:
 584:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         
 585:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_RX_SLAR_NACK:
 586:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_M_TX_SLAW_NACK:
 587:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_BUS_ERROR:
 588:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             // Send STOP condition
 589:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2C_Stop(I2Cx, Opt);
 1175              		.loc 2 589 0
 1176 060e BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1177 0610 386A     		ldr	r0, [r7, #32]
 1178 0612 1946     		mov	r1, r3
 1179 0614 FFF772FD 		bl	I2C_Stop
 590:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_ERR;
 1180              		.loc 2 590 0
 1181 0618 4FF08053 		mov	r3, #268435456
 1182 061c 7B62     		str	r3, [r7, #36]
 591:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1183              		.loc 2 591 0
 1184 061e 1DE0     		b	.L81
 1185              	.L75:
 592:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* No status information */
 593:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_NO_INF:
 594:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****           if ((TransferCfg->tx_count <TransferCfg->tx_length)||
 1186              		.loc 2 594 0
 1187 0620 7B68     		ldr	r3, [r7, #4]
 1188 0622 DA68     		ldr	r2, [r3, #12]
 1189 0624 7B68     		ldr	r3, [r7, #4]
 1190 0626 9B68     		ldr	r3, [r3, #8]
 1191 0628 9A42     		cmp	r2, r3
 1192 062a 05D3     		bcc	.L93
 595:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                (TransferCfg->rx_count <TransferCfg->rx_length))
 1193              		.loc 2 595 0 discriminator 1
 1194 062c 7B68     		ldr	r3, [r7, #4]
 1195 062e 9A69     		ldr	r2, [r3, #24]
 1196 0630 7B68     		ldr	r3, [r7, #4]
 1197 0632 5B69     		ldr	r3, [r3, #20]
 594:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****           if ((TransferCfg->tx_count <TransferCfg->tx_length)||
 1198              		.loc 2 594 0 discriminator 1
 1199 0634 9A42     		cmp	r2, r3
 1200 0636 08D2     		bcs	.L94
 1201              	.L93:
 596:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****           {
 597:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2C_Stop(I2Cx, Opt);
 1202              		.loc 2 597 0
 1203 0638 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 1204 063a 386A     		ldr	r0, [r7, #32]
 1205 063c 1946     		mov	r1, r3
 1206 063e FFF75DFD 		bl	I2C_Stop
 598:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_ERR;
 1207              		.loc 2 598 0
 1208 0642 4FF08053 		mov	r3, #268435456
 1209 0646 7B62     		str	r3, [r7, #36]
 599:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****           }
 600:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****           else
 601:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****           {
 602:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_RECV_END;
 603:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****           }
 604:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****           break;
 1210              		.loc 2 604 0
 1211 0648 08E0     		b	.L81
 1212              	.L94:
 602:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_RECV_END;
 1213              		.loc 2 602 0
 1214 064a 4FF01003 		mov	r3, #16
 1215 064e 7B62     		str	r3, [r7, #36]
 1216              		.loc 2 604 0
 1217 0650 04E0     		b	.L81
 1218              	.L66:
 605:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         default:
 606:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1219              		.loc 2 606 0
 1220 0652 3B6A     		ldr	r3, [r7, #32]
 1221 0654 4FF00802 		mov	r2, #8
 1222 0658 9A61     		str	r2, [r3, #24]
 607:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1223              		.loc 2 607 0
 1224 065a 00BF     		nop
 1225              	.L81:
 608:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 609:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     
 610:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return Ret;
 1226              		.loc 2 610 0
 1227 065c 7B6A     		ldr	r3, [r7, #36]
 611:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 1228              		.loc 2 611 0
 1229 065e 1846     		mov	r0, r3
 1230 0660 07F12807 		add	r7, r7, #40
 1231 0664 BD46     		mov	sp, r7
 1232 0666 80BD     		pop	{r7, pc}
 1233              		.cfi_endproc
 1234              	.LFE65:
 1236              		.align	2
 1237              		.global	I2C_SlaveHanleStates
 1238              		.thumb
 1239              		.thumb_func
 1241              	I2C_SlaveHanleStates:
 1242              	.LFB66:
 612:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 613:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 614:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief         Handle I2C Slave states.
 615:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be:
 616:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - I2C_0
 617:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - I2C_1
 618:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - I2C_2
 619:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    CodeStatus    I2C state
 620:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    TransferCfg   Pointer to a I2C_S_SETUP_Type structure that
 621:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 contains specified information about the
 622:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 configuration for master transfer.
 623:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         It can be
 624:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - I2C_OK
 625:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                -I2C_BYTE_RECV
 626:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                -I2C_BYTE_SENT
 627:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                -I2C_SEND_END
 628:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                -I2C_RECV_END
 629:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - I2C_ERR
 630:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - I2C_NAK_RECV
 631:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
 632:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** int32_t I2C_SlaveHanleStates(en_I2C_unitId i2cId, 
 633:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                              uint32_t CodeStatus, 
 634:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                              I2C_S_SETUP_Type *TransferCfg)
 635:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 1243              		.loc 2 635 0
 1244              		.cfi_startproc
 1245              		@ args = 0, pretend = 0, frame = 32
 1246              		@ frame_needed = 1, uses_anonymous_args = 0
 1247 0668 80B5     		push	{r7, lr}
 1248              	.LCFI39:
 1249              		.cfi_def_cfa_offset 8
 1250              		.cfi_offset 7, -8
 1251              		.cfi_offset 14, -4
 1252 066a 88B0     		sub	sp, sp, #32
 1253              	.LCFI40:
 1254              		.cfi_def_cfa_offset 40
 1255 066c 00AF     		add	r7, sp, #0
 1256              	.LCFI41:
 1257              		.cfi_def_cfa_register 7
 1258 066e 0346     		mov	r3, r0
 1259 0670 B960     		str	r1, [r7, #8]
 1260 0672 7A60     		str	r2, [r7, #4]
 1261 0674 FB73     		strb	r3, [r7, #15]
 636:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 1262              		.loc 2 636 0
 1263 0676 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1264 0678 1846     		mov	r0, r3
 1265 067a FFF7F7FC 		bl	I2C_GetPointer
 1266 067e B861     		str	r0, [r7, #24]
 637:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     int32_t Ret = I2C_OK;
 1267              		.loc 2 637 0
 1268 0680 4FF00003 		mov	r3, #0
 1269 0684 FB61     		str	r3, [r7, #28]
 638:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint8_t *txdat;
 639:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint8_t *rxdat;
 640:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 641:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     //get buffer to send/receive
 642:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     txdat = (uint8_t *) &TransferCfg->tx_data[TransferCfg->tx_count];
 1270              		.loc 2 642 0
 1271 0686 7B68     		ldr	r3, [r7, #4]
 1272 0688 1A68     		ldr	r2, [r3, #0]
 1273 068a 7B68     		ldr	r3, [r7, #4]
 1274 068c 9B68     		ldr	r3, [r3, #8]
 1275 068e D318     		adds	r3, r2, r3
 1276 0690 7B61     		str	r3, [r7, #20]
 643:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     rxdat = (uint8_t *) &TransferCfg->rx_data[TransferCfg->rx_count];
 1277              		.loc 2 643 0
 1278 0692 7B68     		ldr	r3, [r7, #4]
 1279 0694 DA68     		ldr	r2, [r3, #12]
 1280 0696 7B68     		ldr	r3, [r7, #4]
 1281 0698 5B69     		ldr	r3, [r3, #20]
 1282 069a D318     		adds	r3, r2, r3
 1283 069c 3B61     		str	r3, [r7, #16]
 644:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     
 645:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     switch (CodeStatus)
 1284              		.loc 2 645 0
 1285 069e BB68     		ldr	r3, [r7, #8]
 1286 06a0 A3F16003 		sub	r3, r3, #96
 1287 06a4 682B     		cmp	r3, #104
 1288 06a6 00F2A981 		bhi	.L98
 1289 06aa 01A2     		adr	r2, .L108
 1290 06ac 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1291              		.align	2
 1292              	.L108:
 1293 06b0 55080000 		.word	.L99+1
 1294 06b4 FD090000 		.word	.L98+1
 1295 06b8 FD090000 		.word	.L98+1
 1296 06bc FD090000 		.word	.L98+1
 1297 06c0 FD090000 		.word	.L98+1
 1298 06c4 FD090000 		.word	.L98+1
 1299 06c8 FD090000 		.word	.L98+1
 1300 06cc FD090000 		.word	.L98+1
 1301 06d0 79080000 		.word	.L100+1
 1302 06d4 FD090000 		.word	.L98+1
 1303 06d8 FD090000 		.word	.L98+1
 1304 06dc FD090000 		.word	.L98+1
 1305 06e0 FD090000 		.word	.L98+1
 1306 06e4 FD090000 		.word	.L98+1
 1307 06e8 FD090000 		.word	.L98+1
 1308 06ec FD090000 		.word	.L98+1
 1309 06f0 55080000 		.word	.L99+1
 1310 06f4 FD090000 		.word	.L98+1
 1311 06f8 FD090000 		.word	.L98+1
 1312 06fc FD090000 		.word	.L98+1
 1313 0700 FD090000 		.word	.L98+1
 1314 0704 FD090000 		.word	.L98+1
 1315 0708 FD090000 		.word	.L98+1
 1316 070c FD090000 		.word	.L98+1
 1317 0710 67080000 		.word	.L101+1
 1318 0714 FD090000 		.word	.L98+1
 1319 0718 FD090000 		.word	.L98+1
 1320 071c FD090000 		.word	.L98+1
 1321 0720 FD090000 		.word	.L98+1
 1322 0724 FD090000 		.word	.L98+1
 1323 0728 FD090000 		.word	.L98+1
 1324 072c FD090000 		.word	.L98+1
 1325 0730 79080000 		.word	.L100+1
 1326 0734 FD090000 		.word	.L98+1
 1327 0738 FD090000 		.word	.L98+1
 1328 073c FD090000 		.word	.L98+1
 1329 0740 FD090000 		.word	.L98+1
 1330 0744 FD090000 		.word	.L98+1
 1331 0748 FD090000 		.word	.L98+1
 1332 074c FD090000 		.word	.L98+1
 1333 0750 CD090000 		.word	.L102+1
 1334 0754 FD090000 		.word	.L98+1
 1335 0758 FD090000 		.word	.L98+1
 1336 075c FD090000 		.word	.L98+1
 1337 0760 FD090000 		.word	.L98+1
 1338 0764 FD090000 		.word	.L98+1
 1339 0768 FD090000 		.word	.L98+1
 1340 076c FD090000 		.word	.L98+1
 1341 0770 DF080000 		.word	.L103+1
 1342 0774 FD090000 		.word	.L98+1
 1343 0778 FD090000 		.word	.L98+1
 1344 077c FD090000 		.word	.L98+1
 1345 0780 FD090000 		.word	.L98+1
 1346 0784 FD090000 		.word	.L98+1
 1347 0788 FD090000 		.word	.L98+1
 1348 078c FD090000 		.word	.L98+1
 1349 0790 CD090000 		.word	.L102+1
 1350 0794 FD090000 		.word	.L98+1
 1351 0798 FD090000 		.word	.L98+1
 1352 079c FD090000 		.word	.L98+1
 1353 07a0 FD090000 		.word	.L98+1
 1354 07a4 FD090000 		.word	.L98+1
 1355 07a8 FD090000 		.word	.L98+1
 1356 07ac FD090000 		.word	.L98+1
 1357 07b0 E5090000 		.word	.L104+1
 1358 07b4 FD090000 		.word	.L98+1
 1359 07b8 FD090000 		.word	.L98+1
 1360 07bc FD090000 		.word	.L98+1
 1361 07c0 FD090000 		.word	.L98+1
 1362 07c4 FD090000 		.word	.L98+1
 1363 07c8 FD090000 		.word	.L98+1
 1364 07cc FD090000 		.word	.L98+1
 1365 07d0 21090000 		.word	.L105+1
 1366 07d4 FD090000 		.word	.L98+1
 1367 07d8 FD090000 		.word	.L98+1
 1368 07dc FD090000 		.word	.L98+1
 1369 07e0 FD090000 		.word	.L98+1
 1370 07e4 FD090000 		.word	.L98+1
 1371 07e8 FD090000 		.word	.L98+1
 1372 07ec FD090000 		.word	.L98+1
 1373 07f0 6B090000 		.word	.L106+1
 1374 07f4 FD090000 		.word	.L98+1
 1375 07f8 FD090000 		.word	.L98+1
 1376 07fc FD090000 		.word	.L98+1
 1377 0800 FD090000 		.word	.L98+1
 1378 0804 FD090000 		.word	.L98+1
 1379 0808 FD090000 		.word	.L98+1
 1380 080c FD090000 		.word	.L98+1
 1381 0810 21090000 		.word	.L105+1
 1382 0814 FD090000 		.word	.L98+1
 1383 0818 FD090000 		.word	.L98+1
 1384 081c FD090000 		.word	.L98+1
 1385 0820 FD090000 		.word	.L98+1
 1386 0824 FD090000 		.word	.L98+1
 1387 0828 FD090000 		.word	.L98+1
 1388 082c FD090000 		.word	.L98+1
 1389 0830 B5090000 		.word	.L107+1
 1390 0834 FD090000 		.word	.L98+1
 1391 0838 FD090000 		.word	.L98+1
 1392 083c FD090000 		.word	.L98+1
 1393 0840 FD090000 		.word	.L98+1
 1394 0844 FD090000 		.word	.L98+1
 1395 0848 FD090000 		.word	.L98+1
 1396 084c FD090000 		.word	.L98+1
 1397 0850 B5090000 		.word	.L107+1
 1398              	.L99:
 646:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 647:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Reading phase -------------------------------------------------------- */
 648:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Own SLA+R has been received, ACK has been returned */
 649:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_SLAW_ACK:
 650:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 651:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* General call address has been received, ACK has been returned */
 652:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_GENCALL_ACK:
 653:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_AA;
 1399              		.loc 2 653 0
 1400 0854 BB69     		ldr	r3, [r7, #24]
 1401 0856 4FF00402 		mov	r2, #4
 1402 085a 1A60     		str	r2, [r3, #0]
 654:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1403              		.loc 2 654 0
 1404 085c BB69     		ldr	r3, [r7, #24]
 1405 085e 4FF00802 		mov	r2, #8
 1406 0862 9A61     		str	r2, [r3, #24]
 655:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1407              		.loc 2 655 0
 1408 0864 D3E0     		b	.L109
 1409              	.L101:
 656:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Arbitration has been lost in Slave Address + R/W bit as bus Master. General Call has
 657:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             been received and ACK has been returned.*/
 658:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_ARB_LOST_M_GENCALL:
 659:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_AA|I2C_I2CONSET_STA;
 1410              		.loc 2 659 0
 1411 0866 BB69     		ldr	r3, [r7, #24]
 1412 0868 4FF02402 		mov	r2, #36
 1413 086c 1A60     		str	r2, [r3, #0]
 660:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1414              		.loc 2 660 0
 1415 086e BB69     		ldr	r3, [r7, #24]
 1416 0870 4FF00802 		mov	r2, #8
 1417 0874 9A61     		str	r2, [r3, #24]
 661:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1418              		.loc 2 661 0
 1419 0876 CAE0     		b	.L109
 1420              	.L100:
 662:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Previously addressed with own SLA;
 663:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * DATA byte has been received;
 664:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * ACK has been returned */
 665:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_ARB_LOST_M_SLA:
 666:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_PRE_SLA_DAT_ACK:
 667:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 668:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             /*
 669:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****              * All data bytes that over-flow the specified receive
 670:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****              * data length, just ignore them.
 671:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****              */
 672:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if ((TransferCfg->rx_count < TransferCfg->rx_length) && (TransferCfg->rx_data != NULL))
 1421              		.loc 2 672 0
 1422 0878 7B68     		ldr	r3, [r7, #4]
 1423 087a 5A69     		ldr	r2, [r3, #20]
 1424 087c 7B68     		ldr	r3, [r7, #4]
 1425 087e 1B69     		ldr	r3, [r3, #16]
 1426 0880 9A42     		cmp	r2, r3
 1427 0882 15D2     		bcs	.L110
 1428              		.loc 2 672 0 is_stmt 0 discriminator 1
 1429 0884 7B68     		ldr	r3, [r7, #4]
 1430 0886 DB68     		ldr	r3, [r3, #12]
 1431 0888 002B     		cmp	r3, #0
 1432 088a 11D0     		beq	.L110
 673:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 674:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 *rxdat++ = (uint8_t)I2Cx->DAT;
 1433              		.loc 2 674 0 is_stmt 1
 1434 088c BB69     		ldr	r3, [r7, #24]
 1435 088e 9B68     		ldr	r3, [r3, #8]
 1436 0890 DAB2     		uxtb	r2, r3
 1437 0892 3B69     		ldr	r3, [r7, #16]
 1438 0894 1A70     		strb	r2, [r3, #0]
 1439 0896 3B69     		ldr	r3, [r7, #16]
 1440 0898 03F10103 		add	r3, r3, #1
 1441 089c 3B61     		str	r3, [r7, #16]
 675:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 676:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->rx_count++;
 1442              		.loc 2 676 0
 1443 089e 7B68     		ldr	r3, [r7, #4]
 1444 08a0 5B69     		ldr	r3, [r3, #20]
 1445 08a2 03F10102 		add	r2, r3, #1
 1446 08a6 7B68     		ldr	r3, [r7, #4]
 1447 08a8 5A61     		str	r2, [r3, #20]
 677:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 678:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_BYTE_RECV;
 1448              		.loc 2 678 0
 1449 08aa 4FF00203 		mov	r3, #2
 1450 08ae FB61     		str	r3, [r7, #28]
 1451              	.L110:
 679:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 680:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if(TransferCfg->rx_count == (TransferCfg->rx_length) ) {
 1452              		.loc 2 680 0
 1453 08b0 7B68     		ldr	r3, [r7, #4]
 1454 08b2 5A69     		ldr	r2, [r3, #20]
 1455 08b4 7B68     		ldr	r3, [r7, #4]
 1456 08b6 1B69     		ldr	r3, [r3, #16]
 1457 08b8 9A42     		cmp	r2, r3
 1458 08ba 07D1     		bne	.L111
 681:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->CONCLR = I2C_I2CONCLR_AAC|I2C_I2CONCLR_SIC;
 1459              		.loc 2 681 0
 1460 08bc BB69     		ldr	r3, [r7, #24]
 1461 08be 4FF00C02 		mov	r2, #12
 1462 08c2 9A61     		str	r2, [r3, #24]
 682:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_BYTE_RECV;
 1463              		.loc 2 682 0
 1464 08c4 4FF00203 		mov	r3, #2
 1465 08c8 FB61     		str	r3, [r7, #28]
 683:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 684:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else {
 685:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->CONSET = I2C_I2CONSET_AA;
 686:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 687:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 688:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             
 689:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1466              		.loc 2 689 0
 1467 08ca A0E0     		b	.L109
 1468              	.L111:
 685:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->CONSET = I2C_I2CONSET_AA;
 1469              		.loc 2 685 0
 1470 08cc BB69     		ldr	r3, [r7, #24]
 1471 08ce 4FF00402 		mov	r2, #4
 1472 08d2 1A60     		str	r2, [r3, #0]
 686:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1473              		.loc 2 686 0
 1474 08d4 BB69     		ldr	r3, [r7, #24]
 1475 08d6 4FF00802 		mov	r2, #8
 1476 08da 9A61     		str	r2, [r3, #24]
 1477              		.loc 2 689 0
 1478 08dc 97E0     		b	.L109
 1479              	.L103:
 690:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* DATA has been received, Only the first data byte will be received with ACK. Additional
 691:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 data will be received with NOT ACK. */
 692:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_PRE_GENCALL_DAT_ACK:
 693:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if ((TransferCfg->rx_count < TransferCfg->rx_length) && (TransferCfg->rx_data != NULL))
 1480              		.loc 2 693 0
 1481 08de 7B68     		ldr	r3, [r7, #4]
 1482 08e0 5A69     		ldr	r2, [r3, #20]
 1483 08e2 7B68     		ldr	r3, [r7, #4]
 1484 08e4 1B69     		ldr	r3, [r3, #16]
 1485 08e6 9A42     		cmp	r2, r3
 1486 08e8 15D2     		bcs	.L113
 1487              		.loc 2 693 0 is_stmt 0 discriminator 1
 1488 08ea 7B68     		ldr	r3, [r7, #4]
 1489 08ec DB68     		ldr	r3, [r3, #12]
 1490 08ee 002B     		cmp	r3, #0
 1491 08f0 11D0     		beq	.L113
 694:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 695:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 *rxdat++ = (uint8_t)I2Cx->DAT;
 1492              		.loc 2 695 0 is_stmt 1
 1493 08f2 BB69     		ldr	r3, [r7, #24]
 1494 08f4 9B68     		ldr	r3, [r3, #8]
 1495 08f6 DAB2     		uxtb	r2, r3
 1496 08f8 3B69     		ldr	r3, [r7, #16]
 1497 08fa 1A70     		strb	r2, [r3, #0]
 1498 08fc 3B69     		ldr	r3, [r7, #16]
 1499 08fe 03F10103 		add	r3, r3, #1
 1500 0902 3B61     		str	r3, [r7, #16]
 696:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 697:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->rx_count++;
 1501              		.loc 2 697 0
 1502 0904 7B68     		ldr	r3, [r7, #4]
 1503 0906 5B69     		ldr	r3, [r3, #20]
 1504 0908 03F10102 		add	r2, r3, #1
 1505 090c 7B68     		ldr	r3, [r7, #4]
 1506 090e 5A61     		str	r2, [r3, #20]
 698:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 699:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_BYTE_RECV;
 1507              		.loc 2 699 0
 1508 0910 4FF00203 		mov	r3, #2
 1509 0914 FB61     		str	r3, [r7, #28]
 1510              	.L113:
 700:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 701:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_AAC|I2C_I2CONCLR_SIC;
 1511              		.loc 2 701 0
 1512 0916 BB69     		ldr	r3, [r7, #24]
 1513 0918 4FF00C02 		mov	r2, #12
 1514 091c 9A61     		str	r2, [r3, #24]
 702:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1515              		.loc 2 702 0
 1516 091e 76E0     		b	.L109
 1517              	.L105:
 703:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 704:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Writing phase -------------------------------------------------------- */
 705:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Own SLA+R has been received, ACK has been returned */
 706:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_TX_SLAR_ACK:
 707:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 708:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Data has been transmitted, ACK has been received */
 709:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_TX_DAT_ACK:
 710:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             /*
 711:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****              * All data bytes that over-flow the specified receive
 712:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****              * data length, just ignore them.
 713:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****              */
 714:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if ((TransferCfg->tx_count < TransferCfg->tx_length) && (TransferCfg->tx_data != NULL))
 1518              		.loc 2 714 0
 1519 0920 7B68     		ldr	r3, [r7, #4]
 1520 0922 9A68     		ldr	r2, [r3, #8]
 1521 0924 7B68     		ldr	r3, [r7, #4]
 1522 0926 5B68     		ldr	r3, [r3, #4]
 1523 0928 9A42     		cmp	r2, r3
 1524 092a 15D2     		bcs	.L114
 1525              		.loc 2 714 0 is_stmt 0 discriminator 1
 1526 092c 7B68     		ldr	r3, [r7, #4]
 1527 092e 1B68     		ldr	r3, [r3, #0]
 1528 0930 002B     		cmp	r3, #0
 1529 0932 11D0     		beq	.L114
 715:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 716:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->DAT = *txdat++;
 1530              		.loc 2 716 0 is_stmt 1
 1531 0934 7B69     		ldr	r3, [r7, #20]
 1532 0936 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1533 0938 1A46     		mov	r2, r3
 1534 093a BB69     		ldr	r3, [r7, #24]
 1535 093c 9A60     		str	r2, [r3, #8]
 1536 093e 7B69     		ldr	r3, [r7, #20]
 1537 0940 03F10103 		add	r3, r3, #1
 1538 0944 7B61     		str	r3, [r7, #20]
 717:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 718:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->tx_count++;
 1539              		.loc 2 718 0
 1540 0946 7B68     		ldr	r3, [r7, #4]
 1541 0948 9B68     		ldr	r3, [r3, #8]
 1542 094a 03F10102 		add	r2, r3, #1
 1543 094e 7B68     		ldr	r3, [r7, #4]
 1544 0950 9A60     		str	r2, [r3, #8]
 719:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 720:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_BYTE_SENT;
 1545              		.loc 2 720 0
 1546 0952 4FF00103 		mov	r3, #1
 1547 0956 FB61     		str	r3, [r7, #28]
 1548              	.L114:
 721:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 722:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 723:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_AA;
 1549              		.loc 2 723 0
 1550 0958 BB69     		ldr	r3, [r7, #24]
 1551 095a 4FF00402 		mov	r2, #4
 1552 095e 1A60     		str	r2, [r3, #0]
 724:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1553              		.loc 2 724 0
 1554 0960 BB69     		ldr	r3, [r7, #24]
 1555 0962 4FF00802 		mov	r2, #8
 1556 0966 9A61     		str	r2, [r3, #24]
 725:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1557              		.loc 2 725 0
 1558 0968 51E0     		b	.L109
 1559              	.L106:
 726:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Arbitration lost in Slave Address and R/W bit as bus Master. Own Slave Address + Read
 727:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 has been received, ACK has been returned. */
 728:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_TX_ARB_LOST_M_SLA:
 729:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if ((TransferCfg->tx_count < TransferCfg->tx_length) && (TransferCfg->tx_data != NULL))
 1560              		.loc 2 729 0
 1561 096a 7B68     		ldr	r3, [r7, #4]
 1562 096c 9A68     		ldr	r2, [r3, #8]
 1563 096e 7B68     		ldr	r3, [r7, #4]
 1564 0970 5B68     		ldr	r3, [r3, #4]
 1565 0972 9A42     		cmp	r2, r3
 1566 0974 15D2     		bcs	.L115
 1567              		.loc 2 729 0 is_stmt 0 discriminator 1
 1568 0976 7B68     		ldr	r3, [r7, #4]
 1569 0978 1B68     		ldr	r3, [r3, #0]
 1570 097a 002B     		cmp	r3, #0
 1571 097c 11D0     		beq	.L115
 730:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 731:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2Cx->DAT = *txdat++;
 1572              		.loc 2 731 0 is_stmt 1
 1573 097e 7B69     		ldr	r3, [r7, #20]
 1574 0980 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1575 0982 1A46     		mov	r2, r3
 1576 0984 BB69     		ldr	r3, [r7, #24]
 1577 0986 9A60     		str	r2, [r3, #8]
 1578 0988 7B69     		ldr	r3, [r7, #20]
 1579 098a 03F10103 		add	r3, r3, #1
 1580 098e 7B61     		str	r3, [r7, #20]
 732:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 733:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->tx_count++;
 1581              		.loc 2 733 0
 1582 0990 7B68     		ldr	r3, [r7, #4]
 1583 0992 9B68     		ldr	r3, [r3, #8]
 1584 0994 03F10102 		add	r2, r3, #1
 1585 0998 7B68     		ldr	r3, [r7, #4]
 1586 099a 9A60     		str	r2, [r3, #8]
 734:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 735:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_BYTE_SENT;
 1587              		.loc 2 735 0
 1588 099c 4FF00103 		mov	r3, #1
 1589 09a0 FB61     		str	r3, [r7, #28]
 1590              	.L115:
 736:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 737:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_AA|I2C_I2CONSET_STA;
 1591              		.loc 2 737 0
 1592 09a2 BB69     		ldr	r3, [r7, #24]
 1593 09a4 4FF02402 		mov	r2, #36
 1594 09a8 1A60     		str	r2, [r3, #0]
 738:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1595              		.loc 2 738 0
 1596 09aa BB69     		ldr	r3, [r7, #24]
 1597 09ac 4FF00802 		mov	r2, #8
 1598 09b0 9A61     		str	r2, [r3, #24]
 739:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1599              		.loc 2 739 0
 1600 09b2 2CE0     		b	.L109
 1601              	.L107:
 740:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             
 741:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_TX_LAST_DAT_ACK:
 742:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Data has been transmitted, NACK has been received,
 743:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * that means there's no more data to send, exit now */
 744:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /*
 745:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * Note: Don't wait for stop event since in slave transmit mode,
 746:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * since there no proof lets us know when a stop signal has been received
 747:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * on slave side.
 748:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          */
 749:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_TX_DAT_NACK:
 750:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_AA;
 1602              		.loc 2 750 0
 1603 09b4 BB69     		ldr	r3, [r7, #24]
 1604 09b6 4FF00402 		mov	r2, #4
 1605 09ba 1A60     		str	r2, [r3, #0]
 751:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1606              		.loc 2 751 0
 1607 09bc BB69     		ldr	r3, [r7, #24]
 1608 09be 4FF00802 		mov	r2, #8
 1609 09c2 9A61     		str	r2, [r3, #24]
 752:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_SEND_END;
 1610              		.loc 2 752 0
 1611 09c4 4FF00803 		mov	r3, #8
 1612 09c8 FB61     		str	r3, [r7, #28]
 753:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1613              		.loc 2 753 0
 1614 09ca 20E0     		b	.L109
 1615              	.L102:
 754:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 755:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Previously addressed with own SLA;
 756:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * DATA byte has been received;
 757:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * NOT ACK has been returned */
 758:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_PRE_SLA_DAT_NACK:
 759:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 760:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* DATA has been received, NOT ACK has been returned */
 761:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_PRE_GENCALL_DAT_NACK:
 762:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_AA;
 1616              		.loc 2 762 0
 1617 09cc BB69     		ldr	r3, [r7, #24]
 1618 09ce 4FF00402 		mov	r2, #4
 1619 09d2 1A60     		str	r2, [r3, #0]
 763:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1620              		.loc 2 763 0
 1621 09d4 BB69     		ldr	r3, [r7, #24]
 1622 09d6 4FF00802 		mov	r2, #8
 1623 09da 9A61     		str	r2, [r3, #24]
 764:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_RECV_END;
 1624              		.loc 2 764 0
 1625 09dc 4FF01003 		mov	r3, #16
 1626 09e0 FB61     		str	r3, [r7, #28]
 765:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1627              		.loc 2 765 0
 1628 09e2 14E0     		b	.L109
 1629              	.L104:
 766:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 767:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /*
 768:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * Note that: Return code only let us know a stop condition mixed
 769:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * with a repeat start condition in the same code value.
 770:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * So we should provide a time-out. In case this is really a stop
 771:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * condition, this will return back after time out condition. Otherwise,
 772:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          * next session that is slave receive data will be completed.
 773:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****          */
 774:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 775:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* A Stop or a repeat start condition */
 776:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_S_RX_STA_STO_SLVREC_SLVTRX:
 777:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_AA;
 1630              		.loc 2 777 0
 1631 09e4 BB69     		ldr	r3, [r7, #24]
 1632 09e6 4FF00402 		mov	r2, #4
 1633 09ea 1A60     		str	r2, [r3, #0]
 778:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1634              		.loc 2 778 0
 1635 09ec BB69     		ldr	r3, [r7, #24]
 1636 09ee 4FF00802 		mov	r2, #8
 1637 09f2 9A61     		str	r2, [r3, #24]
 779:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_STA_STO_RECV;
 1638              		.loc 2 779 0
 1639 09f4 4FF02003 		mov	r3, #32
 1640 09f8 FB61     		str	r3, [r7, #28]
 780:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1641              		.loc 2 780 0
 1642 09fa 08E0     		b	.L109
 1643              	.L98:
 781:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 782:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* No status information */
 783:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case I2C_I2STAT_NO_INF:
 784:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Other status must be captured */
 785:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         default:
 786:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONSET = I2C_I2CONSET_AA;
 1644              		.loc 2 786 0
 1645 09fc BB69     		ldr	r3, [r7, #24]
 1646 09fe 4FF00402 		mov	r2, #4
 1647 0a02 1A60     		str	r2, [r3, #0]
 787:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 1648              		.loc 2 787 0
 1649 0a04 BB69     		ldr	r3, [r7, #24]
 1650 0a06 4FF00802 		mov	r2, #8
 1651 0a0a 9A61     		str	r2, [r3, #24]
 788:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 1652              		.loc 2 788 0
 1653 0a0c 00BF     		nop
 1654              	.L109:
 789:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 790:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 791:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 792:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return Ret;
 1655              		.loc 2 792 0
 1656 0a0e FB69     		ldr	r3, [r7, #28]
 793:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 1657              		.loc 2 793 0
 1658 0a10 1846     		mov	r0, r3
 1659 0a12 07F12007 		add	r7, r7, #32
 1660 0a16 BD46     		mov	sp, r7
 1661 0a18 80BD     		pop	{r7, pc}
 1662              		.cfi_endproc
 1663              	.LFE66:
 1665 0a1a 00BF     		.align	2
 1666              		.global	I2C_MasterHandler
 1667              		.thumb
 1668              		.thumb_func
 1670              	I2C_MasterHandler:
 1671              	.LFB67:
 794:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 795:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief         General Master Interrupt handler for I2C peripheral
 796:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be:
 797:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C
 798:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C1
 799:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - LPC_I2C2
 800:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         None
 801:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
 802:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_MasterHandler(en_I2C_unitId i2cId)
 803:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 1672              		.loc 2 803 0
 1673              		.cfi_startproc
 1674              		@ args = 0, pretend = 0, frame = 24
 1675              		@ frame_needed = 1, uses_anonymous_args = 0
 1676 0a1c 80B5     		push	{r7, lr}
 1677              	.LCFI42:
 1678              		.cfi_def_cfa_offset 8
 1679              		.cfi_offset 7, -8
 1680              		.cfi_offset 14, -4
 1681 0a1e 86B0     		sub	sp, sp, #24
 1682              	.LCFI43:
 1683              		.cfi_def_cfa_offset 32
 1684 0a20 00AF     		add	r7, sp, #0
 1685              	.LCFI44:
 1686              		.cfi_def_cfa_register 7
 1687 0a22 0346     		mov	r3, r0
 1688 0a24 FB71     		strb	r3, [r7, #7]
 804:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 1689              		.loc 2 804 0
 1690 0a26 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1691 0a28 1846     		mov	r0, r3
 1692 0a2a FFF71FFB 		bl	I2C_GetPointer
 1693 0a2e 7861     		str	r0, [r7, #20]
 805:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint8_t returnCode;
 806:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_M_SETUP_Type *txrx_setup;
 807:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     int32_t Ret = I2C_OK;
 1694              		.loc 2 807 0
 1695 0a30 4FF00003 		mov	r3, #0
 1696 0a34 3B61     		str	r3, [r7, #16]
 808:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 809:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     txrx_setup = (I2C_M_SETUP_Type *) i2cdat[i2cId].txrx_setup;
 1697              		.loc 2 809 0
 1698 0a36 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1699 0a38 324B     		ldr	r3, .L128
 1700 0a3a 53F83230 		ldr	r3, [r3, r2, lsl #3]
 1701 0a3e FB60     		str	r3, [r7, #12]
 810:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 811:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     returnCode = (I2Cx->STAT & I2C_STAT_CODE_BITMASK);
 1702              		.loc 2 811 0
 1703 0a40 7B69     		ldr	r3, [r7, #20]
 1704 0a42 5B68     		ldr	r3, [r3, #4]
 1705 0a44 DBB2     		uxtb	r3, r3
 1706 0a46 23F00703 		bic	r3, r3, #7
 1707 0a4a FB72     		strb	r3, [r7, #11]
 812:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 813:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Save current status
 814:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     txrx_setup->status = returnCode;
 1708              		.loc 2 814 0
 1709 0a4c FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
 1710 0a4e FB68     		ldr	r3, [r7, #12]
 1711 0a50 5A62     		str	r2, [r3, #36]
 815:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 816:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     Ret = I2C_MasterHanleStates(i2cId, returnCode, txrx_setup, I2C_TRANSFER_INTERRUPT);
 1712              		.loc 2 816 0
 1713 0a52 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1714 0a54 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1715 0a56 1046     		mov	r0, r2
 1716 0a58 1946     		mov	r1, r3
 1717 0a5a FA68     		ldr	r2, [r7, #12]
 1718 0a5c 4FF00103 		mov	r3, #1
 1719 0a60 FFF7FEFF 		bl	I2C_MasterHanleStates
 1720 0a64 3861     		str	r0, [r7, #16]
 817:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 818:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if(I2C_CheckError(Ret))
 1721              		.loc 2 818 0
 1722 0a66 3B69     		ldr	r3, [r7, #16]
 1723 0a68 03F08053 		and	r3, r3, #268435456
 1724 0a6c 002B     		cmp	r3, #0
 1725 0a6e 19D0     		beq	.L118
 819:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 820:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         if(txrx_setup->retransmissions_count < txrx_setup->retransmissions_max)
 1726              		.loc 2 820 0
 1727 0a70 FB68     		ldr	r3, [r7, #12]
 1728 0a72 1A6A     		ldr	r2, [r3, #32]
 1729 0a74 FB68     		ldr	r3, [r7, #12]
 1730 0a76 DB69     		ldr	r3, [r3, #28]
 1731 0a78 9A42     		cmp	r2, r3
 1732 0a7a 2AD2     		bcs	.L125
 821:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
 822:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             // Retry
 823:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             txrx_setup->retransmissions_count ++;
 1733              		.loc 2 823 0
 1734 0a7c FB68     		ldr	r3, [r7, #12]
 1735 0a7e 1B6A     		ldr	r3, [r3, #32]
 1736 0a80 03F10102 		add	r2, r3, #1
 1737 0a84 FB68     		ldr	r3, [r7, #12]
 1738 0a86 1A62     		str	r2, [r3, #32]
 824:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             txrx_setup->tx_count = 0;
 1739              		.loc 2 824 0
 1740 0a88 FB68     		ldr	r3, [r7, #12]
 1741 0a8a 4FF00002 		mov	r2, #0
 1742 0a8e DA60     		str	r2, [r3, #12]
 825:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             txrx_setup->rx_count = 0;
 1743              		.loc 2 825 0
 1744 0a90 FB68     		ldr	r3, [r7, #12]
 1745 0a92 4FF00002 		mov	r2, #0
 1746 0a96 9A61     		str	r2, [r3, #24]
 826:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             // Reset STA, STO, SI
 827:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2C_Start(I2Cx, I2C_TRANSFER_INTERRUPT);
 1747              		.loc 2 827 0
 1748 0a98 7869     		ldr	r0, [r7, #20]
 1749 0a9a 4FF00101 		mov	r1, #1
 1750 0a9e FFF70BFB 		bl	I2C_Start
 828:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             return;
 1751              		.loc 2 828 0
 1752 0aa2 2BE0     		b	.L117
 1753              	.L118:
 829:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
 830:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         else
 831:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
 832:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             goto s_int_end;
 833:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
 834:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 835:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else if (Ret & I2C_SEND_END)
 1754              		.loc 2 835 0
 1755 0aa4 3B69     		ldr	r3, [r7, #16]
 1756 0aa6 03F00803 		and	r3, r3, #8
 1757 0aaa 002B     		cmp	r3, #0
 1758 0aac 0BD0     		beq	.L122
 836:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 837:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // If no need to wait for data from Slave
 838:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         if(txrx_setup->rx_count >= (txrx_setup->rx_length)) 
 1759              		.loc 2 838 0
 1760 0aae FB68     		ldr	r3, [r7, #12]
 1761 0ab0 9A69     		ldr	r2, [r3, #24]
 1762 0ab2 FB68     		ldr	r3, [r7, #12]
 1763 0ab4 5B69     		ldr	r3, [r3, #20]
 1764 0ab6 9A42     		cmp	r2, r3
 1765 0ab8 0DD2     		bcs	.L126
 1766              	.L123:
 839:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
 840:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             goto s_int_end;
 841:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
 842:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         else    // Start to wait for data from Slave
 843:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
 844:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             // Reset STA, STO, SI
 845:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2C_Start(I2Cx, I2C_TRANSFER_INTERRUPT);
 1767              		.loc 2 845 0
 1768 0aba 7869     		ldr	r0, [r7, #20]
 1769 0abc 4FF00101 		mov	r1, #1
 1770 0ac0 FFF7FAFA 		bl	I2C_Start
 846:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             return;
 1771              		.loc 2 846 0
 1772 0ac4 1AE0     		b	.L117
 1773              	.L122:
 847:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
 848:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 849:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else if (Ret & I2C_RECV_END) 
 1774              		.loc 2 849 0
 1775 0ac6 3B69     		ldr	r3, [r7, #16]
 1776 0ac8 03F01003 		and	r3, r3, #16
 1777 0acc 002B     		cmp	r3, #0
 1778 0ace 14D0     		beq	.L127
 850:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 851:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         goto s_int_end;
 1779              		.loc 2 851 0
 1780 0ad0 02E0     		b	.L121
 1781              	.L125:
 832:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             goto s_int_end;
 1782              		.loc 2 832 0
 1783 0ad2 00BF     		nop
 1784 0ad4 00E0     		b	.L121
 1785              	.L126:
 840:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             goto s_int_end;
 1786              		.loc 2 840 0
 1787 0ad6 00BF     		nop
 1788              	.L121:
 852:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 853:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else
 854:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 855:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return;
 856:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 857:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 858:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** s_int_end:
 859:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Disable interrupt
 860:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_IntCmd(i2cId, FALSE);
 1789              		.loc 2 860 0
 1790 0ad8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1791 0ada 1846     		mov	r0, r3
 1792 0adc 4FF00001 		mov	r1, #0
 1793 0ae0 FFF7FEFF 		bl	I2C_IntCmd
 861:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 862:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = I2C_I2CONCLR_AAC | I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC;
 1794              		.loc 2 862 0
 1795 0ae4 7B69     		ldr	r3, [r7, #20]
 1796 0ae6 4FF02C02 		mov	r2, #44
 1797 0aea 9A61     		str	r2, [r3, #24]
 863:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 864:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_MasterComplete[i2cId] = TRUE;
 1798              		.loc 2 864 0
 1799 0aec FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1800 0aee 064B     		ldr	r3, .L128+4
 1801 0af0 4FF00101 		mov	r1, #1
 1802 0af4 43F82210 		str	r1, [r3, r2, lsl #2]
 1803 0af8 00E0     		b	.L117
 1804              	.L127:
 855:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return;
 1805              		.loc 2 855 0
 1806 0afa 00BF     		nop
 1807              	.L117:
 865:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         
 866:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 1808              		.loc 2 866 0
 1809 0afc 07F11807 		add	r7, r7, #24
 1810 0b00 BD46     		mov	sp, r7
 1811 0b02 80BD     		pop	{r7, pc}
 1812              	.L129:
 1813              		.align	2
 1814              	.L128:
 1815 0b04 00000000 		.word	i2cdat
 1816 0b08 18000000 		.word	I2C_MasterComplete
 1817              		.cfi_endproc
 1818              	.LFE67:
 1820              		.align	2
 1821              		.global	I2C_SlaveHandler
 1822              		.thumb
 1823              		.thumb_func
 1825              	I2C_SlaveHandler:
 1826              	.LFB68:
 867:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 868:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 869:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 870:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief         General Slave Interrupt handler for I2C peripheral
 871:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be:
 872:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *              - LPC_I2C0
 873:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *              - LPC_I2C1
 874:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *              - LPC_I2C2
 875:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         None
 876:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
 877:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_SlaveHandler (en_I2C_unitId i2cId)
 878:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 1827              		.loc 2 878 0
 1828              		.cfi_startproc
 1829              		@ args = 0, pretend = 0, frame = 32
 1830              		@ frame_needed = 1, uses_anonymous_args = 0
 1831 0b0c 80B5     		push	{r7, lr}
 1832              	.LCFI45:
 1833              		.cfi_def_cfa_offset 8
 1834              		.cfi_offset 7, -8
 1835              		.cfi_offset 14, -4
 1836 0b0e 88B0     		sub	sp, sp, #32
 1837              	.LCFI46:
 1838              		.cfi_def_cfa_offset 40
 1839 0b10 00AF     		add	r7, sp, #0
 1840              	.LCFI47:
 1841              		.cfi_def_cfa_register 7
 1842 0b12 0346     		mov	r3, r0
 1843 0b14 FB71     		strb	r3, [r7, #7]
 879:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 1844              		.loc 2 879 0
 1845 0b16 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1846 0b18 1846     		mov	r0, r3
 1847 0b1a FFF7A7FA 		bl	I2C_GetPointer
 1848 0b1e B861     		str	r0, [r7, #24]
 880:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 881:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint8_t returnCode;
 882:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_S_SETUP_Type *txrx_setup;
 883:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t timeout;
 884:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     int32_t Ret = I2C_OK;
 1849              		.loc 2 884 0
 1850 0b20 4FF00003 		mov	r3, #0
 1851 0b24 7B61     		str	r3, [r7, #20]
 885:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 886:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     txrx_setup = (I2C_S_SETUP_Type *) i2cdat[i2cId].txrx_setup;
 1852              		.loc 2 886 0
 1853 0b26 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1854 0b28 374B     		ldr	r3, .L145
 1855 0b2a 53F83230 		ldr	r3, [r3, r2, lsl #3]
 1856 0b2e 3B61     		str	r3, [r7, #16]
 1857              	.L131:
 887:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 888:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** handle_state:
 889:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 890:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     returnCode = (I2Cx->STAT & I2C_STAT_CODE_BITMASK);
 1858              		.loc 2 890 0
 1859 0b30 BB69     		ldr	r3, [r7, #24]
 1860 0b32 5B68     		ldr	r3, [r3, #4]
 1861 0b34 DBB2     		uxtb	r3, r3
 1862 0b36 23F00703 		bic	r3, r3, #7
 1863 0b3a FB73     		strb	r3, [r7, #15]
 891:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Save current status
 892:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     txrx_setup->status = returnCode;
 1864              		.loc 2 892 0
 1865 0b3c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1866 0b3e 3B69     		ldr	r3, [r7, #16]
 1867 0b40 9A61     		str	r2, [r3, #24]
 893:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 894:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 895:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     Ret = I2C_SlaveHanleStates(i2cId, returnCode, txrx_setup);
 1868              		.loc 2 895 0
 1869 0b42 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1870 0b44 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1871 0b46 1046     		mov	r0, r2
 1872 0b48 1946     		mov	r1, r3
 1873 0b4a 3A69     		ldr	r2, [r7, #16]
 1874 0b4c FFF7FEFF 		bl	I2C_SlaveHanleStates
 1875 0b50 7861     		str	r0, [r7, #20]
 896:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 897:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if(I2C_CheckError(Ret))
 1876              		.loc 2 897 0
 1877 0b52 7B69     		ldr	r3, [r7, #20]
 1878 0b54 03F08053 		and	r3, r3, #268435456
 1879 0b58 002B     		cmp	r3, #0
 1880 0b5a 3CD1     		bne	.L141
 1881              	.L132:
 898:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 899:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         goto s_int_end;
 900:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 901:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else if (Ret & I2C_STA_STO_RECV)
 1882              		.loc 2 901 0
 1883 0b5c 7B69     		ldr	r3, [r7, #20]
 1884 0b5e 03F02003 		and	r3, r3, #32
 1885 0b62 002B     		cmp	r3, #0
 1886 0b64 31D0     		beq	.L134
 902:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 903:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         if((txrx_setup->tx_count >= (txrx_setup->tx_length)) &&
 1887              		.loc 2 903 0
 1888 0b66 3B69     		ldr	r3, [r7, #16]
 1889 0b68 9A68     		ldr	r2, [r3, #8]
 1890 0b6a 3B69     		ldr	r3, [r7, #16]
 1891 0b6c 5B68     		ldr	r3, [r3, #4]
 1892 0b6e 9A42     		cmp	r2, r3
 1893 0b70 05D3     		bcc	.L135
 904:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             (txrx_setup->rx_count >= (txrx_setup->rx_length)))
 1894              		.loc 2 904 0 discriminator 1
 1895 0b72 3B69     		ldr	r3, [r7, #16]
 1896 0b74 5A69     		ldr	r2, [r3, #20]
 1897 0b76 3B69     		ldr	r3, [r7, #16]
 1898 0b78 1B69     		ldr	r3, [r3, #16]
 903:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         if((txrx_setup->tx_count >= (txrx_setup->tx_length)) &&
 1899              		.loc 2 903 0 discriminator 1
 1900 0b7a 9A42     		cmp	r2, r3
 1901 0b7c 2DD2     		bcs	.L142
 1902              	.L135:
 905:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
 906:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             goto s_int_end;
 907:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
 908:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Temporally lock the interrupt for timeout condition
 909:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2C_IntCmd(i2cId, FALSE);
 1903              		.loc 2 909 0
 1904 0b7e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1905 0b80 1846     		mov	r0, r3
 1906 0b82 4FF00001 		mov	r1, #0
 1907 0b86 FFF7FEFF 		bl	I2C_IntCmd
 910:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // enable time out
 911:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         timeout = I2C_SLAVE_TIME_OUT;
 1908              		.loc 2 911 0
 1909 0b8a 4FF48033 		mov	r3, #65536
 1910 0b8e FB61     		str	r3, [r7, #28]
 1911 0b90 00E0     		b	.L138
 1912              	.L143:
 912:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         while(1)
 913:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
 914:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if (I2Cx->CONSET & I2C_I2CONSET_SI)
 915:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 916:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 // re-Enable interrupt
 917:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2C_IntCmd(i2cId, TRUE);
 918:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 goto handle_state;
 919:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 920:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else
 921:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
 922:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 timeout--;
 923:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if (timeout == 0)
 924:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
 925:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     // timeout occur, it's really a stop condition
 926:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 927:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     goto s_int_end;
 928:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
 929:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
 930:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }    
 1913              		.loc 2 930 0
 1914 0b92 00BF     		nop
 1915              	.L138:
 914:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if (I2Cx->CONSET & I2C_I2CONSET_SI)
 1916              		.loc 2 914 0
 1917 0b94 BB69     		ldr	r3, [r7, #24]
 1918 0b96 1B68     		ldr	r3, [r3, #0]
 1919 0b98 03F00803 		and	r3, r3, #8
 1920 0b9c 002B     		cmp	r3, #0
 1921 0b9e 06D0     		beq	.L136
 917:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 I2C_IntCmd(i2cId, TRUE);
 1922              		.loc 2 917 0
 1923 0ba0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1924 0ba2 1846     		mov	r0, r3
 1925 0ba4 4FF00101 		mov	r1, #1
 1926 0ba8 FFF7FEFF 		bl	I2C_IntCmd
 918:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 goto handle_state;
 1927              		.loc 2 918 0
 1928 0bac C0E7     		b	.L131
 1929              	.L136:
 922:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 timeout--;
 1930              		.loc 2 922 0
 1931 0bae FB69     		ldr	r3, [r7, #28]
 1932 0bb0 03F1FF33 		add	r3, r3, #-1
 1933 0bb4 FB61     		str	r3, [r7, #28]
 923:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if (timeout == 0)
 1934              		.loc 2 923 0
 1935 0bb6 FB69     		ldr	r3, [r7, #28]
 1936 0bb8 002B     		cmp	r3, #0
 1937 0bba EAD1     		bne	.L143
 926:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 1938              		.loc 2 926 0
 1939 0bbc 3B69     		ldr	r3, [r7, #16]
 1940 0bbe 9B69     		ldr	r3, [r3, #24]
 1941 0bc0 43F48062 		orr	r2, r3, #1024
 1942 0bc4 3B69     		ldr	r3, [r7, #16]
 1943 0bc6 9A61     		str	r2, [r3, #24]
 927:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     goto s_int_end;
 1944              		.loc 2 927 0
 1945 0bc8 08E0     		b	.L133
 1946              	.L134:
 931:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 932:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else if(Ret &I2C_SEND_END)
 1947              		.loc 2 932 0
 1948 0bca 7B69     		ldr	r3, [r7, #20]
 1949 0bcc 03F00803 		and	r3, r3, #8
 1950 0bd0 002B     		cmp	r3, #0
 1951 0bd2 14D0     		beq	.L144
 933:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 934:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         goto s_int_end;
 1952              		.loc 2 934 0
 1953 0bd4 02E0     		b	.L133
 1954              	.L141:
 899:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         goto s_int_end;
 1955              		.loc 2 899 0
 1956 0bd6 00BF     		nop
 1957 0bd8 00E0     		b	.L133
 1958              	.L142:
 906:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             goto s_int_end;
 1959              		.loc 2 906 0
 1960 0bda 00BF     		nop
 1961              	.L133:
 935:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 936:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else
 937:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 938:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return;
 939:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
 940:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 941:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** s_int_end:
 942:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Disable interrupt
 943:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_IntCmd(i2cId, FALSE);
 1962              		.loc 2 943 0
 1963 0bdc FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1964 0bde 1846     		mov	r0, r3
 1965 0be0 4FF00001 		mov	r1, #0
 1966 0be4 FFF7FEFF 		bl	I2C_IntCmd
 944:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = I2C_I2CONCLR_AAC | I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC;
 1967              		.loc 2 944 0
 1968 0be8 BB69     		ldr	r3, [r7, #24]
 1969 0bea 4FF02C02 		mov	r2, #44
 1970 0bee 9A61     		str	r2, [r3, #24]
 945:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 946:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_SlaveComplete[i2cId] = TRUE;
 1971              		.loc 2 946 0
 1972 0bf0 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1973 0bf2 064B     		ldr	r3, .L145+4
 1974 0bf4 4FF00101 		mov	r1, #1
 1975 0bf8 43F82210 		str	r1, [r3, r2, lsl #2]
 1976 0bfc 00E0     		b	.L130
 1977              	.L144:
 938:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return;
 1978              		.loc 2 938 0
 1979 0bfe 00BF     		nop
 1980              	.L130:
 947:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 1981              		.loc 2 947 0
 1982 0c00 07F12007 		add	r7, r7, #32
 1983 0c04 BD46     		mov	sp, r7
 1984 0c06 80BD     		pop	{r7, pc}
 1985              	.L146:
 1986              		.align	2
 1987              	.L145:
 1988 0c08 00000000 		.word	i2cdat
 1989 0c0c 24000000 		.word	I2C_SlaveComplete
 1990              		.cfi_endproc
 1991              	.LFE68:
 1993              		.align	2
 1994              		.global	I2C_MasterTransferData
 1995              		.thumb
 1996              		.thumb_func
 1998              	I2C_MasterTransferData:
 1999              	.LFB69:
 948:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 949:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
 950:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief         Transmit and Receive data in master mode
 951:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx            I2C peripheral selected, should be:
 952:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
 953:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
 954:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
 955:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    TransferCfg        Pointer to a I2C_M_SETUP_Type structure that
 956:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 contains specified information about the
 957:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 configuration for master transfer.
 958:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    Opt                a I2C_TRANSFER_OPT_Type type that selected for
 959:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 interrupt or polling mode.
 960:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         SUCCESS or ERROR
 961:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *
 962:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * Note:
 963:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * - In case of using I2C to transmit data only, either transmit length set to 0
 964:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * or transmit data pointer set to NULL.
 965:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * - In case of using I2C to receive data only, either receive length set to 0
 966:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * or receive data pointer set to NULL.
 967:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * - In case of using I2C to transmit followed by receive data, transmit length,
 968:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * transmit data pointer, receive length and receive data pointer should be set
 969:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * corresponding.
 970:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
 971:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** Status I2C_MasterTransferData(en_I2C_unitId i2cId, I2C_M_SETUP_Type *TransferCfg,
 972:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                                                                     I2C_TRANSFER_OPT_Type Opt)
 973:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2000              		.loc 2 973 0
 2001              		.cfi_startproc
 2002              		@ args = 0, pretend = 0, frame = 24
 2003              		@ frame_needed = 1, uses_anonymous_args = 0
 2004 0c10 80B5     		push	{r7, lr}
 2005              	.LCFI48:
 2006              		.cfi_def_cfa_offset 8
 2007              		.cfi_offset 7, -8
 2008              		.cfi_offset 14, -4
 2009 0c12 86B0     		sub	sp, sp, #24
 2010              	.LCFI49:
 2011              		.cfi_def_cfa_offset 32
 2012 0c14 00AF     		add	r7, sp, #0
 2013              	.LCFI50:
 2014              		.cfi_def_cfa_register 7
 2015 0c16 3960     		str	r1, [r7, #0]
 2016 0c18 1346     		mov	r3, r2
 2017 0c1a 0246     		mov	r2, r0
 2018 0c1c FA71     		strb	r2, [r7, #7]
 2019 0c1e BB71     		strb	r3, [r7, #6]
 974:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 2020              		.loc 2 974 0
 2021 0c20 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2022 0c22 1846     		mov	r0, r3
 2023 0c24 FFF722FA 		bl	I2C_GetPointer
 2024 0c28 3861     		str	r0, [r7, #16]
 975:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 976:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t CodeStatus;
 977:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     int32_t Ret = I2C_OK;
 2025              		.loc 2 977 0
 2026 0c2a 4FF00003 		mov	r3, #0
 2027 0c2e FB60     		str	r3, [r7, #12]
 978:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 979:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Reset I2C setup value to default state
 980:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     TransferCfg->tx_count = 0;
 2028              		.loc 2 980 0
 2029 0c30 3B68     		ldr	r3, [r7, #0]
 2030 0c32 4FF00002 		mov	r2, #0
 2031 0c36 DA60     		str	r2, [r3, #12]
 981:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     TransferCfg->rx_count = 0;
 2032              		.loc 2 981 0
 2033 0c38 3B68     		ldr	r3, [r7, #0]
 2034 0c3a 4FF00002 		mov	r2, #0
 2035 0c3e 9A61     		str	r2, [r3, #24]
 982:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     TransferCfg->status = 0;
 2036              		.loc 2 982 0
 2037 0c40 3B68     		ldr	r3, [r7, #0]
 2038 0c42 4FF00002 		mov	r2, #0
 2039 0c46 5A62     		str	r2, [r3, #36]
 983:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 984:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if (Opt == I2C_TRANSFER_POLLING)
 2040              		.loc 2 984 0
 2041 0c48 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2042 0c4a 002B     		cmp	r3, #0
 2043 0c4c 6AD1     		bne	.L148
 985:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
 986:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* First Start condition -------------------------------------------------------------- */
 987:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         TransferCfg->retransmissions_count = 0;
 2044              		.loc 2 987 0
 2045 0c4e 3B68     		ldr	r3, [r7, #0]
 2046 0c50 4FF00002 		mov	r2, #0
 2047 0c54 1A62     		str	r2, [r3, #32]
 2048 0c56 00E0     		b	.L149
 2049              	.L163:
 988:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** retry:
 989:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Reset I2C setup value to default state
 990:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         TransferCfg->tx_count = 0;
 991:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         TransferCfg->rx_count = 0;
 992:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
 993:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Start command
 994:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         CodeStatus = I2C_Start(I2Cx, I2C_TRANSFER_POLLING);
 995:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         
 996:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         while(1)    // send data first and then receive data from Slave.
 997:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
 998:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_MasterHanleStates(i2cId, CodeStatus, TransferCfg, I2C_TRANSFER_POLLING);
 999:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if(I2C_CheckError(Ret))
1000:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
1001:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->retransmissions_count++;
1002:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
1003:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         // save status
1004:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_NOACKF;
1005:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         goto error;
1006:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     } else {
1007:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         goto retry;
 2050              		.loc 2 1007 0
 2051 0c58 00BF     		nop
 2052              	.L149:
 990:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         TransferCfg->tx_count = 0;
 2053              		.loc 2 990 0
 2054 0c5a 3B68     		ldr	r3, [r7, #0]
 2055 0c5c 4FF00002 		mov	r2, #0
 2056 0c60 DA60     		str	r2, [r3, #12]
 991:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         TransferCfg->rx_count = 0;
 2057              		.loc 2 991 0
 2058 0c62 3B68     		ldr	r3, [r7, #0]
 2059 0c64 4FF00002 		mov	r2, #0
 2060 0c68 9A61     		str	r2, [r3, #24]
 994:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         CodeStatus = I2C_Start(I2Cx, I2C_TRANSFER_POLLING);
 2061              		.loc 2 994 0
 2062 0c6a 3869     		ldr	r0, [r7, #16]
 2063 0c6c 4FF00001 		mov	r1, #0
 2064 0c70 FFF722FA 		bl	I2C_Start
 2065 0c74 7861     		str	r0, [r7, #20]
 2066              	.L160:
 998:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             Ret = I2C_MasterHanleStates(i2cId, CodeStatus, TransferCfg, I2C_TRANSFER_POLLING);
 2067              		.loc 2 998 0
 2068 0c76 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2069 0c78 1846     		mov	r0, r3
 2070 0c7a 7969     		ldr	r1, [r7, #20]
 2071 0c7c 3A68     		ldr	r2, [r7, #0]
 2072 0c7e 4FF00003 		mov	r3, #0
 2073 0c82 FFF7FEFF 		bl	I2C_MasterHanleStates
 2074 0c86 F860     		str	r0, [r7, #12]
 999:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if(I2C_CheckError(Ret))
 2075              		.loc 2 999 0
 2076 0c88 FB68     		ldr	r3, [r7, #12]
 2077 0c8a 03F08053 		and	r3, r3, #268435456
 2078 0c8e 002B     		cmp	r3, #0
 2079 0c90 14D0     		beq	.L150
1001:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 TransferCfg->retransmissions_count++;
 2080              		.loc 2 1001 0
 2081 0c92 3B68     		ldr	r3, [r7, #0]
 2082 0c94 1B6A     		ldr	r3, [r3, #32]
 2083 0c96 03F10102 		add	r2, r3, #1
 2084 0c9a 3B68     		ldr	r3, [r7, #0]
 2085 0c9c 1A62     		str	r2, [r3, #32]
1002:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 2086              		.loc 2 1002 0
 2087 0c9e 3B68     		ldr	r3, [r7, #0]
 2088 0ca0 1A6A     		ldr	r2, [r3, #32]
 2089 0ca2 3B68     		ldr	r3, [r7, #0]
 2090 0ca4 DB69     		ldr	r3, [r3, #28]
 2091 0ca6 9A42     		cmp	r2, r3
 2092 0ca8 D6D9     		bls	.L163
1004:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_NOACKF;
 2093              		.loc 2 1004 0
 2094 0caa 7B69     		ldr	r3, [r7, #20]
 2095 0cac 43F40072 		orr	r2, r3, #512
 2096 0cb0 3B68     		ldr	r3, [r7, #0]
 2097 0cb2 5A62     		str	r2, [r3, #36]
1005:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         goto error;
 2098              		.loc 2 1005 0
 2099 0cb4 00BF     		nop
 2100              	.L152:
1008:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     }
1009:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
1010:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if( (Ret & I2C_BYTE_SENT) ||
1011:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     (Ret & I2C_BYTE_RECV))
1012:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
1013:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 // Wait for sending ends/ Wait for next byte            
1014:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 while (!(I2Cx->CONSET & I2C_I2CONSET_SI));
1015:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
1016:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if (Ret & I2C_SEND_END) // already send all data
1017:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
1018:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 // If no need to wait for data from Slave
1019:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if(TransferCfg->rx_count >= (TransferCfg->rx_length)) 
1020:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
1021:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     break;
1022:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
1023:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 else
1024:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
1025:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     I2C_Start(I2Cx, I2C_TRANSFER_POLLING);
1026:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
1027:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
1028:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if (Ret & I2C_RECV_END) // already receive all data
1029:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
1030:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 break;
1031:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
1032:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             CodeStatus = I2Cx->STAT & I2C_STAT_CODE_BITMASK;
1033:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
1034:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return SUCCESS;
1035:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** error:
1036:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return ERROR;
 2101              		.loc 2 1036 0
 2102 0cb6 4FF00003 		mov	r3, #0
 2103 0cba 53E0     		b	.L161
 2104              	.L150:
1010:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if( (Ret & I2C_BYTE_SENT) ||
 2105              		.loc 2 1010 0
 2106 0cbc FB68     		ldr	r3, [r7, #12]
 2107 0cbe 03F00103 		and	r3, r3, #1
 2108 0cc2 002B     		cmp	r3, #0
 2109 0cc4 04D1     		bne	.L164
1011:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     (Ret & I2C_BYTE_RECV))
 2110              		.loc 2 1011 0 discriminator 1
 2111 0cc6 FB68     		ldr	r3, [r7, #12]
 2112 0cc8 03F00203 		and	r3, r3, #2
1010:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if( (Ret & I2C_BYTE_SENT) ||
 2113              		.loc 2 1010 0 discriminator 1
 2114 0ccc 002B     		cmp	r3, #0
 2115 0cce 07D0     		beq	.L154
 2116              	.L164:
1014:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 while (!(I2Cx->CONSET & I2C_I2CONSET_SI));
 2117              		.loc 2 1014 0
 2118 0cd0 00BF     		nop
 2119              	.L155:
1014:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 while (!(I2Cx->CONSET & I2C_I2CONSET_SI));
 2120              		.loc 2 1014 0 is_stmt 0 discriminator 1
 2121 0cd2 3B69     		ldr	r3, [r7, #16]
 2122 0cd4 1B68     		ldr	r3, [r3, #0]
 2123 0cd6 03F00803 		and	r3, r3, #8
 2124 0cda 002B     		cmp	r3, #0
 2125 0cdc F9D0     		beq	.L155
1010:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if( (Ret & I2C_BYTE_SENT) ||
 2126              		.loc 2 1010 0 is_stmt 1
 2127 0cde 15E0     		b	.L156
 2128              	.L154:
1016:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if (Ret & I2C_SEND_END) // already send all data
 2129              		.loc 2 1016 0
 2130 0ce0 FB68     		ldr	r3, [r7, #12]
 2131 0ce2 03F00803 		and	r3, r3, #8
 2132 0ce6 002B     		cmp	r3, #0
 2133 0ce8 0BD0     		beq	.L157
1019:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if(TransferCfg->rx_count >= (TransferCfg->rx_length)) 
 2134              		.loc 2 1019 0
 2135 0cea 3B68     		ldr	r3, [r7, #0]
 2136 0cec 9A69     		ldr	r2, [r3, #24]
 2137 0cee 3B68     		ldr	r3, [r7, #0]
 2138 0cf0 5B69     		ldr	r3, [r3, #20]
 2139 0cf2 9A42     		cmp	r2, r3
 2140 0cf4 10D2     		bcs	.L165
 2141              	.L158:
1025:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     I2C_Start(I2Cx, I2C_TRANSFER_POLLING);
 2142              		.loc 2 1025 0
 2143 0cf6 3869     		ldr	r0, [r7, #16]
 2144 0cf8 4FF00001 		mov	r1, #0
 2145 0cfc FFF7DCF9 		bl	I2C_Start
 2146 0d00 04E0     		b	.L156
 2147              	.L157:
1028:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if (Ret & I2C_RECV_END) // already receive all data
 2148              		.loc 2 1028 0
 2149 0d02 FB68     		ldr	r3, [r7, #12]
 2150 0d04 03F01003 		and	r3, r3, #16
 2151 0d08 002B     		cmp	r3, #0
 2152 0d0a 07D1     		bne	.L166
 2153              	.L156:
1032:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             CodeStatus = I2Cx->STAT & I2C_STAT_CODE_BITMASK;
 2154              		.loc 2 1032 0
 2155 0d0c 3B69     		ldr	r3, [r7, #16]
 2156 0d0e 5B68     		ldr	r3, [r3, #4]
 2157 0d10 03F0F803 		and	r3, r3, #248
 2158 0d14 7B61     		str	r3, [r7, #20]
1033:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
 2159              		.loc 2 1033 0
 2160 0d16 AEE7     		b	.L160
 2161              	.L165:
1021:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     break;
 2162              		.loc 2 1021 0
 2163 0d18 00BF     		nop
 2164 0d1a 00E0     		b	.L159
 2165              	.L166:
1030:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 break;
 2166              		.loc 2 1030 0
 2167 0d1c 00BF     		nop
 2168              	.L159:
1034:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return SUCCESS;
 2169              		.loc 2 1034 0
 2170 0d1e 4FF00103 		mov	r3, #1
 2171 0d22 1FE0     		b	.L161
 2172              	.L148:
1037:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1038:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1039:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else if (Opt == I2C_TRANSFER_INTERRUPT)
 2173              		.loc 2 1039 0
 2174 0d24 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2175 0d26 012B     		cmp	r3, #1
 2176 0d28 1AD1     		bne	.L162
1040:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1041:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Setup tx_rx data, callback and interrupt handler
1042:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         i2cdat[i2cId].txrx_setup = (uint32_t) TransferCfg;
 2177              		.loc 2 1042 0
 2178 0d2a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2179 0d2c 3968     		ldr	r1, [r7, #0]
 2180 0d2e 104B     		ldr	r3, .L167
 2181 0d30 43F83210 		str	r1, [r3, r2, lsl #3]
1043:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1044:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Set direction phase, write first
1045:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         i2cdat[i2cId].dir = 0;
 2182              		.loc 2 1045 0
 2183 0d34 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2184 0d36 0E4A     		ldr	r2, .L167
 2185 0d38 4FEAC303 		lsl	r3, r3, #3
 2186 0d3c D318     		adds	r3, r2, r3
 2187 0d3e 4FF00002 		mov	r2, #0
 2188 0d42 5A60     		str	r2, [r3, #4]
1046:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1047:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* First Start condition -------------------------------------------------------------- */
1048:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Reset STA, STO, SI
1049:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2C_Start(I2Cx, I2C_TRANSFER_INTERRUPT);
 2189              		.loc 2 1049 0
 2190 0d44 3869     		ldr	r0, [r7, #16]
 2191 0d46 4FF00101 		mov	r1, #1
 2192 0d4a FFF7B5F9 		bl	I2C_Start
1050:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1051:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2C_IntCmd(i2cId, TRUE);
 2193              		.loc 2 1051 0
 2194 0d4e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2195 0d50 1846     		mov	r0, r3
 2196 0d52 4FF00101 		mov	r1, #1
 2197 0d56 FFF7FEFF 		bl	I2C_IntCmd
1052:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1053:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return (SUCCESS);
 2198              		.loc 2 1053 0
 2199 0d5a 4FF00103 		mov	r3, #1
 2200 0d5e 01E0     		b	.L161
 2201              	.L162:
1054:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1055:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1056:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return ERROR;
 2202              		.loc 2 1056 0
 2203 0d60 4FF00003 		mov	r3, #0
 2204              	.L161:
1057:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2205              		.loc 2 1057 0
 2206 0d64 1846     		mov	r0, r3
 2207 0d66 07F11807 		add	r7, r7, #24
 2208 0d6a BD46     		mov	sp, r7
 2209 0d6c 80BD     		pop	{r7, pc}
 2210              	.L168:
 2211 0d6e 00BF     		.align	2
 2212              	.L167:
 2213 0d70 00000000 		.word	i2cdat
 2214              		.cfi_endproc
 2215              	.LFE69:
 2217              		.align	2
 2218              		.global	I2C_SlaveTransferData
 2219              		.thumb
 2220              		.thumb_func
 2222              	I2C_SlaveTransferData:
 2223              	.LFB70:
1058:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1059:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
1060:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief         Receive and Transmit data in slave mode
1061:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx            I2C peripheral selected, should be
1062:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
1063:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
1064:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
1065:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    TransferCfg        Pointer to a I2C_S_SETUP_Type structure that
1066:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 contains specified information about the
1067:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 configuration for master transfer.
1068:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    Opt                I2C_TRANSFER_OPT_Type type that selected for
1069:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                                 interrupt or polling mode.
1070:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         SUCCESS or ERROR
1071:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *
1072:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * Note:
1073:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * The mode of slave's operation depends on the command sent from master on
1074:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * the I2C bus. If the master send a SLA+W command, this sub-routine will
1075:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * use receive data length and receive data pointer. If the master send a SLA+R
1076:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * command, this sub-routine will use transmit data length and transmit data
1077:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * pointer.
1078:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * If the master issue an repeat start command or a stop command, the slave will
1079:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * enable an time out condition, during time out condition, if there's no activity
1080:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * on I2C bus, the slave will exit, otherwise (i.e. the master send a SLA+R/W),
1081:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * the slave then switch to relevant operation mode. The time out should be used
1082:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * because the return status code can not show difference from stop and repeat
1083:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * start command in slave operation.
1084:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * In case of the expected data length from master is greater than data length
1085:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * that slave can support:
1086:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * - In case of reading operation (from master): slave will return I2C_I2DAT_IDLE_CHAR
1087:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * value.
1088:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * - In case of writing operation (from master): slave will ignore remain data from master.
1089:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
1090:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** Status I2C_SlaveTransferData(en_I2C_unitId i2cId, I2C_S_SETUP_Type *TransferCfg,
1091:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                                                                     I2C_TRANSFER_OPT_Type Opt)
1092:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2224              		.loc 2 1092 0
 2225              		.cfi_startproc
 2226              		@ args = 0, pretend = 0, frame = 32
 2227              		@ frame_needed = 1, uses_anonymous_args = 0
 2228 0d74 80B5     		push	{r7, lr}
 2229              	.LCFI51:
 2230              		.cfi_def_cfa_offset 8
 2231              		.cfi_offset 7, -8
 2232              		.cfi_offset 14, -4
 2233 0d76 88B0     		sub	sp, sp, #32
 2234              	.LCFI52:
 2235              		.cfi_def_cfa_offset 40
 2236 0d78 00AF     		add	r7, sp, #0
 2237              	.LCFI53:
 2238              		.cfi_def_cfa_register 7
 2239 0d7a 3960     		str	r1, [r7, #0]
 2240 0d7c 1346     		mov	r3, r2
 2241 0d7e 0246     		mov	r2, r0
 2242 0d80 FA71     		strb	r2, [r7, #7]
 2243 0d82 BB71     		strb	r3, [r7, #6]
1093:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 2244              		.loc 2 1093 0
 2245 0d84 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2246 0d86 1846     		mov	r0, r3
 2247 0d88 FFF770F9 		bl	I2C_GetPointer
 2248 0d8c 3861     		str	r0, [r7, #16]
1094:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     int32_t   Ret = I2C_OK;
 2249              		.loc 2 1094 0
 2250 0d8e 4FF00003 		mov	r3, #0
 2251 0d92 FB60     		str	r3, [r7, #12]
1095:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     
1096:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t CodeStatus;
1097:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t timeout;
1098:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     int32_t time_en;
1099:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     
1100:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Reset I2C setup value to default state
1101:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     TransferCfg->tx_count = 0;
 2252              		.loc 2 1101 0
 2253 0d94 3B68     		ldr	r3, [r7, #0]
 2254 0d96 4FF00002 		mov	r2, #0
 2255 0d9a 9A60     		str	r2, [r3, #8]
1102:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     TransferCfg->rx_count = 0;
 2256              		.loc 2 1102 0
 2257 0d9c 3B68     		ldr	r3, [r7, #0]
 2258 0d9e 4FF00002 		mov	r2, #0
 2259 0da2 5A61     		str	r2, [r3, #20]
1103:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     TransferCfg->status = 0;
 2260              		.loc 2 1103 0
 2261 0da4 3B68     		ldr	r3, [r7, #0]
 2262 0da6 4FF00002 		mov	r2, #0
 2263 0daa 9A61     		str	r2, [r3, #24]
1104:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1105:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     // Polling option
1106:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if (Opt == I2C_TRANSFER_POLLING)
 2264              		.loc 2 1106 0
 2265 0dac BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2266 0dae 002B     		cmp	r3, #0
 2267 0db0 70D1     		bne	.L170
1107:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1108:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Set AA bit to ACK command on I2C bus */
1109:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONSET = I2C_I2CONSET_AA;
 2268              		.loc 2 1109 0
 2269 0db2 3B69     		ldr	r3, [r7, #16]
 2270 0db4 4FF00402 		mov	r2, #4
 2271 0db8 1A60     		str	r2, [r3, #0]
1110:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         
1111:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Clear SI bit to be ready ... */
1112:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = (I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC|I2C_I2CONCLR_STOC);
 2272              		.loc 2 1112 0
 2273 0dba 3B69     		ldr	r3, [r7, #16]
 2274 0dbc 4FF03802 		mov	r2, #56
 2275 0dc0 9A61     		str	r2, [r3, #24]
1113:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1114:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         time_en = 0;
 2276              		.loc 2 1114 0
 2277 0dc2 4FF00003 		mov	r3, #0
 2278 0dc6 7B61     		str	r3, [r7, #20]
1115:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         timeout = 0;
 2279              		.loc 2 1115 0
 2280 0dc8 4FF00003 		mov	r3, #0
 2281 0dcc BB61     		str	r3, [r7, #24]
 2282 0dce 00E0     		b	.L178
 2283              	.L184:
1116:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1117:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         while (1)
1118:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         {
1119:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             /* Check SI flag ready */
1120:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if (I2Cx->CONSET & I2C_I2CONSET_SI)
1121:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
1122:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 time_en = 0;
1123:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1124:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 CodeStatus = (I2Cx->STAT & I2C_STAT_CODE_BITMASK);
1125:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1126:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_SlaveHanleStates(i2cId, CodeStatus, TransferCfg);
1127:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if(I2C_CheckError(Ret))
1128:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
1129:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     goto s_error;
1130:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
1131:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 else if(Ret & I2C_STA_STO_RECV)
1132:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
1133:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     if((TransferCfg->tx_count >= (TransferCfg->tx_length)) &&
1134:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         (TransferCfg->rx_count >= (TransferCfg->rx_length)))
1135:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     {
1136:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         goto s_end_stage;
1137:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     }
1138:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     time_en = 1;
1139:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     timeout = 0;
1140:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
1141:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 else if (Ret & I2C_SEND_END)
1142:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
1143:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     goto s_end_stage;
1144:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
1145:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
1146:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if (time_en)
1147:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             {
1148:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if (timeout++ > I2C_SLAVE_TIME_OUT)
1149:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 {
1150:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     // it's really a stop condition, goto end stage
1151:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     goto s_end_stage;
1152:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 }
1153:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             }
1154:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         }
 2284              		.loc 2 1154 0
 2285 0dd0 00BF     		nop
 2286              	.L178:
1120:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             if (I2Cx->CONSET & I2C_I2CONSET_SI)
 2287              		.loc 2 1120 0
 2288 0dd2 3B69     		ldr	r3, [r7, #16]
 2289 0dd4 1B68     		ldr	r3, [r3, #0]
 2290 0dd6 03F00803 		and	r3, r3, #8
 2291 0dda 002B     		cmp	r3, #0
 2292 0ddc 31D0     		beq	.L171
1122:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 time_en = 0;
 2293              		.loc 2 1122 0
 2294 0dde 4FF00003 		mov	r3, #0
 2295 0de2 7B61     		str	r3, [r7, #20]
1124:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 CodeStatus = (I2Cx->STAT & I2C_STAT_CODE_BITMASK);
 2296              		.loc 2 1124 0
 2297 0de4 3B69     		ldr	r3, [r7, #16]
 2298 0de6 5B68     		ldr	r3, [r3, #4]
 2299 0de8 03F0F803 		and	r3, r3, #248
 2300 0dec FB61     		str	r3, [r7, #28]
1126:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 Ret = I2C_SlaveHanleStates(i2cId, CodeStatus, TransferCfg);
 2301              		.loc 2 1126 0
 2302 0dee FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2303 0df0 1846     		mov	r0, r3
 2304 0df2 F969     		ldr	r1, [r7, #28]
 2305 0df4 3A68     		ldr	r2, [r7, #0]
 2306 0df6 FFF7FEFF 		bl	I2C_SlaveHanleStates
 2307 0dfa F860     		str	r0, [r7, #12]
1127:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if(I2C_CheckError(Ret))
 2308              		.loc 2 1127 0
 2309 0dfc FB68     		ldr	r3, [r7, #12]
 2310 0dfe 03F08053 		and	r3, r3, #268435456
 2311 0e02 002B     		cmp	r3, #0
 2312 0e04 3BD1     		bne	.L182
 2313              	.L172:
1131:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 else if(Ret & I2C_STA_STO_RECV)
 2314              		.loc 2 1131 0
 2315 0e06 FB68     		ldr	r3, [r7, #12]
 2316 0e08 03F02003 		and	r3, r3, #32
 2317 0e0c 002B     		cmp	r3, #0
 2318 0e0e 12D0     		beq	.L174
1133:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     if((TransferCfg->tx_count >= (TransferCfg->tx_length)) &&
 2319              		.loc 2 1133 0
 2320 0e10 3B68     		ldr	r3, [r7, #0]
 2321 0e12 9A68     		ldr	r2, [r3, #8]
 2322 0e14 3B68     		ldr	r3, [r7, #0]
 2323 0e16 5B68     		ldr	r3, [r3, #4]
 2324 0e18 9A42     		cmp	r2, r3
 2325 0e1a 05D3     		bcc	.L175
1134:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         (TransferCfg->rx_count >= (TransferCfg->rx_length)))
 2326              		.loc 2 1134 0 discriminator 1
 2327 0e1c 3B68     		ldr	r3, [r7, #0]
 2328 0e1e 5A69     		ldr	r2, [r3, #20]
 2329 0e20 3B68     		ldr	r3, [r7, #0]
 2330 0e22 1B69     		ldr	r3, [r3, #16]
1133:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     if((TransferCfg->tx_count >= (TransferCfg->tx_length)) &&
 2331              		.loc 2 1133 0 discriminator 1
 2332 0e24 9A42     		cmp	r2, r3
 2333 0e26 1DD2     		bcs	.L183
 2334              	.L175:
1138:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     time_en = 1;
 2335              		.loc 2 1138 0
 2336 0e28 4FF00103 		mov	r3, #1
 2337 0e2c 7B61     		str	r3, [r7, #20]
1139:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     timeout = 0;
 2338              		.loc 2 1139 0
 2339 0e2e 4FF00003 		mov	r3, #0
 2340 0e32 BB61     		str	r3, [r7, #24]
 2341              		.loc 2 1154 0
 2342 0e34 CCE7     		b	.L184
 2343              	.L174:
1141:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 else if (Ret & I2C_SEND_END)
 2344              		.loc 2 1141 0
 2345 0e36 FB68     		ldr	r3, [r7, #12]
 2346 0e38 03F00803 		and	r3, r3, #8
 2347 0e3c 002B     		cmp	r3, #0
 2348 0e3e C7D0     		beq	.L184
1143:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     goto s_end_stage;
 2349              		.loc 2 1143 0
 2350 0e40 11E0     		b	.L176
 2351              	.L171:
1146:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             else if (time_en)
 2352              		.loc 2 1146 0
 2353 0e42 7B69     		ldr	r3, [r7, #20]
 2354 0e44 002B     		cmp	r3, #0
 2355 0e46 C3D0     		beq	.L184
1148:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                 if (timeout++ > I2C_SLAVE_TIME_OUT)
 2356              		.loc 2 1148 0
 2357 0e48 BB69     		ldr	r3, [r7, #24]
 2358 0e4a B3F5803F 		cmp	r3, #65536
 2359 0e4e 94BF     		ite	ls
 2360 0e50 0023     		movls	r3, #0
 2361 0e52 0123     		movhi	r3, #1
 2362 0e54 DBB2     		uxtb	r3, r3
 2363 0e56 BA69     		ldr	r2, [r7, #24]
 2364 0e58 02F10102 		add	r2, r2, #1
 2365 0e5c BA61     		str	r2, [r7, #24]
 2366 0e5e 002B     		cmp	r3, #0
 2367 0e60 B6D0     		beq	.L184
1151:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     goto s_end_stage;
 2368              		.loc 2 1151 0
 2369 0e62 00E0     		b	.L176
 2370              	.L183:
1136:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                         goto s_end_stage;
 2371              		.loc 2 1136 0
 2372 0e64 00BF     		nop
 2373              	.L176:
1155:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1156:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** s_end_stage:
1157:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Clear AA bit to disable ACK on I2C bus */
1158:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = I2C_I2CONCLR_AAC;
 2374              		.loc 2 1158 0
 2375 0e66 3B69     		ldr	r3, [r7, #16]
 2376 0e68 4FF00402 		mov	r2, #4
 2377 0e6c 9A61     		str	r2, [r3, #24]
1159:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1160:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Check if there's no error during operation
1161:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Update status
1162:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_DONE;
 2378              		.loc 2 1162 0
 2379 0e6e FB69     		ldr	r3, [r7, #28]
 2380 0e70 43F48062 		orr	r2, r3, #1024
 2381 0e74 3B68     		ldr	r3, [r7, #0]
 2382 0e76 9A61     		str	r2, [r3, #24]
1163:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return SUCCESS;
 2383              		.loc 2 1163 0
 2384 0e78 4FF00103 		mov	r3, #1
 2385 0e7c 2DE0     		b	.L179
 2386              	.L182:
1129:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                     goto s_error;
 2387              		.loc 2 1129 0
 2388 0e7e 00BF     		nop
 2389              	.L181:
 2390              	.L173:
1164:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1165:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** s_error:
1166:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         /* Clear AA bit to disable ACK on I2C bus */
1167:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = I2C_I2CONCLR_AAC;
 2391              		.loc 2 1167 0
 2392 0e80 3B69     		ldr	r3, [r7, #16]
 2393 0e82 4FF00402 		mov	r2, #4
 2394 0e86 9A61     		str	r2, [r3, #24]
1168:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1169:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Update status
1170:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         TransferCfg->status = CodeStatus;
 2395              		.loc 2 1170 0
 2396 0e88 3B68     		ldr	r3, [r7, #0]
 2397 0e8a FA69     		ldr	r2, [r7, #28]
 2398 0e8c 9A61     		str	r2, [r3, #24]
1171:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return ERROR;
 2399              		.loc 2 1171 0
 2400 0e8e 4FF00003 		mov	r3, #0
 2401 0e92 22E0     		b	.L179
 2402              	.L170:
1172:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1173:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1174:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else if (Opt == I2C_TRANSFER_INTERRUPT)
 2403              		.loc 2 1174 0
 2404 0e94 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2405 0e96 012B     		cmp	r3, #1
 2406 0e98 1DD1     		bne	.L180
1175:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1176:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Setup tx_rx data, callback and interrupt handler
1177:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         i2cdat[i2cId].txrx_setup = (uint32_t) TransferCfg;
 2407              		.loc 2 1177 0
 2408 0e9a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2409 0e9c 3968     		ldr	r1, [r7, #0]
 2410 0e9e 114B     		ldr	r3, .L185
 2411 0ea0 43F83210 		str	r1, [r3, r2, lsl #3]
1178:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1179:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Set direction phase, read first
1180:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         i2cdat[i2cId].dir = 1;
 2412              		.loc 2 1180 0
 2413 0ea4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2414 0ea6 0F4A     		ldr	r2, .L185
 2415 0ea8 4FEAC303 		lsl	r3, r3, #3
 2416 0eac D318     		adds	r3, r2, r3
 2417 0eae 4FF00102 		mov	r2, #1
 2418 0eb2 5A60     		str	r2, [r3, #4]
1181:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1182:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         // Enable AA
1183:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONSET = I2C_I2CONSET_AA;
 2419              		.loc 2 1183 0
 2420 0eb4 3B69     		ldr	r3, [r7, #16]
 2421 0eb6 4FF00402 		mov	r2, #4
 2422 0eba 1A60     		str	r2, [r3, #0]
1184:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC;
 2423              		.loc 2 1184 0
 2424 0ebc 3B69     		ldr	r3, [r7, #16]
 2425 0ebe 4FF02802 		mov	r2, #40
 2426 0ec2 9A61     		str	r2, [r3, #24]
1185:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2C_IntCmd(i2cId, TRUE);
 2427              		.loc 2 1185 0
 2428 0ec4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2429 0ec6 1846     		mov	r0, r3
 2430 0ec8 4FF00101 		mov	r1, #1
 2431 0ecc FFF7FEFF 		bl	I2C_IntCmd
1186:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1187:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         return (SUCCESS);
 2432              		.loc 2 1187 0
 2433 0ed0 4FF00103 		mov	r3, #1
 2434 0ed4 01E0     		b	.L179
 2435              	.L180:
1188:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1189:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1190:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return ERROR;
 2436              		.loc 2 1190 0
 2437 0ed6 4FF00003 		mov	r3, #0
 2438              	.L179:
1191:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2439              		.loc 2 1191 0
 2440 0eda 1846     		mov	r0, r3
 2441 0edc 07F12007 		add	r7, r7, #32
 2442 0ee0 BD46     		mov	sp, r7
 2443 0ee2 80BD     		pop	{r7, pc}
 2444              	.L186:
 2445              		.align	2
 2446              	.L185:
 2447 0ee4 00000000 		.word	i2cdat
 2448              		.cfi_endproc
 2449              	.LFE70:
 2451              		.align	2
 2452              		.global	I2C_SetOwnSlaveAddr
 2453              		.thumb
 2454              		.thumb_func
 2456              	I2C_SetOwnSlaveAddr:
 2457              	.LFB71:
1192:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1193:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
1194:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Set Own slave address in I2C peripheral corresponding to
1195:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 parameter specified in OwnSlaveAddrConfigStruct.
1196:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be
1197:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
1198:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
1199:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
1200:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    OwnSlaveAddrConfigStruct    Pointer to a I2C_OWNSLAVEADDR_CFG_Type
1201:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 structure that contains the configuration information for the
1202:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** *               specified I2C slave address.
1203:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         None
1204:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
1205:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_SetOwnSlaveAddr(en_I2C_unitId i2cId, I2C_OWNSLAVEADDR_CFG_Type *OwnSlaveAddrConfigStruct)
1206:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2458              		.loc 2 1206 0
 2459              		.cfi_startproc
 2460              		@ args = 0, pretend = 0, frame = 16
 2461              		@ frame_needed = 1, uses_anonymous_args = 0
 2462 0ee8 80B5     		push	{r7, lr}
 2463              	.LCFI54:
 2464              		.cfi_def_cfa_offset 8
 2465              		.cfi_offset 7, -8
 2466              		.cfi_offset 14, -4
 2467 0eea 84B0     		sub	sp, sp, #16
 2468              	.LCFI55:
 2469              		.cfi_def_cfa_offset 24
 2470 0eec 00AF     		add	r7, sp, #0
 2471              	.LCFI56:
 2472              		.cfi_def_cfa_register 7
 2473 0eee 0346     		mov	r3, r0
 2474 0ef0 3960     		str	r1, [r7, #0]
 2475 0ef2 FB71     		strb	r3, [r7, #7]
1207:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 2476              		.loc 2 1207 0
 2477 0ef4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2478 0ef6 1846     		mov	r0, r3
 2479 0ef8 FFF7B8F8 		bl	I2C_GetPointer
 2480 0efc F860     		str	r0, [r7, #12]
1208:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1209:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t tmp;
1210:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1211:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     tmp = (((uint32_t)(OwnSlaveAddrConfigStruct->SlaveAddr_7bit << 1)) \
 2481              		.loc 2 1211 0
 2482 0efe 3B68     		ldr	r3, [r7, #0]
 2483 0f00 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2484 0f02 4FEA4303 		lsl	r3, r3, #1
 2485 0f06 1A46     		mov	r2, r3
1212:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             | ((OwnSlaveAddrConfigStruct->GeneralCallState == ENABLE) ? 0x01 : 0x00))& I2C_I2ADR_BI
 2486              		.loc 2 1212 0
 2487 0f08 3B68     		ldr	r3, [r7, #0]
 2488 0f0a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 2489 0f0c 012B     		cmp	r3, #1
 2490 0f0e 02D1     		bne	.L188
 2491              		.loc 2 1212 0 is_stmt 0 discriminator 1
 2492 0f10 4FF00103 		mov	r3, #1
 2493 0f14 01E0     		b	.L189
 2494              	.L188:
 2495              		.loc 2 1212 0 discriminator 2
 2496 0f16 4FF00003 		mov	r3, #0
 2497              	.L189:
 2498              		.loc 2 1212 0 discriminator 3
 2499 0f1a 1343     		orrs	r3, r3, r2
1211:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     tmp = (((uint32_t)(OwnSlaveAddrConfigStruct->SlaveAddr_7bit << 1)) \
 2500              		.loc 2 1211 0 is_stmt 1 discriminator 3
 2501 0f1c DBB2     		uxtb	r3, r3
 2502 0f1e BB60     		str	r3, [r7, #8]
1213:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1214:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     switch (OwnSlaveAddrConfigStruct->SlaveAddrChannel)
 2503              		.loc 2 1214 0 discriminator 3
 2504 0f20 3B68     		ldr	r3, [r7, #0]
 2505 0f22 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 2506 0f24 032B     		cmp	r3, #3
 2507 0f26 33D8     		bhi	.L187
 2508 0f28 01A2     		adr	r2, .L195
 2509 0f2a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2510 0f2e 00BF     		.align	2
 2511              	.L195:
 2512 0f30 410F0000 		.word	.L191+1
 2513 0f34 550F0000 		.word	.L192+1
 2514 0f38 690F0000 		.word	.L193+1
 2515 0f3c 7D0F0000 		.word	.L194+1
 2516              	.L191:
1215:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1216:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case 0:
1217:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->ADR0 = tmp;
 2517              		.loc 2 1217 0
 2518 0f40 FB68     		ldr	r3, [r7, #12]
 2519 0f42 BA68     		ldr	r2, [r7, #8]
 2520 0f44 DA60     		str	r2, [r3, #12]
1218:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1219:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->MASK0 = I2C_I2MASK_MASK((uint32_t) \
 2521              		.loc 2 1219 0
 2522 0f46 3B68     		ldr	r3, [r7, #0]
 2523 0f48 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 2524 0f4a 03F0FE02 		and	r2, r3, #254
 2525 0f4e FB68     		ldr	r3, [r7, #12]
 2526 0f50 1A63     		str	r2, [r3, #48]
1220:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                             (OwnSlaveAddrConfigStruct->SlaveAddrMaskValue));
1221:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 2527              		.loc 2 1221 0
 2528 0f52 1DE0     		b	.L187
 2529              	.L192:
1222:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1223:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case 1:
1224:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->ADR1 = tmp;
 2530              		.loc 2 1224 0
 2531 0f54 FB68     		ldr	r3, [r7, #12]
 2532 0f56 BA68     		ldr	r2, [r7, #8]
 2533 0f58 1A62     		str	r2, [r3, #32]
1225:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1226:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->MASK1 = I2C_I2MASK_MASK((uint32_t) \
 2534              		.loc 2 1226 0
 2535 0f5a 3B68     		ldr	r3, [r7, #0]
 2536 0f5c DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 2537 0f5e 03F0FE02 		and	r2, r3, #254
 2538 0f62 FB68     		ldr	r3, [r7, #12]
 2539 0f64 5A63     		str	r2, [r3, #52]
1227:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                             (OwnSlaveAddrConfigStruct->SlaveAddrMaskValue));
1228:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 2540              		.loc 2 1228 0
 2541 0f66 13E0     		b	.L187
 2542              	.L193:
1229:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1230:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case 2:
1231:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->ADR2 = tmp;
 2543              		.loc 2 1231 0
 2544 0f68 FB68     		ldr	r3, [r7, #12]
 2545 0f6a BA68     		ldr	r2, [r7, #8]
 2546 0f6c 5A62     		str	r2, [r3, #36]
1232:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1233:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->MASK2 = I2C_I2MASK_MASK((uint32_t) \
 2547              		.loc 2 1233 0
 2548 0f6e 3B68     		ldr	r3, [r7, #0]
 2549 0f70 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 2550 0f72 03F0FE02 		and	r2, r3, #254
 2551 0f76 FB68     		ldr	r3, [r7, #12]
 2552 0f78 9A63     		str	r2, [r3, #56]
1234:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                             (OwnSlaveAddrConfigStruct->SlaveAddrMaskValue));
1235:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 2553              		.loc 2 1235 0
 2554 0f7a 09E0     		b	.L187
 2555              	.L194:
1236:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1237:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         case 3:
1238:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->ADR3 = tmp;
 2556              		.loc 2 1238 0
 2557 0f7c FB68     		ldr	r3, [r7, #12]
 2558 0f7e BA68     		ldr	r2, [r7, #8]
 2559 0f80 9A62     		str	r2, [r3, #40]
1239:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1240:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             I2Cx->MASK3 = I2C_I2MASK_MASK((uint32_t) \
 2560              		.loc 2 1240 0
 2561 0f82 3B68     		ldr	r3, [r7, #0]
 2562 0f84 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 2563 0f86 03F0FE02 		and	r2, r3, #254
 2564 0f8a FB68     		ldr	r3, [r7, #12]
 2565 0f8c DA63     		str	r2, [r3, #60]
1241:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****                             (OwnSlaveAddrConfigStruct->SlaveAddrMaskValue));
1242:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****             break;
 2566              		.loc 2 1242 0
 2567 0f8e 00BF     		nop
 2568              	.L187:
1243:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1244:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2569              		.loc 2 1244 0
 2570 0f90 07F11007 		add	r7, r7, #16
 2571 0f94 BD46     		mov	sp, r7
 2572 0f96 80BD     		pop	{r7, pc}
 2573              		.cfi_endproc
 2574              	.LFE71:
 2576              		.align	2
 2577              		.global	I2C_MonitorModeConfig
 2578              		.thumb
 2579              		.thumb_func
 2581              	I2C_MonitorModeConfig:
 2582              	.LFB72:
1245:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1246:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1247:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
1248:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Configures functionality in I2C monitor mode
1249:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be
1250:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
1251:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
1252:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
1253:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    Monitor configuration. It can include:
1254:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - I2C_I2MMCTRL_ENA_SCL: I2C module can 'stretch'
1255:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 the clock line (hold it low) until it has had time to
1256:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 respond to an I2C interrupt.
1257:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - I2C_I2MMCTRL_MATCH_ALL: When the I2C is in monitor mode, 
1258:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                an interrupt will be generated on ANY address received.
1259:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    NewState New State of this function, should be:
1260:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - ENABLE: Enable this function.
1261:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - DISABLE: Disable this function.
1262:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return        None
1263:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
1264:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_MonitorModeConfig(en_I2C_unitId i2cId, uint32_t MonitorCfgType, FunctionalState NewState)
1265:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2583              		.loc 2 1265 0
 2584              		.cfi_startproc
 2585              		@ args = 0, pretend = 0, frame = 16
 2586              		@ frame_needed = 1, uses_anonymous_args = 0
 2587 0f98 80B5     		push	{r7, lr}
 2588              	.LCFI57:
 2589              		.cfi_def_cfa_offset 8
 2590              		.cfi_offset 7, -8
 2591              		.cfi_offset 14, -4
 2592 0f9a 84B0     		sub	sp, sp, #16
 2593              	.LCFI58:
 2594              		.cfi_def_cfa_offset 24
 2595 0f9c 00AF     		add	r7, sp, #0
 2596              	.LCFI59:
 2597              		.cfi_def_cfa_register 7
 2598 0f9e 3960     		str	r1, [r7, #0]
 2599 0fa0 1346     		mov	r3, r2
 2600 0fa2 0246     		mov	r2, r0
 2601 0fa4 FA71     		strb	r2, [r7, #7]
 2602 0fa6 BB71     		strb	r3, [r7, #6]
1266:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 2603              		.loc 2 1266 0
 2604 0fa8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2605 0faa 1846     		mov	r0, r3
 2606 0fac FFF75EF8 		bl	I2C_GetPointer
 2607 0fb0 F860     		str	r0, [r7, #12]
1267:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1268:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if (NewState == ENABLE)
 2608              		.loc 2 1268 0
 2609 0fb2 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2610 0fb4 012B     		cmp	r3, #1
 2611 0fb6 06D1     		bne	.L197
1269:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1270:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->MMCTRL |= MonitorCfgType;
 2612              		.loc 2 1270 0
 2613 0fb8 FB68     		ldr	r3, [r7, #12]
 2614 0fba DA69     		ldr	r2, [r3, #28]
 2615 0fbc 3B68     		ldr	r3, [r7, #0]
 2616 0fbe 1A43     		orrs	r2, r2, r3
 2617 0fc0 FB68     		ldr	r3, [r7, #12]
 2618 0fc2 DA61     		str	r2, [r3, #28]
 2619 0fc4 09E0     		b	.L196
 2620              	.L197:
1271:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1272:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else
1273:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1274:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->MMCTRL &= (~MonitorCfgType) & I2C_I2MMCTRL_BITMASK;
 2621              		.loc 2 1274 0
 2622 0fc6 FB68     		ldr	r3, [r7, #12]
 2623 0fc8 DA69     		ldr	r2, [r3, #28]
 2624 0fca 3B68     		ldr	r3, [r7, #0]
 2625 0fcc 6FEA0303 		mvn	r3, r3
 2626 0fd0 1340     		ands	r3, r3, r2
 2627 0fd2 03F00702 		and	r2, r3, #7
 2628 0fd6 FB68     		ldr	r3, [r7, #12]
 2629 0fd8 DA61     		str	r2, [r3, #28]
 2630              	.L196:
1275:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1276:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2631              		.loc 2 1276 0
 2632 0fda 07F11007 		add	r7, r7, #16
 2633 0fde BD46     		mov	sp, r7
 2634 0fe0 80BD     		pop	{r7, pc}
 2635              		.cfi_endproc
 2636              	.LFE72:
 2638 0fe2 00BF     		.align	2
 2639              		.global	I2C_MonitorModeCmd
 2640              		.thumb
 2641              		.thumb_func
 2643              	I2C_MonitorModeCmd:
 2644              	.LFB73:
1277:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1278:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1279:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
1280:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Enable/Disable I2C monitor mode
1281:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be
1282:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
1283:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
1284:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
1285:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    NewState New State of this function, should be:
1286:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - ENABLE: Enable monitor mode.
1287:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - DISABLE: Disable monitor mode.
1288:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return        None
1289:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
1290:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** void I2C_MonitorModeCmd(en_I2C_unitId i2cId, FunctionalState NewState)
1291:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2645              		.loc 2 1291 0
 2646              		.cfi_startproc
 2647              		@ args = 0, pretend = 0, frame = 16
 2648              		@ frame_needed = 1, uses_anonymous_args = 0
 2649 0fe4 80B5     		push	{r7, lr}
 2650              	.LCFI60:
 2651              		.cfi_def_cfa_offset 8
 2652              		.cfi_offset 7, -8
 2653              		.cfi_offset 14, -4
 2654 0fe6 84B0     		sub	sp, sp, #16
 2655              	.LCFI61:
 2656              		.cfi_def_cfa_offset 24
 2657 0fe8 00AF     		add	r7, sp, #0
 2658              	.LCFI62:
 2659              		.cfi_def_cfa_register 7
 2660 0fea 0246     		mov	r2, r0
 2661 0fec 0B46     		mov	r3, r1
 2662 0fee FA71     		strb	r2, [r7, #7]
 2663 0ff0 BB71     		strb	r3, [r7, #6]
1292:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 2664              		.loc 2 1292 0
 2665 0ff2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2666 0ff4 1846     		mov	r0, r3
 2667 0ff6 FFF739F8 		bl	I2C_GetPointer
 2668 0ffa F860     		str	r0, [r7, #12]
1293:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1294:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if (NewState == ENABLE)
 2669              		.loc 2 1294 0
 2670 0ffc BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2671 0ffe 012B     		cmp	r3, #1
 2672 1000 0ED1     		bne	.L200
1295:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1296:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->MMCTRL |= I2C_I2MMCTRL_MM_ENA;
 2673              		.loc 2 1296 0
 2674 1002 FB68     		ldr	r3, [r7, #12]
 2675 1004 DB69     		ldr	r3, [r3, #28]
 2676 1006 43F00102 		orr	r2, r3, #1
 2677 100a FB68     		ldr	r3, [r7, #12]
 2678 100c DA61     		str	r2, [r3, #28]
1297:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONSET = I2C_I2CONSET_AA;
 2679              		.loc 2 1297 0
 2680 100e FB68     		ldr	r3, [r7, #12]
 2681 1010 4FF00402 		mov	r2, #4
 2682 1014 1A60     		str	r2, [r3, #0]
1298:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC;
 2683              		.loc 2 1298 0
 2684 1016 FB68     		ldr	r3, [r7, #12]
 2685 1018 4FF02802 		mov	r2, #40
 2686 101c 9A61     		str	r2, [r3, #24]
 2687 101e 09E0     		b	.L201
 2688              	.L200:
1299:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1300:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     else
1301:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1302:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->MMCTRL &= (~I2C_I2MMCTRL_MM_ENA) & I2C_I2MMCTRL_BITMASK;
 2689              		.loc 2 1302 0
 2690 1020 FB68     		ldr	r3, [r7, #12]
 2691 1022 DB69     		ldr	r3, [r3, #28]
 2692 1024 03F00602 		and	r2, r3, #6
 2693 1028 FB68     		ldr	r3, [r7, #12]
 2694 102a DA61     		str	r2, [r3, #28]
1303:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         I2Cx->CONCLR = I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC | I2C_I2CONCLR_AAC;
 2695              		.loc 2 1303 0
 2696 102c FB68     		ldr	r3, [r7, #12]
 2697 102e 4FF02C02 		mov	r2, #44
 2698 1032 9A61     		str	r2, [r3, #24]
 2699              	.L201:
1304:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1305:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1306:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_MonitorBufferIndex = 0;
 2700              		.loc 2 1306 0
 2701 1034 034B     		ldr	r3, .L202
 2702 1036 4FF00002 		mov	r2, #0
 2703 103a 1A60     		str	r2, [r3, #0]
1307:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2704              		.loc 2 1307 0
 2705 103c 07F11007 		add	r7, r7, #16
 2706 1040 BD46     		mov	sp, r7
 2707 1042 80BD     		pop	{r7, pc}
 2708              	.L203:
 2709              		.align	2
 2710              	.L202:
 2711 1044 30000000 		.word	I2C_MonitorBufferIndex
 2712              		.cfi_endproc
 2713              	.LFE73:
 2715              		.align	2
 2716              		.global	I2C_MonitorGetDatabuffer
 2717              		.thumb
 2718              		.thumb_func
 2720              	I2C_MonitorGetDatabuffer:
 2721              	.LFB74:
1308:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1309:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1310:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
1311:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Get data from I2C data buffer in monitor mode.
1312:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be
1313:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
1314:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
1315:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
1316:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return        None
1317:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * Note:    In monitor mode, the I2C module may lose the ability to stretch
1318:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * the clock (stall the bus) if the ENA_SCL bit is not set. This means that
1319:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * the processor will have a limited amount of time to read the contents of
1320:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * the data received on the bus. If the processor reads the DAT shift
1321:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * register, as it ordinarily would, it could have only one bit-time to
1322:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * respond to the interrupt before the received data is overwritten by
1323:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * new data.
1324:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
1325:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** uint8_t I2C_MonitorGetDatabuffer(en_I2C_unitId i2cId)
1326:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2722              		.loc 2 1326 0
 2723              		.cfi_startproc
 2724              		@ args = 0, pretend = 0, frame = 16
 2725              		@ frame_needed = 1, uses_anonymous_args = 0
 2726 1048 80B5     		push	{r7, lr}
 2727              	.LCFI63:
 2728              		.cfi_def_cfa_offset 8
 2729              		.cfi_offset 7, -8
 2730              		.cfi_offset 14, -4
 2731 104a 84B0     		sub	sp, sp, #16
 2732              	.LCFI64:
 2733              		.cfi_def_cfa_offset 24
 2734 104c 00AF     		add	r7, sp, #0
 2735              	.LCFI65:
 2736              		.cfi_def_cfa_register 7
 2737 104e 0346     		mov	r3, r0
 2738 1050 FB71     		strb	r3, [r7, #7]
1327:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 2739              		.loc 2 1327 0
 2740 1052 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2741 1054 1846     		mov	r0, r3
 2742 1056 FFF709F8 		bl	I2C_GetPointer
 2743 105a F860     		str	r0, [r7, #12]
1328:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1329:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return ((uint8_t)(I2Cx->DATA_BUFFER));
 2744              		.loc 2 1329 0
 2745 105c FB68     		ldr	r3, [r7, #12]
 2746 105e DB6A     		ldr	r3, [r3, #44]
 2747 1060 DBB2     		uxtb	r3, r3
1330:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2748              		.loc 2 1330 0
 2749 1062 1846     		mov	r0, r3
 2750 1064 07F11007 		add	r7, r7, #16
 2751 1068 BD46     		mov	sp, r7
 2752 106a 80BD     		pop	{r7, pc}
 2753              		.cfi_endproc
 2754              	.LFE74:
 2756              		.align	2
 2757              		.global	I2C_MonitorHandler
 2758              		.thumb
 2759              		.thumb_func
 2761              	I2C_MonitorHandler:
 2762              	.LFB75:
1331:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1332:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
1333:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief        Get data from I2C data buffer in monitor mode.
1334:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be
1335:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
1336:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
1337:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
1338:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return        None
1339:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * Note:    In monitor mode, the I2C module may lose the ability to stretch
1340:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * the clock (stall the bus) if the ENA_SCL bit is not set. This means that
1341:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * the processor will have a limited amount of time to read the contents of
1342:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * the data received on the bus. If the processor reads the DAT shift
1343:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * register, as it ordinarily would, it could have only one bit-time to
1344:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * respond to the interrupt before the received data is overwritten by
1345:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * new data.
1346:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
1347:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** BOOL_8 I2C_MonitorHandler(en_I2C_unitId i2cId, uint8_t *buffer, uint32_t size)
1348:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2763              		.loc 2 1348 0
 2764              		.cfi_startproc
 2765              		@ args = 0, pretend = 0, frame = 24
 2766              		@ frame_needed = 1, uses_anonymous_args = 0
 2767 106c 80B5     		push	{r7, lr}
 2768              	.LCFI66:
 2769              		.cfi_def_cfa_offset 8
 2770              		.cfi_offset 7, -8
 2771              		.cfi_offset 14, -4
 2772 106e 86B0     		sub	sp, sp, #24
 2773              	.LCFI67:
 2774              		.cfi_def_cfa_offset 32
 2775 1070 00AF     		add	r7, sp, #0
 2776              	.LCFI68:
 2777              		.cfi_def_cfa_register 7
 2778 1072 0346     		mov	r3, r0
 2779 1074 B960     		str	r1, [r7, #8]
 2780 1076 7A60     		str	r2, [r7, #4]
 2781 1078 FB73     		strb	r3, [r7, #15]
1349:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     LPC_I2C_TypeDef* I2Cx = I2C_GetPointer(i2cId);
 2782              		.loc 2 1349 0
 2783 107a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2784 107c 1846     		mov	r0, r3
 2785 107e FEF7F5FF 		bl	I2C_GetPointer
 2786 1082 3861     		str	r0, [r7, #16]
1350:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1351:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     BOOL_8 ret=FALSE;
 2787              		.loc 2 1351 0
 2788 1084 4FF00003 		mov	r3, #0
 2789 1088 FB75     		strb	r3, [r7, #23]
1352:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1353:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2Cx->CONCLR = I2C_I2CONCLR_SIC;
 2790              		.loc 2 1353 0
 2791 108a 3B69     		ldr	r3, [r7, #16]
 2792 108c 4FF00802 		mov	r2, #8
 2793 1090 9A61     		str	r2, [r3, #24]
1354:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1355:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     buffer[I2C_MonitorBufferIndex] = (uint8_t)(I2Cx->DATA_BUFFER);
 2794              		.loc 2 1355 0
 2795 1092 0E4B     		ldr	r3, .L209
 2796 1094 1B68     		ldr	r3, [r3, #0]
 2797 1096 BA68     		ldr	r2, [r7, #8]
 2798 1098 D318     		adds	r3, r2, r3
 2799 109a 3A69     		ldr	r2, [r7, #16]
 2800 109c D26A     		ldr	r2, [r2, #44]
 2801 109e D2B2     		uxtb	r2, r2
 2802 10a0 1A70     		strb	r2, [r3, #0]
1356:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1357:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_MonitorBufferIndex++;
 2803              		.loc 2 1357 0
 2804 10a2 0A4B     		ldr	r3, .L209
 2805 10a4 1B68     		ldr	r3, [r3, #0]
 2806 10a6 03F10102 		add	r2, r3, #1
 2807 10aa 084B     		ldr	r3, .L209
 2808 10ac 1A60     		str	r2, [r3, #0]
1358:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1359:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     if(I2C_MonitorBufferIndex >= size)
 2809              		.loc 2 1359 0
 2810 10ae 074B     		ldr	r3, .L209
 2811 10b0 1A68     		ldr	r2, [r3, #0]
 2812 10b2 7B68     		ldr	r3, [r7, #4]
 2813 10b4 9A42     		cmp	r2, r3
 2814 10b6 02D3     		bcc	.L207
1360:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     {
1361:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****         ret = TRUE;
 2815              		.loc 2 1361 0
 2816 10b8 4FF00103 		mov	r3, #1
 2817 10bc FB75     		strb	r3, [r7, #23]
 2818              	.L207:
1362:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     }
1363:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return ret;
 2819              		.loc 2 1363 0
 2820 10be FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1364:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2821              		.loc 2 1364 0
 2822 10c0 1846     		mov	r0, r3
 2823 10c2 07F11807 		add	r7, r7, #24
 2824 10c6 BD46     		mov	sp, r7
 2825 10c8 80BD     		pop	{r7, pc}
 2826              	.L210:
 2827 10ca 00BF     		.align	2
 2828              	.L209:
 2829 10cc 30000000 		.word	I2C_MonitorBufferIndex
 2830              		.cfi_endproc
 2831              	.LFE75:
 2833              		.align	2
 2834              		.global	I2C_MasterTransferComplete
 2835              		.thumb
 2836              		.thumb_func
 2838              	I2C_MasterTransferComplete:
 2839              	.LFB76:
1365:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
1366:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief         Get status of Master Transfer
1367:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be:
1368:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
1369:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
1370:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
1371:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         Master transfer status, could be:
1372:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - TRUE    master transfer completed
1373:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                 - FALSE master transfer have not completed yet
1374:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
1375:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** uint32_t I2C_MasterTransferComplete(en_I2C_unitId i2cId)
1376:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2840              		.loc 2 1376 0
 2841              		.cfi_startproc
 2842              		@ args = 0, pretend = 0, frame = 16
 2843              		@ frame_needed = 1, uses_anonymous_args = 0
 2844              		@ link register save eliminated.
 2845 10d0 80B4     		push	{r7}
 2846              	.LCFI69:
 2847              		.cfi_def_cfa_offset 4
 2848              		.cfi_offset 7, -4
 2849 10d2 85B0     		sub	sp, sp, #20
 2850              	.LCFI70:
 2851              		.cfi_def_cfa_offset 24
 2852 10d4 00AF     		add	r7, sp, #0
 2853              	.LCFI71:
 2854              		.cfi_def_cfa_register 7
 2855 10d6 0346     		mov	r3, r0
 2856 10d8 FB71     		strb	r3, [r7, #7]
1377:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t retval;
1378:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1379:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     retval = I2C_MasterComplete[i2cId];
 2857              		.loc 2 1379 0
 2858 10da FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2859 10dc 084B     		ldr	r3, .L213
 2860 10de 53F82230 		ldr	r3, [r3, r2, lsl #2]
 2861 10e2 FB60     		str	r3, [r7, #12]
1380:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1381:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_MasterComplete[i2cId] = FALSE;
 2862              		.loc 2 1381 0
 2863 10e4 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2864 10e6 064B     		ldr	r3, .L213
 2865 10e8 4FF00001 		mov	r1, #0
 2866 10ec 43F82210 		str	r1, [r3, r2, lsl #2]
1382:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1383:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return retval;
 2867              		.loc 2 1383 0
 2868 10f0 FB68     		ldr	r3, [r7, #12]
1384:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2869              		.loc 2 1384 0
 2870 10f2 1846     		mov	r0, r3
 2871 10f4 07F11407 		add	r7, r7, #20
 2872 10f8 BD46     		mov	sp, r7
 2873 10fa 80BC     		pop	{r7}
 2874 10fc 7047     		bx	lr
 2875              	.L214:
 2876 10fe 00BF     		.align	2
 2877              	.L213:
 2878 1100 18000000 		.word	I2C_MasterComplete
 2879              		.cfi_endproc
 2880              	.LFE76:
 2882              		.align	2
 2883              		.global	I2C_SlaveTransferComplete
 2884              		.thumb
 2885              		.thumb_func
 2887              	I2C_SlaveTransferComplete:
 2888              	.LFB77:
1385:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1386:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** /*********************************************************************//**
1387:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @brief         Get status of Slave Transfer
1388:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @param[in]    I2Cx    I2C peripheral selected, should be:
1389:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C0
1390:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C1
1391:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  *                - LPC_I2C2
1392:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  * @return         Complete status, could be: TRUE/FALSE
1393:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****  **********************************************************************/
1394:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** uint32_t I2C_SlaveTransferComplete(en_I2C_unitId i2cId)
1395:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** {
 2889              		.loc 2 1395 0
 2890              		.cfi_startproc
 2891              		@ args = 0, pretend = 0, frame = 16
 2892              		@ frame_needed = 1, uses_anonymous_args = 0
 2893              		@ link register save eliminated.
 2894 1104 80B4     		push	{r7}
 2895              	.LCFI72:
 2896              		.cfi_def_cfa_offset 4
 2897              		.cfi_offset 7, -4
 2898 1106 85B0     		sub	sp, sp, #20
 2899              	.LCFI73:
 2900              		.cfi_def_cfa_offset 24
 2901 1108 00AF     		add	r7, sp, #0
 2902              	.LCFI74:
 2903              		.cfi_def_cfa_register 7
 2904 110a 0346     		mov	r3, r0
 2905 110c FB71     		strb	r3, [r7, #7]
1396:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     uint32_t retval;
1397:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1398:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     retval = I2C_SlaveComplete[i2cId];
 2906              		.loc 2 1398 0
 2907 110e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2908 1110 084B     		ldr	r3, .L217
 2909 1112 53F82230 		ldr	r3, [r3, r2, lsl #2]
 2910 1116 FB60     		str	r3, [r7, #12]
1399:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1400:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     I2C_SlaveComplete[i2cId] = FALSE;
 2911              		.loc 2 1400 0
 2912 1118 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 2913 111a 064B     		ldr	r3, .L217
 2914 111c 4FF00001 		mov	r1, #0
 2915 1120 43F82210 		str	r1, [r3, r2, lsl #2]
1401:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** 
1402:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c ****     return retval;
 2916              		.loc 2 1402 0
 2917 1124 FB68     		ldr	r3, [r7, #12]
1403:../src/lib/lpc177x_8x/Drivers/source/lpc177x_8x_i2c.c **** }
 2918              		.loc 2 1403 0
 2919 1126 1846     		mov	r0, r3
 2920 1128 07F11407 		add	r7, r7, #20
 2921 112c BD46     		mov	sp, r7
 2922 112e 80BC     		pop	{r7}
 2923 1130 7047     		bx	lr
 2924              	.L218:
 2925 1132 00BF     		.align	2
 2926              	.L217:
 2927 1134 24000000 		.word	I2C_SlaveComplete
 2928              		.cfi_endproc
 2929              	.LFE77:
 2931              	.Letext0:
 2932              		.file 3 "g:\\program files\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/gcc/ar
 2933              		.file 4 "D:\\workspace_gnu\\RTT_Demo0\\src\\lib\\lpc177x_8x\\Drivers\\include/lpc_types.h"
 2934              		.file 5 "D:\\workspace_gnu\\RTT_Demo0\\src\\lib\\lpc177x_8x\\Core\\Device\\NXP\\LPC177x_8x\\Includ
 2935              		.file 6 "D:\\workspace_gnu\\RTT_Demo0\\src\\lib\\lpc177x_8x\\Drivers\\include/lpc177x_8x_i2c.h"
DEFINED SYMBOLS
                            *ABS*:00000000 lpc177x_8x_i2c.c
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:18     .text:00000000 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:22     .text:00000000 NVIC_EnableIRQ
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:59     .text:00000030 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:63     .text:00000034 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:67     .text:00000034 NVIC_DisableIRQ
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:104    .text:00000068 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:109    .bss:00000000 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:110    .bss:00000000 i2cdat
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:113    .bss:00000018 I2C_MasterComplete
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:116    .bss:00000024 I2C_SlaveComplete
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:119    .bss:00000030 I2C_MonitorBufferIndex
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:122    .text:0000006c $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:126    .text:0000006c I2C_GetPointer
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:190    .text:000000ac $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:196    .text:000000b8 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:200    .text:000000b8 I2C_Start
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:259    .text:000000fc I2C_Stop
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:335    .text:00000160 I2C_SendByte
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:410    .text:000001bc I2C_GetByte
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:473    .text:00000208 I2C_SetClock
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:523    .text:00000244 I2C_Init
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:603    .text:000002a4 I2C_DeInit
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:678    .text:000002fc I2C_Cmd
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:743    .text:00000348 I2C_IntCmd
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:825    .text:000003a4 I2C_MasterHanleStates
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1241   .text:00000668 I2C_SlaveHanleStates
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1293   .text:000006b0 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1400   .text:00000854 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1670   .text:00000a1c I2C_MasterHandler
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1815   .text:00000b04 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1820   .text:00000b0c $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1825   .text:00000b0c I2C_SlaveHandler
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1988   .text:00000c08 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1993   .text:00000c10 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:1998   .text:00000c10 I2C_MasterTransferData
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2213   .text:00000d70 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2217   .text:00000d74 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2222   .text:00000d74 I2C_SlaveTransferData
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2447   .text:00000ee4 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2451   .text:00000ee8 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2456   .text:00000ee8 I2C_SetOwnSlaveAddr
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2512   .text:00000f30 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2518   .text:00000f40 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2581   .text:00000f98 I2C_MonitorModeConfig
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2643   .text:00000fe4 I2C_MonitorModeCmd
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2711   .text:00001044 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2715   .text:00001048 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2720   .text:00001048 I2C_MonitorGetDatabuffer
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2761   .text:0000106c I2C_MonitorHandler
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2829   .text:000010cc $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2833   .text:000010d0 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2838   .text:000010d0 I2C_MasterTransferComplete
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2878   .text:00001100 $d
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2882   .text:00001104 $t
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2887   .text:00001104 I2C_SlaveTransferComplete
C:\Users\YANGZH~1\AppData\Local\Temp\ccHixt5L.s:2927   .text:00001134 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.9fa2be94b3b27131c651c32db681ca6e
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.lpc_types.h.61.500abe635b953859f645467b1debaa34
                           .group:00000000 wm4.lpc177x_8x_libcfg_default.h.42.c21d4d8531a15b96cd9ccfa94b76f68e
                           .group:00000000 wm4.LPC177x_8x.h.34.ced9b468ef83bb68f280515946661353
                           .group:00000000 wm4.core_cm3.h.32.790cc16ac64d67f02f3790c90a28e38c
                           .group:00000000 wm4.core_cmInstr.h.25.dd98b40e8e0d1d9ee958eb9cce5e7898
                           .group:00000000 wm4.core_cm3.h.132.82da42f2eaa4f3e645984b3550bd4c22
                           .group:00000000 wm4.LPC177x_8x.h.1353.9b0a09b2831088a36b3e4060dcdc4532
                           .group:00000000 wm4.lpc177x_8x_i2c.h.62.e17c7823e30e28f356502b626daa36dc
                           .group:00000000 wm4.system_LPC177x_8x.h.34.e57b19a2859ef593a5974e6904d3f0ac
                           .group:00000000 wm4.lpc177x_8x_clkpwr.h.61.8bfb9350f1be3b242e7e7c6f04f31221
                           .group:00000000 wm4.lpc177x_8x_pinsel.h.40.a81053d200359e8219d877c26a0096e8

UNDEFINED SYMBOLS
CLKPWR_GetCLK
CLKPWR_ConfigPPWR
