<def f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='460' ll='464' type='bool llvm::MCTargetAsmParser::regsEqual(const llvm::MCParsedAsmOperand &amp; Op1, const llvm::MCParsedAsmOperand &amp; Op2) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='457'>/// Returns whether two registers are equal and is used by the tied-operands
  /// checks in the AsmMatcher. This method can be overridden allow e.g. a
  /// sub- or super-register as the tied operand.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='3958' c='_ZNK12_GLOBAL__N_116AArch64AsmParser9regsEqualERKN4llvm18MCParsedAsmOperandES4_'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='3964' u='c' c='_ZNK12_GLOBAL__N_116AArch64AsmParser9regsEqualERKN4llvm18MCParsedAsmOperandES4_'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc' l='12968' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_115AMDGPUAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/AVR/AVRGenAsmMatcher.inc' l='1184' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_112AVRAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/BPF/BPFGenAsmMatcher.inc' l='789' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_112BPFAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='7886' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_116HexagonAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenAsmMatcher.inc' l='878' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_114LanaiAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/MSP430/MSP430GenAsmMatcher.inc' l='646' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_115MSP430AsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/Mips/MipsGenAsmMatcher.inc' l='4913' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_113MipsAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenAsmMatcher.inc' l='4635' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_112PPCAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc' l='2996' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_114RISCVAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/Sparc/SparcGenAsmMatcher.inc' l='2412' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_114SparcAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenAsmMatcher.inc' l='2974' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_116SystemZAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc' l='410' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_120WebAssemblyAsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='7705' u='c' c='_ZL30checkAsmTiedOperandConstraintsRKN12_GLOBAL__N_112X86AsmParserEjRKN4llvm15SmallVectorImplISt10unique_ptrINS3_18MCParsedAsmOperandESt14default_deleteIS6_EEEERm'/>
