{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511221738592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511221738593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 15:48:58 2017 " "Processing started: Mon Nov 20 15:48:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511221738593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511221738593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off red -c red " "Command: quartus_map --read_settings_files=on --write_settings_files=off red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511221738593 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511221740220 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SN74LS373N.sv(20) " "Verilog HDL warning at SN74LS373N.sv(20): extended using \"x\" or \"z\"" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1511221740255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/megzuki/documents/github/hercu-nes/code/fpga-nercu-nes/sn74ls373n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/megzuki/documents/github/hercu-nes/code/fpga-nercu-nes/sn74ls373n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS373N " "Found entity 1: SN74LS373N" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511221740257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PPU_Module.sv(304) " "Verilog HDL warning at PPU_Module.sv(304): extended using \"x\" or \"z\"" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1511221740261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PPU_Module.sv(316) " "Verilog HDL warning at PPU_Module.sv(316): extended using \"x\" or \"z\"" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 316 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1511221740262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/megzuki/documents/github/hercu-nes/code/fpga-nercu-nes/ppu_module.sv 7 7 " "Found 7 design units, including 7 entities, in source file /users/megzuki/documents/github/hercu-nes/code/fpga-nercu-nes/ppu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesPpu " "Found entity 1: NesPpu" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740262 ""} { "Info" "ISGN_ENTITY_NAME" "2 MemoryStuffs " "Found entity 2: MemoryStuffs" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740262 ""} { "Info" "ISGN_ENTITY_NAME" "3 NES2C02 " "Found entity 3: NES2C02" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740262 ""} { "Info" "ISGN_ENTITY_NAME" "4 TileFetcher " "Found entity 4: TileFetcher" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740262 ""} { "Info" "ISGN_ENTITY_NAME" "5 MemFetcher " "Found entity 5: MemFetcher" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740262 ""} { "Info" "ISGN_ENTITY_NAME" "6 SpriteSelector " "Found entity 6: SpriteSelector" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740262 ""} { "Info" "ISGN_ENTITY_NAME" "7 LoopyScrolling " "Found entity 7: LoopyScrolling" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511221740262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red.sv 3 3 " "Found 3 design units, including 3 entities, in source file red.sv" { { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740267 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga " "Found entity 2: vga" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740267 ""} { "Info" "ISGN_ENTITY_NAME" "3 pixelGenerator " "Found entity 3: pixelGenerator" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511221740267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511221740267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "red " "Elaborating entity \"red\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511221740478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator pixelGenerator:gen " "Elaborating entity \"pixelGenerator\" for hierarchy \"pixelGenerator:gen\"" {  } { { "red.sv" "gen" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511221740496 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pallete.data_a 0 red.sv(181) " "Net \"pallete.data_a\" at red.sv(181) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 181 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740500 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pallete.waddr_a 0 red.sv(181) " "Net \"pallete.waddr_a\" at red.sv(181) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 181 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740500 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SBpalletes.data_a 0 red.sv(187) " "Net \"SBpalletes.data_a\" at red.sv(187) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 187 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740500 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SBpalletes.waddr_a 0 red.sv(187) " "Net \"SBpalletes.waddr_a\" at red.sv(187) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 187 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740500 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pallete.we_a 0 red.sv(181) " "Net \"pallete.we_a\" at red.sv(181) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 181 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740500 "|red|pixelGenerator:gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SBpalletes.we_a 0 red.sv(187) " "Net \"SBpalletes.we_a\" at red.sv(187) has no driver or initial value, using a default initial value '0'" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 187 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740500 "|red|pixelGenerator:gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesPpu NesPpu:name " "Elaborating entity \"NesPpu\" for hierarchy \"NesPpu:name\"" {  } { { "red.sv" "name" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511221740513 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "red PPU_Module.sv(31) " "Output port \"red\" at PPU_Module.sv(31) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740514 "|red|NesPpu:name"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "green PPU_Module.sv(32) " "Output port \"green\" at PPU_Module.sv(32) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740514 "|red|NesPpu:name"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blue PPU_Module.sv(33) " "Output port \"blue\" at PPU_Module.sv(33) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740515 "|red|NesPpu:name"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync PPU_Module.sv(34) " "Output port \"hsync\" at PPU_Module.sv(34) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740515 "|red|NesPpu:name"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsync PPU_Module.sv(35) " "Output port \"vsync\" at PPU_Module.sv(35) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740515 "|red|NesPpu:name"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addressLatchEnable PPU_Module.sv(19) " "Output port \"addressLatchEnable\" at PPU_Module.sv(19) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740515 "|red|NesPpu:name"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryStuffs NesPpu:name\|MemoryStuffs:mems " "Elaborating entity \"MemoryStuffs\" for hierarchy \"NesPpu:name\|MemoryStuffs:mems\"" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "mems" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511221740516 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 PPU_Module.sv(57) " "Net \"ram.data_a\" at PPU_Module.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740517 "|red|NesPpu:name|MemoryStuffs:mems"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 PPU_Module.sv(57) " "Net \"ram.waddr_a\" at PPU_Module.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740517 "|red|NesPpu:name|MemoryStuffs:mems"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 PPU_Module.sv(58) " "Net \"rom.data_a\" at PPU_Module.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740517 "|red|NesPpu:name|MemoryStuffs:mems"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 PPU_Module.sv(58) " "Net \"rom.waddr_a\" at PPU_Module.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740517 "|red|NesPpu:name|MemoryStuffs:mems"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 PPU_Module.sv(57) " "Net \"ram.we_a\" at PPU_Module.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740517 "|red|NesPpu:name|MemoryStuffs:mems"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 PPU_Module.sv(58) " "Net \"rom.we_a\" at PPU_Module.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511221740517 "|red|NesPpu:name|MemoryStuffs:mems"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74LS373N NesPpu:name\|SN74LS373N:addrLatch " "Elaborating entity \"SN74LS373N\" for hierarchy \"NesPpu:name\|SN74LS373N:addrLatch\"" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "addrLatch" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511221740519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SN74LS373N.sv(20) " "Verilog HDL assignment warning at SN74LS373N.sv(20): truncated value with size 32 to match size of target (8)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740519 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] SN74LS373N.sv(15) " "Inferred latch for \"data\[0\]\" at SN74LS373N.sv(15)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511221740519 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] SN74LS373N.sv(15) " "Inferred latch for \"data\[1\]\" at SN74LS373N.sv(15)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511221740519 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] SN74LS373N.sv(15) " "Inferred latch for \"data\[2\]\" at SN74LS373N.sv(15)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511221740519 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] SN74LS373N.sv(15) " "Inferred latch for \"data\[3\]\" at SN74LS373N.sv(15)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511221740519 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] SN74LS373N.sv(15) " "Inferred latch for \"data\[4\]\" at SN74LS373N.sv(15)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511221740520 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] SN74LS373N.sv(15) " "Inferred latch for \"data\[5\]\" at SN74LS373N.sv(15)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511221740520 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] SN74LS373N.sv(15) " "Inferred latch for \"data\[6\]\" at SN74LS373N.sv(15)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511221740520 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] SN74LS373N.sv(15) " "Inferred latch for \"data\[7\]\" at SN74LS373N.sv(15)" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511221740520 "|red|NesPpu:comb_13|SN74LS373N:addrLatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES2C02 NesPpu:name\|NES2C02:The_PPU " "Elaborating entity \"NES2C02\" for hierarchy \"NesPpu:name\|NES2C02:The_PPU\"" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "The_PPU" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511221740522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_Module.sv(174) " "Verilog HDL assignment warning at PPU_Module.sv(174): truncated value with size 32 to match size of target (9)" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740523 "|red|NesPpu:name|NES2C02:The_PPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PPU_Module.sv(189) " "Verilog HDL assignment warning at PPU_Module.sv(189): truncated value with size 32 to match size of target (6)" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740523 "|red|NesPpu:name|NES2C02:The_PPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PPU_Module.sv(198) " "Verilog HDL assignment warning at PPU_Module.sv(198): truncated value with size 32 to match size of target (9)" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740523 "|red|NesPpu:name|NES2C02:The_PPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpuDataOut PPU_Module.sv(97) " "Output port \"cpuDataOut\" at PPU_Module.sv(97) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740523 "|red|NesPpu:name|NES2C02:The_PPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vRamDataOut PPU_Module.sv(98) " "Output port \"vRamDataOut\" at PPU_Module.sv(98) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740523 "|red|NesPpu:name|NES2C02:The_PPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "interrupt PPU_Module.sv(101) " "Output port \"interrupt\" at PPU_Module.sv(101) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740523 "|red|NesPpu:name|NES2C02:The_PPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vRamWrite PPU_Module.sv(103) " "Output port \"vRamWrite\" at PPU_Module.sv(103) has no driver" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511221740523 "|red|NesPpu:name|NES2C02:The_PPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TileFetcher NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth " "Elaborating entity \"TileFetcher\" for hierarchy \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\"" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "fetchfecth" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511221740525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PPU_Module.sv(234) " "Verilog HDL assignment warning at PPU_Module.sv(234): truncated value with size 32 to match size of target (4)" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740526 "|red|NesPpu:name|NES2C02:The_PPU|TileFetcher:fetchfecth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PPU_Module.sv(254) " "Verilog HDL assignment warning at PPU_Module.sv(254): truncated value with size 32 to match size of target (4)" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740526 "|red|NesPpu:name|NES2C02:The_PPU|TileFetcher:fetchfecth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 PPU_Module.sv(262) " "Verilog HDL assignment warning at PPU_Module.sv(262): truncated value with size 8 to match size of target (2)" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740526 "|red|NesPpu:name|NES2C02:The_PPU|TileFetcher:fetchfecth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemFetcher NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch " "Elaborating entity \"MemFetcher\" for hierarchy \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\"" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "Fetch" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511221740528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:hello " "Elaborating entity \"vga\" for hierarchy \"vga:hello\"" {  } { { "red.sv" "hello" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511221740530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "getPixel red.sv(37) " "Verilog HDL or VHDL warning at red.sv(37): object \"getPixel\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511221740532 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colorful red.sv(63) " "Verilog HDL or VHDL warning at red.sv(63): object \"colorful\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511221740532 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row red.sv(64) " "Verilog HDL or VHDL warning at red.sv(64): object \"row\" assigned a value but never read" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511221740532 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 red.sv(58) " "Verilog HDL assignment warning at red.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740532 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 red.sv(61) " "Verilog HDL assignment warning at red.sv(61): truncated value with size 32 to match size of target (8)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740532 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 red.sv(89) " "Verilog HDL assignment warning at red.sv(89): truncated value with size 32 to match size of target (9)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740567 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(144) " "Verilog HDL assignment warning at red.sv(144): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740569 "|red|vga:hello"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 red.sv(157) " "Verilog HDL assignment warning at red.sv(157): truncated value with size 32 to match size of target (12)" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511221740569 "|red|vga:hello"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[0\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[0\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[1\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[1\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[2\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[2\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[3\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[3\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[4\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[4\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[5\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[5\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[6\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[6\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[7\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[7\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[8\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[8\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[9\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[9\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[10\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[10\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[11\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[11\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[12\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[12\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[13\] " "Converted tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|addressOut\[13\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 288 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[7\] " "Converted tri-state buffer \"NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[7\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[6\] " "Converted tri-state buffer \"NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[6\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[5\] " "Converted tri-state buffer \"NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[5\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[4\] " "Converted tri-state buffer \"NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[4\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[3\] " "Converted tri-state buffer \"NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[3\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[2\] " "Converted tri-state buffer \"NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[2\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[1\] " "Converted tri-state buffer \"NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[1\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[0\] " "Converted tri-state buffer \"NesPpu:name\|SN74LS373N:addrLatch\|dataOut\[0\]\" feeding internal logic into a wire" {  } { { "../FPGA-Nercu-NES/SN74LS373N.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/SN74LS373N.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1511221740722 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1511221740722 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga:hello\|buffer2 " "RAM logic \"vga:hello\|buffer2\" is uninferred due to asynchronous read logic" {  } { { "red.sv" "buffer2" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511221740786 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga:hello\|buffer1 " "RAM logic \"vga:hello\|buffer1\" is uninferred due to asynchronous read logic" {  } { { "red.sv" "buffer1" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511221740786 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "pixelGenerator:gen\|pallete " "RAM logic \"pixelGenerator:gen\|pallete\" is uninferred due to inappropriate RAM size" {  } { { "red.sv" "pallete" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 181 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511221740786 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "pixelGenerator:gen\|SBpalletes " "RAM logic \"pixelGenerator:gen\|SBpalletes\" is uninferred due to inappropriate RAM size" {  } { { "red.sv" "SBpalletes" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 187 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511221740786 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "NesPpu:name\|MemoryStuffs:mems\|ram " "RAM logic \"NesPpu:name\|MemoryStuffs:mems\|ram\" is uninferred due to asynchronous read logic" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "ram" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511221740786 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "NesPpu:name\|MemoryStuffs:mems\|rom " "RAM logic \"NesPpu:name\|MemoryStuffs:mems\|rom\" is uninferred due to asynchronous read logic" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "rom" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511221740786 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1511221740786 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1511221751150 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[7\] NesPpu:name\|NES2C02:The_PPU\|shiftyHigh " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[7\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|shiftyHigh\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 224 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[6\] NesPpu:name\|NES2C02:The_PPU\|shiftyHigh " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[6\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|shiftyHigh\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 224 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[5\] NesPpu:name\|NES2C02:The_PPU\|shiftyHigh " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[5\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|shiftyHigh\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 224 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[4\] NesPpu:name\|NES2C02:The_PPU\|shiftyHigh " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[4\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|shiftyHigh\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 224 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[3\] NesPpu:name\|NES2C02:The_PPU\|shiftyHigh " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[3\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|shiftyHigh\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 224 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[2\] NesPpu:name\|NES2C02:The_PPU\|shiftyHigh " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[2\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|shiftyHigh\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 224 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[1\] NesPpu:name\|NES2C02:The_PPU\|shiftyHigh " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[1\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|shiftyHigh\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 224 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[0\] NesPpu:name\|NES2C02:The_PPU\|shiftyHigh " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[0\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|shiftyHigh\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 224 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[7\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[7\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[7\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[7\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[6\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[6\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[6\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[6\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[2\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[2\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[2\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[2\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[4\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[4\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[4\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[4\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[0\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[0\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[0\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[0\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[3\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[3\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[3\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[3\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[5\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[5\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[5\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[5\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[1\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[1\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[1\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|MemFetcher:Fetch\|dataOut\[1\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[2\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[2\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[2\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[2\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[4\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[4\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[4\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[4\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[0\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[0\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[0\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[0\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[3\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[3\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[3\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[3\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NesPpu:name\|MemoryStuffs:mems\|data\[1\] NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[1\] " "Converted the fan-out from the tri-state buffer \"NesPpu:name\|MemoryStuffs:mems\|data\[1\]\" to the node \"NesPpu:name\|NES2C02:The_PPU\|TileFetcher:fetchfecth\|tileHighByte\[1\]\" into an OR gate" {  } { { "../FPGA-Nercu-NES/PPU_Module.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" 56 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1511221751464 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1511221751464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511221756043 "|red|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] VCC " "Pin \"LEDG\[7\]\" is stuck at VCC" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511221756043 "|red|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511221756043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511221791547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/output_files/red.map.smsg " "Generated suppressed messages file C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/output_files/red.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511221791843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511221792586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511221792586 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "red.sv" "" { Text "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/morganGPALDU/red.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511221793504 "|red|CLOCK_24[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511221793504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15326 " "Implemented 15326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511221793505 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511221793505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15282 " "Implemented 15282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511221793505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511221793505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511221793567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 15:49:53 2017 " "Processing ended: Mon Nov 20 15:49:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511221793567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511221793567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511221793567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511221793567 ""}
