Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 30 15:33:35 2018
| Host         : DESKTOP-OT07JBV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file divider_fpga_timing_summary_routed.rpt -rpx divider_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : divider_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: but/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_g/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.019        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.019        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 2.247ns (45.054%)  route 2.740ns (54.945%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.855    clk_g/count10_carry__4_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  clk_g/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.969    clk_g/count10_carry__5_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.303 r  clk_g/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.303    clk_g/count10_carry__6_n_6
    SLICE_X5Y84          FDRE                                         r  clk_g/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    clk_g/CLK
    SLICE_X5Y84          FDRE                                         r  clk_g/count1_reg[30]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    clk_g/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 2.152ns (43.987%)  route 2.740ns (56.012%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.855    clk_g/count10_carry__4_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  clk_g/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.969    clk_g/count10_carry__5_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.208 r  clk_g/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.208    clk_g/count10_carry__6_n_5
    SLICE_X5Y84          FDRE                                         r  clk_g/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    clk_g/CLK
    SLICE_X5Y84          FDRE                                         r  clk_g/count1_reg[31]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    clk_g/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 2.136ns (43.804%)  route 2.740ns (56.196%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.855    clk_g/count10_carry__4_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  clk_g/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.969    clk_g/count10_carry__5_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.192 r  clk_g/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.192    clk_g/count10_carry__6_n_7
    SLICE_X5Y84          FDRE                                         r  clk_g/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    clk_g/CLK
    SLICE_X5Y84          FDRE                                         r  clk_g/count1_reg[29]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    clk_g/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 2.133ns (43.769%)  route 2.740ns (56.231%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.855    clk_g/count10_carry__4_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.189 r  clk_g/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.189    clk_g/count10_carry__5_n_6
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.019    clk_g/CLK
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[26]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.062    15.321    clk_g/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 2.112ns (43.526%)  route 2.740ns (56.474%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.855    clk_g/count10_carry__4_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.168 r  clk_g/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.168    clk_g/count10_carry__5_n_4
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.019    clk_g/CLK
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[28]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.062    15.321    clk_g/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.038ns (42.651%)  route 2.740ns (57.349%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.855    clk_g/count10_carry__4_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.094 r  clk_g/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.094    clk_g/count10_carry__5_n_5
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.019    clk_g/CLK
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[27]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.062    15.321    clk_g/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 2.022ns (42.458%)  route 2.740ns (57.541%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  clk_g/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.855    clk_g/count10_carry__4_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.078 r  clk_g/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.078    clk_g/count10_carry__5_n_7
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.596    15.019    clk_g/CLK
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[25]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.062    15.321    clk_g/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.019ns (42.422%)  route 2.740ns (57.578%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.075 r  clk_g/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.075    clk_g/count10_carry__4_n_6
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    clk_g/CLK
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[22]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.062    15.320    clk_g/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.998ns (42.167%)  route 2.740ns (57.833%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.054 r  clk_g/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.054    clk_g/count10_carry__4_n_4
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    clk_g/CLK
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[24]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.062    15.320    clk_g/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.924ns (41.250%)  route 2.740ns (58.750%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.683     6.455    clk_g/count1[17]
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.579 r  clk_g/count10_carry_i_6/O
                         net (fo=1, routed)           0.446     7.024    clk_g/count10_carry_i_6_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  clk_g/count10_carry_i_2/O
                         net (fo=6, routed)           1.612     8.760    clk_g/count10_carry_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124     8.884 r  clk_g/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_g/count1_0[4]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.285 r  clk_g/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.285    clk_g/count10_carry_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.399 r  clk_g/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.399    clk_g/count10_carry__0_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.513 r  clk_g/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.513    clk_g/count10_carry__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.627 r  clk_g/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.627    clk_g/count10_carry__2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.741 r  clk_g/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk_g/count10_carry__3_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.980 r  clk_g/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.980    clk_g/count10_carry__4_n_5
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    clk_g/CLK
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[23]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.062    15.320    clk_g/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  5.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_g/CLK
    SLICE_X4Y79          FDRE                                         r  clk_g/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  clk_g/count1_reg[0]/Q
                         net (fo=3, routed)           0.185     1.839    clk_g/count1[0]
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.042     1.881 r  clk_g/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    clk_g/count1[0]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  clk_g/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    clk_g/CLK
    SLICE_X4Y79          FDRE                                         r  clk_g/count1_reg[0]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_g/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clk_g/count1_reg[20]/Q
                         net (fo=2, routed)           0.119     1.776    clk_g/count1[20]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  clk_g/count10_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.884    clk_g/count10_carry__3_n_4
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[20]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    clk_g/count1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_g/CLK
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_g/count1_reg[12]/Q
                         net (fo=2, routed)           0.120     1.775    clk_g/count1[12]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  clk_g/count10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.883    clk_g/count10_carry__1_n_4
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    clk_g/CLK
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[12]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_g/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    clk_g/CLK
    SLICE_X5Y80          FDRE                                         r  clk_g/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_g/count1_reg[16]/Q
                         net (fo=2, routed)           0.120     1.776    clk_g/count1[16]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  clk_g/count10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.884    clk_g/count10_carry__2_n_4
    SLICE_X5Y80          FDRE                                         r  clk_g/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    clk_g/CLK
    SLICE_X5Y80          FDRE                                         r  clk_g/count1_reg[16]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    clk_g/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    clk_g/CLK
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clk_g/count1_reg[24]/Q
                         net (fo=2, routed)           0.120     1.778    clk_g/count1[24]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  clk_g/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.886    clk_g/count10_carry__4_n_4
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    clk_g/CLK
    SLICE_X5Y82          FDRE                                         r  clk_g/count1_reg[24]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    clk_g/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    clk_g/CLK
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clk_g/count1_reg[28]/Q
                         net (fo=2, routed)           0.120     1.779    clk_g/count1[28]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  clk_g/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.887    clk_g/count10_carry__5_n_4
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    clk_g/CLK
    SLICE_X5Y83          FDRE                                         r  clk_g/count1_reg[28]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    clk_g/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_g/CLK
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_g/count1_reg[9]/Q
                         net (fo=2, routed)           0.115     1.769    clk_g/count1[9]
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.045     1.814 r  clk_g/count10_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.814    clk_g/count1_0[9]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.884 r  clk_g/count10_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.884    clk_g/count10_carry__1_n_7
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    clk_g/CLK
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[9]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_g/count1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clk_g/count1_reg[17]/Q
                         net (fo=2, routed)           0.116     1.773    clk_g/count1[17]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  clk_g/count10_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.888    clk_g/count10_carry__3_n_7
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[17]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    clk_g/count1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clk_g/count1_reg[19]/Q
                         net (fo=2, routed)           0.120     1.777    clk_g/count1[19]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  clk_g/count10_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.888    clk_g/count10_carry__3_n_5
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    clk_g/CLK
    SLICE_X5Y81          FDRE                                         r  clk_g/count1_reg[19]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    clk_g/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_g/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_g/count1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_g/CLK
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_g/count1_reg[11]/Q
                         net (fo=2, routed)           0.121     1.775    clk_g/count1[11]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  clk_g/count10_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.886    clk_g/count10_carry__1_n_5
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    clk_g/CLK
    SLICE_X5Y79          FDRE                                         r  clk_g/count1_reg[11]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_g/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     clk_g/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     clk_g/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     clk_g/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     clk_g/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     clk_g/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     clk_g/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     clk_g/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     clk_g/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     clk_g/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     clk_g/count1_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     clk_g/count1_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     clk_g/count1_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     clk_g/count1_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clk_g/count1_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clk_g/count1_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clk_g/count1_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     clk_g/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     clk_g/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     clk_g/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clk_g/count1_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clk_g/count1_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clk_g/count1_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clk_g/count1_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clk_g/count1_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clk_g/count1_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clk_g/count1_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     clk_g/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     clk_g/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     clk_g/count1_reg[0]/C



