// Seed: 217500504
`timescale 1ps / 1ps `timescale 1 ps / 1ps
`define pp_1 0
module module_0 #(
    parameter id_6 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input _id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_11;
  assign id_3 = id_4[id_6];
  always @(posedge 1) begin
    id_8 <= id_4;
    id_7[1|1] <= id_2;
    id_1 <= id_9;
  end
endmodule
