	component NiosII_Controlled_Section is
		port (
			channel1_analog_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			channel2_analog_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			channel3_analog_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			channel4_analog_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			channel5_analog_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			channel6_analog_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			clk_clk                    : in    std_logic                     := 'X';             -- clk
			read_address_export        : out   std_logic_vector(11 downto 0);                    -- export
			read_new_sample_export     : in    std_logic                     := 'X';             -- export
			reset_reset_n              : in    std_logic                     := 'X';             -- reset_n
			sram_DQ                    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_ADDR                  : out   std_logic_vector(19 downto 0);                    -- ADDR
			sram_LB_N                  : out   std_logic;                                        -- LB_N
			sram_UB_N                  : out   std_logic;                                        -- UB_N
			sram_CE_N                  : out   std_logic;                                        -- CE_N
			sram_OE_N                  : out   std_logic;                                        -- OE_N
			sram_WE_N                  : out   std_logic;                                        -- WE_N
			vga_CLK                    : out   std_logic;                                        -- CLK
			vga_HS                     : out   std_logic;                                        -- HS
			vga_VS                     : out   std_logic;                                        -- VS
			vga_BLANK                  : out   std_logic;                                        -- BLANK
			vga_SYNC                   : out   std_logic;                                        -- SYNC
			vga_R                      : out   std_logic_vector(7 downto 0);                     -- R
			vga_G                      : out   std_logic_vector(7 downto 0);                     -- G
			vga_B                      : out   std_logic_vector(7 downto 0);                     -- B
			writing_finish_flag_export : in    std_logic                     := 'X'              -- export
		);
	end component NiosII_Controlled_Section;

