$date
	Wed Feb 05 18:35:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module nand2_tb $end
$var wire 1 ! y $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$upscope $end
$scope module tb_dff $end
$var wire 1 $ q $end
$var wire 1 % nq $end
$var reg 1 & clk $end
$var reg 1 ' d $end
$upscope $end
$scope module tb_dff_r $end
$var wire 1 ( q $end
$var wire 1 ) nq $end
$var reg 1 * clk $end
$var reg 1 + d $end
$var reg 1 , rst $end
$upscope $end
$scope module tb_inv $end
$var wire 1 - y_inv_delay $end
$var wire 1 . y_inv $end
$var reg 1 / x $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
1.
x-
0,
0+
0*
1)
0(
0'
0&
1%
0$
0#
0"
1!
$end
#100
1,
#200
1-
#400
0,
#1000
0.
1/
1*
1&
1"
#1200
0-
#2000
1.
0/
0*
0&
1#
0"
#2200
1-
#2500
1+
1'
#3000
0!
0.
1/
1*
1&
1"
#3200
0-
0+
0'
#3900
1+
1'
#4000
0)
0%
1(
1$
0*
0&
