{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 10:34:57 2005 " "Info: Processing started: Sun May 01 10:34:57 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off game -c game " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off game -c game" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "game EPM1270T144C5ES " "Info: Selected device EPM1270T144C5ES for design \"game\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 18 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 18" {  } { { "game.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/game.bdf" { { 136 -48 120 152 "CLK" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_div:inst\|lpm_counter:cnt_rtl_2\|cntr_b67:auto_generated\|safe_q\[14\] Global clock " "Info: Automatically promoted some destinations of signal \"clk_div:inst\|lpm_counter:cnt_rtl_2\|cntr_b67:auto_generated\|safe_q\[14\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_div:inst\|lpm_counter:cnt_rtl_2\|cntr_b67:auto_generated\|counter_cella14 " "Info: Destination \"clk_div:inst\|lpm_counter:cnt_rtl_2\|cntr_b67:auto_generated\|counter_cella14\" may be non-global or may not use global clock" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_div:inst\|reduce_nor~191 " "Info: Destination \"clk_div:inst\|reduce_nor~191\" may be non-global or may not use global clock" {  } {  } 0}  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/cntr_b67.tdf" 236 8 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_div:inst\|lpm_counter:cnt_rtl_2\|cntr_b67:auto_generated\|safe_q\[19\] Global clock " "Info: Automatically promoted some destinations of signal \"clk_div:inst\|lpm_counter:cnt_rtl_2\|cntr_b67:auto_generated\|safe_q\[19\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_div:inst\|lpm_counter:cnt_rtl_2\|cntr_b67:auto_generated\|counter_cella19 " "Info: Destination \"clk_div:inst\|lpm_counter:cnt_rtl_2\|cntr_b67:auto_generated\|counter_cella19\" may be non-global or may not use global clock" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_div:inst\|reduce_nor~191 " "Info: Destination \"clk_div:inst\|reduce_nor~191\" may be non-global or may not use global clock" {  } {  } 0}  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/cntr_b67.tdf" 236 8 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_div:inst\|reduce_nor~0 Global clock " "Info: Automatically promoted signal \"clk_div:inst\|reduce_nor~0\" to use Global clock" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|reduce_nor~0" } } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "" { clk_div:inst|reduce_nor~0 } "NODE_NAME" } "" } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/game.fld" "" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/game.fld" "" "" { clk_div:inst|reduce_nor~0 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Info: Moving registers into LUTs to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "" "Info: Finished moving registers into LUTs" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN" "" "Warning: Following nodes are assigned to locations or regions, but do not exist in design" { { "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN_SUB" "D1 " "Warning: Node \"D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } }  } 0} { "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN_SUB" "D2 " "Warning: Node \"D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } }  } 0} { "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN_SUB" "D3 " "Warning: Node \"D3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } }  } 0} { "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN_SUB" "D4 " "Warning: Node \"D4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } }  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.524 ns register pin " "Info: Estimated most critical path is register to pin delay of 14.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns game_sm:inst1\|lpm_counter:cnta2_rtl_0\|cntr_ee8:auto_generated\|safe_q\[2\] 1 REG LAB_X2_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y8; Fanout = 8; REG Node = 'game_sm:inst1\|lpm_counter:cnta2_rtl_0\|cntr_ee8:auto_generated\|safe_q\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "" { game_sm:inst1|lpm_counter:cnta2_rtl_0|cntr_ee8:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_ee8.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/cntr_ee8.tdf" 78 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.521 ns) 2.547 ns led:inst4\|led\[7\]~1156 2 COMB LAB_X3_Y9 1 " "Info: 2: + IC(2.026 ns) + CELL(0.521 ns) = 2.547 ns; Loc. = LAB_X3_Y9; Fanout = 1; COMB Node = 'led:inst4\|led\[7\]~1156'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "2.547 ns" { game_sm:inst1|lpm_counter:cnta2_rtl_0|cntr_ee8:auto_generated|safe_q[2] led:inst4|led[7]~1156 } "NODE_NAME" } "" } } { "led.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/led.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.204 ns) 3.757 ns led:inst4\|led\[7\]~1167 3 COMB LAB_X3_Y9 1 " "Info: 3: + IC(1.006 ns) + CELL(0.204 ns) = 3.757 ns; Loc. = LAB_X3_Y9; Fanout = 1; COMB Node = 'led:inst4\|led\[7\]~1167'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "1.210 ns" { led:inst4|led[7]~1156 led:inst4|led[7]~1167 } "NODE_NAME" } "" } } { "led.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/led.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.204 ns) 4.967 ns led:inst4\|led\[7\]~1171 4 COMB LAB_X3_Y9 1 " "Info: 4: + IC(1.006 ns) + CELL(0.204 ns) = 4.967 ns; Loc. = LAB_X3_Y9; Fanout = 1; COMB Node = 'led:inst4\|led\[7\]~1171'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "1.210 ns" { led:inst4|led[7]~1167 led:inst4|led[7]~1171 } "NODE_NAME" } "" } } { "led.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/led.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.176 ns) + CELL(0.755 ns) 7.898 ns led:inst4\|led\[7\]~1308 5 COMB LAB_X1_Y8 1 " "Info: 5: + IC(2.176 ns) + CELL(0.755 ns) = 7.898 ns; Loc. = LAB_X1_Y8; Fanout = 1; COMB Node = 'led:inst4\|led\[7\]~1308'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "2.931 ns" { led:inst4|led[7]~1171 led:inst4|led[7]~1308 } "NODE_NAME" } "" } } { "led.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/led.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.755 ns) 9.108 ns led:inst4\|led\[7\]~1309 6 COMB LAB_X1_Y8 8 " "Info: 6: + IC(0.455 ns) + CELL(0.755 ns) = 9.108 ns; Loc. = LAB_X1_Y8; Fanout = 8; COMB Node = 'led:inst4\|led\[7\]~1309'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "1.210 ns" { led:inst4|led[7]~1308 led:inst4|led[7]~1309 } "NODE_NAME" } "" } } { "led.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/led.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.932 ns) 10.318 ns led:inst4\|led\[2\]~1305 7 COMB LAB_X1_Y8 1 " "Info: 7: + IC(0.278 ns) + CELL(0.932 ns) = 10.318 ns; Loc. = LAB_X1_Y8; Fanout = 1; COMB Node = 'led:inst4\|led\[2\]~1305'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "1.210 ns" { led:inst4|led[7]~1309 led:inst4|led[2]~1305 } "NODE_NAME" } "" } } { "led.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/led.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(2.322 ns) 14.524 ns LED\[2\] 8 PIN PIN_3 0 " "Info: 8: + IC(1.884 ns) + CELL(2.322 ns) = 14.524 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'LED\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "4.206 ns" { led:inst4|led[2]~1305 LED[2] } "NODE_NAME" } "" } } { "game.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/game.bdf" { { 136 536 712 152 "LED\[7..0\]" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.693 ns 39.20 % " "Info: Total cell delay = 5.693 ns ( 39.20 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.831 ns 60.80 % " "Info: Total interconnect delay = 8.831 ns ( 60.80 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game_cmp.qrpt" Compiler "game" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/db/game.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/GAME/" "" "14.524 ns" { game_sm:inst1|lpm_counter:cnta2_rtl_0|cntr_ee8:auto_generated|safe_q[2] led:inst4|led[7]~1156 led:inst4|led[7]~1167 led:inst4|led[7]~1171 led:inst4|led[7]~1308 led:inst4|led[7]~1309 led:inst4|led[2]~1305 LED[2] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Estimated interconnect usage is 3% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "1 " "Info: Fitter placement operations ending: elapsed time = 1 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "1 " "Info: Fitter routing operations ending: elapsed time = 1 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and/or routability requirements required full optimization" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 10:35:02 2005 " "Info: Processing ended: Sun May 01 10:35:02 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
