<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='46' type='const llvm::SIInstrInfo *'/>
<offset>1280</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='199' u='w' c='_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='877' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='939' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='944' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='970' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1039' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1572' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1841' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo20selectStoreIntrinsicERNS_16MachineIRBuilderERNS_12MachineInstrE'/>
