Assertion report generated on: 26-Mar-2024 05:58:58 PM

Assertion summary report for design: signed_mult_const_fpga
###########################################################

Target | Total | Passed | Failed | Vacuous | Hit | Miss
------ | ----- | ------ | ------ | ------- | --- | ----


Resource usage summary report for the desing: signed_mult_const_fpga
####################################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:01.997236        |     904.77    
   Simulation     |       0:00:02.023802        |     968.77    
     D Parse      |       0:00:03.413102        |     971.61    
     Mining       |       0:00:00.000012        |     971.61    
     Overall      |       0:00:13.677253        |     971.61    
