\hypertarget{struct_a_d_c___common___type_def}{}\section{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___common___type_def}\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{C\+S\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{C\+C\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{C\+D\+R}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{}\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+C\+R@{C\+C\+R}}
\index{C\+C\+R@{C\+C\+R}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection[{C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+C\+R}\label{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}
A\+D\+C common control register, Address offset\+: A\+D\+C1 base address + 0x304 \hypertarget{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{}\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+D\+R@{C\+D\+R}}
\index{C\+D\+R@{C\+D\+R}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection[{C\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+D\+R}\label{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}
A\+D\+C common regular data register for dual A\+N\+D triple modes, Address offset\+: A\+D\+C1 base address + 0x308 \hypertarget{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{}\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+S\+R@{C\+S\+R}}
\index{C\+S\+R@{C\+S\+R}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection[{C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+S\+R}\label{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}
A\+D\+C Common status register, Address offset\+: A\+D\+C1 base address + 0x300 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
