set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {PipelineUniProcessor.vho PipelineUniProcessor_vhd.sdo}}
}
