$date
	Sat Jan 31 19:17:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_up_down_counter $end
$var wire 4 ! value [3:0] $end
$var wire 1 " ready $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var reg 1 % start $end
$scope module DUT $end
$var wire 1 # in_clock $end
$var wire 1 $ in_reset $end
$var wire 1 % in_start $end
$var wire 1 " out_ready $end
$var wire 4 & out_value [3:0] $end
$var parameter 2 ' s_DOWN $end
$var parameter 2 ( s_IDLE $end
$var parameter 2 ) s_UP $end
$var reg 1 * avail $end
$var reg 2 + state [1:0] $end
$var reg 4 , value [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 )
b0 (
b1 '
$end
#0
$dumpvars
b0 ,
b0 +
1*
b0 &
0%
0$
1#
1"
b0 !
$end
#5
0#
#10
b10 +
1#
1%
#15
0#
#20
b1 !
b1 &
b1 ,
0"
0*
1#
0%
#25
0#
#30
b10 !
b10 &
b10 ,
1#
#35
0#
#40
b11 !
b11 &
b11 ,
1#
#45
0#
#50
b100 !
b100 &
b100 ,
1#
#55
0#
#60
b101 !
b101 &
b101 ,
1#
#65
0#
#70
b110 !
b110 &
b110 ,
1#
#75
0#
#80
b111 !
b111 &
b111 ,
1#
#85
0#
#90
b1000 !
b1000 &
b1000 ,
1#
#95
0#
#100
b1001 !
b1001 &
b1001 ,
1#
#105
0#
#110
b1010 !
b1010 &
b1010 ,
1#
#115
0#
#120
b1011 !
b1011 &
b1011 ,
1#
#125
0#
#130
b1100 !
b1100 &
b1100 ,
1#
#135
0#
#140
b1101 !
b1101 &
b1101 ,
1#
#145
0#
#150
b1110 !
b1110 &
b1110 ,
1#
#155
0#
#160
b1 +
b1111 !
b1111 &
b1111 ,
1#
#165
0#
#170
b1110 !
b1110 &
b1110 ,
1#
#175
0#
#180
b1101 !
b1101 &
b1101 ,
1#
#185
0#
#190
b1100 !
b1100 &
b1100 ,
1#
#195
0#
#200
b1011 !
b1011 &
b1011 ,
1#
#205
0#
#210
b1010 !
b1010 &
b1010 ,
1#
#215
0#
#220
b0 !
b0 &
b0 ,
b0 +
1#
1$
#225
0#
#230
1"
1*
1#
0$
#235
0#
#240
b10 +
1#
1%
#245
0#
#250
b1 !
b1 &
b1 ,
0"
0*
1#
#255
0#
#260
b10 !
b10 &
b10 ,
1#
#265
0#
#270
b11 !
b11 &
b11 ,
1#
#275
0#
#280
b100 !
b100 &
b100 ,
1#
#285
0#
#290
b101 !
b101 &
b101 ,
1#
0%
#295
0#
#300
b110 !
b110 &
b110 ,
1#
#305
0#
#310
b111 !
b111 &
b111 ,
1#
#315
0#
#320
b1000 !
b1000 &
b1000 ,
1#
#325
0#
#330
b1001 !
b1001 &
b1001 ,
1#
#335
0#
#340
b1010 !
b1010 &
b1010 ,
1#
#345
0#
#350
b1011 !
b1011 &
b1011 ,
1#
#355
0#
#360
b1100 !
b1100 &
b1100 ,
1#
#365
0#
#370
b1101 !
b1101 &
b1101 ,
1#
#375
0#
#380
b1110 !
b1110 &
b1110 ,
1#
#385
0#
#390
b1 +
b1111 !
b1111 &
b1111 ,
1#
#395
0#
#400
b1110 !
b1110 &
b1110 ,
1#
#405
0#
#410
b1101 !
b1101 &
b1101 ,
1#
#415
0#
#420
b1100 !
b1100 &
b1100 ,
1#
#425
0#
#430
b1011 !
b1011 &
b1011 ,
1#
#435
0#
#440
b1010 !
b1010 &
b1010 ,
1#
#445
0#
#450
b1001 !
b1001 &
b1001 ,
1#
#455
0#
#460
b1000 !
b1000 &
b1000 ,
1#
#465
0#
#470
b111 !
b111 &
b111 ,
1#
#475
0#
#480
b110 !
b110 &
b110 ,
1#
#485
0#
#490
b101 !
b101 &
b101 ,
1#
#495
0#
#500
b100 !
b100 &
b100 ,
1#
#505
0#
#510
b11 !
b11 &
b11 ,
1#
#515
0#
#520
b10 !
b10 &
b10 ,
1#
#525
0#
#530
b1 !
b1 &
b1 ,
1#
#535
0#
#540
b0 +
b0 !
b0 &
b0 ,
1#
#545
0#
#550
1"
1*
1#
#555
0#
#560
1#
#565
0#
#570
1#
#575
0#
#580
1#
#585
0#
#590
1#
