verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/8bitALU/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/testSM_2.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/8bitALU/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/shifter_6.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/8bitALU/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/8bitALU/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/multiplier_7.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/8bitALU/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/comparator_5.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/8bitALU/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/bool_4.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/8bitALU/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/addSubtract_3.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/8bitALU/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
