<stg><name>equalizer</name>


<trans_list>

<trans id="180" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="15" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="16" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="23" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="24" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="26" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="27" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %tmp_out_data_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_data_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %tmp_out_keep_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %tmp_out_strb_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %tmp_out_user_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_user_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32">
<![CDATA[
entry:4 %tmp_out_id_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_id_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %tmp_out_dest_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %read_coefs = alloca i32 1

]]></Node>
<StgValue><ssdm name="read_coefs"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %state = alloca i32 1

]]></Node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %accumulate_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="accumulate_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:10 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %coefs_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="coefs_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="62">
<![CDATA[
entry:34 %sext_ln84 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:35 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln84

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %store_ln29 = store i32 0, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:37 %store_ln29 = store i1 0, i1 %read_coefs

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
entry:38 %br_ln29 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
while.body:0 %tmp_out_data_V_1 = load i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="tmp_out_data_V_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4">
<![CDATA[
while.body:1 %tmp_out_keep_V_1 = load i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4">
<![CDATA[
while.body:2 %tmp_out_strb_V_1 = load i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1">
<![CDATA[
while.body:3 %tmp_out_user_V_1 = load i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="tmp_out_user_V_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1">
<![CDATA[
while.body:4 %tmp_out_id_V_1 = load i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="tmp_out_id_V_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1">
<![CDATA[
while.body:5 %tmp_out_dest_V_1 = load i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:6 %state_1 = load i32 %state

]]></Node>
<StgValue><ssdm name="state_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:7 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
while.body:8 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="44">
<![CDATA[
while.body:9 %tmp_data_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="44">
<![CDATA[
while.body:10 %tmp_keep_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="44">
<![CDATA[
while.body:11 %tmp_strb_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="44">
<![CDATA[
while.body:12 %tmp_user_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="44">
<![CDATA[
while.body:13 %tmp_last_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="44">
<![CDATA[
while.body:14 %tmp_id_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="44">
<![CDATA[
while.body:15 %tmp_dest_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
while.body:16 %switch_ln32 = switch i32 %state_1, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %sw.bb2, i32 4096, void %for.inc52.preheader

]]></Node>
<StgValue><ssdm name="switch_ln32"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc52.preheader:0 %call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.bb2:0 %read_coefs_load = load i1 %read_coefs

]]></Node>
<StgValue><ssdm name="read_coefs_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb2:1 %br_ln40 = br i1 %read_coefs_load, void %for.inc.preheader, void %if.end32

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:0 %br_ln42 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:0 %icmp_ln34 = icmp_eq  i32 %tmp_data_V, i32 48879

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb:1 %select_ln17 = select i1 %icmp_ln34, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:2 %br_ln100 = br i1 %tmp_last_V, void %sw.bb.if.end75_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb.if.end75_crit_edge:0 %store_ln100 = store i32 %select_ln17, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.if.end75_crit_edge:1 %br_ln100 = br void %if.end75

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:0 %br_ln100 = br i1 %tmp_last_V, void %if.end75, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc52.preheader:0 %call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="96" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc52.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc52.preheader:6 %store_ln85 = store i32 %tmp_data_V, i32 0

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc52.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc52.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc52.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc52.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc52.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc52.preheader:2 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc52.preheader:3 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.preheader:4 %mul_ln84 = mul i32 %gmem_addr_read, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="106" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.preheader:4 %mul_ln84 = mul i32 %gmem_addr_read, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.preheader:1 %accumulate_loc_load = load i32 %accumulate_loc

]]></Node>
<StgValue><ssdm name="accumulate_loc_load"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.preheader:5 %accumulate = add i32 %mul_ln84, i32 %accumulate_loc_load

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc52.preheader:7 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="110" st_id="15" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc52.preheader:7 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc52.preheader:8 %br_ln100 = br i1 %tmp_last_V, void %for.inc52.preheader.if.end75_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.preheader.if.end75_crit_edge:0 %store_ln100 = store i32 4096, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc52.preheader.if.end75_crit_edge:1 %store_ln100 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc52.preheader.if.end75_crit_edge:2 %store_ln100 = store i1 %tmp_id_V, i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc52.preheader.if.end75_crit_edge:3 %store_ln100 = store i1 %tmp_user_V, i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc52.preheader.if.end75_crit_edge:4 %store_ln100 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc52.preheader.if.end75_crit_edge:5 %store_ln100 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc52.preheader.if.end75_crit_edge:6 %store_ln100 = store i32 %accumulate, i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.inc52.preheader.if.end75_crit_edge:7 %br_ln100 = br void %if.end75

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
if.end75:0 %br_ln29 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
while.end:0 %tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %if.end32, i1 %tmp_dest_V, void %for.inc52.preheader, i1 %tmp_out_dest_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
while.end:1 %tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %if.end32, i1 %tmp_id_V, void %for.inc52.preheader, i1 %tmp_out_id_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
while.end:2 %tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %if.end32, i1 %tmp_user_V, void %for.inc52.preheader, i1 %tmp_out_user_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
while.end:3 %tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %if.end32, i4 %tmp_strb_V, void %for.inc52.preheader, i4 %tmp_out_strb_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
while.end:4 %tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %if.end32, i4 %tmp_keep_V, void %for.inc52.preheader, i4 %tmp_out_keep_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
while.end:5 %tmp_data_V_5 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %if.end32, i32 %accumulate, void %for.inc52.preheader, i32 %tmp_out_data_V_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!17"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_1" val="17"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0">
<![CDATA[
while.end:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:0 %i_1 = phi i8 %add_ln42, void %for.inc.split, i8 98, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
for.inc:1 %zext_ln42 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln42 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_51_1.preheader

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="8">
<![CDATA[
for.inc.split:1 %trunc_ln43 = trunc i8 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.split:2 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln43, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:3 %zext_ln43 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %add_ln43 = add i64 %zext_ln43, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:6 %sext_ln43 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:7 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln43

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %coefs_2_addr = getelementptr i32 %coefs_2, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="coefs_2_addr"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc.split:12 %store_ln44 = store i32 0, i7 %coefs_2_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:13 %add_ln42 = add i8 %i_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_51_1.preheader:0 %br_ln48 = br void %VITIS_LOOP_51_1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="144" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="145" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:9 %write_ln43 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln43"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="146" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="147" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="148" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="149" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:10 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:14 %br_ln42 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="153" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
VITIS_LOOP_51_1:0 %j = phi i2 %j_1, void %VITIS_LOOP_51_1.split, i2 0, void %VITIS_LOOP_51_1.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_51_1:1 %coef_scale = phi i32 %tmp_data_V_4, void %VITIS_LOOP_51_1.split, i32 %tmp_data_V, void %VITIS_LOOP_51_1.preheader

]]></Node>
<StgValue><ssdm name="coef_scale"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_51_1:2 %p_4_0_0_0134_phi = phi i1 %tmp_last_V_2, void %VITIS_LOOP_51_1.split, i1 0, void %VITIS_LOOP_51_1.preheader

]]></Node>
<StgValue><ssdm name="p_4_0_0_0134_phi"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_51_1:3 %icmp_ln48 = icmp_eq  i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_51_1:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_51_1:5 %j_1 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_51_1:6 %br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_51_1.split, void %if.end32.loopexit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_51_1.split:1 %empty_25 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="64" op_11_bw="32" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_51_1.split:2 %call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_51_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read, i32 %coefs_2

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
if.end32.loopexit:0 %br_ln0 = br void %if.end32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="163" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="64" op_11_bw="32" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_51_1.split:2 %call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_51_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read, i32 %coefs_2

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="164" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_51_1.split:0 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="165" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_51_1.split:3 %empty_26 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="166" st_id="26" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_51_1.split:4 %empty_27 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="44">
<![CDATA[
VITIS_LOOP_51_1.split:5 %tmp_data_V_4 = extractvalue i44 %empty_27

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="44">
<![CDATA[
VITIS_LOOP_51_1.split:6 %tmp_last_V_2 = extractvalue i44 %empty_27

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_51_1.split:7 %br_ln48 = br void %VITIS_LOOP_51_1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="170" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end32:0 %tmp_last_V_1 = phi i1 %tmp_last_V, void %sw.bb2, i1 %p_4_0_0_0134_phi, void %if.end32.loopexit

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="171" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end32:1 %tmp_data_V_2 = phi i32 %tmp_data_V, void %sw.bb2, i32 %coef_scale, void %if.end32.loopexit

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="172" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end32:2 %icmp_ln67 = icmp_eq  i32 %tmp_data_V_2, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="173" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end32:3 %select_ln17_1 = select i1 %icmp_ln67, i32 4096, i32 17

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="174" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32:4 %br_ln100 = br i1 %tmp_last_V_1, void %if.end32.if.end75_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="175" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end32.if.end75_crit_edge:0 %store_ln100 = store i32 %select_ln17_1, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="176" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end32.if.end75_crit_edge:1 %store_ln100 = store i1 1, i1 %read_coefs

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.end32.if.end75_crit_edge:2 %br_ln100 = br void %if.end75

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0">
<![CDATA[
while.end:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0">
<![CDATA[
while.end:7 %ret_ln106 = ret

]]></Node>
<StgValue><ssdm name="ret_ln106"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="220" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="221" name="output_r_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</port>
<port id="222" name="output_r_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</port>
<port id="223" name="output_r_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</port>
<port id="224" name="output_r_V_user_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</port>
<port id="225" name="output_r_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</port>
<port id="226" name="output_r_V_id_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</port>
<port id="227" name="output_r_V_dest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</port>
<port id="228" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="229" name="input_r_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</port>
<port id="230" name="input_r_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</port>
<port id="231" name="input_r_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</port>
<port id="232" name="input_r_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</port>
<port id="233" name="input_r_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</port>
<port id="234" name="input_r_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</port>
<port id="235" name="input_r_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</port>
<port id="236" name="signal_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="238" from="StgValue_237" to="tmp_out_data_V" fromId="237" toId="29">
</dataflow>
<dataflow id="239" from="StgValue_237" to="tmp_out_keep_V" fromId="237" toId="30">
</dataflow>
<dataflow id="240" from="StgValue_237" to="tmp_out_strb_V" fromId="237" toId="31">
</dataflow>
<dataflow id="241" from="StgValue_237" to="tmp_out_user_V" fromId="237" toId="32">
</dataflow>
<dataflow id="242" from="StgValue_237" to="tmp_out_id_V" fromId="237" toId="33">
</dataflow>
<dataflow id="243" from="StgValue_237" to="tmp_out_dest_V" fromId="237" toId="34">
</dataflow>
<dataflow id="244" from="StgValue_237" to="read_coefs" fromId="237" toId="35">
</dataflow>
<dataflow id="245" from="StgValue_237" to="state" fromId="237" toId="36">
</dataflow>
<dataflow id="247" from="_ssdm_op_Read.s_axilite.i64" to="coefs_read" fromId="246" toId="37">
</dataflow>
<dataflow id="248" from="coefs" to="coefs_read" fromId="228" toId="37">
</dataflow>
<dataflow id="250" from="StgValue_249" to="accumulate_loc" fromId="249" toId="38">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="251" toId="39">
</dataflow>
<dataflow id="254" from="empty_10" to="spectopmodule_ln3" fromId="253" toId="39">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecInterface" to="specinterface_ln3" fromId="255" toId="40">
</dataflow>
<dataflow id="258" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="260" from="empty_11" to="specinterface_ln3" fromId="259" toId="40">
</dataflow>
<dataflow id="261" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="262" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="264" from="empty_0" to="specinterface_ln3" fromId="263" toId="40">
</dataflow>
<dataflow id="265" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="266" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="267" from="empty_0" to="specinterface_ln3" fromId="263" toId="40">
</dataflow>
<dataflow id="268" from="empty_0" to="specinterface_ln3" fromId="263" toId="40">
</dataflow>
<dataflow id="269" from="empty_0" to="specinterface_ln3" fromId="263" toId="40">
</dataflow>
<dataflow id="270" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="271" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="272" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="273" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="274" from="empty_0" to="specinterface_ln3" fromId="263" toId="40">
</dataflow>
<dataflow id="275" from="empty_0" to="specinterface_ln3" fromId="263" toId="40">
</dataflow>
<dataflow id="277" from="StgValue_276" to="specinterface_ln3" fromId="276" toId="40">
</dataflow>
<dataflow id="278" from="StgValue_257" to="specinterface_ln3" fromId="257" toId="40">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="41">
</dataflow>
<dataflow id="280" from="gmem" to="specinterface_ln0" fromId="220" toId="41">
</dataflow>
<dataflow id="282" from="empty" to="specinterface_ln0" fromId="281" toId="41">
</dataflow>
<dataflow id="283" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="41">
</dataflow>
<dataflow id="284" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="41">
</dataflow>
<dataflow id="285" from="empty_0" to="specinterface_ln0" fromId="263" toId="41">
</dataflow>
<dataflow id="286" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="41">
</dataflow>
<dataflow id="288" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="41">
</dataflow>
<dataflow id="290" from="empty_1" to="specinterface_ln0" fromId="289" toId="41">
</dataflow>
<dataflow id="292" from="empty_2" to="specinterface_ln0" fromId="291" toId="41">
</dataflow>
<dataflow id="293" from="empty_0" to="specinterface_ln0" fromId="263" toId="41">
</dataflow>
<dataflow id="295" from="StgValue_294" to="specinterface_ln0" fromId="294" toId="41">
</dataflow>
<dataflow id="296" from="StgValue_294" to="specinterface_ln0" fromId="294" toId="41">
</dataflow>
<dataflow id="297" from="StgValue_294" to="specinterface_ln0" fromId="294" toId="41">
</dataflow>
<dataflow id="298" from="StgValue_294" to="specinterface_ln0" fromId="294" toId="41">
</dataflow>
<dataflow id="299" from="empty_0" to="specinterface_ln0" fromId="263" toId="41">
</dataflow>
<dataflow id="300" from="empty_0" to="specinterface_ln0" fromId="263" toId="41">
</dataflow>
<dataflow id="301" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="41">
</dataflow>
<dataflow id="302" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="41">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="42">
</dataflow>
<dataflow id="305" from="gmem" to="specbitsmap_ln0" fromId="220" toId="42">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="43">
</dataflow>
<dataflow id="307" from="output_r_V_data_V" to="specinterface_ln0" fromId="221" toId="43">
</dataflow>
<dataflow id="308" from="output_r_V_keep_V" to="specinterface_ln0" fromId="222" toId="43">
</dataflow>
<dataflow id="309" from="output_r_V_strb_V" to="specinterface_ln0" fromId="223" toId="43">
</dataflow>
<dataflow id="310" from="output_r_V_user_V" to="specinterface_ln0" fromId="224" toId="43">
</dataflow>
<dataflow id="311" from="output_r_V_last_V" to="specinterface_ln0" fromId="225" toId="43">
</dataflow>
<dataflow id="312" from="output_r_V_id_V" to="specinterface_ln0" fromId="226" toId="43">
</dataflow>
<dataflow id="313" from="output_r_V_dest_V" to="specinterface_ln0" fromId="227" toId="43">
</dataflow>
<dataflow id="315" from="empty_3" to="specinterface_ln0" fromId="314" toId="43">
</dataflow>
<dataflow id="316" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="43">
</dataflow>
<dataflow id="317" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="43">
</dataflow>
<dataflow id="319" from="empty_4" to="specinterface_ln0" fromId="318" toId="43">
</dataflow>
<dataflow id="320" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="43">
</dataflow>
<dataflow id="321" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="43">
</dataflow>
<dataflow id="322" from="empty_0" to="specinterface_ln0" fromId="263" toId="43">
</dataflow>
<dataflow id="323" from="empty_0" to="specinterface_ln0" fromId="263" toId="43">
</dataflow>
<dataflow id="324" from="empty_0" to="specinterface_ln0" fromId="263" toId="43">
</dataflow>
<dataflow id="325" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="43">
</dataflow>
<dataflow id="326" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="43">
</dataflow>
<dataflow id="327" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="43">
</dataflow>
<dataflow id="328" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="43">
</dataflow>
<dataflow id="329" from="empty_0" to="specinterface_ln0" fromId="263" toId="43">
</dataflow>
<dataflow id="330" from="empty_0" to="specinterface_ln0" fromId="263" toId="43">
</dataflow>
<dataflow id="331" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="43">
</dataflow>
<dataflow id="332" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="43">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="44">
</dataflow>
<dataflow id="334" from="output_r_V_data_V" to="specbitsmap_ln0" fromId="221" toId="44">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="45">
</dataflow>
<dataflow id="336" from="output_r_V_keep_V" to="specbitsmap_ln0" fromId="222" toId="45">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="46">
</dataflow>
<dataflow id="338" from="output_r_V_strb_V" to="specbitsmap_ln0" fromId="223" toId="46">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="47">
</dataflow>
<dataflow id="340" from="output_r_V_user_V" to="specbitsmap_ln0" fromId="224" toId="47">
</dataflow>
<dataflow id="341" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="48">
</dataflow>
<dataflow id="342" from="output_r_V_last_V" to="specbitsmap_ln0" fromId="225" toId="48">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="49">
</dataflow>
<dataflow id="344" from="output_r_V_id_V" to="specbitsmap_ln0" fromId="226" toId="49">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="50">
</dataflow>
<dataflow id="346" from="output_r_V_dest_V" to="specbitsmap_ln0" fromId="227" toId="50">
</dataflow>
<dataflow id="347" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="51">
</dataflow>
<dataflow id="348" from="coefs" to="specinterface_ln0" fromId="228" toId="51">
</dataflow>
<dataflow id="350" from="empty_5" to="specinterface_ln0" fromId="349" toId="51">
</dataflow>
<dataflow id="351" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="352" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="353" from="empty_0" to="specinterface_ln0" fromId="263" toId="51">
</dataflow>
<dataflow id="354" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="355" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="357" from="empty_6" to="specinterface_ln0" fromId="356" toId="51">
</dataflow>
<dataflow id="359" from="empty_7" to="specinterface_ln0" fromId="358" toId="51">
</dataflow>
<dataflow id="360" from="empty_0" to="specinterface_ln0" fromId="263" toId="51">
</dataflow>
<dataflow id="361" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="362" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="363" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="364" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="365" from="empty_0" to="specinterface_ln0" fromId="263" toId="51">
</dataflow>
<dataflow id="367" from="empty_8" to="specinterface_ln0" fromId="366" toId="51">
</dataflow>
<dataflow id="368" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="51">
</dataflow>
<dataflow id="369" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="51">
</dataflow>
<dataflow id="370" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="52">
</dataflow>
<dataflow id="371" from="coefs" to="specinterface_ln0" fromId="228" toId="52">
</dataflow>
<dataflow id="373" from="empty_9" to="specinterface_ln0" fromId="372" toId="52">
</dataflow>
<dataflow id="374" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="375" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="376" from="empty_0" to="specinterface_ln0" fromId="263" toId="52">
</dataflow>
<dataflow id="377" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="378" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="379" from="empty_0" to="specinterface_ln0" fromId="263" toId="52">
</dataflow>
<dataflow id="380" from="empty_0" to="specinterface_ln0" fromId="263" toId="52">
</dataflow>
<dataflow id="381" from="empty_0" to="specinterface_ln0" fromId="263" toId="52">
</dataflow>
<dataflow id="382" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="383" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="384" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="385" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="386" from="empty_0" to="specinterface_ln0" fromId="263" toId="52">
</dataflow>
<dataflow id="387" from="empty_8" to="specinterface_ln0" fromId="366" toId="52">
</dataflow>
<dataflow id="388" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="52">
</dataflow>
<dataflow id="389" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="390" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="53">
</dataflow>
<dataflow id="391" from="input_r_V_data_V" to="specinterface_ln0" fromId="229" toId="53">
</dataflow>
<dataflow id="392" from="input_r_V_keep_V" to="specinterface_ln0" fromId="230" toId="53">
</dataflow>
<dataflow id="393" from="input_r_V_strb_V" to="specinterface_ln0" fromId="231" toId="53">
</dataflow>
<dataflow id="394" from="input_r_V_user_V" to="specinterface_ln0" fromId="232" toId="53">
</dataflow>
<dataflow id="395" from="input_r_V_last_V" to="specinterface_ln0" fromId="233" toId="53">
</dataflow>
<dataflow id="396" from="input_r_V_id_V" to="specinterface_ln0" fromId="234" toId="53">
</dataflow>
<dataflow id="397" from="input_r_V_dest_V" to="specinterface_ln0" fromId="235" toId="53">
</dataflow>
<dataflow id="398" from="empty_3" to="specinterface_ln0" fromId="314" toId="53">
</dataflow>
<dataflow id="399" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="53">
</dataflow>
<dataflow id="400" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="53">
</dataflow>
<dataflow id="401" from="empty_4" to="specinterface_ln0" fromId="318" toId="53">
</dataflow>
<dataflow id="402" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="53">
</dataflow>
<dataflow id="403" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="53">
</dataflow>
<dataflow id="404" from="empty_0" to="specinterface_ln0" fromId="263" toId="53">
</dataflow>
<dataflow id="405" from="empty_0" to="specinterface_ln0" fromId="263" toId="53">
</dataflow>
<dataflow id="406" from="empty_0" to="specinterface_ln0" fromId="263" toId="53">
</dataflow>
<dataflow id="407" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="53">
</dataflow>
<dataflow id="408" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="53">
</dataflow>
<dataflow id="409" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="53">
</dataflow>
<dataflow id="410" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="53">
</dataflow>
<dataflow id="411" from="empty_0" to="specinterface_ln0" fromId="263" toId="53">
</dataflow>
<dataflow id="412" from="empty_0" to="specinterface_ln0" fromId="263" toId="53">
</dataflow>
<dataflow id="413" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="53">
</dataflow>
<dataflow id="414" from="StgValue_257" to="specinterface_ln0" fromId="257" toId="53">
</dataflow>
<dataflow id="415" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="54">
</dataflow>
<dataflow id="416" from="input_r_V_data_V" to="specbitsmap_ln0" fromId="229" toId="54">
</dataflow>
<dataflow id="417" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="55">
</dataflow>
<dataflow id="418" from="input_r_V_keep_V" to="specbitsmap_ln0" fromId="230" toId="55">
</dataflow>
<dataflow id="419" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="56">
</dataflow>
<dataflow id="420" from="input_r_V_strb_V" to="specbitsmap_ln0" fromId="231" toId="56">
</dataflow>
<dataflow id="421" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="57">
</dataflow>
<dataflow id="422" from="input_r_V_user_V" to="specbitsmap_ln0" fromId="232" toId="57">
</dataflow>
<dataflow id="423" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="58">
</dataflow>
<dataflow id="424" from="input_r_V_last_V" to="specbitsmap_ln0" fromId="233" toId="58">
</dataflow>
<dataflow id="425" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="59">
</dataflow>
<dataflow id="426" from="input_r_V_id_V" to="specbitsmap_ln0" fromId="234" toId="59">
</dataflow>
<dataflow id="427" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="303" toId="60">
</dataflow>
<dataflow id="428" from="input_r_V_dest_V" to="specbitsmap_ln0" fromId="235" toId="60">
</dataflow>
<dataflow id="429" from="StgValue_249" to="coefs_2" fromId="249" toId="61">
</dataflow>
<dataflow id="431" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="430" toId="62">
</dataflow>
<dataflow id="432" from="coefs_read" to="trunc_ln" fromId="37" toId="62">
</dataflow>
<dataflow id="434" from="StgValue_433" to="trunc_ln" fromId="433" toId="62">
</dataflow>
<dataflow id="436" from="StgValue_435" to="trunc_ln" fromId="435" toId="62">
</dataflow>
<dataflow id="437" from="trunc_ln" to="sext_ln84" fromId="62" toId="63">
</dataflow>
<dataflow id="438" from="gmem" to="gmem_addr" fromId="220" toId="64">
</dataflow>
<dataflow id="439" from="sext_ln84" to="gmem_addr" fromId="63" toId="64">
</dataflow>
<dataflow id="440" from="StgValue_257" to="store_ln29" fromId="257" toId="65">
</dataflow>
<dataflow id="441" from="state" to="store_ln29" fromId="36" toId="65">
</dataflow>
<dataflow id="443" from="StgValue_442" to="store_ln29" fromId="442" toId="66">
</dataflow>
<dataflow id="444" from="read_coefs" to="store_ln29" fromId="35" toId="66">
</dataflow>
<dataflow id="445" from="tmp_out_data_V" to="tmp_out_data_V_1" fromId="29" toId="68">
</dataflow>
<dataflow id="446" from="tmp_out_keep_V" to="tmp_out_keep_V_1" fromId="30" toId="69">
</dataflow>
<dataflow id="447" from="tmp_out_strb_V" to="tmp_out_strb_V_1" fromId="31" toId="70">
</dataflow>
<dataflow id="448" from="tmp_out_user_V" to="tmp_out_user_V_1" fromId="32" toId="71">
</dataflow>
<dataflow id="449" from="tmp_out_id_V" to="tmp_out_id_V_1" fromId="33" toId="72">
</dataflow>
<dataflow id="450" from="tmp_out_dest_V" to="tmp_out_dest_V_1" fromId="34" toId="73">
</dataflow>
<dataflow id="451" from="state" to="state_1" fromId="36" toId="74">
</dataflow>
<dataflow id="453" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="452" toId="75">
</dataflow>
<dataflow id="455" from="empty_16" to="specloopname_ln18" fromId="454" toId="75">
</dataflow>
<dataflow id="457" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty" fromId="456" toId="76">
</dataflow>
<dataflow id="458" from="input_r_V_data_V" to="empty" fromId="229" toId="76">
</dataflow>
<dataflow id="459" from="input_r_V_keep_V" to="empty" fromId="230" toId="76">
</dataflow>
<dataflow id="460" from="input_r_V_strb_V" to="empty" fromId="231" toId="76">
</dataflow>
<dataflow id="461" from="input_r_V_user_V" to="empty" fromId="232" toId="76">
</dataflow>
<dataflow id="462" from="input_r_V_last_V" to="empty" fromId="233" toId="76">
</dataflow>
<dataflow id="463" from="input_r_V_id_V" to="empty" fromId="234" toId="76">
</dataflow>
<dataflow id="464" from="input_r_V_dest_V" to="empty" fromId="235" toId="76">
</dataflow>
<dataflow id="465" from="empty" to="tmp_data_V" fromId="76" toId="77">
</dataflow>
<dataflow id="466" from="empty" to="tmp_keep_V" fromId="76" toId="78">
</dataflow>
<dataflow id="467" from="empty" to="tmp_strb_V" fromId="76" toId="79">
</dataflow>
<dataflow id="468" from="empty" to="tmp_user_V" fromId="76" toId="80">
</dataflow>
<dataflow id="469" from="empty" to="tmp_last_V" fromId="76" toId="81">
</dataflow>
<dataflow id="470" from="empty" to="tmp_id_V" fromId="76" toId="82">
</dataflow>
<dataflow id="471" from="empty" to="tmp_dest_V" fromId="76" toId="83">
</dataflow>
<dataflow id="472" from="state_1" to="switch_ln32" fromId="74" toId="84">
</dataflow>
<dataflow id="473" from="StgValue_257" to="switch_ln32" fromId="257" toId="84">
</dataflow>
<dataflow id="475" from="StgValue_474" to="switch_ln32" fromId="474" toId="84">
</dataflow>
<dataflow id="477" from="StgValue_476" to="switch_ln32" fromId="476" toId="84">
</dataflow>
<dataflow id="479" from="equalizer_Pipeline_Shift_Accumulate_Loop" to="call_ln0" fromId="478" toId="85">
</dataflow>
<dataflow id="480" from="gmem" to="call_ln0" fromId="220" toId="85">
</dataflow>
<dataflow id="481" from="coefs_read" to="call_ln0" fromId="37" toId="85">
</dataflow>
<dataflow id="482" from="accumulate_loc" to="call_ln0" fromId="38" toId="85">
</dataflow>
<dataflow id="483" from="signal_shift_reg" to="call_ln0" fromId="236" toId="85">
</dataflow>
<dataflow id="484" from="read_coefs" to="read_coefs_load" fromId="35" toId="86">
</dataflow>
<dataflow id="485" from="read_coefs_load" to="br_ln40" fromId="86" toId="87">
</dataflow>
<dataflow id="486" from="tmp_data_V" to="icmp_ln34" fromId="77" toId="89">
</dataflow>
<dataflow id="488" from="StgValue_487" to="icmp_ln34" fromId="487" toId="89">
</dataflow>
<dataflow id="489" from="icmp_ln34" to="select_ln17" fromId="89" toId="90">
</dataflow>
<dataflow id="490" from="StgValue_474" to="select_ln17" fromId="474" toId="90">
</dataflow>
<dataflow id="491" from="StgValue_257" to="select_ln17" fromId="257" toId="90">
</dataflow>
<dataflow id="492" from="tmp_last_V" to="br_ln100" fromId="81" toId="91">
</dataflow>
<dataflow id="493" from="select_ln17" to="store_ln100" fromId="90" toId="92">
</dataflow>
<dataflow id="494" from="state" to="store_ln100" fromId="36" toId="92">
</dataflow>
<dataflow id="495" from="tmp_last_V" to="br_ln100" fromId="81" toId="94">
</dataflow>
<dataflow id="496" from="equalizer_Pipeline_Shift_Accumulate_Loop" to="call_ln0" fromId="478" toId="95">
</dataflow>
<dataflow id="497" from="gmem" to="call_ln0" fromId="220" toId="95">
</dataflow>
<dataflow id="498" from="coefs_read" to="call_ln0" fromId="37" toId="95">
</dataflow>
<dataflow id="499" from="accumulate_loc" to="call_ln0" fromId="38" toId="95">
</dataflow>
<dataflow id="500" from="signal_shift_reg" to="call_ln0" fromId="236" toId="95">
</dataflow>
<dataflow id="502" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="501" toId="96">
</dataflow>
<dataflow id="503" from="gmem_addr" to="gmem_load_1_req" fromId="64" toId="96">
</dataflow>
<dataflow id="504" from="StgValue_237" to="gmem_load_1_req" fromId="237" toId="96">
</dataflow>
<dataflow id="505" from="tmp_data_V" to="store_ln85" fromId="77" toId="97">
</dataflow>
<dataflow id="507" from="StgValue_506" to="store_ln85" fromId="506" toId="97">
</dataflow>
<dataflow id="508" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="501" toId="98">
</dataflow>
<dataflow id="509" from="gmem_addr" to="gmem_load_1_req" fromId="64" toId="98">
</dataflow>
<dataflow id="510" from="StgValue_237" to="gmem_load_1_req" fromId="237" toId="98">
</dataflow>
<dataflow id="511" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="501" toId="99">
</dataflow>
<dataflow id="512" from="gmem_addr" to="gmem_load_1_req" fromId="64" toId="99">
</dataflow>
<dataflow id="513" from="StgValue_237" to="gmem_load_1_req" fromId="237" toId="99">
</dataflow>
<dataflow id="514" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="501" toId="100">
</dataflow>
<dataflow id="515" from="gmem_addr" to="gmem_load_1_req" fromId="64" toId="100">
</dataflow>
<dataflow id="516" from="StgValue_237" to="gmem_load_1_req" fromId="237" toId="100">
</dataflow>
<dataflow id="517" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="501" toId="101">
</dataflow>
<dataflow id="518" from="gmem_addr" to="gmem_load_1_req" fromId="64" toId="101">
</dataflow>
<dataflow id="519" from="StgValue_237" to="gmem_load_1_req" fromId="237" toId="101">
</dataflow>
<dataflow id="520" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="501" toId="102">
</dataflow>
<dataflow id="521" from="gmem_addr" to="gmem_load_1_req" fromId="64" toId="102">
</dataflow>
<dataflow id="522" from="StgValue_237" to="gmem_load_1_req" fromId="237" toId="102">
</dataflow>
<dataflow id="523" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="501" toId="103">
</dataflow>
<dataflow id="524" from="gmem_addr" to="gmem_load_1_req" fromId="64" toId="103">
</dataflow>
<dataflow id="525" from="StgValue_237" to="gmem_load_1_req" fromId="237" toId="103">
</dataflow>
<dataflow id="527" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="526" toId="104">
</dataflow>
<dataflow id="528" from="gmem_addr" to="gmem_addr_read" fromId="64" toId="104">
</dataflow>
<dataflow id="529" from="gmem_addr_read" to="mul_ln84" fromId="104" toId="105">
</dataflow>
<dataflow id="530" from="tmp_data_V" to="mul_ln84" fromId="77" toId="105">
</dataflow>
<dataflow id="531" from="gmem_addr_read" to="mul_ln84" fromId="104" toId="106">
</dataflow>
<dataflow id="532" from="tmp_data_V" to="mul_ln84" fromId="77" toId="106">
</dataflow>
<dataflow id="533" from="accumulate_loc" to="accumulate_loc_load" fromId="38" toId="107">
</dataflow>
<dataflow id="534" from="mul_ln84" to="accumulate" fromId="106" toId="108">
</dataflow>
<dataflow id="535" from="accumulate_loc_load" to="accumulate" fromId="107" toId="108">
</dataflow>
<dataflow id="537" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="536" toId="109">
</dataflow>
<dataflow id="538" from="output_r_V_data_V" to="write_ln304" fromId="221" toId="109">
</dataflow>
<dataflow id="539" from="output_r_V_keep_V" to="write_ln304" fromId="222" toId="109">
</dataflow>
<dataflow id="540" from="output_r_V_strb_V" to="write_ln304" fromId="223" toId="109">
</dataflow>
<dataflow id="541" from="output_r_V_user_V" to="write_ln304" fromId="224" toId="109">
</dataflow>
<dataflow id="542" from="output_r_V_last_V" to="write_ln304" fromId="225" toId="109">
</dataflow>
<dataflow id="543" from="output_r_V_id_V" to="write_ln304" fromId="226" toId="109">
</dataflow>
<dataflow id="544" from="output_r_V_dest_V" to="write_ln304" fromId="227" toId="109">
</dataflow>
<dataflow id="545" from="accumulate" to="write_ln304" fromId="108" toId="109">
</dataflow>
<dataflow id="546" from="tmp_keep_V" to="write_ln304" fromId="78" toId="109">
</dataflow>
<dataflow id="547" from="tmp_strb_V" to="write_ln304" fromId="79" toId="109">
</dataflow>
<dataflow id="548" from="tmp_user_V" to="write_ln304" fromId="80" toId="109">
</dataflow>
<dataflow id="549" from="tmp_last_V" to="write_ln304" fromId="81" toId="109">
</dataflow>
<dataflow id="550" from="tmp_id_V" to="write_ln304" fromId="82" toId="109">
</dataflow>
<dataflow id="551" from="tmp_dest_V" to="write_ln304" fromId="83" toId="109">
</dataflow>
<dataflow id="552" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="536" toId="110">
</dataflow>
<dataflow id="553" from="output_r_V_data_V" to="write_ln304" fromId="221" toId="110">
</dataflow>
<dataflow id="554" from="output_r_V_keep_V" to="write_ln304" fromId="222" toId="110">
</dataflow>
<dataflow id="555" from="output_r_V_strb_V" to="write_ln304" fromId="223" toId="110">
</dataflow>
<dataflow id="556" from="output_r_V_user_V" to="write_ln304" fromId="224" toId="110">
</dataflow>
<dataflow id="557" from="output_r_V_last_V" to="write_ln304" fromId="225" toId="110">
</dataflow>
<dataflow id="558" from="output_r_V_id_V" to="write_ln304" fromId="226" toId="110">
</dataflow>
<dataflow id="559" from="output_r_V_dest_V" to="write_ln304" fromId="227" toId="110">
</dataflow>
<dataflow id="560" from="accumulate" to="write_ln304" fromId="108" toId="110">
</dataflow>
<dataflow id="561" from="tmp_keep_V" to="write_ln304" fromId="78" toId="110">
</dataflow>
<dataflow id="562" from="tmp_strb_V" to="write_ln304" fromId="79" toId="110">
</dataflow>
<dataflow id="563" from="tmp_user_V" to="write_ln304" fromId="80" toId="110">
</dataflow>
<dataflow id="564" from="tmp_last_V" to="write_ln304" fromId="81" toId="110">
</dataflow>
<dataflow id="565" from="tmp_id_V" to="write_ln304" fromId="82" toId="110">
</dataflow>
<dataflow id="566" from="tmp_dest_V" to="write_ln304" fromId="83" toId="110">
</dataflow>
<dataflow id="567" from="tmp_last_V" to="br_ln100" fromId="81" toId="111">
</dataflow>
<dataflow id="568" from="StgValue_476" to="store_ln100" fromId="476" toId="112">
</dataflow>
<dataflow id="569" from="state" to="store_ln100" fromId="36" toId="112">
</dataflow>
<dataflow id="570" from="tmp_dest_V" to="store_ln100" fromId="83" toId="113">
</dataflow>
<dataflow id="571" from="tmp_out_dest_V" to="store_ln100" fromId="34" toId="113">
</dataflow>
<dataflow id="572" from="tmp_id_V" to="store_ln100" fromId="82" toId="114">
</dataflow>
<dataflow id="573" from="tmp_out_id_V" to="store_ln100" fromId="33" toId="114">
</dataflow>
<dataflow id="574" from="tmp_user_V" to="store_ln100" fromId="80" toId="115">
</dataflow>
<dataflow id="575" from="tmp_out_user_V" to="store_ln100" fromId="32" toId="115">
</dataflow>
<dataflow id="576" from="tmp_strb_V" to="store_ln100" fromId="79" toId="116">
</dataflow>
<dataflow id="577" from="tmp_out_strb_V" to="store_ln100" fromId="31" toId="116">
</dataflow>
<dataflow id="578" from="tmp_keep_V" to="store_ln100" fromId="78" toId="117">
</dataflow>
<dataflow id="579" from="tmp_out_keep_V" to="store_ln100" fromId="30" toId="117">
</dataflow>
<dataflow id="580" from="accumulate" to="store_ln100" fromId="108" toId="118">
</dataflow>
<dataflow id="581" from="tmp_out_data_V" to="store_ln100" fromId="29" toId="118">
</dataflow>
<dataflow id="582" from="tmp_out_dest_V_1" to="tmp_dest_V_1" fromId="73" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="583" from="br_ln100" to="tmp_dest_V_1" fromId="91" toId="121">
</dataflow>
<dataflow id="584" from="tmp_out_dest_V_1" to="tmp_dest_V_1" fromId="73" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="585" from="br_ln100" to="tmp_dest_V_1" fromId="174" toId="121">
</dataflow>
<dataflow id="586" from="tmp_dest_V" to="tmp_dest_V_1" fromId="83" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="587" from="br_ln100" to="tmp_dest_V_1" fromId="111" toId="121">
</dataflow>
<dataflow id="588" from="tmp_out_dest_V_1" to="tmp_dest_V_1" fromId="73" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="589" from="br_ln100" to="tmp_dest_V_1" fromId="94" toId="121">
</dataflow>
<dataflow id="590" from="tmp_out_id_V_1" to="tmp_id_V_1" fromId="72" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="591" from="br_ln100" to="tmp_id_V_1" fromId="91" toId="122">
</dataflow>
<dataflow id="592" from="tmp_out_id_V_1" to="tmp_id_V_1" fromId="72" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="593" from="br_ln100" to="tmp_id_V_1" fromId="174" toId="122">
</dataflow>
<dataflow id="594" from="tmp_id_V" to="tmp_id_V_1" fromId="82" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="595" from="br_ln100" to="tmp_id_V_1" fromId="111" toId="122">
</dataflow>
<dataflow id="596" from="tmp_out_id_V_1" to="tmp_id_V_1" fromId="72" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="597" from="br_ln100" to="tmp_id_V_1" fromId="94" toId="122">
</dataflow>
<dataflow id="598" from="tmp_out_user_V_1" to="tmp_user_V_1" fromId="71" toId="123">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="599" from="br_ln100" to="tmp_user_V_1" fromId="91" toId="123">
</dataflow>
<dataflow id="600" from="tmp_out_user_V_1" to="tmp_user_V_1" fromId="71" toId="123">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="601" from="br_ln100" to="tmp_user_V_1" fromId="174" toId="123">
</dataflow>
<dataflow id="602" from="tmp_user_V" to="tmp_user_V_1" fromId="80" toId="123">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="603" from="br_ln100" to="tmp_user_V_1" fromId="111" toId="123">
</dataflow>
<dataflow id="604" from="tmp_out_user_V_1" to="tmp_user_V_1" fromId="71" toId="123">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="605" from="br_ln100" to="tmp_user_V_1" fromId="94" toId="123">
</dataflow>
<dataflow id="606" from="tmp_out_strb_V_1" to="tmp_strb_V_1" fromId="70" toId="124">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="607" from="br_ln100" to="tmp_strb_V_1" fromId="91" toId="124">
</dataflow>
<dataflow id="608" from="tmp_out_strb_V_1" to="tmp_strb_V_1" fromId="70" toId="124">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="609" from="br_ln100" to="tmp_strb_V_1" fromId="174" toId="124">
</dataflow>
<dataflow id="610" from="tmp_strb_V" to="tmp_strb_V_1" fromId="79" toId="124">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="611" from="br_ln100" to="tmp_strb_V_1" fromId="111" toId="124">
</dataflow>
<dataflow id="612" from="tmp_out_strb_V_1" to="tmp_strb_V_1" fromId="70" toId="124">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="613" from="br_ln100" to="tmp_strb_V_1" fromId="94" toId="124">
</dataflow>
<dataflow id="614" from="tmp_out_keep_V_1" to="tmp_keep_V_1" fromId="69" toId="125">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="615" from="br_ln100" to="tmp_keep_V_1" fromId="91" toId="125">
</dataflow>
<dataflow id="616" from="tmp_out_keep_V_1" to="tmp_keep_V_1" fromId="69" toId="125">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="617" from="br_ln100" to="tmp_keep_V_1" fromId="174" toId="125">
</dataflow>
<dataflow id="618" from="tmp_keep_V" to="tmp_keep_V_1" fromId="78" toId="125">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="619" from="br_ln100" to="tmp_keep_V_1" fromId="111" toId="125">
</dataflow>
<dataflow id="620" from="tmp_out_keep_V_1" to="tmp_keep_V_1" fromId="69" toId="125">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="621" from="br_ln100" to="tmp_keep_V_1" fromId="94" toId="125">
</dataflow>
<dataflow id="622" from="tmp_out_data_V_1" to="tmp_data_V_5" fromId="68" toId="126">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="623" from="br_ln100" to="tmp_data_V_5" fromId="91" toId="126">
</dataflow>
<dataflow id="624" from="tmp_out_data_V_1" to="tmp_data_V_5" fromId="68" toId="126">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="625" from="br_ln100" to="tmp_data_V_5" fromId="174" toId="126">
</dataflow>
<dataflow id="626" from="accumulate" to="tmp_data_V_5" fromId="108" toId="126">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="627" from="br_ln100" to="tmp_data_V_5" fromId="111" toId="126">
</dataflow>
<dataflow id="628" from="tmp_out_data_V_1" to="tmp_data_V_5" fromId="68" toId="126">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="!0"/>
<literal name="state_1" val="!17"/>
<literal name="state_1" val="!4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="629" from="br_ln100" to="tmp_data_V_5" fromId="94" toId="126">
</dataflow>
<dataflow id="630" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="536" toId="127">
</dataflow>
<dataflow id="631" from="output_r_V_data_V" to="write_ln304" fromId="221" toId="127">
</dataflow>
<dataflow id="632" from="output_r_V_keep_V" to="write_ln304" fromId="222" toId="127">
</dataflow>
<dataflow id="633" from="output_r_V_strb_V" to="write_ln304" fromId="223" toId="127">
</dataflow>
<dataflow id="634" from="output_r_V_user_V" to="write_ln304" fromId="224" toId="127">
</dataflow>
<dataflow id="635" from="output_r_V_last_V" to="write_ln304" fromId="225" toId="127">
</dataflow>
<dataflow id="636" from="output_r_V_id_V" to="write_ln304" fromId="226" toId="127">
</dataflow>
<dataflow id="637" from="output_r_V_dest_V" to="write_ln304" fromId="227" toId="127">
</dataflow>
<dataflow id="638" from="tmp_data_V_5" to="write_ln304" fromId="126" toId="127">
</dataflow>
<dataflow id="639" from="tmp_keep_V_1" to="write_ln304" fromId="125" toId="127">
</dataflow>
<dataflow id="640" from="tmp_strb_V_1" to="write_ln304" fromId="124" toId="127">
</dataflow>
<dataflow id="641" from="tmp_user_V_1" to="write_ln304" fromId="123" toId="127">
</dataflow>
<dataflow id="643" from="StgValue_642" to="write_ln304" fromId="642" toId="127">
</dataflow>
<dataflow id="644" from="tmp_id_V_1" to="write_ln304" fromId="122" toId="127">
</dataflow>
<dataflow id="645" from="tmp_dest_V_1" to="write_ln304" fromId="121" toId="127">
</dataflow>
<dataflow id="646" from="add_ln42" to="i_1" fromId="142" toId="128">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="647" from="br_ln42" to="i_1" fromId="152" toId="128">
<BackEdge/>
</dataflow>
<dataflow id="649" from="StgValue_648" to="i_1" fromId="648" toId="128">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="650" from="br_ln42" to="i_1" fromId="88" toId="128">
</dataflow>
<dataflow id="651" from="i_1" to="zext_ln42" fromId="128" toId="129">
</dataflow>
<dataflow id="653" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="652" toId="130">
</dataflow>
<dataflow id="654" from="i_1" to="tmp" fromId="128" toId="130">
</dataflow>
<dataflow id="656" from="StgValue_655" to="tmp" fromId="655" toId="130">
</dataflow>
<dataflow id="658" from="_ssdm_op_SpecLoopTripCount" to="empty_23" fromId="657" toId="131">
</dataflow>
<dataflow id="660" from="StgValue_659" to="empty_23" fromId="659" toId="131">
</dataflow>
<dataflow id="661" from="StgValue_659" to="empty_23" fromId="659" toId="131">
</dataflow>
<dataflow id="662" from="StgValue_659" to="empty_23" fromId="659" toId="131">
</dataflow>
<dataflow id="663" from="tmp" to="br_ln42" fromId="130" toId="132">
</dataflow>
<dataflow id="664" from="i_1" to="trunc_ln43" fromId="128" toId="133">
</dataflow>
<dataflow id="666" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln1" fromId="665" toId="134">
</dataflow>
<dataflow id="667" from="trunc_ln43" to="shl_ln1" fromId="133" toId="134">
</dataflow>
<dataflow id="669" from="StgValue_668" to="shl_ln1" fromId="668" toId="134">
</dataflow>
<dataflow id="670" from="shl_ln1" to="zext_ln43" fromId="134" toId="135">
</dataflow>
<dataflow id="671" from="zext_ln43" to="add_ln43" fromId="135" toId="136">
</dataflow>
<dataflow id="672" from="coefs_read" to="add_ln43" fromId="37" toId="136">
</dataflow>
<dataflow id="673" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="430" toId="137">
</dataflow>
<dataflow id="674" from="add_ln43" to="trunc_ln2" fromId="136" toId="137">
</dataflow>
<dataflow id="675" from="StgValue_433" to="trunc_ln2" fromId="433" toId="137">
</dataflow>
<dataflow id="676" from="StgValue_435" to="trunc_ln2" fromId="435" toId="137">
</dataflow>
<dataflow id="677" from="trunc_ln2" to="sext_ln43" fromId="137" toId="138">
</dataflow>
<dataflow id="678" from="gmem" to="gmem_addr_1" fromId="220" toId="139">
</dataflow>
<dataflow id="679" from="sext_ln43" to="gmem_addr_1" fromId="138" toId="139">
</dataflow>
<dataflow id="680" from="coefs_2" to="coefs_2_addr" fromId="61" toId="140">
</dataflow>
<dataflow id="682" from="StgValue_681" to="coefs_2_addr" fromId="681" toId="140">
</dataflow>
<dataflow id="683" from="zext_ln42" to="coefs_2_addr" fromId="129" toId="140">
</dataflow>
<dataflow id="684" from="StgValue_257" to="store_ln44" fromId="257" toId="141">
</dataflow>
<dataflow id="685" from="coefs_2_addr" to="store_ln44" fromId="140" toId="141">
</dataflow>
<dataflow id="686" from="i_1" to="add_ln42" fromId="128" toId="142">
</dataflow>
<dataflow id="688" from="StgValue_687" to="add_ln42" fromId="687" toId="142">
</dataflow>
<dataflow id="690" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_2_req" fromId="689" toId="144">
</dataflow>
<dataflow id="691" from="gmem_addr_1" to="gmem_addr_2_req" fromId="139" toId="144">
</dataflow>
<dataflow id="692" from="StgValue_237" to="gmem_addr_2_req" fromId="237" toId="144">
</dataflow>
<dataflow id="694" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln43" fromId="693" toId="145">
</dataflow>
<dataflow id="695" from="gmem_addr_1" to="write_ln43" fromId="139" toId="145">
</dataflow>
<dataflow id="696" from="StgValue_257" to="write_ln43" fromId="257" toId="145">
</dataflow>
<dataflow id="698" from="StgValue_697" to="write_ln43" fromId="697" toId="145">
</dataflow>
<dataflow id="700" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="699" toId="146">
</dataflow>
<dataflow id="701" from="gmem_addr_1" to="gmem_addr_2_resp" fromId="139" toId="146">
</dataflow>
<dataflow id="702" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="699" toId="147">
</dataflow>
<dataflow id="703" from="gmem_addr_1" to="gmem_addr_2_resp" fromId="139" toId="147">
</dataflow>
<dataflow id="704" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="699" toId="148">
</dataflow>
<dataflow id="705" from="gmem_addr_1" to="gmem_addr_2_resp" fromId="139" toId="148">
</dataflow>
<dataflow id="706" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="699" toId="149">
</dataflow>
<dataflow id="707" from="gmem_addr_1" to="gmem_addr_2_resp" fromId="139" toId="149">
</dataflow>
<dataflow id="708" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="452" toId="150">
</dataflow>
<dataflow id="710" from="empty_13" to="specloopname_ln9" fromId="709" toId="150">
</dataflow>
<dataflow id="711" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="699" toId="151">
</dataflow>
<dataflow id="712" from="gmem_addr_1" to="gmem_addr_2_resp" fromId="139" toId="151">
</dataflow>
<dataflow id="713" from="j_1" to="j" fromId="158" toId="153">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="714" from="br_ln48" to="j" fromId="169" toId="153">
<BackEdge/>
</dataflow>
<dataflow id="715" from="StgValue_668" to="j" fromId="668" toId="153">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="716" from="br_ln48" to="j" fromId="143" toId="153">
</dataflow>
<dataflow id="717" from="tmp_data_V_4" to="coef_scale" fromId="167" toId="154">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="718" from="br_ln48" to="coef_scale" fromId="169" toId="154">
<BackEdge/>
</dataflow>
<dataflow id="719" from="tmp_data_V" to="coef_scale" fromId="77" toId="154">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="720" from="br_ln48" to="coef_scale" fromId="143" toId="154">
</dataflow>
<dataflow id="721" from="tmp_last_V_2" to="p_4_0_0_0134_phi" fromId="168" toId="155">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="722" from="br_ln48" to="p_4_0_0_0134_phi" fromId="169" toId="155">
<BackEdge/>
</dataflow>
<dataflow id="724" from="StgValue_723" to="p_4_0_0_0134_phi" fromId="723" toId="155">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="725" from="br_ln48" to="p_4_0_0_0134_phi" fromId="143" toId="155">
</dataflow>
<dataflow id="726" from="j" to="icmp_ln48" fromId="153" toId="156">
</dataflow>
<dataflow id="728" from="StgValue_727" to="icmp_ln48" fromId="727" toId="156">
</dataflow>
<dataflow id="729" from="_ssdm_op_SpecLoopTripCount" to="empty_24" fromId="657" toId="157">
</dataflow>
<dataflow id="731" from="StgValue_730" to="empty_24" fromId="730" toId="157">
</dataflow>
<dataflow id="732" from="StgValue_730" to="empty_24" fromId="730" toId="157">
</dataflow>
<dataflow id="733" from="StgValue_730" to="empty_24" fromId="730" toId="157">
</dataflow>
<dataflow id="734" from="j" to="j_1" fromId="153" toId="158">
</dataflow>
<dataflow id="736" from="StgValue_735" to="j_1" fromId="735" toId="158">
</dataflow>
<dataflow id="737" from="icmp_ln48" to="br_ln48" fromId="156" toId="159">
</dataflow>
<dataflow id="739" from="_ssdm_op_Wait" to="empty_25" fromId="738" toId="160">
</dataflow>
<dataflow id="741" from="equalizer_Pipeline_VITIS_LOOP_51_1" to="call_ln283" fromId="740" toId="161">
</dataflow>
<dataflow id="742" from="gmem" to="call_ln283" fromId="220" toId="161">
</dataflow>
<dataflow id="743" from="input_r_V_data_V" to="call_ln283" fromId="229" toId="161">
</dataflow>
<dataflow id="744" from="input_r_V_keep_V" to="call_ln283" fromId="230" toId="161">
</dataflow>
<dataflow id="745" from="input_r_V_strb_V" to="call_ln283" fromId="231" toId="161">
</dataflow>
<dataflow id="746" from="input_r_V_user_V" to="call_ln283" fromId="232" toId="161">
</dataflow>
<dataflow id="747" from="input_r_V_last_V" to="call_ln283" fromId="233" toId="161">
</dataflow>
<dataflow id="748" from="input_r_V_id_V" to="call_ln283" fromId="234" toId="161">
</dataflow>
<dataflow id="749" from="input_r_V_dest_V" to="call_ln283" fromId="235" toId="161">
</dataflow>
<dataflow id="750" from="coef_scale" to="call_ln283" fromId="154" toId="161">
</dataflow>
<dataflow id="751" from="coefs_read" to="call_ln283" fromId="37" toId="161">
</dataflow>
<dataflow id="752" from="coefs_2" to="call_ln283" fromId="61" toId="161">
</dataflow>
<dataflow id="753" from="equalizer_Pipeline_VITIS_LOOP_51_1" to="call_ln283" fromId="740" toId="163">
</dataflow>
<dataflow id="754" from="gmem" to="call_ln283" fromId="220" toId="163">
</dataflow>
<dataflow id="755" from="input_r_V_data_V" to="call_ln283" fromId="229" toId="163">
</dataflow>
<dataflow id="756" from="input_r_V_keep_V" to="call_ln283" fromId="230" toId="163">
</dataflow>
<dataflow id="757" from="input_r_V_strb_V" to="call_ln283" fromId="231" toId="163">
</dataflow>
<dataflow id="758" from="input_r_V_user_V" to="call_ln283" fromId="232" toId="163">
</dataflow>
<dataflow id="759" from="input_r_V_last_V" to="call_ln283" fromId="233" toId="163">
</dataflow>
<dataflow id="760" from="input_r_V_id_V" to="call_ln283" fromId="234" toId="163">
</dataflow>
<dataflow id="761" from="input_r_V_dest_V" to="call_ln283" fromId="235" toId="163">
</dataflow>
<dataflow id="762" from="coef_scale" to="call_ln283" fromId="154" toId="163">
</dataflow>
<dataflow id="763" from="coefs_read" to="call_ln283" fromId="37" toId="163">
</dataflow>
<dataflow id="764" from="coefs_2" to="call_ln283" fromId="61" toId="163">
</dataflow>
<dataflow id="765" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="452" toId="164">
</dataflow>
<dataflow id="767" from="empty_15" to="specloopname_ln15" fromId="766" toId="164">
</dataflow>
<dataflow id="768" from="_ssdm_op_Wait" to="empty_26" fromId="738" toId="165">
</dataflow>
<dataflow id="769" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty_27" fromId="456" toId="166">
</dataflow>
<dataflow id="770" from="input_r_V_data_V" to="empty_27" fromId="229" toId="166">
</dataflow>
<dataflow id="771" from="input_r_V_keep_V" to="empty_27" fromId="230" toId="166">
</dataflow>
<dataflow id="772" from="input_r_V_strb_V" to="empty_27" fromId="231" toId="166">
</dataflow>
<dataflow id="773" from="input_r_V_user_V" to="empty_27" fromId="232" toId="166">
</dataflow>
<dataflow id="774" from="input_r_V_last_V" to="empty_27" fromId="233" toId="166">
</dataflow>
<dataflow id="775" from="input_r_V_id_V" to="empty_27" fromId="234" toId="166">
</dataflow>
<dataflow id="776" from="input_r_V_dest_V" to="empty_27" fromId="235" toId="166">
</dataflow>
<dataflow id="777" from="empty_27" to="tmp_data_V_4" fromId="166" toId="167">
</dataflow>
<dataflow id="778" from="empty_27" to="tmp_last_V_2" fromId="166" toId="168">
</dataflow>
<dataflow id="779" from="tmp_last_V" to="tmp_last_V_1" fromId="81" toId="170">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="780" from="br_ln40" to="tmp_last_V_1" fromId="87" toId="170">
</dataflow>
<dataflow id="781" from="p_4_0_0_0134_phi" to="tmp_last_V_1" fromId="155" toId="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="782" from="br_ln0" to="tmp_last_V_1" fromId="162" toId="170">
</dataflow>
<dataflow id="783" from="tmp_data_V" to="tmp_data_V_2" fromId="77" toId="171">
<condition id="-1">
<or_exp><and_exp><literal name="state_1" val="17"/>
<literal name="read_coefs_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="784" from="br_ln40" to="tmp_data_V_2" fromId="87" toId="171">
</dataflow>
<dataflow id="785" from="coef_scale" to="tmp_data_V_2" fromId="154" toId="171">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="786" from="br_ln0" to="tmp_data_V_2" fromId="162" toId="171">
</dataflow>
<dataflow id="787" from="tmp_data_V_2" to="icmp_ln67" fromId="171" toId="172">
</dataflow>
<dataflow id="789" from="StgValue_788" to="icmp_ln67" fromId="788" toId="172">
</dataflow>
<dataflow id="790" from="icmp_ln67" to="select_ln17_1" fromId="172" toId="173">
</dataflow>
<dataflow id="791" from="StgValue_476" to="select_ln17_1" fromId="476" toId="173">
</dataflow>
<dataflow id="792" from="StgValue_474" to="select_ln17_1" fromId="474" toId="173">
</dataflow>
<dataflow id="793" from="tmp_last_V_1" to="br_ln100" fromId="170" toId="174">
</dataflow>
<dataflow id="794" from="select_ln17_1" to="store_ln100" fromId="173" toId="175">
</dataflow>
<dataflow id="795" from="state" to="store_ln100" fromId="36" toId="175">
</dataflow>
<dataflow id="796" from="StgValue_642" to="store_ln100" fromId="642" toId="176">
</dataflow>
<dataflow id="797" from="read_coefs" to="store_ln100" fromId="35" toId="176">
</dataflow>
<dataflow id="798" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="536" toId="178">
</dataflow>
<dataflow id="799" from="output_r_V_data_V" to="write_ln304" fromId="221" toId="178">
</dataflow>
<dataflow id="800" from="output_r_V_keep_V" to="write_ln304" fromId="222" toId="178">
</dataflow>
<dataflow id="801" from="output_r_V_strb_V" to="write_ln304" fromId="223" toId="178">
</dataflow>
<dataflow id="802" from="output_r_V_user_V" to="write_ln304" fromId="224" toId="178">
</dataflow>
<dataflow id="803" from="output_r_V_last_V" to="write_ln304" fromId="225" toId="178">
</dataflow>
<dataflow id="804" from="output_r_V_id_V" to="write_ln304" fromId="226" toId="178">
</dataflow>
<dataflow id="805" from="output_r_V_dest_V" to="write_ln304" fromId="227" toId="178">
</dataflow>
<dataflow id="806" from="tmp_data_V_5" to="write_ln304" fromId="126" toId="178">
</dataflow>
<dataflow id="807" from="tmp_keep_V_1" to="write_ln304" fromId="125" toId="178">
</dataflow>
<dataflow id="808" from="tmp_strb_V_1" to="write_ln304" fromId="124" toId="178">
</dataflow>
<dataflow id="809" from="tmp_user_V_1" to="write_ln304" fromId="123" toId="178">
</dataflow>
<dataflow id="810" from="StgValue_642" to="write_ln304" fromId="642" toId="178">
</dataflow>
<dataflow id="811" from="tmp_id_V_1" to="write_ln304" fromId="122" toId="178">
</dataflow>
<dataflow id="812" from="tmp_dest_V_1" to="write_ln304" fromId="121" toId="178">
</dataflow>
<dataflow id="813" from="state_1" to="StgValue_2" fromId="74" toId="2">
</dataflow>
<dataflow id="814" from="read_coefs_load" to="StgValue_2" fromId="86" toId="2">
</dataflow>
<dataflow id="815" from="tmp_last_V" to="StgValue_2" fromId="81" toId="2">
</dataflow>
<dataflow id="816" from="state_1" to="StgValue_15" fromId="74" toId="15">
</dataflow>
<dataflow id="817" from="tmp_last_V" to="StgValue_15" fromId="81" toId="15">
</dataflow>
<dataflow id="818" from="tmp_last_V_1" to="StgValue_15" fromId="170" toId="15">
</dataflow>
<dataflow id="819" from="tmp" to="StgValue_16" fromId="130" toId="16">
</dataflow>
<dataflow id="820" from="icmp_ln48" to="StgValue_24" fromId="156" toId="24">
</dataflow>
<dataflow id="821" from="tmp_last_V_1" to="StgValue_27" fromId="170" toId="27">
</dataflow>
</dataflows>


</stg>
