library ieee;
use ieee.std_logic_misc.all;
use ieee.std_logic_1164.all;

entity combiner is
generic (Na : positive := 3);
generic (Nb : positive := 3);
generic (Nout : positive := 8);
port(
A: in std_logic_vector(Na-1 downto 0);
B: in std_logic_vector(Nb-1 downto 0);
out: out std_logic_vector(Nout-1 downto 0);
);
end comparator;

architecture comparator_arch of comparator is
signal data_cache : std_logic_vector(N-1 downto 0);
begin

	process (clk, data)
	begin
		 if rising_edge(clk) then
			  data_cache <= data;
		 end if;
	end process;
	change <= or_reduce(data_cache xor data);
	
end comparator_arch;