library ieee;
use ieee.std_logic_1164.all;

-- Flip Flop D with Reset and Enable(4bits).
entity REG_IN_15 is
port( SET_ROL,EN_TIME,CLOCK_M,RST: in std_logic;
		SPEED: in std_logic_vector(2 downto 0);
		REG_OUT_EXIT: out std_logic_vector(31 downto 0)
		);
end REG_IN_15;

architecture bhv of REG_IN_15 is
begin
	process(CLK,RST,D)
	begin
		if RST = '0' then
			REG_OUT_EXIT <= (others => '0');
		elsif(CLOCK_M'event and CLOCK_M = '1') and EN_TIME = '1'then
			Q <= D;
		end if;
	end process;
end bhv;