# SCM compiler

- [ ]   Need to fix well tap and RWL buff definitions to be relative to a length or something.
- [ ]	Need to add stripes (This may be what is causing the Connectivity violations)

## **Usage guide:**

SCM compiler is a powerful engine, who generate a logic Verilog **Netlist** and set of guided **placement orders** of the Standard Cell Memory architecture that developed by EnICS lab`s in Bar-Ilan University.
This is a user guide for proper use at the generator.

#### 1.	Get the files:
1.1	The project's files are in the EnICS GitLab system:

(it's open for everyone to read)

http://gitlab.local/Marinberg/scm_compiler

it's of course requires a connection by EnICS VPN.


