#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0082BB38 .scope module, "principal_101" "principal_101" 2 43;
 .timescale 0 0;
v0070DE08_0 .var "ADD", 0 0;
v0070DE60_0 .var "IN", 3 0;
RS_0071440C .resolv tri, L_007414A8, L_00741558, L_00741608, L_007416B8;
v0070DEB8_0 .net8 "OUT", 3 0, RS_0071440C; 4 drivers
v0070DF10_0 .var "RW", 0 0;
v0070DF68_0 .var "clear", 0 0;
v00740C10_0 .net "clk", 0 0, v0070DDB0_0; 1 drivers
S_0082B808 .scope module, "clk1" "clock" 2 49, 3 1, S_0082BB38;
 .timescale 0 0;
v0070DDB0_0 .var "clk", 0 0;
S_0082BAB0 .scope module, "ram1" "ram1x4" 2 50, 2 10, S_0082BB38;
 .timescale 0 0;
L_00712888 .functor NOT 1, L_00740C68, C4<0>, C4<0>, C4<0>;
L_007129A0 .functor NOT 1, L_00740CC0, C4<0>, C4<0>, C4<0>;
L_00712A48 .functor NOT 1, L_00740D18, C4<0>, C4<0>, C4<0>;
L_00712968 .functor NOT 1, L_00740D70, C4<0>, C4<0>, C4<0>;
L_00712B60 .functor AND 1, v0070DDB0_0, v0070DF10_0, v0070DE08_0, C4<1>;
L_00712D20 .functor AND 1, L_00741500, v0070DE08_0, C4<1>, C4<1>;
L_00741C48 .functor AND 1, L_007415B0, v0070DE08_0, C4<1>, C4<1>;
L_00712CE8 .functor AND 1, L_00741660, v0070DE08_0, C4<1>, C4<1>;
L_00741D28 .functor AND 1, L_00741710, v0070DE08_0, C4<1>, C4<1>;
v00704600_0 .net *"_s1", 0 0, L_00740C68; 1 drivers
v00704658_0 .net *"_s3", 0 0, L_00740CC0; 1 drivers
v007046B0_0 .net *"_s43", 0 0, L_00741240; 1 drivers
v00704708_0 .net *"_s47", 0 0, L_007412F0; 1 drivers
v00704760_0 .net *"_s5", 0 0, L_00740D18; 1 drivers
v007047B8_0 .net *"_s51", 0 0, L_007413A0; 1 drivers
v00704810_0 .net *"_s55", 0 0, L_00741450; 1 drivers
v00704868_0 .net *"_s56", 0 0, L_00712D20; 1 drivers
v007048C0_0 .net *"_s59", 0 0, L_00741500; 1 drivers
v00704918_0 .net *"_s60", 0 0, L_00741C48; 1 drivers
v00704970_0 .net *"_s63", 0 0, L_007415B0; 1 drivers
v007049C8_0 .net *"_s64", 0 0, L_00712CE8; 1 drivers
v00704A20_0 .net *"_s67", 0 0, L_00741660; 1 drivers
v0070D7D8_0 .net *"_s68", 0 0, L_00741D28; 1 drivers
v0070D830_0 .net *"_s7", 0 0, L_00740D70; 1 drivers
v0070D888_0 .net *"_s71", 0 0, L_00741710; 1 drivers
v0070D8E0_0 .net "address", 0 0, v0070DE08_0; 1 drivers
RS_00714394 .resolv tri, L_007411E8, L_00741298, L_00741348, L_007413F8;
v0070D938_0 .net8 "aux", 3 0, RS_00714394; 4 drivers
v0070D990_0 .net "clear", 0 0, v0070DF68_0; 1 drivers
v0070D9E8_0 .alias "clk", 0 0, v00740C10_0;
v0070DA40_0 .net "not0", 0 0, L_00712888; 1 drivers
v0070DA98_0 .net "not1", 0 0, L_007129A0; 1 drivers
v0070DAF0_0 .net "not2", 0 0, L_00712A48; 1 drivers
v0070DB48_0 .net "not3", 0 0, L_00712968; 1 drivers
RS_007143C4 .resolv tri, L_00740DC8, L_00740ED0, L_00740FD8, L_007410E0;
v0070DBA0_0 .net8 "q", 3 0, RS_007143C4; 4 drivers
RS_007143DC .resolv tri, L_00740E20, L_00740F28, L_00741030, L_00741138;
v0070DBF8_0 .net8 "qnot", 3 0, RS_007143DC; 4 drivers
v0070DC50_0 .net "readWrite", 0 0, v0070DF10_0; 1 drivers
v0070DCA8_0 .alias "s", 3 0, v0070DEB8_0;
v0070DD00_0 .net "w", 0 0, L_00712B60; 1 drivers
v0070DD58_0 .net "x", 3 0, v0070DE60_0; 1 drivers
L_00740C68 .part v0070DE60_0, 0, 1;
L_00740CC0 .part v0070DE60_0, 1, 1;
L_00740D18 .part v0070DE60_0, 2, 1;
L_00740D70 .part v0070DE60_0, 3, 1;
L_00740DC8 .part/pv v00704550_0, 0, 1, 4;
L_00740E20 .part/pv v007045A8_0, 0, 1, 4;
L_00740E78 .part v0070DE60_0, 3, 1;
L_00740ED0 .part/pv v007042E8_0, 1, 1, 4;
L_00740F28 .part/pv v00704340_0, 1, 1, 4;
L_00740F80 .part v0070DE60_0, 2, 1;
L_00740FD8 .part/pv v00704080_0, 2, 1, 4;
L_00741030 .part/pv v007040D8_0, 2, 1, 4;
L_00741088 .part v0070DE60_0, 1, 1;
L_007410E0 .part/pv v00703E18_0, 3, 1, 4;
L_00741138 .part/pv v00703E70_0, 3, 1, 4;
L_00741190 .part v0070DE60_0, 0, 1;
L_007411E8 .part/pv L_00741240, 0, 1, 4;
L_00741240 .part RS_007143C4, 3, 1;
L_00741298 .part/pv L_007412F0, 1, 1, 4;
L_007412F0 .part RS_007143C4, 2, 1;
L_00741348 .part/pv L_007413A0, 2, 1, 4;
L_007413A0 .part RS_007143C4, 1, 1;
L_007413F8 .part/pv L_00741450, 3, 1, 4;
L_00741450 .part RS_007143C4, 0, 1;
L_007414A8 .part/pv L_00712D20, 0, 1, 4;
L_00741500 .part RS_00714394, 0, 1;
L_00741558 .part/pv L_00741C48, 1, 1, 4;
L_007415B0 .part RS_00714394, 1, 1;
L_00741608 .part/pv L_00712CE8, 2, 1, 4;
L_00741660 .part RS_00714394, 2, 1;
L_007416B8 .part/pv L_00741D28, 3, 1, 4;
L_00741710 .part RS_00714394, 3, 1;
S_0082B890 .scope module, "flip1" "jkff" 2 24, 4 1, S_0082BAB0;
 .timescale 0 0;
v00704398_0 .alias "clear", 0 0, v0070D990_0;
v007043F0_0 .alias "clk", 0 0, v0070DD00_0;
v00704448_0 .net "j", 0 0, L_00740E78; 1 drivers
v007044A0_0 .alias "k", 0 0, v0070DB48_0;
v007044F8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00704550_0 .var "q", 0 0;
v007045A8_0 .var "qnot", 0 0;
E_00708D58 .event posedge, v007044F8_0, v00703C60_0, v00703CB8_0;
S_0082B918 .scope module, "flip2" "jkff" 2 25, 4 1, S_0082BAB0;
 .timescale 0 0;
v00704130_0 .alias "clear", 0 0, v0070D990_0;
v00704188_0 .alias "clk", 0 0, v0070DD00_0;
v007041E0_0 .net "j", 0 0, L_00740F80; 1 drivers
v00704238_0 .alias "k", 0 0, v0070DAF0_0;
v00704290_0 .net "preset", 0 0, C4<0>; 1 drivers
v007042E8_0 .var "q", 0 0;
v00704340_0 .var "qnot", 0 0;
E_00708DB8 .event posedge, v00704290_0, v00703C60_0, v00703CB8_0;
S_0082B9A0 .scope module, "flip3" "jkff" 2 26, 4 1, S_0082BAB0;
 .timescale 0 0;
v00703EC8_0 .alias "clear", 0 0, v0070D990_0;
v00703F20_0 .alias "clk", 0 0, v0070DD00_0;
v00703F78_0 .net "j", 0 0, L_00741088; 1 drivers
v00703FD0_0 .alias "k", 0 0, v0070DA98_0;
v00704028_0 .net "preset", 0 0, C4<0>; 1 drivers
v00704080_0 .var "q", 0 0;
v007040D8_0 .var "qnot", 0 0;
E_00708D38 .event posedge, v00704028_0, v00703C60_0, v00703CB8_0;
S_0082BA28 .scope module, "flip4" "jkff" 2 27, 4 1, S_0082BAB0;
 .timescale 0 0;
v00703C60_0 .alias "clear", 0 0, v0070D990_0;
v00703CB8_0 .alias "clk", 0 0, v0070DD00_0;
v00703D10_0 .net "j", 0 0, L_00741190; 1 drivers
v00703D68_0 .alias "k", 0 0, v0070DA40_0;
v00703DC0_0 .net "preset", 0 0, C4<0>; 1 drivers
v00703E18_0 .var "q", 0 0;
v00703E70_0 .var "qnot", 0 0;
E_00713700 .event posedge, v00703DC0_0, v00703C60_0, v00703CB8_0;
    .scope S_0082B808;
T_0 ;
    %set/v v0070DDB0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0082B808;
T_1 ;
    %delay 5, 0;
    %load/v 8, v0070DDB0_0, 1;
    %inv 8, 1;
    %set/v v0070DDB0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0082B890;
T_2 ;
    %wait E_00708D58;
    %load/v 8, v00704398_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v00704550_0, 0, 1;
    %set/v v007045A8_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007044F8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v00704550_0, 1, 1;
    %set/v v007045A8_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00704448_0, 1;
    %load/v 9, v007044A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00704550_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007045A8_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v00704448_0, 1;
    %inv 8, 1;
    %load/v 9, v007044A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00704550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007045A8_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v00704448_0, 1;
    %load/v 9, v007044A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v00704550_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704550_0, 0, 8;
    %load/v 8, v007045A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007045A8_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0082B918;
T_3 ;
    %wait E_00708DB8;
    %load/v 8, v00704130_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v007042E8_0, 0, 1;
    %set/v v00704340_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00704290_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v007042E8_0, 1, 1;
    %set/v v00704340_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v007041E0_0, 1;
    %load/v 9, v00704238_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007042E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704340_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v007041E0_0, 1;
    %inv 8, 1;
    %load/v 9, v00704238_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007042E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00704340_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v007041E0_0, 1;
    %load/v 9, v00704238_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v007042E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007042E8_0, 0, 8;
    %load/v 8, v00704340_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704340_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0082B9A0;
T_4 ;
    %wait E_00708D38;
    %load/v 8, v00703EC8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v00704080_0, 0, 1;
    %set/v v007040D8_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00704028_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v00704080_0, 1, 1;
    %set/v v007040D8_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v00703F78_0, 1;
    %load/v 9, v00703FD0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00704080_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007040D8_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v00703F78_0, 1;
    %inv 8, 1;
    %load/v 9, v00703FD0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00704080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007040D8_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v00703F78_0, 1;
    %load/v 9, v00703FD0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v00704080_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704080_0, 0, 8;
    %load/v 8, v007040D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007040D8_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0082BA28;
T_5 ;
    %wait E_00713700;
    %load/v 8, v00703C60_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v00703E18_0, 0, 1;
    %set/v v00703E70_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00703DC0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v00703E18_0, 1, 1;
    %set/v v00703E70_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00703D10_0, 1;
    %load/v 9, v00703D68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00703E18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00703E70_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v00703D10_0, 1;
    %inv 8, 1;
    %load/v 9, v00703D68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00703E18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00703E70_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v00703D10_0, 1;
    %load/v 9, v00703D68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v00703E18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00703E18_0, 0, 8;
    %load/v 8, v00703E70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00703E70_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0082BB38;
T_6 ;
    %set/v v0070DF68_0, 0, 1;
    %set/v v0070DE08_0, 0, 1;
    %set/v v0070DF10_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v0070DE60_0, 8, 4;
    %vpi_call 2 57 "$display", "Exercicio01 - Lucas Siqueira Chagas - 380783";
    %vpi_call 2 58 "$display", "clk \011RW \011ADD \011IN   - OUT";
    %vpi_call 2 59 "$monitor", "%b \011%b \011%b \011%4b - %4b", v00740C10_0, v0070DF10_0, v0070DE08_0, v0070DE60_0, v0070DEB8_0;
    %delay 1, 0;
    %set/v v0070DF68_0, 1, 1;
    %delay 1, 0;
    %set/v v0070DF68_0, 0, 1;
    %delay 1, 0;
    %set/v v0070DF10_0, 1, 1;
    %set/v v0070DE08_0, 1, 1;
    %delay 3, 0;
    %set/v v0070DE08_0, 0, 1;
    %set/v v0070DF10_0, 0, 1;
    %delay 1, 0;
    %set/v v0070DF10_0, 1, 1;
    %delay 3, 0;
    %set/v v0070DF10_0, 0, 1;
    %movi 8, 10, 4;
    %set/v v0070DE60_0, 8, 4;
    %delay 3, 0;
    %set/v v0070DF10_0, 1, 1;
    %set/v v0070DE08_0, 1, 1;
    %delay 1, 0;
    %set/v v0070DF68_0, 1, 1;
    %set/v v0070DE60_0, 1, 4;
    %set/v v0070DF10_0, 0, 1;
    %set/v v0070DE08_0, 0, 1;
    %delay 1, 0;
    %set/v v0070DF68_0, 0, 1;
    %delay 20, 0;
    %set/v v0070DF10_0, 1, 1;
    %delay 10, 0;
    %set/v v0070DE08_0, 1, 1;
    %delay 20, 0;
    %vpi_call 2 71 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio01.V";
    "./clock.v";
    "./jkff.v";
