Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: router_syn.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "router_syn.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "router_syn"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : router_syn
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/chacha/Router1x3/Synchronizer/router_syn_code/router_syn.v" into library work
Parsing module <router_syn>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <router_syn>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router_syn>.
    Related source file is "/home/chacha/Router1x3/Synchronizer/router_syn_code/router_syn.v".
    Found 5-bit register for signal <count_0>.
    Found 1-bit register for signal <soft_reset_0>.
    Found 5-bit register for signal <count_1>.
    Found 1-bit register for signal <soft_reset_1>.
    Found 5-bit register for signal <count_2>.
    Found 1-bit register for signal <soft_reset_2>.
    Found 2-bit register for signal <temp>.
    Found 5-bit adder for signal <count_0[4]_GND_1_o_add_9_OUT> created at line 110.
    Found 5-bit adder for signal <count_1[4]_GND_1_o_add_17_OUT> created at line 141.
    Found 5-bit adder for signal <count_2[4]_GND_1_o_add_25_OUT> created at line 172.
    Found 4x3-bit Read Only RAM for signal <temp[1]_GND_1_o_wide_mux_5_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <fifo_full> created at line 64.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <router_syn> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 3
# Registers                                            : 7
 1-bit register                                        : 3
 2-bit register                                        : 1
 5-bit register                                        : 3
# Multiplexers                                         : 8
 1-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <router_syn>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <temp> prevents it from being combined with the RAM <Mram_temp[1]_GND_1_o_wide_mux_5_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <temp>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <router_syn> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 3
# Registers                                            : 20
 Flip-Flops                                            : 20
# Multiplexers                                         : 8
 1-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router_syn> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router_syn, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : router_syn.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 32
#      INV                         : 4
#      LUT2                        : 6
#      LUT3                        : 3
#      LUT5                        : 7
#      LUT6                        : 12
# FlipFlops/Latches                : 20
#      FD                          : 3
#      FDR                         : 15
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 14
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of   4800     0%  
 Number of Slice LUTs:                   32  out of   2400     1%  
    Number used as Logic:                32  out of   2400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     32
   Number with an unused Flip Flop:      14  out of     32    43%  
   Number with an unused LUT:             0  out of     32     0%  
   Number of fully used LUT-FF pairs:    18  out of     32    56%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    102    24%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.596ns (Maximum Frequency: 385.230MHz)
   Minimum input arrival time before clock: 3.447ns
   Maximum output required time after clock: 4.827ns
   Maximum combinational path delay: 5.456ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.596ns (frequency: 385.230MHz)
  Total number of paths / destination ports: 81 / 18
-------------------------------------------------------------------------
Delay:               2.596ns (Levels of Logic = 2)
  Source:            count_2_1 (FF)
  Destination:       soft_reset_2 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: count_2_1 to soft_reset_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   1.059  count_2_1 (count_2_1)
     LUT5:I0->O            1   0.203   0.580  GND_1_o_GND_1_o_equal_25_o<4>1 (GND_1_o_GND_1_o_equal_25_o)
     LUT5:I4->O            1   0.205   0.000  soft_reset_2_rstpot (soft_reset_2_rstpot)
     FD:D                      0.102          soft_reset_2
    ----------------------------------------
    Total                      2.596ns (0.957ns logic, 1.639ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 60 / 39
-------------------------------------------------------------------------
Offset:              3.447ns (Levels of Logic = 2)
  Source:            resetn (PAD)
  Destination:       count_0_0 (FF)
  Destination Clock: clock rising

  Data Path: resetn to count_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  resetn_IBUF (resetn_IBUF)
     LUT2:I0->O            5   0.203   0.714  vld_out_0_inv_01 (vld_out_0_inv_0)
     FDR:R                     0.430          count_0_0
    ----------------------------------------
    Total                      3.447ns (1.855ns logic, 1.592ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 11 / 7
-------------------------------------------------------------------------
Offset:              4.827ns (Levels of Logic = 2)
  Source:            temp_1 (FF)
  Destination:       fifo_full (PAD)
  Source Clock:      clock rising

  Data Path: temp_1 to fifo_full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.028  temp_1 (temp_1)
     LUT5:I0->O            1   0.203   0.579  Mmux_fifo_full11 (fifo_full_OBUF)
     OBUF:I->O                 2.571          fifo_full_OBUF (fifo_full)
    ----------------------------------------
    Total                      4.827ns (3.221ns logic, 1.606ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Delay:               5.456ns (Levels of Logic = 3)
  Source:            write_enb_reg (PAD)
  Destination:       write_enb<2> (PAD)

  Data Path: write_enb_reg to write_enb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  write_enb_reg_IBUF (write_enb_reg_IBUF)
     LUT3:I0->O            1   0.205   0.579  Mmux_write_enb31 (write_enb_2_OBUF)
     OBUF:I->O                 2.571          write_enb_2_OBUF (write_enb<2>)
    ----------------------------------------
    Total                      5.456ns (3.998ns logic, 1.458ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.596|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.22 secs
 
--> 


Total memory usage is 375868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

