Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 12 15:07:45 2018
| Host         : DESKTOP-9ODFEVG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_0/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_10/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_11/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_13/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_14/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_15/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_2/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_3/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_5/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_6/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_8/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_9/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 290 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.108        0.000                      0                 3090        0.025        0.000                      0                 3090        2.000        0.000                       0                  1720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                7.108        0.000                      0                 2776        0.025        0.000                      0                 2776        9.020        0.000                       0                  1717  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     13.491        0.000                      0                  314        0.394        0.000                      0                  314  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.699ns  (logic 4.866ns (38.317%)  route 7.833ns (61.683%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.525     8.394    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414/O
                         net (fo=1, routed)           0.000     8.518    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414
    SLICE_X30Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     8.727 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_13/O
                         net (fo=46, routed)          2.116    10.843    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[8]_P[15])
                                                      3.829    14.672 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.950    16.622    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.746 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.242    18.989    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X20Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.113 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o45204/O
                         net (fo=1, routed)           0.000    19.113    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[15]
    SLICE_X20Y62         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.482    25.851    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y62         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_15/C
                         clock pessimism              0.371    26.222    
                         clock uncertainty           -0.079    26.143    
    SLICE_X20Y62         FDRE (Setup_fdre_C_D)        0.077    26.220    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_15
  -------------------------------------------------------------------
                         required time                         26.220    
                         arrival time                         -19.113    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.594ns  (logic 5.061ns (40.186%)  route 7.533ns (59.814%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.661     6.401    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X19Y52         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     6.857 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/Q
                         net (fo=83, routed)          1.352     8.209    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[1]
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_314/O
                         net (fo=1, routed)           0.000     8.333    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_314
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     8.550 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_13/O
                         net (fo=7, routed)           2.142    10.692    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      4.016    14.708 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.768    16.476    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[9]
    SLICE_X24Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.600 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           2.271    18.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.124    18.995 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413197/O
                         net (fo=1, routed)           0.000    18.995    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[9]
    SLICE_X31Y57         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.485    25.854    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X31Y57         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_9/C
                         clock pessimism              0.385    26.239    
                         clock uncertainty           -0.079    26.160    
    SLICE_X31Y57         FDRE (Setup_fdre_C_D)        0.029    26.189    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_9
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 4.866ns (38.885%)  route 7.648ns (61.115%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.525     8.394    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414/O
                         net (fo=1, routed)           0.000     8.518    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414
    SLICE_X30Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     8.727 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_13/O
                         net (fo=46, routed)          2.116    10.843    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[8]_P[15])
                                                      3.829    14.672 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.950    16.622    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.746 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.057    18.803    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X21Y62         LUT6 (Prop_lut6_I5_O)        0.124    18.927 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o48704/O
                         net (fo=1, routed)           0.000    18.927    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[15]
    SLICE_X21Y62         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.482    25.851    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y62         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_15/C
                         clock pessimism              0.371    26.222    
                         clock uncertainty           -0.079    26.143    
    SLICE_X21Y62         FDRE (Setup_fdre_C_D)        0.029    26.172    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_15
  -------------------------------------------------------------------
                         required time                         26.172    
                         arrival time                         -18.927    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.521ns  (logic 4.866ns (38.863%)  route 7.655ns (61.137%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 25.861 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.525     8.394    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414/O
                         net (fo=1, routed)           0.000     8.518    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414
    SLICE_X30Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     8.727 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_13/O
                         net (fo=46, routed)          2.116    10.843    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.829    14.672 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.967    16.640    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[14]
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           2.047    18.810    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X13Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.934 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o43357/O
                         net (fo=1, routed)           0.000    18.934    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_331_OUT[14]
    SLICE_X13Y60         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.492    25.861    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X13Y60         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_14/C
                         clock pessimism              0.371    26.232    
                         clock uncertainty           -0.079    26.153    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)        0.029    26.182    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_14
  -------------------------------------------------------------------
                         required time                         26.182    
                         arrival time                         -18.934    
  -------------------------------------------------------------------
                         slack                                  7.248    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.506ns  (logic 4.866ns (38.910%)  route 7.640ns (61.090%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 25.861 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.525     8.394    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414/O
                         net (fo=1, routed)           0.000     8.518    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414
    SLICE_X30Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     8.727 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_13/O
                         net (fo=46, routed)          2.116    10.843    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.829    14.672 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.967    16.640    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[14]
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           2.032    18.795    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.919 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46857/O
                         net (fo=1, routed)           0.000    18.919    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[14]
    SLICE_X13Y59         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.492    25.861    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X13Y59         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_14/C
                         clock pessimism              0.371    26.232    
                         clock uncertainty           -0.079    26.153    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)        0.029    26.182    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_14
  -------------------------------------------------------------------
                         required time                         26.182    
                         arrival time                         -18.919    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.523ns  (logic 5.185ns (41.405%)  route 7.338ns (58.595%))
  Logic Levels:           6  (DSP48E1=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 25.880 - 20.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.661     6.401    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X19Y52         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     6.857 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/Q
                         net (fo=83, routed)          1.352     8.209    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[1]
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_314/O
                         net (fo=1, routed)           0.000     8.333    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_314
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     8.550 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_13/O
                         net (fo=7, routed)           2.142    10.692    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.016    14.708 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[0]
                         net (fo=2, routed)           1.736    16.444    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[0]
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.568 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251/O
                         net (fo=3, routed)           1.279    17.847    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    17.971 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054/O
                         net (fo=6, routed)           0.829    18.800    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.124    18.924 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46307/O
                         net (fo=1, routed)           0.000    18.924    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[0]
    SLICE_X7Y49          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.510    25.880    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X7Y49          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_0/C
                         clock pessimism              0.371    26.251    
                         clock uncertainty           -0.079    26.172    
    SLICE_X7Y49          FDRE (Setup_fdre_C_D)        0.029    26.201    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_0
  -------------------------------------------------------------------
                         required time                         26.201    
                         arrival time                         -18.924    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.527ns  (logic 4.866ns (38.845%)  route 7.661ns (61.155%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 25.861 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.525     8.394    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414/O
                         net (fo=1, routed)           0.000     8.518    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414
    SLICE_X30Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     8.727 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_13/O
                         net (fo=46, routed)          2.116    10.843    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.829    14.672 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.967    16.640    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[14]
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           2.052    18.816    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.940 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412107/O
                         net (fo=1, routed)           0.000    18.940    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[14]
    SLICE_X10Y60         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.492    25.861    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X10Y60         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_14/C
                         clock pessimism              0.371    26.232    
                         clock uncertainty           -0.079    26.153    
    SLICE_X10Y60         FDRE (Setup_fdre_C_D)        0.077    26.230    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_14
  -------------------------------------------------------------------
                         required time                         26.230    
                         arrival time                         -18.940    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.471ns  (logic 4.866ns (39.017%)  route 7.605ns (60.983%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y48         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_6/Q
                         net (fo=35, routed)          1.525     8.394    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[6]
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.518 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414/O
                         net (fo=1, routed)           0.000     8.518    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_414
    SLICE_X30Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     8.727 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_dividend_2_f7_13/O
                         net (fo=46, routed)          2.116    10.843    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_dividend[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[8]_P[12])
                                                      3.829    14.672 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[12]
                         net (fo=5, routed)           1.939    16.611    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[12]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.735 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4135811/O
                         net (fo=8, routed)           2.026    18.761    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413581
    SLICE_X18Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.885 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411887/O
                         net (fo=1, routed)           0.000    18.885    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[12]
    SLICE_X18Y60         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.485    25.854    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X18Y60         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_12/C
                         clock pessimism              0.371    26.225    
                         clock uncertainty           -0.079    26.146    
    SLICE_X18Y60         FDRE (Setup_fdre_C_D)        0.029    26.175    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_12
  -------------------------------------------------------------------
                         required time                         26.175    
                         arrival time                         -18.885    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_8/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.456ns  (logic 5.061ns (40.632%)  route 7.395ns (59.368%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 25.853 - 20.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.661     6.401    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X19Y52         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     6.857 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/Q
                         net (fo=83, routed)          1.352     8.209    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[1]
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_314/O
                         net (fo=1, routed)           0.000     8.333    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_314
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     8.550 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_13/O
                         net (fo=7, routed)           2.142    10.692    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      4.016    14.708 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[8]
                         net (fo=2, routed)           1.585    16.294    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[8]
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.418 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4147911/O
                         net (fo=8, routed)           2.316    18.733    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414791
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.857 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o47837/O
                         net (fo=1, routed)           0.000    18.857    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[8]
    SLICE_X29Y60         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.484    25.853    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X29Y60         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_8/C
                         clock pessimism              0.385    26.238    
                         clock uncertainty           -0.079    26.159    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.029    26.188    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_3_8
  -------------------------------------------------------------------
                         required time                         26.188    
                         arrival time                         -18.857    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.443ns  (logic 5.061ns (40.673%)  route 7.382ns (59.327%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 25.848 - 20.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.661     6.401    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X19Y52         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     6.857 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_1/Q
                         net (fo=83, routed)          1.352     8.209    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[1]
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_314/O
                         net (fo=1, routed)           0.000     8.333    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_314
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     8.550 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_13/O
                         net (fo=7, routed)           2.142    10.692    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.016    14.708 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.950    16.658    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124    16.782 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           1.939    18.721    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X23Y61         LUT6 (Prop_lut6_I5_O)        0.124    18.845 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o43454/O
                         net (fo=1, routed)           0.000    18.845    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_331_OUT[15]
    SLICE_X23Y61         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.479    25.848    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y61         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_15/C
                         clock pessimism              0.385    26.233    
                         clock uncertainty           -0.079    26.154    
    SLICE_X23Y61         FDRE (Setup_fdre_C_D)        0.029    26.183    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_15
  -------------------------------------------------------------------
                         required time                         26.183    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                  7.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000004fa/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000506/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.478%)  route 0.197ns (54.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.558     1.830    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X24Y36         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000004fa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000004fa/Q
                         net (fo=1, routed)           0.197     2.190    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000006b0
    SLICE_X21Y34         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000506/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.826     2.380    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y34         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000506/C
                         clock pessimism             -0.287     2.093    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.072     2.165    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000506
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_15/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.630%)  route 0.456ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.563     1.835    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X22Y47         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_11/Q
                         net (fo=34, routed)          0.456     2.431    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[11]
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_15/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.870     2.424    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_15/CLKARDCLK
                         clock pessimism             -0.282     2.143    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.326    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_15
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_8/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.211%)  route 0.466ns (76.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.565     1.837    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X29Y45         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_8/Q
                         net (fo=34, routed)          0.466     2.444    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[8]
    RAMB36_X2Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.871     2.425    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/CLKARDCLK
                         clock pessimism             -0.282     2.144    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.327    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.324%)  route 0.328ns (66.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.559     1.831    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X30Y53         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDCE (Prop_fdce_C_Q)         0.164     1.995 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/Q
                         net (fo=19, routed)          0.328     2.323    Inst_student_code/Inst_lc3_computer/lc3_mem/din[7]
    RAMB36_X2Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.871     2.425    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X2Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7/CLKARDCLK
                         clock pessimism             -0.516     1.909    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.205    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000006b/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000052e/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.563     1.835    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X9Y50          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000006b/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.976 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000006b/Q
                         net (fo=1, routed)           0.056     2.032    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000000d5
    SLICE_X9Y50          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000052e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.832     2.386    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X9Y50          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000052e/C
                         clock pessimism             -0.551     1.835    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.075     1.910    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000052e
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_12/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.472%)  route 0.324ns (63.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.563     1.835    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X22Y48         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDCE (Prop_fdce_C_Q)         0.141     1.976 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_12/Q
                         net (fo=9, routed)           0.324     2.300    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc[12]
    SLICE_X20Y47         LUT5 (Prop_lut5_I2_O)        0.045     2.345 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4306/O
                         net (fo=1, routed)           0.000     2.345    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_319_OUT[12]
    SLICE_X20Y47         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.833     2.387    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y47         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12/C
                         clock pessimism             -0.287     2.100    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.120     2.220    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.764%)  route 0.337ns (67.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.559     1.831    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X30Y53         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDCE (Prop_fdce_C_Q)         0.164     1.995 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/Q
                         net (fo=19, routed)          0.337     2.331    Inst_student_code/Inst_lc3_computer/lc3_mem/din[7]
    RAMB36_X2Y11         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.870     2.424    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X2Y11         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_7/CLKARDCLK
                         clock pessimism             -0.516     1.908    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.204    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.067%)  route 0.229ns (61.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y42         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/Q
                         net (fo=34, routed)          0.229     2.206    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[4]
    RAMB36_X1Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.875     2.429    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9/CLKARDCLK
                         clock pessimism             -0.534     1.895    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.078    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000045b/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000065/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.583     1.855    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X1Y39          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000045b/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk0000045b/Q
                         net (fo=19, routed)          0.068     2.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000000c8
    SLICE_X1Y39          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000065/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.851     2.405    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X1Y39          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000065/C
                         clock pessimism             -0.550     1.855    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.075     1.930    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000065
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.421%)  route 0.236ns (62.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.565     1.837    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y46         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_9/Q
                         net (fo=34, routed)          0.236     2.214    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[9]
    RAMB36_X1Y9          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.876     2.430    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y9          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15/CLKARDCLK
                         clock pessimism             -0.534     1.896    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.079    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y1     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y8     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y12    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y36    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007aa/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y36    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y36     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y36    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y33    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y36     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y36    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y33    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y36     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y36     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007cf/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y36     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007d7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007d9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y37     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007db/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y36     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007dd/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y36    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007aa/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y45     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       13.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.491ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_1/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.634ns (11.205%)  route 5.024ns (88.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          3.410    12.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X27Y44         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y44         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_1/C
                         clock pessimism              0.371    26.243    
                         clock uncertainty           -0.079    26.164    
    SLICE_X27Y44         FDCE (Recov_fdce_C_CLR)     -0.609    25.555    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_1
  -------------------------------------------------------------------
                         required time                         25.555    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                 13.491    

Slack (MET) :             13.632ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_9/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.634ns (11.491%)  route 4.883ns (88.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          3.269    11.923    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X27Y45         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y45         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_9/C
                         clock pessimism              0.371    26.243    
                         clock uncertainty           -0.079    26.164    
    SLICE_X27Y45         FDCE (Recov_fdce_C_CLR)     -0.609    25.555    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_9
  -------------------------------------------------------------------
                         required time                         25.555    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                 13.632    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_11/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.634ns (12.002%)  route 4.649ns (87.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          3.034    11.688    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X27Y47         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y47         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_11/C
                         clock pessimism              0.371    26.244    
                         clock uncertainty           -0.079    26.165    
    SLICE_X27Y47         FDCE (Recov_fdce_C_CLR)     -0.609    25.556    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_11
  -------------------------------------------------------------------
                         required time                         25.556    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             14.073ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.634ns (12.286%)  route 4.526ns (87.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 25.855 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.912    11.566    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X30Y53         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.486    25.855    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X30Y53         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
                         clock pessimism              0.385    26.240    
                         clock uncertainty           -0.079    26.161    
    SLICE_X30Y53         FDCE (Recov_fdce_C_CLR)     -0.523    25.638    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                 14.073    

Slack (MET) :             14.122ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_8/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.634ns (12.494%)  route 4.441ns (87.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.826    11.480    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X29Y47         FDPE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X29Y47         FDPE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_8/C
                         clock pessimism              0.371    26.244    
                         clock uncertainty           -0.079    26.165    
    SLICE_X29Y47         FDPE (Recov_fdpe_C_PRE)     -0.563    25.602    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_8
  -------------------------------------------------------------------
                         required time                         25.602    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                 14.122    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_6/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.634ns (13.127%)  route 4.196ns (86.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.581    11.235    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X31Y46         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X31Y46         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_6/C
                         clock pessimism              0.371    26.243    
                         clock uncertainty           -0.079    26.164    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.609    25.555    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_6
  -------------------------------------------------------------------
                         required time                         25.555    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.546ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_7/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.634ns (13.773%)  route 3.969ns (86.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.355    11.008    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X31Y45         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X31Y45         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_7/C
                         clock pessimism              0.371    26.243    
                         clock uncertainty           -0.079    26.164    
    SLICE_X31Y45         FDCE (Recov_fdce_C_CLR)     -0.609    25.555    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_7
  -------------------------------------------------------------------
                         required time                         25.555    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 14.546    

Slack (MET) :             14.750ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_3/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.634ns (14.413%)  route 3.765ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.150    10.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X29Y42         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X29Y42         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_3/C
                         clock pessimism              0.371    26.242    
                         clock uncertainty           -0.079    26.163    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.609    25.554    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_3
  -------------------------------------------------------------------
                         required time                         25.554    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 14.750    

Slack (MET) :             14.834ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.634ns (14.707%)  route 3.677ns (85.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.063    10.716    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X23Y42         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y42         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/C
                         clock pessimism              0.371    26.238    
                         clock uncertainty           -0.079    26.159    
    SLICE_X23Y42         FDCE (Recov_fdce_C_CLR)     -0.609    25.550    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2
  -------------------------------------------------------------------
                         required time                         25.550    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                 14.834    

Slack (MET) :             14.836ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.634ns (14.413%)  route 3.765ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.665     6.405    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X8Y59          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     6.923 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=60, routed)          1.614     8.538    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.116     8.654 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.150    10.804    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X28Y42         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y42         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_2/C
                         clock pessimism              0.371    26.242    
                         clock uncertainty           -0.079    26.163    
    SLICE_X28Y42         FDCE (Recov_fdce_C_CLR)     -0.523    25.640    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_2
  -------------------------------------------------------------------
                         required time                         25.640    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 14.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/w_ptr_reg_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.142%)  route 0.194ns (57.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.194     2.161    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X18Y28         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/w_ptr_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.821     2.375    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y28         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/w_ptr_reg_0/C
                         clock pessimism             -0.515     1.860    
    SLICE_X18Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.768    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/w_ptr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/w_ptr_reg_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.142%)  route 0.194ns (57.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.194     2.161    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X18Y28         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/w_ptr_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.821     2.375    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y28         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/w_ptr_reg_1/C
                         clock pessimism             -0.515     1.860    
    SLICE_X18Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.768    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/w_ptr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.391%)  route 0.281ns (66.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.281     2.249    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X16Y26         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.818     2.372    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X16Y26         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_0/C
                         clock pessimism             -0.515     1.857    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.790    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_0
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.391%)  route 0.281ns (66.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.281     2.249    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X16Y26         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.818     2.372    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X16Y26         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_1/C
                         clock pessimism             -0.515     1.857    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.790    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.391%)  route 0.281ns (66.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.281     2.249    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X16Y26         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.818     2.372    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X16Y26         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_2/C
                         clock pessimism             -0.515     1.857    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.790    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_7/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.391%)  route 0.281ns (66.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.281     2.249    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X16Y26         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.818     2.372    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X16Y26         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_7/C
                         clock pessimism             -0.515     1.857    
    SLICE_X16Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.790    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_2_7
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.284%)  route 0.270ns (65.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.270     2.238    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y27         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.820     2.374    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y27         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_0/C
                         clock pessimism             -0.515     1.859    
    SLICE_X19Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.767    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.284%)  route 0.270ns (65.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.270     2.238    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y27         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.820     2.374    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y27         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_1/C
                         clock pessimism             -0.515     1.859    
    SLICE_X19Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.767    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.284%)  route 0.270ns (65.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.270     2.238    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y27         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.820     2.374    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y27         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/C
                         clock pessimism             -0.515     1.859    
    SLICE_X19Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.767    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.284%)  route 0.270ns (65.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.555     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X15Y28         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.270     2.238    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y27         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1715, routed)        0.820     2.374    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y27         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_3/C
                         clock pessimism             -0.515     1.859    
    SLICE_X19Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.767    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.471    





