
COMPONENT cellFirModule4
PORT(
  clk: IN STD_LOGIC;
  CE : IN STD_LOGIC;
  Rst : IN STD_LOGIC;
  Y_reg7loc : IN SIGNED (15 DOWNTO 0);
  xPipe_reg5loc : IN SIGNED (15 DOWNTO 0);
  HPipeES_reg4loc : IN SIGNED (15 DOWNTO 0);
  xPipeES_reg3loc : IN SIGNED (15 DOWNTO 0);
  HPipe_ctl1P_Init_In : IN STD_LOGIC;
  xPipe_ctl2P_Init_In : IN STD_LOGIC;
  Y : OUT SIGNED (15 DOWNTO 0);
  xPipe : OUT SIGNED (15 DOWNTO 0);
  HPipeES : OUT SIGNED (15 DOWNTO 0);
  xPipeES : OUT SIGNED (15 DOWNTO 0);
  xPipe_ctl2P : OUT STD_LOGIC;
  HPipe_ctl1P : OUT STD_LOGIC
);
END COMPONENT;

