$date
	Sun Sep 17 21:41:41 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var wire 1 ! carryout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % carryin $end
$scope module adder $end
$var wire 1 & _carryin $end
$var wire 1 ' a $end
$var wire 1 ( aandb $end
$var wire 1 ) aorb $end
$var wire 1 * b $end
$var wire 1 + carryin $end
$var wire 1 ! carryout $end
$var wire 1 , outputIfCarryin $end
$var wire 1 - outputIf_Carryin $end
$var wire 1 . s $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z.
z-
x,
0+
0*
z)
z(
0'
z&
0%
0$
0#
x"
x!
$end
#50000
0-
0)
0(
0.
1&
#100000
0"
0,
#150000
0!
#1000000
1#
1'
#1050000
1.
1)
#1100000
1"
#2000000
1$
1*
0#
0'
#3000000
1#
1'
#3050000
0.
1(
#3100000
0"
1,
#3150000
1!
#4000000
1%
1+
0$
0*
0#
0'
#4050000
1"
0&
1-
0(
0)
#4100000
0,
0-
#4150000
0!
#5000000
1#
1'
#5050000
1.
1)
#5100000
0"
1-
#5150000
1!
#6000000
1$
1*
0#
0'
#7000000
1#
1'
#7050000
0.
1(
#7100000
1"
#8000000
