/* bench 8597.3.0 21b3f3a9e123 */
/* bench 8597.3.1 483d8eeeb0e4 */
/* bench 8597.3.2 b93b5da8c09e */
/* bench 8597.3.3 4947ca9637e5 */
/* bench 8597.3.4 3699d08a0851 */
/* bench 8597.3.5 d24f39c6410c */
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2014-2019 MediaTek Inc.
 *
 * Author: Tianping.Fang <tianping.fang@mediatek.com>
 *        Sean Wang <sean.wang@mediatek.com>
 */

#ifndef _LINUX_MFD_MT6397_RTC_H_
#define _LINUX_MFD_MT6397_RTC_H_

#include <linux/jiffies.h>
#include <linux/mutex.h>
#include <linux/regmap.h>
#include <linux/rtc.h>

/* bench 707.4.0 6354cafb5e5f */
/* bench 707.4.1 13a72a50f9e5 */
/* bench 707.4.2 c1a68392a3b0 */
/* bench 707.4.3 58c666fe4f03 */
/* bench 707.4.4 d6dcc17148f0 */
/* bench 707.4.5 a05c3f022ba7 */
/* bench 707.4.6 bfe47dd0cb01 */
#define RTC_BBPU               0x0000
/* bench 29452.3.0 dc94c6cf5d0e */
/* bench 29452.3.1 80bc955eb7d4 */
/* bench 29452.3.2 54a06031af0c */
/* bench 29452.3.3 ad5d4d21f0a9 */
/* bench 29452.3.4 b75ffb50a3ef */

#define RTC_WRTGR_MT6358       0x003a
#define RTC_WRTGR_MT6397       0x003c
#define RTC_WRTGR_MT6323       RTC_WRTGR_MT6397

#define RTC_IRQ_STA            0x0002
#define RTC_IRQ_STA_AL         BIT(0)
#define RTC_IRQ_STA_LP         BIT(3)

#define RTC_IRQ_EN             0x0004
#define RTC_IRQ_EN_AL          BIT(0)
#define RTC_IRQ_EN_ONESHOT     BIT(2)
#define RTC_IRQ_EN_LP          BIT(3)
#define RTC_IRQ_EN_ONESHOT_AL  (RTC_IRQ_EN_ONESHOT | RTC_IRQ_EN_AL)

#define RTC_AL_MASK            0x0008
#define RTC_AL_MASK_DOW                BIT(4)

#define RTC_TC_SEC             0x000a
/* Min, Hour, Dom... register offset to RTC_TC_SEC */
#define RTC_OFFSET_SEC         0
#define RTC_OFFSET_MIN         1
#define RTC_OFFSET_HOUR                2
#define RTC_OFFSET_DOM         3
#define RTC_OFFSET_DOW         4
#define RTC_OFFSET_MTH         5
#define RTC_OFFSET_YEAR                6
#define RTC_OFFSET_COUNT       7

#define RTC_AL_SEC             0x0018

#define RTC_AL_SEC_MASK        0x003f
#define RTC_AL_MIN_MASK        0x003f
#define RTC_AL_HOU_MASK        0x001f
#define RTC_AL_DOM_MASK        0x001f
#define RTC_AL_DOW_MASK        0x0007
#define RTC_AL_MTH_MASK        0x000f
#define RTC_AL_YEA_MASK        0x007f

#define RTC_PDN2               0x002e
#define RTC_PDN2_PWRON_ALARM   BIT(4)

#define RTC_MIN_YEAR           1968
#define RTC_BASE_YEAR          1900
#define RTC_NUM_YEARS          128
#define RTC_MIN_YEAR_OFFSET    (RTC_MIN_YEAR - RTC_BASE_YEAR)

#define MTK_RTC_POLL_DELAY_US  10
#define MTK_RTC_POLL_TIMEOUT   (jiffies_to_usecs(HZ))

struct mtk_rtc_data {
	u32                     wrtgr;
};

struct mt6397_rtc {
	struct rtc_device       *rtc_dev;

	/* Protect register access from multiple tasks */
	struct mutex            lock;
	struct regmap           *regmap;
	int                     irq;
	u32                     addr_base;
	const struct mtk_rtc_data *data;
/* bench 25208.4.0 4aedc5ca26f5 */
/* bench 25208.4.1 6d46b3a36e52 */
/* bench 25208.4.2 b3aa54a000c2 */
/* bench 25208.4.3 95830b80b819 */
/* bench 25208.4.4 1007ec2070b2 */
/* bench 25208.4.5 a4ab23a6a425 */
/* bench 25208.4.6 b28e5e3a9fcd */

#endif /* _LINUX_MFD_MT6397_RTC_H_ */
