<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Courses</title>
    <link rel="stylesheet" href="app.css">
</head>

<body>
    <h1>Courses</h1>
    <img src="https://cdn.nerdschalk.com/wp-content/uploads/2021/04/large-class-room-a.png" alt="classroom image"
        width="1260" height="200">

    <br>
    <div class="aboutpara">
        <h2>VLSI Layout Design Course and Internship Using 45nm Technology</h2>
        <p> We offer VLSI courses for B.E/M.tech/Diploma students with Electronics/Electrical streams. <br>
            The courses are conducted at our centers in <strong style="color:#b20b1e"> RNSIT and JSSATE Engineering
                Colleges,
                Bengaluru</strong> on weekends.
        </p>

        <p> <strong style="color:#204054">Student Workshop and Faculty Development Program</strong>
            <br>
            We conduct on demand tools training and VLSI workshops for students and faculty. <br>
            This program can be requested by the college staff only.
        </p>
        <br>


        <table>
            <tr>
                <th class="topicshead">Topic</th>
                <th class="topicshead">Content</th>
            </tr>
            <tr>
                <td class="topics">Introduction to MOSFETs</td>
                <td>CMOS Basics: MOSFET Construction and Operation, Regions of Operation (Cut-off, Linear, Saturation),
                    Threshold Voltage IC Design Flow: Specification to GDS Fabrication: Wafer Fabrication, Oxidation,
                    Mask Generation, Photolithography, Diffusion, Ion-Implantation, Etching, Chemical Mechanical
                    Polishing</td>
            </tr>
            <tr>
                <td class="topics">Tool Introduction</td>
                <td>Schematics and Layouts Entry: Library Creation, Schematics and Layout Design, Bind-Keys Stick
                    Diagram: Euler's path, Area and Routing Optimization Techniques

                </td>
            </tr>
            <tr>
                <td class="topics">Custom Layouts</td>
                <td>Introduction to Basic Layout Concepts: Flat and Hierarchical Layouts
                    Quality Checks: LVS, DRC</td>
            </tr>
            <tr>
                <td class="topics">Standard Cell Layouts</td>
                <td>Concept of High Performance and High Density Library
                    Track Based Library Creation Concepts
                    ASIC Library Design: NOT, NAND, NOR, AND, OR, XOR, TG, AOI, OAI, ADDER, LATCH, D-FLOP</td>
            </tr>
            <tr>
                <td class="topics">Memory Layouts</td>
                <td>Introduction to Different Types of Memories
                    Sub-block Design and Layout: Bit-cell, R/W Circuit, Sense-amp, Row Decoder, Control Block, 1KB SRAM
                </td>
            </tr>
            <tr>
                <td class="topics">Analog Layouts</td>
                <td>Concept of Sheet Resistance
                    Layouts of Resistor, Capacitor, Op-amp, Matching, Shielding</td>
            </tr>
            <tr>
                <td class="topics">Quality Checks</td>
                <td>Design For Manufacturing Rules
                    DRC, LVS, EMIR, Antenna, Latch-up, Density, Proximity Effects</td>
            </tr>
            <tr>
                <td class="topics">Advanced Topics</td>
                <td>Short Channel Effects
                    STI, Finfet, Double Patterning, EUV</td>
            </tr>

        </table>





    </div>

</body>

</html>