
---------- Begin Simulation Statistics ----------
final_tick                                  810029750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211599                       # Simulator instruction rate (inst/s)
host_mem_usage                                2255728                       # Number of bytes of host memory used
host_op_rate                                   212706                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.30                       # Real time elapsed on the host
host_tick_rate                               78638195                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2179593                       # Number of instructions simulated
sim_ops                                       2191020                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000810                       # Number of seconds simulated
sim_ticks                                   810029750                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    53.847167                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits        77660                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups       144223                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.BTBMisses        66563                       # Number of BTB misses
system.cpu_cluster.cpus.branchPred.BTBMissesPct    46.152833                       # BTB Miss Percentage
system.cpu_cluster.cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect         2631                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted        73601                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits           20                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups        65775                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses        65755                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups       152291                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS         5289                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts        2179593                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps          2191020                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  1.486571                       # CPI: cycles per instruction
system.cpu_cluster.cpus.dcache.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 204905.017857                       # average HardPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.HardPFReq_avg_mshr_miss_latency::total 204905.017857                       # average HardPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     11474681                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_latency::total     11474681                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           56                       # number of HardPFReq MSHR misses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_misses::total           56                       # number of HardPFReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           18                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data       837874                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total       837874                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 46361.464968                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 46361.464968                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 45609.589041                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 45609.589041                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data       837717                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total       837717                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data      7278750                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total      7278750                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.000187                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data          157                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data           11                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data      6659000                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total      6659000                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data          146                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFReq_accesses::.cpu_cluster.cpus.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 71416.666667                       # average SoftPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFReq_avg_mshr_miss_latency::total 71416.666667                       # average SoftPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFReq_hits::.cpu_cluster.cpus.data           19                       # number of SoftPFReq hits
system.cpu_cluster.cpus.dcache.SoftPFReq_hits::total           19                       # number of SoftPFReq hits
system.cpu_cluster.cpus.dcache.SoftPFReq_miss_rate::.cpu_cluster.cpus.data     0.512821                       # miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_miss_rate::total     0.512821                       # miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_misses::.cpu_cluster.cpus.data           20                       # number of SoftPFReq misses
system.cpu_cluster.cpus.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_latency::.cpu_cluster.cpus.data       857000                       # number of SoftPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_latency::total       857000                       # number of SoftPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_misses::.cpu_cluster.cpus.data           12                       # number of SoftPFReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           18                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data       160648                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total       160648                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 120468.181818                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 120468.181818                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 123681.556196                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 123681.556196                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data       159988                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total       159988                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data     79509000                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total     79509000                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.004108                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.004108                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data          660                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total          660                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data          313                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total          313                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data     42917500                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total     42917500                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002160                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.002160                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data          347                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total          347                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data       998522                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total       998522                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 106227.356181                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 106227.356181                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 100560.851927                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 100560.851927                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data       997705                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total       997705                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data     86787750                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total     86787750                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.000818                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.000818                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data          817                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total          817                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data          324                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total          324                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data     49576500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total     49576500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.000494                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.000494                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data          493                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data       998561                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total       998561                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 103689.068100                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 103689.068100                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 99868.316832                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 204905.017857                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 110353.263815                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data       997724                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total       997724                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data     86787750                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total     86787750                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.000838                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.000838                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data          837                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total          837                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data          324                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total          324                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data     50433500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     11474681                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total     61908181                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.000506                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.000562                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data          505                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           56                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.prefetcher.num_hwpf_issued           74                       # number of hwpf issued
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit           34                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified          108                       # number of prefetch candidates identified
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage            4                       # number of prefetches not generated due to page crossing
system.cpu_cluster.cpus.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.replacements          305                       # number of replacements
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1022::2           21                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.avg_refs  1779.538324                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.data_accesses      7989337                       # Number of data accesses
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   225.613827                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.dcache.prefetcher    21.682854                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.881304                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.dcache.prefetcher     0.084699                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.966003                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1022           27                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1022     0.105469                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.sampled_refs          561                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.tag_accesses      7989337                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.tagsinuse   247.296680                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs       998321                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       152500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.writebacks::.writebacks          248                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total          248                       # number of writebacks
system.cpu_cluster.cpus.discardedOps             6589                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.fetch2.amo_instructions            0                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions       921362                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions       924996                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions       157472                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions            0                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst       319615                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total       319615                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 60171.846435                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 60171.846435                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 59922.303473                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 59922.303473                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst       319068                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total       319068                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst     32914000                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total     32914000                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.001711                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.001711                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst          547                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total          547                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst     32777500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total     32777500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.001711                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.001711                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst          547                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total          547                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst       319615                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total       319615                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 60171.846435                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 60171.846435                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 59922.303473                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 59922.303473                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst       319068                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total       319068                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst     32914000                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total     32914000                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.001711                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.001711                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst          547                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total          547                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst     32777500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total     32777500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.001711                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.001711                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst          547                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total          547                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst       319615                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total       319615                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 60171.846435                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 60171.846435                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 59922.303473                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 59922.303473                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst       319068                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total       319068                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst     32914000                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total     32914000                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.001711                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.001711                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst          547                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total          547                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst     32777500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total     32777500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.001711                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.001711                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst          547                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total          547                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.replacements          290                       # number of replacements
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.avg_refs   585.373626                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.data_accesses      2557466                       # Number of data accesses
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   230.465278                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.900255                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.900255                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.sampled_refs          546                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.tag_accesses      2557466                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.tagsinuse   230.465278                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs       319614                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        78500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.idleCycles             279691                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.672689                       # IPC: instructions per cycle
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.numCycles             3240119                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu       837377     38.22%     38.22% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult       142475      6.50%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     44.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd        64000      2.92%     47.64% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     47.64% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            2      0.00%     47.64% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt         3201      0.15%     47.79% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv         3200      0.15%     47.93% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc         6406      0.29%     48.23% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult        64000      2.92%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     51.15% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead       909620     41.52%     92.66% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite       160739      7.34%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total      2191020                       # Class of committed instruction
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.tickCycles            2960428                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls           11                       # Number of system calls
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data          347                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total          347                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 124225.290698                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 124225.290698                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 122975.290698                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 122975.290698                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.data            3                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data     42733500                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total     42733500                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data     0.991354                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.991354                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data          344                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total          344                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data     42303500                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total     42303500                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.991354                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.991354                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data          344                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total          344                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.inst          547                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data          158                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.dcache.prefetcher           56                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total          761                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.inst 66817.805383                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 72287.500000                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 248210.978261                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 80953.028617                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 65784.823285                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 71030.612245                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 246960.978261                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 79941.928000                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.inst           64                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data           58                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total          132                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.inst     32273000                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data      7228750                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     11417705                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total     50919455                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.inst     0.882998                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.632911                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.821429                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.826544                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.inst          483                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data          100                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.dcache.prefetcher           46                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          629                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.inst            2                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.data            2                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.inst     31642500                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data      6961000                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     11360205                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total     49963705                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.879342                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.620253                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.821429                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.821288                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.inst          481                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data           98                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           46                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total          625                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks          248                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total          248                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks          248                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total          248                       # number of WritebackDirty hits
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst          547                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data          505                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.dcache.prefetcher           56                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total         1108                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 66817.805383                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 112527.590090                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 248210.978261                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 96251.752312                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 65784.823285                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 111458.144796                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 246960.978261                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 95218.993808                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst           64                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data           61                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.dcache.prefetcher           10                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total          135                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst     32273000                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data     49962250                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     11417705                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total     93652955                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.882998                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.879208                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.821429                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.878159                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst          483                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data          444                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.dcache.prefetcher           46                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total          973                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data            2                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst     31642500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data     49264500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     11360205                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total     92267205                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.879342                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.875248                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.821429                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.874549                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst          481                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data          442                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           46                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total          969                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst          547                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data          505                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.dcache.prefetcher           56                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total         1108                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 66817.805383                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 112527.590090                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 248210.978261                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 96251.752312                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 65784.823285                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 111458.144796                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 246960.978261                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 95218.993808                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst           64                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data           61                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.dcache.prefetcher           10                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total          135                       # number of overall hits
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst     32273000                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data     49962250                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     11417705                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total     93652955                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.882998                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.879208                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.821429                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.878159                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst          483                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data          444                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.dcache.prefetcher           46                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total          973                       # number of overall misses
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.inst            2                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data            2                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst     31642500                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data     49264500                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     11360205                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total     92267205                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.879342                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.875248                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.821429                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.874549                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst          481                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data          442                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           46                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total          969                       # number of overall MSHR misses
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2           42                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2          644                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.avg_refs          1.736570                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.data_accesses        27944                       # Number of data accesses
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.inst   257.778003                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.data   346.386698                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.dcache.prefetcher    21.041464                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.inst     0.015734                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.data     0.021142                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.dcache.prefetcher     0.001284                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.038160                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022           46                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024          922                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.002808                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.056274                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.sampled_refs           968                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.tag_accesses         27944                       # Number of tag accesses
system.cpu_cluster.l2.tags.tagsinuse       625.206165                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs            1681                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle         77000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side         1427                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total         2810                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side        51776                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total        86720                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       497200                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       273498                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       280998                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples         1108                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.025271                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.157017                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0         1080     97.47%     97.47% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1           28      2.53%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::3            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::4            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total         1108                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests          606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests         1703                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu_cluster.toL2Bus.snoops                   0                       # Total snoops (count)
system.cpu_cluster.toL2Bus.trans_dist::ReadResp          760                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty          248                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanEvict          347                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq          347                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp          347                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq          761                       # Transaction distribution
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1680263.49                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               73210.08                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.inst::samples       241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.data::samples       219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.dcache.prefetcher::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    54460.08                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       38.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    38.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.17                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.30                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.cpu_cluster.cpus.inst     19041276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        19041276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.inst     19041276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.data     17303068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.dcache.prefetcher      1738208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             38082552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.inst     19041276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.data     17303068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.dcache.prefetcher      1738208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            38082552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          109                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   271.853211                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   180.716177                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   273.082772                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127           28     25.69%     25.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255           47     43.12%     68.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           10      9.17%     77.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            4      3.67%     81.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            2      1.83%     83.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            1      0.92%     84.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           12     11.01%     95.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.92%     96.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      3.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          109                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 30848                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  30848                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.cpu_cluster.cpus.inst        15424                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        15424                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.inst        15424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.data        14016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.dcache.prefetcher         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             30848                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.inst          241                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.data          219                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.dcache.prefetcher           22                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.inst     31634.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.data     89624.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.dcache.prefetcher    365250.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.inst        15424                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.data        14016                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.dcache.prefetcher         1408                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.inst 19041275.953136287630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.data 17303068.189779449254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.dcache.prefetcher 1738207.763356839539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.inst      7624000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.data     19627750                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.dcache.prefetcher      8035508                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1035                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.inst          241                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.data          219                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.dcache.prefetcher           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                482                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   76.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               21                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               60                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               33                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               74                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               19                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               33                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               58                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               5                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001102750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    448                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  482                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        482                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                76.76                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     370                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2410000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    809887000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               35287258                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    26249758                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             5807730                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy       44461710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           286.626436                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE       443000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF      3900000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    690548750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN      8395250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      9239250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN     97503500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy              324960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy        3223680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2220540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       166283940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             232175940                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           796412500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy             8914230                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                  378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      102024300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           408.114548                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      8239000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    349608000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    207672250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT      5691750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    223738750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             3635040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       79745760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                1220940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        98815980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             330584925                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           779931500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1666244.86                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               49225.31                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.inst::samples       239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.data::samples       223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.dcache.prefetcher::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    30475.31                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       38.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    38.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.30                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.cpu_cluster.cpus.inst     18883257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        18883257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.inst     18883257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.data     17619106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.dcache.prefetcher      1896227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             38398590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.inst     18883257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.data     17619106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.dcache.prefetcher      1896227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            38398590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          109                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   270.091743                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   183.829998                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   265.506139                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127           24     22.02%     22.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           44     40.37%     62.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           18     16.51%     78.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            5      4.59%     83.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            1      0.92%     84.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            1      0.92%     85.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           10      9.17%     94.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            4      3.67%     98.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      1.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          109                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 31104                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  31104                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.cpu_cluster.cpus.inst        15296                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15296                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.inst        15296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.data        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.dcache.prefetcher         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             31104                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.inst          239                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.data          223                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.dcache.prefetcher           24                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.inst     32153.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.data     65085.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.dcache.prefetcher     71864.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.inst        15296                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.data        14272                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.dcache.prefetcher         1536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.inst 18883257.065558392555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.data 17619105.964935239404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.dcache.prefetcher 1896226.650934734149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.inst      7684750                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.data     14514000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.dcache.prefetcher      1724751                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1026                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.inst          239                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.data          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.dcache.prefetcher           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                486                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   76.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               29                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               58                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    461                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  486                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        486                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                76.13                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     370                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2430000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    809795000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               23923501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    14811001                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             5628180                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy       42964320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           286.368353                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE       364000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF      3900000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    689881500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN     12819000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      8846250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN     94219000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy              293280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy        4923840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       166123740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             231966885                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           796713500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy             7143240                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                  435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy       70300380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           359.484463                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      4386000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     10920000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    472797500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    162064493                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT      5686250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    154175507                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2048160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  220110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       62233440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                1242360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       121755000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             291193110                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           786354500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls0.port          964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls1.port          972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total         1936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls0.port        30848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls1.port        31104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total        61952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED    810029750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              574264                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              587280                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5123991                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 968                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           968                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                624                       # Transaction distribution
system.membus.trans_dist::ReadExReq               344                       # Transaction distribution
system.membus.trans_dist::ReadExResp              344                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           624                       # Transaction distribution
system.voltage_domain.voltage                3.300000                       # Voltage in Volts

---------- End Simulation Statistics   ----------
