{"top":"global.CounterLoad2_COUT",
"namespaces":{
  "global":{
    "modules":{
      "Add2_cout":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]],
          ["COUT","Bit"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "coreir_add3_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",3]}
          }
        },
        "connections":[
          ["coreir_add3_inst0.in0.2","bit_const_0_None.out"],
          ["coreir_add3_inst0.in1.2","bit_const_0_None.out"],
          ["self.I0","coreir_add3_inst0.in0.0:2"],
          ["self.I1","coreir_add3_inst0.in1.0:2"],
          ["self.O","coreir_add3_inst0.out.0:2"],
          ["self.COUT","coreir_add3_inst0.out.2"]
        ]
      },
      "CounterLoad2_COUT":{
        "type":["Record",[
          ["DATA",["Array",2,"BitIn"]],
          ["LOAD","BitIn"],
          ["O",["Array",2,"Bit"]],
          ["COUT","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Add2_cout_inst0":{
            "modref":"global.Add2_cout"
          },
          "Mux2x2_inst0":{
            "modref":"global.Mux2x2"
          },
          "Register2_inst0":{
            "modref":"global.Register2"
          },
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          }
        },
        "connections":[
          ["self.COUT","Add2_cout_inst0.COUT"],
          ["Register2_inst0.O","Add2_cout_inst0.I0"],
          ["const_1_2.out","Add2_cout_inst0.I1"],
          ["Mux2x2_inst0.I0","Add2_cout_inst0.O"],
          ["self.DATA","Mux2x2_inst0.I1"],
          ["Register2_inst0.I","Mux2x2_inst0.O"],
          ["self.LOAD","Mux2x2_inst0.S"],
          ["self.CLK","Register2_inst0.CLK"],
          ["self.O","Register2_inst0.O"]
        ]
      },
      "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.CLK","reg_P_inst0.clk"],
          ["self.I","reg_P_inst0.in.0"],
          ["self.O","reg_P_inst0.out.0"]
        ]
      },
      "Mux2x2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x2_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x2_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x2_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x2_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x2_inst0.out"]
        ]
      },
      "Register2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst1":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          }
        },
        "connections":[
          ["self.CLK","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0.CLK"],
          ["self.I.0","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0.I"],
          ["self.O.0","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0.O"],
          ["self.CLK","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst1.CLK"],
          ["self.I.1","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst1.I"],
          ["self.O.1","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst1.O"]
        ]
      }
    }
  }
}
}
