// Seed: 1495850295
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_4 == id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5
    , id_19,
    input wand id_6,
    output wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    output tri id_12,
    output tri1 id_13,
    input tri id_14,
    output supply1 id_15,
    input tri id_16,
    input uwire id_17
);
  always begin : LABEL_0
    id_0 = 1;
  end
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  wire id_20;
endmodule
