Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 22 13:32:32 2022
| Host         : PF2B54TC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                           Enable Signal                           |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/Ethernet_to_parallel_0/U0/clock_pulse |                                                                   |                                                                   |                1 |              1 |         1.00 |
|  RX_plus_0_IBUF                                   |                                                                   |                                                                   |                1 |              2 |         2.00 |
|  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse |                                                                   |                                                                   |                1 |              2 |         2.00 |
|  design_1_i/Ethernet_to_parallel_0/U0/clock_pulse |                                                                   | design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1               |                                                                   |                                                                   |                1 |              4 |         4.00 |
|  RX_plus_0_IBUF                                   | design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_1_n_0 | design_1_i/Ethernet_to_parallel_0/U0/clock_preamble_latch_i_2_n_0 |                1 |              5 |         5.00 |
+---------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


