Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xa6slx4-3-csg225

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/VirtualBox_Box/synthesizer/xise/synthesizer/src/ram.v" into library work
Parsing module <ram>.
WARNING:HDLCompiler:751 - "/home/ise/VirtualBox_Box/synthesizer/xise/synthesizer/src/ram.v" Line 23: Redeclaration of ansi port data_read is not allowed
Parsing module <audio_pulse>.
Parsing module <async_fsm>.
Analyzing Verilog file "/home/ise/VirtualBox_Box/synthesizer/xise/synthesizer/src/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <ram>.

Elaborating module <audio_pulse>.

Elaborating module <async_fsm>.
WARNING:HDLCompiler:413 - "/home/ise/VirtualBox_Box/synthesizer/xise/synthesizer/src/top.v" Line 28: Result of 16-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/VirtualBox_Box/synthesizer/xise/synthesizer/src/top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <ram>.
    Related source file is "/home/ise/VirtualBox_Box/synthesizer/xise/synthesizer/src/ram.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <WR>.
    Found 20-bit register for signal <addr>.
    Found 16-bit register for signal <data_read>.
    Found 20-bit adder for signal <addr[19]_GND_2_o_add_6_OUT> created at line 41.
    Found 1-bit tristate buffer for signal <MemDB<15>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<14>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<13>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<12>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<11>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<10>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<9>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<8>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<7>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<6>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<5>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<4>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<3>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<2>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<1>> created at line 24
    Found 1-bit tristate buffer for signal <MemDB<0>> created at line 24
    Found 20-bit comparator lessequal for signal <n0022> created at line 38
    WARNING:Xst:2404 -  FFs/Latches <CS<0:0>> (without init value) have a constant value of 1 in block <ram>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <ram> synthesized.

Synthesizing Unit <audio_pulse>.
    Related source file is "/home/ise/VirtualBox_Box/synthesizer/xise/synthesizer/src/ram.v".
    Found 27-bit register for signal <count>.
    Found 1-bit register for signal <pulse_out>.
    Found 27-bit adder for signal <count[26]_GND_19_o_add_2_OUT> created at line 58.
    Found 27-bit comparator greater for signal <n0000> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <audio_pulse> synthesized.

Synthesizing Unit <async_fsm>.
    Related source file is "/home/ise/VirtualBox_Box/synthesizer/xise/synthesizer/src/ram.v".
    Found 3-bit register for signal <cycle_count>.
    Found 2-bit register for signal <current>.
    Found finite state machine <FSM_0> for signal <current>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cycle_count[2]_GND_20_o_add_3_OUT> created at line 92.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <async_fsm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 20-bit adder                                          : 1
 27-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 16-bit register                                       : 1
 20-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 2
 20-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <data_read_8> of sequential type is unconnected in block <ram_>.
WARNING:Xst:2677 - Node <data_read_9> of sequential type is unconnected in block <ram_>.
WARNING:Xst:2677 - Node <data_read_10> of sequential type is unconnected in block <ram_>.
WARNING:Xst:2677 - Node <data_read_11> of sequential type is unconnected in block <ram_>.
WARNING:Xst:2677 - Node <data_read_12> of sequential type is unconnected in block <ram_>.
WARNING:Xst:2677 - Node <data_read_13> of sequential type is unconnected in block <ram_>.
WARNING:Xst:2677 - Node <data_read_14> of sequential type is unconnected in block <ram_>.
WARNING:Xst:2677 - Node <data_read_15> of sequential type is unconnected in block <ram_>.

Synthesizing (advanced) Unit <async_fsm>.
The following registers are absorbed into counter <cycle_count>: 1 register on signal <cycle_count>.
Unit <async_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <audio_pulse>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <audio_pulse> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
Unit <ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 20-bit up counter                                     : 1
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 2
 20-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ram_/FSM_0> on signal <current[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:2677 - Node <ram_/data_read_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ram_/data_read_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ram_/data_read_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ram_/data_read_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ram_/data_read_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ram_/data_read_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ram_/data_read_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ram_/data_read_8> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...
WARNING:Xst:1710 - FF/Latch <ram_/_audio_pulse/pulse_out> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/_audio_pulse/count_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_/addr_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 2
#      LUT6                        : 1
# FlipFlops/Latches                : 14
#      FD                          : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 8
#      IOBUF                       : 8
#      OBUF                        : 38
#      OBUFT                       : 8

Device utilization summary:
---------------------------

Selected Device : xa6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of   4800     0%  
 Number of Slice LUTs:                    9  out of   2400     0%  
    Number used as Logic:                 9  out of   2400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      9
   Number with an unused Flip Flop:       3  out of      9    33%  
   Number with an unused LUT:             0  out of      9     0%  
   Number of fully used LUT-FF pairs:     6  out of      9    66%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  63  out of    132    47%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.747ns (Maximum Frequency: 572.328MHz)
   Minimum input arrival time before clock: 1.940ns
   Maximum output required time after clock: 4.844ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.747ns (frequency: 572.328MHz)
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Delay:               1.747ns (Levels of Logic = 1)
  Source:            ram_/async/cycle_count_2 (FF)
  Destination:       ram_/async/current_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ram_/async/cycle_count_2 to ram_/async/current_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  ram_/async/cycle_count_2 (ram_/async/cycle_count_2)
     LUT6:I1->O            1   0.203   0.000  ram_/async/current_FSM_FFd1-In1 (ram_/async/current_FSM_FFd1-In)
     FD:D                      0.102          ram_/async/current_FSM_FFd1
    ----------------------------------------
    Total                      1.747ns (0.752ns logic, 0.995ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            sw<0> (PAD)
  Destination:       ram_/WR (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to ram_/WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  sw_0_IBUF (sw_0_IBUF)
     FD:D                      0.102          ram_/WR
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 31
-------------------------------------------------------------------------
Offset:              4.844ns (Levels of Logic = 2)
  Source:            ram_/WR (FF)
  Destination:       MemDB<15> (PAD)
  Source Clock:      clk rising

  Data Path: ram_/WR to MemDB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  ram_/WR (ram_/WR)
     INV:I->O             16   0.206   1.004  ram_/WR_inv1_INV_0 (ram_/WR_inv)
     OBUFT:T->O                2.571          MemDB_15_OBUFT (MemDB<15>)
    ----------------------------------------
    Total                      4.844ns (3.224ns logic, 1.620ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       MemDB<0> (PAD)

  Data Path: sw<0> to MemDB<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  sw_0_IBUF (sw_0_IBUF)
     IOBUF:I->IO               2.571          MemDB_0_IOBUF (MemDB<0>)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.747|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 18.79 secs
 
--> 


Total memory usage is 481848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :    0 (   0 filtered)

