

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Thu Mar 17 18:48:03 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        bans3hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       11|  40.000 ns|  0.110 us|    4|   11|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 5 20 
5 --> 28 27 20 6 10 14 21 24 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 20 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 20 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 20 
19 --> 20 
20 --> 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 20 
27 --> 20 
28 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10" [src/ban_s3.cpp:74]   --->   Operation 29 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9" [src/ban_s3.cpp:74]   --->   Operation 30 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [src/ban_s3.cpp:74]   --->   Operation 31 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [src/ban_s3.cpp:74]   --->   Operation 32 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [src/ban_s3.cpp:74]   --->   Operation 33 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_4" [src/ban_s3.cpp:22]   --->   Operation 34 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln22 = icmp_eq  i32 %c_p, i32 0" [src/ban_s3.cpp:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZNK3BaneqEf.exit.thread, void" [src/ban_s3.cpp:22]   --->   Operation 36 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [src/ban_s3.cpp:22]   --->   Operation 37 'partselect' 'trunc_ln22_s' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_s" [src/ban_s3.cpp:22]   --->   Operation 38 'bitcast' 'bitcast_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %bitcast_ln22, i32 0" [src/ban_s3.cpp:22]   --->   Operation 39 'fcmp' 'tmp_19' <Predicate = (icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 55, i32 62" [src/ban_s3.cpp:22]   --->   Operation 40 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 32, i32 54" [src/ban_s3.cpp:22]   --->   Operation 41 'partselect' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln22_7 = icmp_ne  i8 %tmp_s, i8 255" [src/ban_s3.cpp:22]   --->   Operation 42 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.05ns)   --->   "%icmp_ln22_8 = icmp_eq  i23 %trunc_ln22_5, i23 0" [src/ban_s3.cpp:22]   --->   Operation 43 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22 = or i1 %icmp_ln22_8, i1 %icmp_ln22_7" [src/ban_s3.cpp:22]   --->   Operation 44 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %bitcast_ln22, i32 0" [src/ban_s3.cpp:22]   --->   Operation 45 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %or_ln22, i1 %tmp_19" [src/ban_s3.cpp:22]   --->   Operation 46 'and' 'and_ln22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %_ZNK3BaneqEf.exit.thread, void" [src/ban_s3.cpp:22]   --->   Operation 47 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:22]   --->   Operation 48 'partselect' 'trunc_ln22_6' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %trunc_ln22_6" [src/ban_s3.cpp:22]   --->   Operation 49 'bitcast' 'bitcast_ln22_2' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %bitcast_ln22_2, i32 0" [src/ban_s3.cpp:22]   --->   Operation 50 'fcmp' 'tmp_21' <Predicate = (and_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 87, i32 94" [src/ban_s3.cpp:22]   --->   Operation 51 'partselect' 'tmp_20' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 64, i32 86" [src/ban_s3.cpp:22]   --->   Operation 52 'partselect' 'trunc_ln22_7' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.84ns)   --->   "%icmp_ln22_9 = icmp_ne  i8 %tmp_20, i8 255" [src/ban_s3.cpp:22]   --->   Operation 53 'icmp' 'icmp_ln22_9' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.05ns)   --->   "%icmp_ln22_10 = icmp_eq  i23 %trunc_ln22_7, i23 0" [src/ban_s3.cpp:22]   --->   Operation 54 'icmp' 'icmp_ln22_10' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_5)   --->   "%or_ln22_3 = or i1 %icmp_ln22_10, i1 %icmp_ln22_9" [src/ban_s3.cpp:22]   --->   Operation 55 'or' 'or_ln22_3' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %bitcast_ln22_2, i32 0" [src/ban_s3.cpp:22]   --->   Operation 56 'fcmp' 'tmp_21' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_5 = and i1 %or_ln22_3, i1 %tmp_21" [src/ban_s3.cpp:22]   --->   Operation 57 'and' 'and_ln22_5' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_5, void %_ZNK3BaneqEf.exit.thread, void %_ZNK3BaneqEf.exit" [src/ban_s3.cpp:22]   --->   Operation 58 'br' 'br_ln22' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln77 = br void %_ZNK3BaneqEf.exit._crit_edge" [src/ban_s3.cpp:77]   --->   Operation 59 'br' 'br_ln77' <Predicate = (!and_ln22_5) | (!and_ln22) | (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [src/ban_s3.cpp:22]   --->   Operation 60 'partselect' 'trunc_ln22_8' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %trunc_ln22_8" [src/ban_s3.cpp:22]   --->   Operation 61 'bitcast' 'bitcast_ln22_3' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 62 'fcmp' 'tmp_23' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.83>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 119, i32 126" [src/ban_s3.cpp:22]   --->   Operation 63 'partselect' 'tmp_22' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 96, i32 118" [src/ban_s3.cpp:22]   --->   Operation 64 'partselect' 'trunc_ln22_9' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.84ns)   --->   "%icmp_ln22_11 = icmp_ne  i8 %tmp_22, i8 255" [src/ban_s3.cpp:22]   --->   Operation 65 'icmp' 'icmp_ln22_11' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.05ns)   --->   "%icmp_ln22_12 = icmp_eq  i23 %trunc_ln22_9, i23 0" [src/ban_s3.cpp:22]   --->   Operation 66 'icmp' 'icmp_ln22_12' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_6)   --->   "%or_ln22_4 = or i1 %icmp_ln22_12, i1 %icmp_ln22_11" [src/ban_s3.cpp:22]   --->   Operation 67 'or' 'or_ln22_4' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 68 'fcmp' 'tmp_23' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_6 = and i1 %or_ln22_4, i1 %tmp_23" [src/ban_s3.cpp:22]   --->   Operation 69 'and' 'and_ln22_6' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.77ns)   --->   "%br_ln77 = br i1 %and_ln22_6, void %_ZNK3BaneqEf.exit._crit_edge, void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:77]   --->   Operation 70 'br' 'br_ln77' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.77>
ST_4 : Operation 71 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_oeq  i32 %p_read_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 71 'fcmp' 'tmp_25' <Predicate = (!and_ln22_6) | (!and_ln22_5) | (!and_ln22) | (!icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %p_read_2, i32 0" [src/ban_s3.cpp:22]   --->   Operation 72 'fcmp' 'tmp_27' <Predicate = (!and_ln22_6) | (!and_ln22_5) | (!and_ln22) | (!icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %p_read, i32 0" [src/ban_s3.cpp:22]   --->   Operation 73 'fcmp' 'tmp_29' <Predicate = (!and_ln22_6) | (!and_ln22_5) | (!and_ln22) | (!icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 74 [1/1] (0.99ns)   --->   "%icmp_ln22_4 = icmp_eq  i32 %b_p_read_1, i32 0" [src/ban_s3.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %p_read_3" [src/ban_s3.cpp:22]   --->   Operation 75 'bitcast' 'bitcast_ln22_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_4, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 76 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %bitcast_ln22_4" [src/ban_s3.cpp:22]   --->   Operation 77 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.84ns)   --->   "%icmp_ln22_13 = icmp_ne  i8 %tmp_24, i8 255" [src/ban_s3.cpp:22]   --->   Operation 78 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.05ns)   --->   "%icmp_ln22_14 = icmp_eq  i23 %trunc_ln22_1, i23 0" [src/ban_s3.cpp:22]   --->   Operation 79 'icmp' 'icmp_ln22_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%or_ln22_5 = or i1 %icmp_ln22_14, i1 %icmp_ln22_13" [src/ban_s3.cpp:22]   --->   Operation 80 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_oeq  i32 %p_read_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 81 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%and_ln22_7 = and i1 %or_ln22_5, i1 %tmp_25" [src/ban_s3.cpp:22]   --->   Operation 82 'and' 'and_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %p_read_2" [src/ban_s3.cpp:22]   --->   Operation 83 'bitcast' 'bitcast_ln22_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_5, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 84 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %bitcast_ln22_5" [src/ban_s3.cpp:22]   --->   Operation 85 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.84ns)   --->   "%icmp_ln22_15 = icmp_ne  i8 %tmp_26, i8 255" [src/ban_s3.cpp:22]   --->   Operation 86 'icmp' 'icmp_ln22_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.05ns)   --->   "%icmp_ln22_16 = icmp_eq  i23 %trunc_ln22_2, i23 0" [src/ban_s3.cpp:22]   --->   Operation 87 'icmp' 'icmp_ln22_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%or_ln22_6 = or i1 %icmp_ln22_16, i1 %icmp_ln22_15" [src/ban_s3.cpp:22]   --->   Operation 88 'or' 'or_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %p_read_2, i32 0" [src/ban_s3.cpp:22]   --->   Operation 89 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%and_ln22_8 = and i1 %or_ln22_6, i1 %tmp_27" [src/ban_s3.cpp:22]   --->   Operation 90 'and' 'and_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %p_read" [src/ban_s3.cpp:22]   --->   Operation 91 'bitcast' 'bitcast_ln22_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_6, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 92 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i32 %bitcast_ln22_6" [src/ban_s3.cpp:22]   --->   Operation 93 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.84ns)   --->   "%icmp_ln22_17 = icmp_ne  i8 %tmp_28, i8 255" [src/ban_s3.cpp:22]   --->   Operation 94 'icmp' 'icmp_ln22_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.05ns)   --->   "%icmp_ln22_18 = icmp_eq  i23 %trunc_ln22_3, i23 0" [src/ban_s3.cpp:22]   --->   Operation 95 'icmp' 'icmp_ln22_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%or_ln22_7 = or i1 %icmp_ln22_18, i1 %icmp_ln22_17" [src/ban_s3.cpp:22]   --->   Operation 96 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %p_read, i32 0" [src/ban_s3.cpp:22]   --->   Operation 97 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%and_ln22_9 = and i1 %or_ln22_7, i1 %tmp_29" [src/ban_s3.cpp:22]   --->   Operation 98 'and' 'and_ln22_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln80_1 = and i1 %icmp_ln22_4, i1 %and_ln22_7" [src/ban_s3.cpp:80]   --->   Operation 99 'and' 'and_ln80_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln80_2 = and i1 %and_ln22_8, i1 %and_ln22_9" [src/ban_s3.cpp:80]   --->   Operation 100 'and' 'and_ln80_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %and_ln80_2, i1 %and_ln80_1" [src/ban_s3.cpp:80]   --->   Operation 101 'and' 'and_ln80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln80, void %_ZNK3BaneqEf.12.exit._crit_edge, void" [src/ban_s3.cpp:22]   --->   Operation 102 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %c_p, i32 %b_p_read_1" [src/ban_s3.cpp:83]   --->   Operation 103 'sub' 'diff_p' <Predicate = (!and_ln80)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.99ns)   --->   "%icmp_ln86 = icmp_sgt  i32 %diff_p, i32 2" [src/ban_s3.cpp:86]   --->   Operation 104 'icmp' 'icmp_ln86' <Predicate = (!and_ln80)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [src/ban_s3.cpp:86]   --->   Operation 105 'br' 'br_ln86' <Predicate = (!and_ln80)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.99ns)   --->   "%icmp_ln89 = icmp_slt  i32 %diff_p, i32 4294967294" [src/ban_s3.cpp:89]   --->   Operation 106 'icmp' 'icmp_ln89' <Predicate = (!and_ln80 & !icmp_ln86)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.77ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:89]   --->   Operation 107 'br' 'br_ln89' <Predicate = (!and_ln80 & !icmp_ln86)> <Delay = 0.77>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [src/ban_s3.cpp:93]   --->   Operation 108 'bitselect' 'tmp_2' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [src/ban_s3.cpp:64]   --->   Operation 109 'partselect' 'trunc_ln2' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %trunc_ln2" [src/ban_s3.cpp:64]   --->   Operation 110 'bitcast' 'bitcast_ln64' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_2, void, void" [src/ban_s3.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:51]   --->   Operation 112 'partselect' 'trunc_ln3' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln3" [src/ban_s3.cpp:51]   --->   Operation 113 'bitcast' 'bitcast_ln51' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [src/ban_s3.cpp:51]   --->   Operation 114 'partselect' 'trunc_ln51_1' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %trunc_ln51_1" [src/ban_s3.cpp:51]   --->   Operation 115 'bitcast' 'bitcast_ln51_1' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.58ns)   --->   "%switch_ln53 = switch i32 %diff_p, void, i32 1, void, i32 2, void" [src/ban_s3.cpp:53]   --->   Operation 116 'switch' 'switch_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.58>
ST_5 : Operation 117 [4/4] (6.84ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_3" [src/ban_s3.cpp:64]   --->   Operation 117 'fadd' 'add17_i1' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2)> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.99ns)   --->   "%icmp_ln53 = icmp_eq  i32 %diff_p, i32 4294967294" [src/ban_s3.cpp:53]   --->   Operation 118 'icmp' 'icmp_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.42ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit" [src/ban_s3.cpp:53]   --->   Operation 119 'br' 'br_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 0.42>
ST_5 : Operation 120 [4/4] (6.84ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_2" [src/ban_s3.cpp:55]   --->   Operation 120 'fadd' 'add_i' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2 & !icmp_ln53)> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 7> <Delay = 6.84>
ST_6 : Operation 121 [4/4] (6.84ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_3" [src/ban_s3.cpp:60]   --->   Operation 121 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 8> <Delay = 6.43>
ST_7 : Operation 122 [3/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_3" [src/ban_s3.cpp:60]   --->   Operation 122 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 9> <Delay = 6.43>
ST_8 : Operation 123 [2/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_3" [src/ban_s3.cpp:60]   --->   Operation 123 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 10> <Delay = 6.43>
ST_9 : Operation 124 [1/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_3" [src/ban_s3.cpp:60]   --->   Operation 124 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.77ns)   --->   "%br_ln61 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:61]   --->   Operation 125 'br' 'br_ln61' <Predicate = true> <Delay = 0.77>

State 10 <SV = 7> <Delay = 6.84>
ST_10 : Operation 126 [4/4] (6.84ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_3" [src/ban_s3.cpp:55]   --->   Operation 126 'fadd' 'add_i1' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [4/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [src/ban_s3.cpp:56]   --->   Operation 127 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.43>
ST_11 : Operation 128 [3/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_3" [src/ban_s3.cpp:55]   --->   Operation 128 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [3/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [src/ban_s3.cpp:56]   --->   Operation 129 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 130 [2/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_3" [src/ban_s3.cpp:55]   --->   Operation 130 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [2/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [src/ban_s3.cpp:56]   --->   Operation 131 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 132 [1/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_3" [src/ban_s3.cpp:55]   --->   Operation 132 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [src/ban_s3.cpp:56]   --->   Operation 133 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.77ns)   --->   "%br_ln57 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:57]   --->   Operation 134 'br' 'br_ln57' <Predicate = true> <Delay = 0.77>

State 14 <SV = 5> <Delay = 6.84>
ST_14 : Operation 135 [3/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_3" [src/ban_s3.cpp:64]   --->   Operation 135 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [4/4] (6.84ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [src/ban_s3.cpp:65]   --->   Operation 136 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 6.84>
ST_15 : Operation 137 [2/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_3" [src/ban_s3.cpp:64]   --->   Operation 137 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [3/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [src/ban_s3.cpp:65]   --->   Operation 138 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [4/4] (6.84ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [src/ban_s3.cpp:66]   --->   Operation 139 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 6.43>
ST_16 : Operation 140 [1/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_3" [src/ban_s3.cpp:64]   --->   Operation 140 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [2/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [src/ban_s3.cpp:65]   --->   Operation 141 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [3/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [src/ban_s3.cpp:66]   --->   Operation 142 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 6.43>
ST_17 : Operation 143 [1/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [src/ban_s3.cpp:65]   --->   Operation 143 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [2/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [src/ban_s3.cpp:66]   --->   Operation 144 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [2/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %add17_i1, i32 0" [src/ban_s3.cpp:27]   --->   Operation 145 'fcmp' 'tmp_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.43>
ST_18 : Operation 146 [1/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [src/ban_s3.cpp:66]   --->   Operation 146 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %add17_i1" [src/ban_s3.cpp:27]   --->   Operation 147 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [src/ban_s3.cpp:27]   --->   Operation 148 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [src/ban_s3.cpp:27]   --->   Operation 149 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp, i8 255" [src/ban_s3.cpp:27]   --->   Operation 150 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (1.05ns)   --->   "%icmp_ln27_3 = icmp_eq  i23 %trunc_ln27, i23 0" [src/ban_s3.cpp:27]   --->   Operation 151 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_3, i1 %icmp_ln27" [src/ban_s3.cpp:27]   --->   Operation 152 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %add17_i1, i32 0" [src/ban_s3.cpp:27]   --->   Operation 153 'fcmp' 'tmp_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_30" [src/ban_s3.cpp:27]   --->   Operation 154 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.77ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_ZN3Ban4_sumERKS_S1_i.6.40.exit, void" [src/ban_s3.cpp:27]   --->   Operation 155 'br' 'br_ln27' <Predicate = true> <Delay = 0.77>
ST_18 : Operation 156 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %add22_i1, i32 0" [src/ban_s3.cpp:30]   --->   Operation 156 'fcmp' 'tmp_32' <Predicate = (and_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 3.06>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %add22_i1" [src/ban_s3.cpp:30]   --->   Operation 157 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [src/ban_s3.cpp:30]   --->   Operation 158 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [src/ban_s3.cpp:30]   --->   Operation 159 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.84ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_31, i8 255" [src/ban_s3.cpp:30]   --->   Operation 160 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (1.05ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30, i23 0" [src/ban_s3.cpp:30]   --->   Operation 161 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_3, i1 %icmp_ln30" [src/ban_s3.cpp:30]   --->   Operation 162 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %add22_i1, i32 0" [src/ban_s3.cpp:30]   --->   Operation 163 'fcmp' 'tmp_32' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_32" [src/ban_s3.cpp:30]   --->   Operation 164 'and' 'and_ln30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void" [src/ban_s3.cpp:30]   --->   Operation 165 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (1.01ns)   --->   "%c_p_4 = add i32 %c_p, i32 4294967295" [src/ban_s3.cpp:34]   --->   Operation 166 'add' 'c_p_4' <Predicate = (!and_ln30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [1/1] (0.77ns)   --->   "%br_ln35 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:35]   --->   Operation 167 'br' 'br_ln35' <Predicate = (!and_ln30)> <Delay = 0.77>
ST_19 : Operation 168 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_oeq  i32 %add27_i1, i32 0" [src/ban_s3.cpp:38]   --->   Operation 168 'fcmp' 'tmp_34' <Predicate = (and_ln30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.20>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %add27_i1" [src/ban_s3.cpp:38]   --->   Operation 169 'bitcast' 'bitcast_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [src/ban_s3.cpp:38]   --->   Operation 170 'partselect' 'tmp_33' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [src/ban_s3.cpp:38]   --->   Operation 171 'trunc' 'trunc_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.84ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_33, i8 255" [src/ban_s3.cpp:38]   --->   Operation 172 'icmp' 'icmp_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (1.05ns)   --->   "%icmp_ln38_3 = icmp_eq  i23 %trunc_ln38, i23 0" [src/ban_s3.cpp:38]   --->   Operation 173 'icmp' 'icmp_ln38_3' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_3, i1 %icmp_ln38" [src/ban_s3.cpp:38]   --->   Operation 174 'or' 'or_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_oeq  i32 %add27_i1, i32 0" [src/ban_s3.cpp:38]   --->   Operation 175 'fcmp' 'tmp_34' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_34" [src/ban_s3.cpp:38]   --->   Operation 176 'and' 'and_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (1.01ns)   --->   "%c_p_3 = add i32 %c_p, i32 4294967294" [src/ban_s3.cpp:41]   --->   Operation 177 'add' 'c_p_3' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.44ns)   --->   "%select_ln38 = select i1 %and_ln38, i32 %add17_i1, i32 %add27_i1" [src/ban_s3.cpp:38]   --->   Operation 178 'select' 'select_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.44ns)   --->   "%select_ln38_6 = select i1 %and_ln38, i32 %add27_i1, i32 0" [src/ban_s3.cpp:38]   --->   Operation 179 'select' 'select_ln38_6' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.44ns)   --->   "%select_ln38_7 = select i1 %and_ln38, i32 0, i32 %c_p_3" [src/ban_s3.cpp:38]   --->   Operation 180 'select' 'select_ln38_7' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.77ns)   --->   "%br_ln38 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:38]   --->   Operation 181 'br' 'br_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.77>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %p_read_2, void, i32 %add_i, void" [src/ban_s3.cpp:74]   --->   Operation 182 'phi' 'agg_result_1_1_0' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 0.00>
ST_20 : Operation 183 [1/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [src/ban_s3.cpp:60]   --->   Operation 183 'fadd' 'storemerge' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (0.77ns)   --->   "%br_ln94 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:94]   --->   Operation 184 'br' 'br_ln94' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 0.77>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %bitcast_ln81, void, i32 %bitcast_ln87, void, i32 %p_read_3, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit, i32 %add17_i1, void, i32 %add22_i1, void, i32 %bitcast_ln64, void, i32 %bitcast_ln64, void, i32 %p_read_3, void %_ZNK3BaneqEf.exit, i32 %p_read_3, void, i32 %select_ln38, void" [src/ban_s3.cpp:81]   --->   Operation 185 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %bitcast_ln81_1, void, i32 %bitcast_ln87_1, void, i32 %agg_result_1_1_0, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit, i32 %add22_i1, void, i32 %add27_i1, void, i32 %bitcast_ln51, void, i32 %add_i1, void, i32 %p_read_2, void %_ZNK3BaneqEf.exit, i32 %p_read_2, void, i32 %add22_i1, void" [src/ban_s3.cpp:81]   --->   Operation 186 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %bitcast_ln81_2, void, i32 %bitcast_ln87_2, void, i32 %storemerge, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit, i32 %add27_i1, void, i32 0, void, i32 %add12_i1, void, i32 %add7_i1, void, i32 %p_read, void %_ZNK3BaneqEf.exit, i32 %p_read, void, i32 %select_ln38_6, void" [src/ban_s3.cpp:81]   --->   Operation 187 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %c_p, void, i32 %c_p, void, i32 %b_p_read_1, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit, i32 %c_p, void, i32 %c_p_4, void, i32 %c_p, void, i32 %c_p, void, i32 %b_p_read_1, void %_ZNK3BaneqEf.exit, i32 %b_p_read_1, void, i32 %select_ln38_7, void"   --->   Operation 188 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [src/ban_s3.cpp:97]   --->   Operation 189 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [src/ban_s3.cpp:97]   --->   Operation 190 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [src/ban_s3.cpp:97]   --->   Operation 191 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [src/ban_s3.cpp:97]   --->   Operation 192 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln97 = ret i128 %mrv_3" [src/ban_s3.cpp:97]   --->   Operation 193 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 6.43>
ST_21 : Operation 194 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_2" [src/ban_s3.cpp:55]   --->   Operation 194 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 6.43>
ST_22 : Operation 195 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_2" [src/ban_s3.cpp:55]   --->   Operation 195 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 6.43>
ST_23 : Operation 196 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_2" [src/ban_s3.cpp:55]   --->   Operation 196 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:56]   --->   Operation 197 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln4" [src/ban_s3.cpp:56]   --->   Operation 198 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.42ns)   --->   "%br_ln57 = br void %_ZN3Ban4_sumERKS_S1_i.9.43.exit" [src/ban_s3.cpp:57]   --->   Operation 199 'br' 'br_ln57' <Predicate = true> <Delay = 0.42>

State 24 <SV = 8> <Delay = 6.84>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln56_pn = phi i32 %bitcast_ln64, void, i32 %bitcast_ln56, void" [src/ban_s3.cpp:64]   --->   Operation 200 'phi' 'bitcast_ln56_pn' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [4/4] (6.84ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [src/ban_s3.cpp:60]   --->   Operation 201 'fadd' 'storemerge' <Predicate = true> <Delay = 6.84> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 6.43>
ST_25 : Operation 202 [3/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [src/ban_s3.cpp:60]   --->   Operation 202 'fadd' 'storemerge' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 6.43>
ST_26 : Operation 203 [2/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [src/ban_s3.cpp:60]   --->   Operation 203 'fadd' 'storemerge' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 0.77>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [src/ban_s3.cpp:87]   --->   Operation 204 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %trunc_ln1" [src/ban_s3.cpp:87]   --->   Operation 205 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:87]   --->   Operation 206 'partselect' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln87_1 = bitcast i32 %trunc_ln87_1" [src/ban_s3.cpp:87]   --->   Operation 207 'bitcast' 'bitcast_ln87_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [src/ban_s3.cpp:87]   --->   Operation 208 'partselect' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln87_2 = bitcast i32 %trunc_ln87_2" [src/ban_s3.cpp:87]   --->   Operation 209 'bitcast' 'bitcast_ln87_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 210 [1/1] (0.77ns)   --->   "%br_ln87 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:87]   --->   Operation 210 'br' 'br_ln87' <Predicate = true> <Delay = 0.77>

State 28 <SV = 10> <Delay = 0.77>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [src/ban_s3.cpp:81]   --->   Operation 211 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %trunc_ln" [src/ban_s3.cpp:81]   --->   Operation 212 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:81]   --->   Operation 213 'partselect' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %trunc_ln81_1" [src/ban_s3.cpp:81]   --->   Operation 214 'bitcast' 'bitcast_ln81_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [src/ban_s3.cpp:81]   --->   Operation 215 'partselect' 'trunc_ln81_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i32 %trunc_ln81_2" [src/ban_s3.cpp:81]   --->   Operation 216 'bitcast' 'bitcast_ln81_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (0.77ns)   --->   "%br_ln81 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:81]   --->   Operation 217 'br' 'br_ln81' <Predicate = true> <Delay = 0.77>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                  (read       ) [ 00111111111111111111111111111]
p_read_2                (read       ) [ 00111111111111111111111111111]
p_read_3                (read       ) [ 00111111111111111111111111111]
b_p_read_1              (read       ) [ 00111111111111111111111111111]
p_read_4                (read       ) [ 00111100000000000000011100011]
c_p                     (trunc      ) [ 00111111111111111111111111111]
icmp_ln22               (icmp       ) [ 01111111111111111111111111111]
br_ln22                 (br         ) [ 00000000000000000000000000000]
trunc_ln22_s            (partselect ) [ 00000000000000000000000000000]
bitcast_ln22            (bitcast    ) [ 00100000000000000000000000000]
tmp_s                   (partselect ) [ 00000000000000000000000000000]
trunc_ln22_5            (partselect ) [ 00000000000000000000000000000]
icmp_ln22_7             (icmp       ) [ 00000000000000000000000000000]
icmp_ln22_8             (icmp       ) [ 00000000000000000000000000000]
or_ln22                 (or         ) [ 00000000000000000000000000000]
tmp_19                  (fcmp       ) [ 00000000000000000000000000000]
and_ln22                (and        ) [ 00111111111111111111111111111]
br_ln22                 (br         ) [ 00000000000000000000000000000]
trunc_ln22_6            (partselect ) [ 00000000000000000000000000000]
bitcast_ln22_2          (bitcast    ) [ 00010000000000000000000000000]
tmp_20                  (partselect ) [ 00000000000000000000000000000]
trunc_ln22_7            (partselect ) [ 00000000000000000000000000000]
icmp_ln22_9             (icmp       ) [ 00000000000000000000000000000]
icmp_ln22_10            (icmp       ) [ 00000000000000000000000000000]
or_ln22_3               (or         ) [ 00000000000000000000000000000]
tmp_21                  (fcmp       ) [ 00000000000000000000000000000]
and_ln22_5              (and        ) [ 00011111111111111111111111111]
br_ln22                 (br         ) [ 00000000000000000000000000000]
br_ln77                 (br         ) [ 00000000000000000000000000000]
trunc_ln22_8            (partselect ) [ 00000000000000000000000000000]
bitcast_ln22_3          (bitcast    ) [ 00001000000000000000000000000]
tmp_22                  (partselect ) [ 00000000000000000000000000000]
trunc_ln22_9            (partselect ) [ 00000000000000000000000000000]
icmp_ln22_11            (icmp       ) [ 00000000000000000000000000000]
icmp_ln22_12            (icmp       ) [ 00000000000000000000000000000]
or_ln22_4               (or         ) [ 00000000000000000000000000000]
tmp_23                  (fcmp       ) [ 00000000000000000000000000000]
and_ln22_6              (and        ) [ 00001111111111111111111111111]
br_ln77                 (br         ) [ 00001111111111111111111111111]
icmp_ln22_4             (icmp       ) [ 00000000000000000000000000000]
bitcast_ln22_4          (bitcast    ) [ 00000000000000000000000000000]
tmp_24                  (partselect ) [ 00000000000000000000000000000]
trunc_ln22_1            (trunc      ) [ 00000000000000000000000000000]
icmp_ln22_13            (icmp       ) [ 00000000000000000000000000000]
icmp_ln22_14            (icmp       ) [ 00000000000000000000000000000]
or_ln22_5               (or         ) [ 00000000000000000000000000000]
tmp_25                  (fcmp       ) [ 00000000000000000000000000000]
and_ln22_7              (and        ) [ 00000000000000000000000000000]
bitcast_ln22_5          (bitcast    ) [ 00000000000000000000000000000]
tmp_26                  (partselect ) [ 00000000000000000000000000000]
trunc_ln22_2            (trunc      ) [ 00000000000000000000000000000]
icmp_ln22_15            (icmp       ) [ 00000000000000000000000000000]
icmp_ln22_16            (icmp       ) [ 00000000000000000000000000000]
or_ln22_6               (or         ) [ 00000000000000000000000000000]
tmp_27                  (fcmp       ) [ 00000000000000000000000000000]
and_ln22_8              (and        ) [ 00000000000000000000000000000]
bitcast_ln22_6          (bitcast    ) [ 00000000000000000000000000000]
tmp_28                  (partselect ) [ 00000000000000000000000000000]
trunc_ln22_3            (trunc      ) [ 00000000000000000000000000000]
icmp_ln22_17            (icmp       ) [ 00000000000000000000000000000]
icmp_ln22_18            (icmp       ) [ 00000000000000000000000000000]
or_ln22_7               (or         ) [ 00000000000000000000000000000]
tmp_29                  (fcmp       ) [ 00000000000000000000000000000]
and_ln22_9              (and        ) [ 00000000000000000000000000000]
and_ln80_1              (and        ) [ 00000000000000000000000000000]
and_ln80_2              (and        ) [ 00000000000000000000000000000]
and_ln80                (and        ) [ 00000111111111111111111111111]
br_ln22                 (br         ) [ 00000000000000000000000000000]
diff_p                  (sub        ) [ 00000111111111111111111111111]
icmp_ln86               (icmp       ) [ 00000111111111111111111111111]
br_ln86                 (br         ) [ 00000000000000000000000000000]
icmp_ln89               (icmp       ) [ 00000111111111111111111111111]
br_ln89                 (br         ) [ 00001111111111111111111111111]
tmp_2                   (bitselect  ) [ 00000111111111111111111111111]
trunc_ln2               (partselect ) [ 00000000000000000000000000000]
bitcast_ln64            (bitcast    ) [ 00001111111111111111111111111]
br_ln93                 (br         ) [ 00000000000000000000000000000]
trunc_ln3               (partselect ) [ 00000000000000000000000000000]
bitcast_ln51            (bitcast    ) [ 00001111111111111111111111111]
trunc_ln51_1            (partselect ) [ 00000000000000000000000000000]
bitcast_ln51_1          (bitcast    ) [ 00000011111111111110000000000]
switch_ln53             (switch     ) [ 00000000000000000000000000000]
icmp_ln53               (icmp       ) [ 00000100000000000000000000000]
br_ln53                 (br         ) [ 00000111111111111111111111111]
add12_i1                (fadd       ) [ 00001100010001000011100000011]
br_ln61                 (br         ) [ 00001100010001000011100000011]
add_i1                  (fadd       ) [ 00001100010001000011100000011]
add7_i1                 (fadd       ) [ 00001100010001000011100000011]
br_ln57                 (br         ) [ 00001100010001000011100000011]
add17_i1                (fadd       ) [ 00001100010001000111100000011]
add22_i1                (fadd       ) [ 00001100010001000011100000011]
add27_i1                (fadd       ) [ 00001100010001000011100000011]
bitcast_ln27            (bitcast    ) [ 00000000000000000000000000000]
tmp                     (partselect ) [ 00000000000000000000000000000]
trunc_ln27              (trunc      ) [ 00000000000000000000000000000]
icmp_ln27               (icmp       ) [ 00000000000000000000000000000]
icmp_ln27_3             (icmp       ) [ 00000000000000000000000000000]
or_ln27                 (or         ) [ 00000000000000000000000000000]
tmp_30                  (fcmp       ) [ 00000000000000000000000000000]
and_ln27                (and        ) [ 00000000000000000011100000000]
br_ln27                 (br         ) [ 00001100010001000011100000011]
bitcast_ln30            (bitcast    ) [ 00000000000000000000000000000]
tmp_31                  (partselect ) [ 00000000000000000000000000000]
trunc_ln30              (trunc      ) [ 00000000000000000000000000000]
icmp_ln30               (icmp       ) [ 00000000000000000000000000000]
icmp_ln30_3             (icmp       ) [ 00000000000000000000000000000]
or_ln30                 (or         ) [ 00000000000000000000000000000]
tmp_32                  (fcmp       ) [ 00000000000000000000000000000]
and_ln30                (and        ) [ 00000000000000000001100000000]
br_ln30                 (br         ) [ 00000000000000000000000000000]
c_p_4                   (add        ) [ 00001100010001000011100000011]
br_ln35                 (br         ) [ 00001100010001000011100000011]
bitcast_ln38            (bitcast    ) [ 00000000000000000000000000000]
tmp_33                  (partselect ) [ 00000000000000000000000000000]
trunc_ln38              (trunc      ) [ 00000000000000000000000000000]
icmp_ln38               (icmp       ) [ 00000000000000000000000000000]
icmp_ln38_3             (icmp       ) [ 00000000000000000000000000000]
or_ln38                 (or         ) [ 00000000000000000000000000000]
tmp_34                  (fcmp       ) [ 00000000000000000000000000000]
and_ln38                (and        ) [ 00000000000000000000000000000]
c_p_3                   (add        ) [ 00000000000000000000000000000]
select_ln38             (select     ) [ 00000000000000000000000000000]
select_ln38_6           (select     ) [ 00000000000000000000000000000]
select_ln38_7           (select     ) [ 00000000000000000000000000000]
br_ln38                 (br         ) [ 00000000000000000000000000000]
agg_result_1_1_0        (phi        ) [ 00000000000000000000100000000]
storemerge              (fadd       ) [ 00000000000000000000000000000]
br_ln94                 (br         ) [ 00000000000000000000000000000]
this_num_0_write_assign (phi        ) [ 00000000000000000000100000000]
this_num_1_write_assign (phi        ) [ 00000000000000000000100000000]
this_num_2_write_assign (phi        ) [ 00000000000000000000100000000]
this_p_write_assign     (phi        ) [ 00000000000000000000100000000]
mrv                     (insertvalue) [ 00000000000000000000000000000]
mrv_1                   (insertvalue) [ 00000000000000000000000000000]
mrv_2                   (insertvalue) [ 00000000000000000000000000000]
mrv_3                   (insertvalue) [ 00000000000000000000000000000]
ret_ln97                (ret        ) [ 00000000000000000000000000000]
add_i                   (fadd       ) [ 00000100000000000000100111100]
trunc_ln4               (partselect ) [ 00000000000000000000000000000]
bitcast_ln56            (bitcast    ) [ 00000100000000000000000110000]
br_ln57                 (br         ) [ 00000100000000000000100111100]
bitcast_ln56_pn         (phi        ) [ 00000011111111111111100011111]
trunc_ln1               (partselect ) [ 00000000000000000000000000000]
bitcast_ln87            (bitcast    ) [ 00001100010001000011100000011]
trunc_ln87_1            (partselect ) [ 00000000000000000000000000000]
bitcast_ln87_1          (bitcast    ) [ 00001100010001000011100000011]
trunc_ln87_2            (partselect ) [ 00000000000000000000000000000]
bitcast_ln87_2          (bitcast    ) [ 00001100010001000011100000011]
br_ln87                 (br         ) [ 00001100010001000011100000011]
trunc_ln                (partselect ) [ 00000000000000000000000000000]
bitcast_ln81            (bitcast    ) [ 00001100010001000011100000011]
trunc_ln81_1            (partselect ) [ 00000000000000000000000000000]
bitcast_ln81_1          (bitcast    ) [ 00001100010001000011100000011]
trunc_ln81_2            (partselect ) [ 00000000000000000000000000000]
bitcast_ln81_2          (bitcast    ) [ 00001100010001000011100000011]
br_ln81                 (br         ) [ 00001100010001000011100000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_2_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_3_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_p_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_4_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="agg_result_1_1_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_1_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="agg_result_1_1_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="11"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="4"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_1_0/20 "/>
</bind>
</comp>

<comp id="119" class="1005" name="this_num_0_write_assign_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_0_write_assign (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="this_num_0_write_assign_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="32" slack="11"/>
<pin id="128" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="32" slack="4"/>
<pin id="130" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="8" bw="32" slack="3"/>
<pin id="132" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="10" bw="32" slack="7"/>
<pin id="134" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="12" bw="32" slack="7"/>
<pin id="136" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="14" bw="32" slack="11"/>
<pin id="138" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="16" bw="32" slack="11"/>
<pin id="140" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="18" bw="32" slack="0"/>
<pin id="142" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_0_write_assign/20 "/>
</bind>
</comp>

<comp id="144" class="1005" name="this_num_1_write_assign_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_1_write_assign (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="this_num_1_write_assign_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="4" bw="32" slack="0"/>
<pin id="153" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="32" slack="3"/>
<pin id="155" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="8" bw="32" slack="2"/>
<pin id="157" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="10" bw="32" slack="7"/>
<pin id="159" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="12" bw="32" slack="1"/>
<pin id="161" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="14" bw="32" slack="11"/>
<pin id="163" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="16" bw="32" slack="11"/>
<pin id="165" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="18" bw="32" slack="3"/>
<pin id="167" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_1_write_assign/20 "/>
</bind>
</comp>

<comp id="170" class="1005" name="this_num_2_write_assign_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_num_2_write_assign (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="this_num_2_write_assign_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="32" slack="0"/>
<pin id="180" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="32" slack="2"/>
<pin id="182" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="8" bw="32" slack="1"/>
<pin id="184" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="10" bw="32" slack="1"/>
<pin id="186" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="12" bw="32" slack="1"/>
<pin id="188" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="14" bw="32" slack="11"/>
<pin id="190" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="16" bw="32" slack="11"/>
<pin id="192" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="18" bw="32" slack="0"/>
<pin id="194" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_2_write_assign/20 "/>
</bind>
</comp>

<comp id="197" class="1005" name="this_p_write_assign_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="this_p_write_assign_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="11"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="11"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="32" slack="11"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="32" slack="11"/>
<pin id="208" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="8" bw="32" slack="1"/>
<pin id="210" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="10" bw="32" slack="11"/>
<pin id="212" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="12" bw="32" slack="11"/>
<pin id="214" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="14" bw="32" slack="11"/>
<pin id="216" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="16" bw="32" slack="11"/>
<pin id="218" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="18" bw="32" slack="0"/>
<pin id="220" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/20 "/>
</bind>
</comp>

<comp id="222" class="1005" name="bitcast_ln56_pn_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="bitcast_ln56_pn (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln56_pn_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="4"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitcast_ln56_pn/24 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="4"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add17_i1/5 add_i/5 add12_i1/6 add_i1/10 add22_i1/14 add27_i1/15 storemerge/24 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="3"/>
<pin id="238" dir="0" index="1" bw="32" slack="7"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add7_i1/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/1 tmp_21/2 tmp_23/3 tmp_25/4 tmp_30/17 tmp_32/18 tmp_34/19 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="3"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="3"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="128" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_s/1 trunc_ln2/5 trunc_ln1/27 trunc_ln/28 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="128" slack="1"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="0" index="3" bw="8" slack="0"/>
<pin id="272" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_6/2 trunc_ln3/5 trunc_ln4/23 trunc_ln87_1/27 trunc_ln81_1/28 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="128" slack="2"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="8" slack="0"/>
<pin id="281" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_8/3 trunc_ln51_1/5 trunc_ln87_2/27 trunc_ln81_2/28 "/>
</bind>
</comp>

<comp id="285" class="1004" name="c_p_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="128" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_p/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln22_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="bitcast_ln22_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="128" slack="1"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="0" index="3" bw="7" slack="0"/>
<pin id="305" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln22_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="23" slack="0"/>
<pin id="311" dir="0" index="1" bw="128" slack="1"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="0" index="3" bw="7" slack="0"/>
<pin id="314" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_5/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln22_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_7/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln22_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="23" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_8/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln22_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="and_ln22_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="bitcast_ln22_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_2/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_20_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="128" slack="2"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="0" index="3" bw="8" slack="0"/>
<pin id="352" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln22_7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="23" slack="0"/>
<pin id="358" dir="0" index="1" bw="128" slack="2"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="0" index="3" bw="8" slack="0"/>
<pin id="361" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_7/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln22_9_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_9/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln22_10_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="23" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_10/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln22_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_3/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="and_ln22_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_5/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="bitcast_ln22_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_3/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_22_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="128" slack="3"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="8" slack="0"/>
<pin id="399" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln22_9_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="0"/>
<pin id="405" dir="0" index="1" bw="128" slack="3"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="0" index="3" bw="8" slack="0"/>
<pin id="408" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_9/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln22_11_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_11/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln22_12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="23" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_12/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln22_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_4/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="and_ln22_6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_6/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln22_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="4"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_4/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="bitcast_ln22_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="4"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_4/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_24_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="0" index="3" bw="6" slack="0"/>
<pin id="449" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln22_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_1/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln22_13_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_13/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln22_14_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="23" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_14/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln22_5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_5/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln22_7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_7/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="bitcast_ln22_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="4"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_5/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_26_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln22_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_2/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln22_15_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_15/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln22_16_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="23" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_16/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="or_ln22_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_6/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln22_8_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_8/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="bitcast_ln22_6_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="4"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_6/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_28_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln22_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_3/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln22_17_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_17/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln22_18_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="23" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_18/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln22_7_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_7/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln22_9_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_9/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln80_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80_1/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="and_ln80_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80_2/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln80_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="diff_p_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="4"/>
<pin id="584" dir="0" index="1" bw="32" slack="4"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln86_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="3" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln89_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="6" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bitcast_ln64_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="bitcast_ln51_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="bitcast_ln51_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_1/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln53_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="bitcast_ln27_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="2"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/18 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="0" index="3" bw="6" slack="0"/>
<pin id="633" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln27_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/18 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln27_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/18 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln27_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="23" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_3/18 "/>
</bind>
</comp>

<comp id="654" class="1004" name="or_ln27_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/18 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln27_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/18 "/>
</bind>
</comp>

<comp id="666" class="1004" name="bitcast_ln30_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="2"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/19 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_31_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="6" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/19 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln30_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/19 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln30_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/19 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln30_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="23" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_3/19 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln30_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/19 "/>
</bind>
</comp>

<comp id="701" class="1004" name="and_ln30_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/19 "/>
</bind>
</comp>

<comp id="707" class="1004" name="c_p_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="10"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_p_4/19 "/>
</bind>
</comp>

<comp id="712" class="1004" name="bitcast_ln38_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="2"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/20 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_33_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="0" index="2" bw="6" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/20 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln38_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/20 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln38_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/20 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln38_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="23" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_3/20 "/>
</bind>
</comp>

<comp id="741" class="1004" name="or_ln38_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/20 "/>
</bind>
</comp>

<comp id="747" class="1004" name="and_ln38_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/20 "/>
</bind>
</comp>

<comp id="753" class="1004" name="c_p_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="11"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_p_3/20 "/>
</bind>
</comp>

<comp id="758" class="1004" name="select_ln38_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="4"/>
<pin id="761" dir="0" index="2" bw="32" slack="2"/>
<pin id="762" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/20 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln38_6_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="2"/>
<pin id="768" dir="0" index="2" bw="32" slack="0"/>
<pin id="769" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_6/20 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln38_7_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="0" index="2" bw="32" slack="0"/>
<pin id="777" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_7/20 "/>
</bind>
</comp>

<comp id="782" class="1004" name="mrv_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="128" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/20 "/>
</bind>
</comp>

<comp id="788" class="1004" name="mrv_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="128" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/20 "/>
</bind>
</comp>

<comp id="794" class="1004" name="mrv_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="128" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/20 "/>
</bind>
</comp>

<comp id="800" class="1004" name="mrv_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="128" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/20 "/>
</bind>
</comp>

<comp id="806" class="1004" name="bitcast_ln56_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/23 "/>
</bind>
</comp>

<comp id="810" class="1004" name="bitcast_ln87_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/27 "/>
</bind>
</comp>

<comp id="814" class="1004" name="bitcast_ln87_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_1/27 "/>
</bind>
</comp>

<comp id="818" class="1004" name="bitcast_ln87_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_2/27 "/>
</bind>
</comp>

<comp id="822" class="1004" name="bitcast_ln81_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/28 "/>
</bind>
</comp>

<comp id="826" class="1004" name="bitcast_ln81_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_1/28 "/>
</bind>
</comp>

<comp id="830" class="1004" name="bitcast_ln81_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_2/28 "/>
</bind>
</comp>

<comp id="834" class="1005" name="p_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="3"/>
<pin id="836" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="843" class="1005" name="p_read_2_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="3"/>
<pin id="845" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="p_read_3_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="3"/>
<pin id="856" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="864" class="1005" name="b_p_read_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="4"/>
<pin id="866" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_p_read_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="p_read_4_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="128" slack="1"/>
<pin id="875" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="886" class="1005" name="c_p_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="4"/>
<pin id="888" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="c_p "/>
</bind>
</comp>

<comp id="898" class="1005" name="icmp_ln22_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="2"/>
<pin id="900" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="902" class="1005" name="bitcast_ln22_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22 "/>
</bind>
</comp>

<comp id="907" class="1005" name="and_ln22_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22 "/>
</bind>
</comp>

<comp id="911" class="1005" name="bitcast_ln22_2_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="and_ln22_5_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_5 "/>
</bind>
</comp>

<comp id="920" class="1005" name="bitcast_ln22_3_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_3 "/>
</bind>
</comp>

<comp id="925" class="1005" name="and_ln22_6_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="8"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_6 "/>
</bind>
</comp>

<comp id="929" class="1005" name="and_ln80_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="7"/>
<pin id="931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln80 "/>
</bind>
</comp>

<comp id="933" class="1005" name="diff_p_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="7"/>
<pin id="935" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="diff_p "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln86_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="7"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="941" class="1005" name="icmp_ln89_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="7"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="7"/>
<pin id="947" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="949" class="1005" name="bitcast_ln64_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64 "/>
</bind>
</comp>

<comp id="957" class="1005" name="bitcast_ln51_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51 "/>
</bind>
</comp>

<comp id="963" class="1005" name="bitcast_ln51_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="2"/>
<pin id="965" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln51_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="add12_i1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add12_i1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="add_i1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i1 "/>
</bind>
</comp>

<comp id="982" class="1005" name="add7_i1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add7_i1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="add17_i1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add17_i1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="add22_i1_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add22_i1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="add27_i1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add27_i1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="and_ln27_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="2"/>
<pin id="1016" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln27 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="and_ln30_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln30 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="c_p_4_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_p_4 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="add_i_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="4"/>
<pin id="1029" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="1032" class="1005" name="bitcast_ln56_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="1"/>
<pin id="1034" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="bitcast_ln87_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="bitcast_ln87_1_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="bitcast_ln87_2_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="bitcast_ln81_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="bitcast_ln81_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="bitcast_ln81_2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="169"><net_src comp="113" pin="4"/><net_sink comp="147" pin=4"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="196"><net_src comp="170" pin="1"/><net_sink comp="174" pin=8"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="240"><net_src comp="232" pin="2"/><net_sink comp="174" pin=4"/></net>

<net id="241"><net_src comp="225" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="104" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="288"><net_src comp="104" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="257" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="300" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="309" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="318" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="242" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="267" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="362"><net_src comp="32" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="347" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="356" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="365" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="242" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="276" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="394" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="36" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="403" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="412" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="242" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="16" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="62" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="441" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="444" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="454" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="458" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="242" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="64" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="482" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="485" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="36" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="495" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="38" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="499" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="247" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="523" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="526" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="36" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="536" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="38" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="540" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="252" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="436" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="476" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="517" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="558" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="564" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="66" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="582" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="68" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="70" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="582" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="72" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="257" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="614"><net_src comp="267" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="276" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="582" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="68" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="634"><net_src comp="60" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="62" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="64" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="641"><net_src comp="625" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="628" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="36" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="638" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="38" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="642" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="242" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="675"><net_src comp="60" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="62" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="64" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="682"><net_src comp="666" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="669" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="36" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="679" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="38" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="683" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="242" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="76" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="721"><net_src comp="60" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="712" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="62" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="64" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="728"><net_src comp="712" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="715" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="36" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="725" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="38" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="729" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="242" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="68" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="747" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="758" pin="3"/><net_sink comp="122" pin=18"/></net>

<net id="770"><net_src comp="747" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="24" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="772"><net_src comp="765" pin="3"/><net_sink comp="174" pin=18"/></net>

<net id="778"><net_src comp="747" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="16" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="753" pin="2"/><net_sink comp="773" pin=2"/></net>

<net id="781"><net_src comp="773" pin="3"/><net_sink comp="200" pin=18"/></net>

<net id="786"><net_src comp="78" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="200" pin="20"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="122" pin="20"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="147" pin="20"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="174" pin="20"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="267" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="257" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="267" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="276" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="257" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="267" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="276" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="80" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="841"><net_src comp="834" pin="1"/><net_sink comp="174" pin=14"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="174" pin=16"/></net>

<net id="846"><net_src comp="86" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="147" pin=14"/></net>

<net id="853"><net_src comp="843" pin="1"/><net_sink comp="147" pin=16"/></net>

<net id="857"><net_src comp="92" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="860"><net_src comp="854" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="861"><net_src comp="854" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="122" pin=14"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="122" pin=16"/></net>

<net id="867"><net_src comp="98" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="871"><net_src comp="864" pin="1"/><net_sink comp="200" pin=14"/></net>

<net id="872"><net_src comp="864" pin="1"/><net_sink comp="200" pin=16"/></net>

<net id="876"><net_src comp="104" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="883"><net_src comp="873" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="884"><net_src comp="873" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="885"><net_src comp="873" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="889"><net_src comp="285" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="895"><net_src comp="886" pin="1"/><net_sink comp="200" pin=6"/></net>

<net id="896"><net_src comp="886" pin="1"/><net_sink comp="200" pin=10"/></net>

<net id="897"><net_src comp="886" pin="1"/><net_sink comp="200" pin=12"/></net>

<net id="901"><net_src comp="289" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="295" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="910"><net_src comp="336" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="342" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="919"><net_src comp="383" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="389" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="928"><net_src comp="430" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="576" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="582" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="586" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="592" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="598" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="606" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="122" pin=10"/></net>

<net id="955"><net_src comp="949" pin="1"/><net_sink comp="122" pin=12"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="960"><net_src comp="611" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="147" pin=10"/></net>

<net id="966"><net_src comp="615" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="975"><net_src comp="232" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="174" pin=10"/></net>

<net id="980"><net_src comp="232" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="147" pin=12"/></net>

<net id="985"><net_src comp="236" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="174" pin=12"/></net>

<net id="990"><net_src comp="232" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="994"><net_src comp="987" pin="1"/><net_sink comp="122" pin=6"/></net>

<net id="998"><net_src comp="232" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="1002"><net_src comp="995" pin="1"/><net_sink comp="147" pin=6"/></net>

<net id="1003"><net_src comp="995" pin="1"/><net_sink comp="147" pin=18"/></net>

<net id="1007"><net_src comp="232" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1010"><net_src comp="1004" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="1011"><net_src comp="1004" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="147" pin=8"/></net>

<net id="1013"><net_src comp="1004" pin="1"/><net_sink comp="174" pin=6"/></net>

<net id="1017"><net_src comp="660" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="701" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="707" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="200" pin=8"/></net>

<net id="1030"><net_src comp="232" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="1035"><net_src comp="806" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1040"><net_src comp="810" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1045"><net_src comp="814" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="1050"><net_src comp="818" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1055"><net_src comp="822" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1060"><net_src comp="826" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1065"><net_src comp="830" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.1 : p_read14 | {1 }
	Port: operator+.1 : b_p_read | {1 }
	Port: operator+.1 : p_read8 | {1 }
	Port: operator+.1 : p_read9 | {1 }
	Port: operator+.1 : p_read10 | {1 }
  - Chain level:
	State 1
		icmp_ln22 : 1
		br_ln22 : 2
		bitcast_ln22 : 1
		tmp_19 : 2
	State 2
		icmp_ln22_7 : 1
		icmp_ln22_8 : 1
		or_ln22 : 2
		and_ln22 : 2
		br_ln22 : 2
		bitcast_ln22_2 : 1
		tmp_21 : 2
	State 3
		icmp_ln22_9 : 1
		icmp_ln22_10 : 1
		or_ln22_3 : 2
		and_ln22_5 : 2
		br_ln22 : 2
		bitcast_ln22_3 : 1
		tmp_23 : 2
	State 4
		icmp_ln22_11 : 1
		icmp_ln22_12 : 1
		or_ln22_4 : 2
		and_ln22_6 : 2
		br_ln77 : 2
	State 5
		tmp_24 : 1
		trunc_ln22_1 : 1
		icmp_ln22_13 : 2
		icmp_ln22_14 : 2
		or_ln22_5 : 3
		and_ln22_7 : 3
		tmp_26 : 1
		trunc_ln22_2 : 1
		icmp_ln22_15 : 2
		icmp_ln22_16 : 2
		or_ln22_6 : 3
		and_ln22_8 : 3
		tmp_28 : 1
		trunc_ln22_3 : 1
		icmp_ln22_17 : 2
		icmp_ln22_18 : 2
		or_ln22_7 : 3
		and_ln22_9 : 3
		and_ln80_1 : 3
		and_ln80_2 : 3
		and_ln80 : 3
		br_ln22 : 3
		icmp_ln86 : 1
		br_ln86 : 2
		icmp_ln89 : 1
		br_ln89 : 2
		tmp_2 : 1
		bitcast_ln64 : 1
		br_ln93 : 2
		bitcast_ln51 : 1
		bitcast_ln51_1 : 1
		switch_ln53 : 1
		add17_i1 : 2
		icmp_ln53 : 1
		br_ln53 : 2
		add_i : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp : 1
		trunc_ln27 : 1
		icmp_ln27 : 2
		icmp_ln27_3 : 2
		or_ln27 : 3
		and_ln27 : 3
		br_ln27 : 3
	State 19
		tmp_31 : 1
		trunc_ln30 : 1
		icmp_ln30 : 2
		icmp_ln30_3 : 2
		or_ln30 : 3
		and_ln30 : 3
		br_ln30 : 3
	State 20
		tmp_33 : 1
		trunc_ln38 : 1
		icmp_ln38 : 2
		icmp_ln38_3 : 2
		or_ln38 : 3
		and_ln38 : 3
		select_ln38 : 3
		select_ln38_6 : 3
		select_ln38_7 : 3
		this_num_0_write_assign : 4
		this_num_1_write_assign : 1
		this_num_2_write_assign : 4
		this_p_write_assign : 4
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		mrv_3 : 8
		ret_ln97 : 9
	State 21
	State 22
	State 23
		bitcast_ln56 : 1
	State 24
		storemerge : 1
	State 25
	State 26
	State 27
		bitcast_ln87 : 1
		bitcast_ln87_1 : 1
		bitcast_ln87_2 : 1
	State 28
		bitcast_ln81 : 1
		bitcast_ln81_1 : 1
		bitcast_ln81_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_232      |    2    |   227   |   214   |
|          |       grp_fu_236      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln22_fu_289   |    0    |    0    |    20   |
|          |   icmp_ln22_7_fu_318  |    0    |    0    |    11   |
|          |   icmp_ln22_8_fu_324  |    0    |    0    |    16   |
|          |   icmp_ln22_9_fu_365  |    0    |    0    |    11   |
|          |  icmp_ln22_10_fu_371  |    0    |    0    |    16   |
|          |  icmp_ln22_11_fu_412  |    0    |    0    |    11   |
|          |  icmp_ln22_12_fu_418  |    0    |    0    |    16   |
|          |   icmp_ln22_4_fu_436  |    0    |    0    |    20   |
|          |  icmp_ln22_13_fu_458  |    0    |    0    |    11   |
|          |  icmp_ln22_14_fu_464  |    0    |    0    |    16   |
|          |  icmp_ln22_15_fu_499  |    0    |    0    |    11   |
|   icmp   |  icmp_ln22_16_fu_505  |    0    |    0    |    16   |
|          |  icmp_ln22_17_fu_540  |    0    |    0    |    11   |
|          |  icmp_ln22_18_fu_546  |    0    |    0    |    16   |
|          |    icmp_ln86_fu_586   |    0    |    0    |    20   |
|          |    icmp_ln89_fu_592   |    0    |    0    |    20   |
|          |    icmp_ln53_fu_619   |    0    |    0    |    20   |
|          |    icmp_ln27_fu_642   |    0    |    0    |    11   |
|          |   icmp_ln27_3_fu_648  |    0    |    0    |    16   |
|          |    icmp_ln30_fu_683   |    0    |    0    |    11   |
|          |   icmp_ln30_3_fu_689  |    0    |    0    |    16   |
|          |    icmp_ln38_fu_729   |    0    |    0    |    11   |
|          |   icmp_ln38_3_fu_735  |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln38_fu_758  |    0    |    0    |    32   |
|  select  |  select_ln38_6_fu_765 |    0    |    0    |    32   |
|          |  select_ln38_7_fu_773 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    add   |      c_p_4_fu_707     |    0    |    0    |    39   |
|          |      c_p_3_fu_753     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     diff_p_fu_582     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln22_fu_336    |    0    |    0    |    2    |
|          |   and_ln22_5_fu_383   |    0    |    0    |    2    |
|          |   and_ln22_6_fu_430   |    0    |    0    |    2    |
|          |   and_ln22_7_fu_476   |    0    |    0    |    2    |
|          |   and_ln22_8_fu_517   |    0    |    0    |    2    |
|    and   |   and_ln22_9_fu_558   |    0    |    0    |    2    |
|          |   and_ln80_1_fu_564   |    0    |    0    |    2    |
|          |   and_ln80_2_fu_570   |    0    |    0    |    2    |
|          |    and_ln80_fu_576    |    0    |    0    |    2    |
|          |    and_ln27_fu_660    |    0    |    0    |    2    |
|          |    and_ln30_fu_701    |    0    |    0    |    2    |
|          |    and_ln38_fu_747    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln22_fu_330    |    0    |    0    |    2    |
|          |    or_ln22_3_fu_377   |    0    |    0    |    2    |
|          |    or_ln22_4_fu_424   |    0    |    0    |    2    |
|          |    or_ln22_5_fu_470   |    0    |    0    |    2    |
|    or    |    or_ln22_6_fu_511   |    0    |    0    |    2    |
|          |    or_ln22_7_fu_552   |    0    |    0    |    2    |
|          |     or_ln27_fu_654    |    0    |    0    |    2    |
|          |     or_ln30_fu_695    |    0    |    0    |    2    |
|          |     or_ln38_fu_741    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   p_read_read_fu_80   |    0    |    0    |    0    |
|          |  p_read_2_read_fu_86  |    0    |    0    |    0    |
|   read   |  p_read_3_read_fu_92  |    0    |    0    |    0    |
|          | b_p_read_1_read_fu_98 |    0    |    0    |    0    |
|          |  p_read_4_read_fu_104 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_242      |    0    |    0    |    0    |
|   fcmp   |       grp_fu_247      |    0    |    0    |    0    |
|          |       grp_fu_252      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_257      |    0    |    0    |    0    |
|          |       grp_fu_267      |    0    |    0    |    0    |
|          |       grp_fu_276      |    0    |    0    |    0    |
|          |      tmp_s_fu_300     |    0    |    0    |    0    |
|          |  trunc_ln22_5_fu_309  |    0    |    0    |    0    |
|          |     tmp_20_fu_347     |    0    |    0    |    0    |
|          |  trunc_ln22_7_fu_356  |    0    |    0    |    0    |
|partselect|     tmp_22_fu_394     |    0    |    0    |    0    |
|          |  trunc_ln22_9_fu_403  |    0    |    0    |    0    |
|          |     tmp_24_fu_444     |    0    |    0    |    0    |
|          |     tmp_26_fu_485     |    0    |    0    |    0    |
|          |     tmp_28_fu_526     |    0    |    0    |    0    |
|          |       tmp_fu_628      |    0    |    0    |    0    |
|          |     tmp_31_fu_669     |    0    |    0    |    0    |
|          |     tmp_33_fu_715     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       c_p_fu_285      |    0    |    0    |    0    |
|          |  trunc_ln22_1_fu_454  |    0    |    0    |    0    |
|          |  trunc_ln22_2_fu_495  |    0    |    0    |    0    |
|   trunc  |  trunc_ln22_3_fu_536  |    0    |    0    |    0    |
|          |   trunc_ln27_fu_638   |    0    |    0    |    0    |
|          |   trunc_ln30_fu_679   |    0    |    0    |    0    |
|          |   trunc_ln38_fu_725   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|      tmp_2_fu_598     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_782      |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_788     |    0    |    0    |    0    |
|          |      mrv_2_fu_794     |    0    |    0    |    0    |
|          |      mrv_3_fu_800     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |   454   |   1026  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add12_i1_reg_972       |   32   |
|        add17_i1_reg_987       |   32   |
|        add22_i1_reg_995       |   32   |
|       add27_i1_reg_1004       |   32   |
|        add7_i1_reg_982        |   32   |
|         add_i1_reg_977        |   32   |
|         add_i_reg_1027        |   32   |
|    agg_result_1_1_0_reg_110   |   32   |
|       and_ln22_5_reg_916      |    1   |
|       and_ln22_6_reg_925      |    1   |
|        and_ln22_reg_907       |    1   |
|       and_ln27_reg_1014       |    1   |
|       and_ln30_reg_1018       |    1   |
|        and_ln80_reg_929       |    1   |
|       b_p_read_1_reg_864      |   32   |
|     bitcast_ln22_2_reg_911    |   32   |
|     bitcast_ln22_3_reg_920    |   32   |
|      bitcast_ln22_reg_902     |   32   |
|     bitcast_ln51_1_reg_963    |   32   |
|      bitcast_ln51_reg_957     |   32   |
|    bitcast_ln56_pn_reg_222    |   32   |
|     bitcast_ln56_reg_1032     |   32   |
|      bitcast_ln64_reg_949     |   32   |
|    bitcast_ln81_1_reg_1057    |   32   |
|    bitcast_ln81_2_reg_1062    |   32   |
|     bitcast_ln81_reg_1052     |   32   |
|    bitcast_ln87_1_reg_1042    |   32   |
|    bitcast_ln87_2_reg_1047    |   32   |
|     bitcast_ln87_reg_1037     |   32   |
|         c_p_4_reg_1022        |   32   |
|          c_p_reg_886          |   32   |
|         diff_p_reg_933        |   32   |
|       icmp_ln22_reg_898       |    1   |
|       icmp_ln86_reg_937       |    1   |
|       icmp_ln89_reg_941       |    1   |
|        p_read_2_reg_843       |   32   |
|        p_read_3_reg_854       |   32   |
|        p_read_4_reg_873       |   128  |
|         p_read_reg_834        |   32   |
|this_num_0_write_assign_reg_119|   32   |
|this_num_1_write_assign_reg_144|   32   |
|this_num_2_write_assign_reg_170|   32   |
|  this_p_write_assign_reg_197  |   32   |
|         tmp_2_reg_945         |    1   |
+-------------------------------+--------+
|             Total             |  1194  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_232 |  p0  |   5  |  32  |   160  ||    26   |
| grp_fu_232 |  p1  |   3  |  32  |   96   ||    14   |
| grp_fu_242 |  p0  |  10  |  32  |   320  ||    54   |
| grp_fu_257 |  p1  |   2  |  128 |   256  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   832  || 2.23133 ||   103   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   454  |  1026  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   103  |
|  Register |    -   |    -   |  1194  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |  1648  |  1129  |
+-----------+--------+--------+--------+--------+
