
ILI93XX_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008184  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408184  00408184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  0040818c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004a4  20000884  00408a10  00018884  2**2
                  ALLOC
  4 .stack        00003000  20000d28  00408eb4  00018884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00018884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c48d  00000000  00000000  00018909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001d1e  00000000  00000000  00024d96  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000059fb  00000000  00000000  00026ab4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000998  00000000  00000000  0002c4af  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000970  00000000  00000000  0002ce47  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013e21  00000000  00000000  0002d7b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a79e  00000000  00000000  000415d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00059617  00000000  00000000  0004bd76  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002210  00000000  00000000  000a5390  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d28 	.word	0x20003d28
  400004:	004011d5 	.word	0x004011d5
  400008:	004011d1 	.word	0x004011d1
  40000c:	004011d1 	.word	0x004011d1
  400010:	004011d1 	.word	0x004011d1
  400014:	004011d1 	.word	0x004011d1
  400018:	004011d1 	.word	0x004011d1
	...
  40002c:	004011d1 	.word	0x004011d1
  400030:	004011d1 	.word	0x004011d1
  400034:	00000000 	.word	0x00000000
  400038:	004011d1 	.word	0x004011d1
  40003c:	004011d1 	.word	0x004011d1
  400040:	004011d1 	.word	0x004011d1
  400044:	004011d1 	.word	0x004011d1
  400048:	004011d1 	.word	0x004011d1
  40004c:	004011d1 	.word	0x004011d1
  400050:	004011d1 	.word	0x004011d1
  400054:	004011d1 	.word	0x004011d1
  400058:	004011d1 	.word	0x004011d1
  40005c:	004011d1 	.word	0x004011d1
  400060:	004011d1 	.word	0x004011d1
  400064:	004011d1 	.word	0x004011d1
  400068:	00000000 	.word	0x00000000
  40006c:	00401019 	.word	0x00401019
  400070:	0040102d 	.word	0x0040102d
  400074:	00401041 	.word	0x00401041
  400078:	004011d1 	.word	0x004011d1
  40007c:	004011d1 	.word	0x004011d1
	...
  400088:	004011d1 	.word	0x004011d1
  40008c:	004011d1 	.word	0x004011d1
  400090:	004011d1 	.word	0x004011d1
  400094:	004011d1 	.word	0x004011d1
  400098:	004011d1 	.word	0x004011d1
  40009c:	00401671 	.word	0x00401671
  4000a0:	004011d1 	.word	0x004011d1
  4000a4:	004011d1 	.word	0x004011d1
  4000a8:	004011d1 	.word	0x004011d1
  4000ac:	004011d1 	.word	0x004011d1
  4000b0:	004011d1 	.word	0x004011d1
  4000b4:	004016ad 	.word	0x004016ad
  4000b8:	004011d1 	.word	0x004011d1
  4000bc:	004011d1 	.word	0x004011d1
  4000c0:	004011d1 	.word	0x004011d1
  4000c4:	004011d1 	.word	0x004011d1
  4000c8:	004011d1 	.word	0x004011d1

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040818c 	.word	0x0040818c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040818c 	.word	0x0040818c
  40011c:	20000888 	.word	0x20000888
  400120:	0040818c 	.word	0x0040818c
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	00401399 	.word	0x00401399
  40016c:	004010bd 	.word	0x004010bd
  400170:	00401111 	.word	0x00401111
  400174:	00401121 	.word	0x00401121
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00401131 	.word	0x00401131
  400184:	00401055 	.word	0x00401055
  400188:	00401285 	.word	0x00401285

0040018c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40018c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40018e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400192:	4b24      	ldr	r3, [pc, #144]	; (400224 <board_init+0x98>)
  400194:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400196:	200b      	movs	r0, #11
  400198:	4c23      	ldr	r4, [pc, #140]	; (400228 <board_init+0x9c>)
  40019a:	47a0      	blx	r4
  40019c:	200c      	movs	r0, #12
  40019e:	47a0      	blx	r4
  4001a0:	200d      	movs	r0, #13
  4001a2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001a4:	2013      	movs	r0, #19
  4001a6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001aa:	4c20      	ldr	r4, [pc, #128]	; (40022c <board_init+0xa0>)
  4001ac:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001ae:	2014      	movs	r0, #20
  4001b0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001b4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4001b6:	2023      	movs	r0, #35	; 0x23
  4001b8:	491d      	ldr	r1, [pc, #116]	; (400230 <board_init+0xa4>)
  4001ba:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4001bc:	204c      	movs	r0, #76	; 0x4c
  4001be:	491d      	ldr	r1, [pc, #116]	; (400234 <board_init+0xa8>)
  4001c0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4001c2:	481d      	ldr	r0, [pc, #116]	; (400238 <board_init+0xac>)
  4001c4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4001c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4001cc:	4b1b      	ldr	r3, [pc, #108]	; (40023c <board_init+0xb0>)
  4001ce:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  4001d0:	4d1b      	ldr	r5, [pc, #108]	; (400240 <board_init+0xb4>)
  4001d2:	2040      	movs	r0, #64	; 0x40
  4001d4:	4629      	mov	r1, r5
  4001d6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4001d8:	2041      	movs	r0, #65	; 0x41
  4001da:	4629      	mov	r1, r5
  4001dc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4001de:	2042      	movs	r0, #66	; 0x42
  4001e0:	4629      	mov	r1, r5
  4001e2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  4001e4:	2043      	movs	r0, #67	; 0x43
  4001e6:	4629      	mov	r1, r5
  4001e8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4001ea:	2044      	movs	r0, #68	; 0x44
  4001ec:	4629      	mov	r1, r5
  4001ee:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4001f0:	2045      	movs	r0, #69	; 0x45
  4001f2:	4629      	mov	r1, r5
  4001f4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4001f6:	2046      	movs	r0, #70	; 0x46
  4001f8:	4629      	mov	r1, r5
  4001fa:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4001fc:	2047      	movs	r0, #71	; 0x47
  4001fe:	4629      	mov	r1, r5
  400200:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400202:	204b      	movs	r0, #75	; 0x4b
  400204:	4629      	mov	r1, r5
  400206:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400208:	2048      	movs	r0, #72	; 0x48
  40020a:	4629      	mov	r1, r5
  40020c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40020e:	204f      	movs	r0, #79	; 0x4f
  400210:	4629      	mov	r1, r5
  400212:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400214:	2053      	movs	r0, #83	; 0x53
  400216:	4629      	mov	r1, r5
  400218:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40021a:	204d      	movs	r0, #77	; 0x4d
  40021c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400220:	47a0      	blx	r4
  400222:	bd38      	pop	{r3, r4, r5, pc}
  400224:	400e1450 	.word	0x400e1450
  400228:	00401141 	.word	0x00401141
  40022c:	00400db1 	.word	0x00400db1
  400230:	28000079 	.word	0x28000079
  400234:	28000059 	.word	0x28000059
  400238:	400e0e00 	.word	0x400e0e00
  40023c:	00400ed5 	.word	0x00400ed5
  400240:	08000001 	.word	0x08000001

00400244 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400244:	b470      	push	{r4, r5, r6}
  400246:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400248:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40024c:	2810      	cmp	r0, #16
  40024e:	bf28      	it	cs
  400250:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400252:	2800      	cmp	r0, #0
  400254:	bf08      	it	eq
  400256:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400258:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40025a:	4e10      	ldr	r6, [pc, #64]	; (40029c <aat31xx_set_backlight+0x58>)
  40025c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400260:	2418      	movs	r4, #24
  400262:	6375      	str	r5, [r6, #52]	; 0x34
  400264:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400266:	9b01      	ldr	r3, [sp, #4]
  400268:	1e5a      	subs	r2, r3, #1
  40026a:	9201      	str	r2, [sp, #4]
  40026c:	2b00      	cmp	r3, #0
  40026e:	d1fa      	bne.n	400266 <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400270:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400272:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400274:	9b01      	ldr	r3, [sp, #4]
  400276:	1e5a      	subs	r2, r3, #1
  400278:	9201      	str	r2, [sp, #4]
  40027a:	2b00      	cmp	r3, #0
  40027c:	d1fa      	bne.n	400274 <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40027e:	3101      	adds	r1, #1
  400280:	4281      	cmp	r1, r0
  400282:	d3ee      	bcc.n	400262 <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400284:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400288:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40028a:	9b01      	ldr	r3, [sp, #4]
  40028c:	1e5a      	subs	r2, r3, #1
  40028e:	9201      	str	r2, [sp, #4]
  400290:	2b00      	cmp	r3, #0
  400292:	d1fa      	bne.n	40028a <aat31xx_set_backlight+0x46>
	}
}
  400294:	b003      	add	sp, #12
  400296:	bc70      	pop	{r4, r5, r6}
  400298:	4770      	bx	lr
  40029a:	bf00      	nop
  40029c:	400e1200 	.word	0x400e1200

004002a0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4002a0:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4002a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4002a6:	4b06      	ldr	r3, [pc, #24]	; (4002c0 <aat31xx_disable_backlight+0x20>)
  4002a8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4002aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4002ae:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4002b0:	9b01      	ldr	r3, [sp, #4]
  4002b2:	1e5a      	subs	r2, r3, #1
  4002b4:	9201      	str	r2, [sp, #4]
  4002b6:	2b00      	cmp	r3, #0
  4002b8:	d1fa      	bne.n	4002b0 <aat31xx_disable_backlight+0x10>
	}
}
  4002ba:	b002      	add	sp, #8
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop
  4002c0:	400e1200 	.word	0x400e1200

004002c4 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4002c4:	4b0a      	ldr	r3, [pc, #40]	; (4002f0 <ili93xx_write_ram_prepare+0x2c>)
  4002c6:	781b      	ldrb	r3, [r3, #0]
  4002c8:	2b01      	cmp	r3, #1
  4002ca:	d106      	bne.n	4002da <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002cc:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002d0:	2200      	movs	r2, #0
  4002d2:	701a      	strb	r2, [r3, #0]
  4002d4:	2222      	movs	r2, #34	; 0x22
  4002d6:	701a      	strb	r2, [r3, #0]
  4002d8:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4002da:	2b02      	cmp	r3, #2
  4002dc:	d107      	bne.n	4002ee <ili93xx_write_ram_prepare+0x2a>
  4002de:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002e2:	222c      	movs	r2, #44	; 0x2c
  4002e4:	701a      	strb	r2, [r3, #0]
  4002e6:	2200      	movs	r2, #0
  4002e8:	701a      	strb	r2, [r3, #0]
  4002ea:	223c      	movs	r2, #60	; 0x3c
  4002ec:	701a      	strb	r2, [r3, #0]
  4002ee:	4770      	bx	lr
  4002f0:	20000c60 	.word	0x20000c60

004002f4 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4002f4:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002f8:	4b03      	ldr	r3, [pc, #12]	; (400308 <ili93xx_write_ram+0x14>)
  4002fa:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4002fc:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400300:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400302:	b2c0      	uxtb	r0, r0
  400304:	7018      	strb	r0, [r3, #0]
  400306:	4770      	bx	lr
  400308:	61000002 	.word	0x61000002

0040030c <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  40030c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400310:	4607      	mov	r7, r0
  400312:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400314:	f031 0907 	bics.w	r9, r1, #7
  400318:	d018      	beq.n	40034c <ili93xx_write_ram_buffer+0x40>
  40031a:	4604      	mov	r4, r0
  40031c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40031e:	4d12      	ldr	r5, [pc, #72]	; (400368 <ili93xx_write_ram_buffer+0x5c>)
  400320:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  400324:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400326:	6860      	ldr	r0, [r4, #4]
  400328:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40032a:	68a0      	ldr	r0, [r4, #8]
  40032c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40032e:	68e0      	ldr	r0, [r4, #12]
  400330:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400332:	6920      	ldr	r0, [r4, #16]
  400334:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400336:	6960      	ldr	r0, [r4, #20]
  400338:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40033a:	69a0      	ldr	r0, [r4, #24]
  40033c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  40033e:	69e0      	ldr	r0, [r4, #28]
  400340:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400342:	3608      	adds	r6, #8
  400344:	3420      	adds	r4, #32
  400346:	454e      	cmp	r6, r9
  400348:	d3ea      	bcc.n	400320 <ili93xx_write_ram_buffer+0x14>
  40034a:	e000      	b.n	40034e <ili93xx_write_ram_buffer+0x42>
  40034c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40034e:	45b0      	cmp	r8, r6
  400350:	d908      	bls.n	400364 <ili93xx_write_ram_buffer+0x58>
  400352:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400356:	4d04      	ldr	r5, [pc, #16]	; (400368 <ili93xx_write_ram_buffer+0x5c>)
  400358:	f854 0b04 	ldr.w	r0, [r4], #4
  40035c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40035e:	3601      	adds	r6, #1
  400360:	45b0      	cmp	r8, r6
  400362:	d8f9      	bhi.n	400358 <ili93xx_write_ram_buffer+0x4c>
  400364:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400368:	004002f5 	.word	0x004002f5

0040036c <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40036c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400370:	2200      	movs	r2, #0
  400372:	701a      	strb	r2, [r3, #0]
  400374:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  400376:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400378:	3302      	adds	r3, #2
  40037a:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  40037c:	b2c9      	uxtb	r1, r1
  40037e:	7019      	strb	r1, [r3, #0]
  400380:	4770      	bx	lr
  400382:	bf00      	nop

00400384 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400384:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400386:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40038a:	2400      	movs	r4, #0
  40038c:	701c      	strb	r4, [r3, #0]
  40038e:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400390:	b14a      	cbz	r2, 4003a6 <ili93xx_write_register+0x22>
  400392:	1e4b      	subs	r3, r1, #1
  400394:	1e50      	subs	r0, r2, #1
  400396:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40039a:	4804      	ldr	r0, [pc, #16]	; (4003ac <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  40039c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4003a0:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4003a2:	428b      	cmp	r3, r1
  4003a4:	d1fa      	bne.n	40039c <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  4003a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003aa:	4770      	bx	lr
  4003ac:	61000002 	.word	0x61000002

004003b0 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4003b0:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4003b2:	2300      	movs	r3, #0
  4003b4:	9301      	str	r3, [sp, #4]
  4003b6:	9b01      	ldr	r3, [sp, #4]
  4003b8:	4298      	cmp	r0, r3
  4003ba:	d911      	bls.n	4003e0 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4003bc:	2100      	movs	r1, #0
  4003be:	4a09      	ldr	r2, [pc, #36]	; (4003e4 <ili93xx_delay+0x34>)
  4003c0:	9101      	str	r1, [sp, #4]
  4003c2:	9b01      	ldr	r3, [sp, #4]
  4003c4:	4293      	cmp	r3, r2
  4003c6:	d805      	bhi.n	4003d4 <ili93xx_delay+0x24>
  4003c8:	9b01      	ldr	r3, [sp, #4]
  4003ca:	3301      	adds	r3, #1
  4003cc:	9301      	str	r3, [sp, #4]
  4003ce:	9b01      	ldr	r3, [sp, #4]
  4003d0:	4293      	cmp	r3, r2
  4003d2:	d9f9      	bls.n	4003c8 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4003d4:	9b01      	ldr	r3, [sp, #4]
  4003d6:	3301      	adds	r3, #1
  4003d8:	9301      	str	r3, [sp, #4]
  4003da:	9b01      	ldr	r3, [sp, #4]
  4003dc:	4283      	cmp	r3, r0
  4003de:	d3ef      	bcc.n	4003c0 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  4003e0:	b002      	add	sp, #8
  4003e2:	4770      	bx	lr
  4003e4:	0001869f 	.word	0x0001869f

004003e8 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4003e8:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4003ea:	4c15      	ldr	r4, [pc, #84]	; (400440 <ili93xx_check_box_coordinates+0x58>)
  4003ec:	6824      	ldr	r4, [r4, #0]
  4003ee:	6805      	ldr	r5, [r0, #0]
  4003f0:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4003f2:	bf24      	itt	cs
  4003f4:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4003f8:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4003fa:	6815      	ldr	r5, [r2, #0]
  4003fc:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4003fe:	bf9c      	itt	ls
  400400:	f104 34ff 	addls.w	r4, r4, #4294967295
  400404:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400406:	4c0f      	ldr	r4, [pc, #60]	; (400444 <ili93xx_check_box_coordinates+0x5c>)
  400408:	6824      	ldr	r4, [r4, #0]
  40040a:	680d      	ldr	r5, [r1, #0]
  40040c:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  40040e:	bf24      	itt	cs
  400410:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400414:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400416:	681d      	ldr	r5, [r3, #0]
  400418:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40041a:	bf9c      	itt	ls
  40041c:	f104 34ff 	addls.w	r4, r4, #4294967295
  400420:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400422:	6804      	ldr	r4, [r0, #0]
  400424:	6815      	ldr	r5, [r2, #0]
  400426:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400428:	bf84      	itt	hi
  40042a:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  40042c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40042e:	680a      	ldr	r2, [r1, #0]
  400430:	6818      	ldr	r0, [r3, #0]
  400432:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400434:	bf84      	itt	hi
  400436:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400438:	601a      	strhi	r2, [r3, #0]
	}
}
  40043a:	bc30      	pop	{r4, r5}
  40043c:	4770      	bx	lr
  40043e:	bf00      	nop
  400440:	20000000 	.word	0x20000000
  400444:	20000004 	.word	0x20000004

00400448 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400448:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40044a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40044e:	2200      	movs	r2, #0
  400450:	701a      	strb	r2, [r3, #0]
  400452:	22d3      	movs	r2, #211	; 0xd3
  400454:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400456:	3302      	adds	r3, #2
  400458:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40045a:	f88d 2000 	strb.w	r2, [sp]
  40045e:	781a      	ldrb	r2, [r3, #0]
  400460:	f88d 2001 	strb.w	r2, [sp, #1]
  400464:	781a      	ldrb	r2, [r3, #0]
  400466:	f88d 2002 	strb.w	r2, [sp, #2]
  40046a:	781b      	ldrb	r3, [r3, #0]
  40046c:	b2db      	uxtb	r3, r3
  40046e:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400472:	b2d2      	uxtb	r2, r2
  400474:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400478:	b29b      	uxth	r3, r3
  40047a:	f249 3241 	movw	r2, #37697	; 0x9341
  40047e:	4293      	cmp	r3, r2
  400480:	d104      	bne.n	40048c <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400482:	2202      	movs	r2, #2
  400484:	4b0e      	ldr	r3, [pc, #56]	; (4004c0 <ili93xx_device_type_identify+0x78>)
  400486:	701a      	strb	r2, [r3, #0]
		return 0;
  400488:	2000      	movs	r0, #0
  40048a:	e017      	b.n	4004bc <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40048c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400490:	2200      	movs	r2, #0
  400492:	701a      	strb	r2, [r3, #0]
  400494:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400496:	3302      	adds	r3, #2
  400498:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40049a:	f88d 2000 	strb.w	r2, [sp]
  40049e:	781b      	ldrb	r3, [r3, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  4004a0:	b2d2      	uxtb	r2, r2
  4004a2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  4004a6:	b29b      	uxth	r3, r3
  4004a8:	f249 3225 	movw	r2, #37669	; 0x9325
  4004ac:	4293      	cmp	r3, r2
  4004ae:	d104      	bne.n	4004ba <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4004b0:	2201      	movs	r2, #1
  4004b2:	4b03      	ldr	r3, [pc, #12]	; (4004c0 <ili93xx_device_type_identify+0x78>)
  4004b4:	701a      	strb	r2, [r3, #0]
		return 0;
  4004b6:	2000      	movs	r0, #0
  4004b8:	e000      	b.n	4004bc <ili93xx_device_type_identify+0x74>
	}

	return 1;
  4004ba:	2001      	movs	r0, #1
}
  4004bc:	b002      	add	sp, #8
  4004be:	4770      	bx	lr
  4004c0:	20000c60 	.word	0x20000c60

004004c4 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4004c4:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004c6:	4b09      	ldr	r3, [pc, #36]	; (4004ec <ili93xx_display_on+0x28>)
  4004c8:	781b      	ldrb	r3, [r3, #0]
  4004ca:	2b01      	cmp	r3, #1
  4004cc:	d105      	bne.n	4004da <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4004ce:	2007      	movs	r0, #7
  4004d0:	f240 1133 	movw	r1, #307	; 0x133
  4004d4:	4b06      	ldr	r3, [pc, #24]	; (4004f0 <ili93xx_display_on+0x2c>)
  4004d6:	4798      	blx	r3
  4004d8:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4004da:	2b02      	cmp	r3, #2
  4004dc:	d104      	bne.n	4004e8 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4004de:	2029      	movs	r0, #41	; 0x29
  4004e0:	2100      	movs	r1, #0
  4004e2:	460a      	mov	r2, r1
  4004e4:	4b03      	ldr	r3, [pc, #12]	; (4004f4 <ili93xx_display_on+0x30>)
  4004e6:	4798      	blx	r3
  4004e8:	bd08      	pop	{r3, pc}
  4004ea:	bf00      	nop
  4004ec:	20000c60 	.word	0x20000c60
  4004f0:	0040036d 	.word	0x0040036d
  4004f4:	00400385 	.word	0x00400385

004004f8 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4004f8:	4a04      	ldr	r2, [pc, #16]	; (40050c <ili93xx_set_foreground_color+0x14>)
  4004fa:	1f13      	subs	r3, r2, #4
  4004fc:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400500:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400504:	4293      	cmp	r3, r2
  400506:	d1fb      	bne.n	400500 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400508:	4770      	bx	lr
  40050a:	bf00      	nop
  40050c:	200008a0 	.word	0x200008a0

00400510 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400514:	b082      	sub	sp, #8
  400516:	460c      	mov	r4, r1
  400518:	4617      	mov	r7, r2
  40051a:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40051c:	4b22      	ldr	r3, [pc, #136]	; (4005a8 <ili93xx_set_window+0x98>)
  40051e:	781b      	ldrb	r3, [r3, #0]
  400520:	2b01      	cmp	r3, #1
  400522:	d114      	bne.n	40054e <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400524:	b285      	uxth	r5, r0
  400526:	2050      	movs	r0, #80	; 0x50
  400528:	4629      	mov	r1, r5
  40052a:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4005b0 <ili93xx_set_window+0xa0>
  40052e:	47c0      	blx	r8
  400530:	1e79      	subs	r1, r7, #1
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400532:	4429      	add	r1, r5
  400534:	2051      	movs	r0, #81	; 0x51
  400536:	b289      	uxth	r1, r1
  400538:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40053a:	b2a4      	uxth	r4, r4
  40053c:	2052      	movs	r0, #82	; 0x52
  40053e:	4621      	mov	r1, r4
  400540:	47c0      	blx	r8
  400542:	1e71      	subs	r1, r6, #1
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400544:	4421      	add	r1, r4
  400546:	2053      	movs	r0, #83	; 0x53
  400548:	b289      	uxth	r1, r1
  40054a:	47c0      	blx	r8
  40054c:	e028      	b.n	4005a0 <ili93xx_set_window+0x90>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40054e:	2b02      	cmp	r3, #2
  400550:	d126      	bne.n	4005a0 <ili93xx_set_window+0x90>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400552:	0a03      	lsrs	r3, r0, #8
  400554:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400558:	b2c3      	uxtb	r3, r0
  40055a:	f88d 3005 	strb.w	r3, [sp, #5]
  40055e:	3a01      	subs	r2, #1
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400560:	4410      	add	r0, r2
  400562:	0a00      	lsrs	r0, r0, #8
  400564:	f88d 0006 	strb.w	r0, [sp, #6]
  400568:	4617      	mov	r7, r2
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  40056a:	441f      	add	r7, r3
  40056c:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400570:	202a      	movs	r0, #42	; 0x2a
  400572:	a901      	add	r1, sp, #4
  400574:	2204      	movs	r2, #4
  400576:	4d0d      	ldr	r5, [pc, #52]	; (4005ac <ili93xx_set_window+0x9c>)
  400578:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  40057a:	0a23      	lsrs	r3, r4, #8
  40057c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400580:	b2e3      	uxtb	r3, r4
  400582:	f88d 3005 	strb.w	r3, [sp, #5]
  400586:	1e72      	subs	r2, r6, #1
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400588:	4414      	add	r4, r2
  40058a:	0a24      	lsrs	r4, r4, #8
  40058c:	f88d 4006 	strb.w	r4, [sp, #6]
  400590:	4616      	mov	r6, r2
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400592:	441e      	add	r6, r3
  400594:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400598:	202b      	movs	r0, #43	; 0x2b
  40059a:	a901      	add	r1, sp, #4
  40059c:	2204      	movs	r2, #4
  40059e:	47a8      	blx	r5
				       paratable, 4);
	}
}
  4005a0:	b002      	add	sp, #8
  4005a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005a6:	bf00      	nop
  4005a8:	20000c60 	.word	0x20000c60
  4005ac:	00400385 	.word	0x00400385
  4005b0:	0040036d 	.word	0x0040036d

004005b4 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4005b4:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005b6:	4b06      	ldr	r3, [pc, #24]	; (4005d0 <ili93xx_set_cursor_position+0x1c>)
  4005b8:	781b      	ldrb	r3, [r3, #0]
  4005ba:	2b01      	cmp	r3, #1
  4005bc:	d107      	bne.n	4005ce <ili93xx_set_cursor_position+0x1a>
  4005be:	460c      	mov	r4, r1
  4005c0:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4005c2:	2020      	movs	r0, #32
  4005c4:	4d03      	ldr	r5, [pc, #12]	; (4005d4 <ili93xx_set_cursor_position+0x20>)
  4005c6:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4005c8:	2021      	movs	r0, #33	; 0x21
  4005ca:	4621      	mov	r1, r4
  4005cc:	47a8      	blx	r5
  4005ce:	bd38      	pop	{r3, r4, r5, pc}
  4005d0:	20000c60 	.word	0x20000c60
  4005d4:	0040036d 	.word	0x0040036d

004005d8 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  4005d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4005dc:	b083      	sub	sp, #12
  4005de:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  4005e0:	4bac      	ldr	r3, [pc, #688]	; (400894 <ili93xx_init+0x2bc>)
  4005e2:	4798      	blx	r3
  4005e4:	2800      	cmp	r0, #0
  4005e6:	f040 814f 	bne.w	400888 <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4005ea:	22f0      	movs	r2, #240	; 0xf0
  4005ec:	4baa      	ldr	r3, [pc, #680]	; (400898 <ili93xx_init+0x2c0>)
  4005ee:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4005f0:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4005f4:	4ba9      	ldr	r3, [pc, #676]	; (40089c <ili93xx_init+0x2c4>)
  4005f6:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005f8:	4ba9      	ldr	r3, [pc, #676]	; (4008a0 <ili93xx_init+0x2c8>)
  4005fa:	781b      	ldrb	r3, [r3, #0]
  4005fc:	2b01      	cmp	r3, #1
  4005fe:	f040 80b1 	bne.w	400764 <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400602:	2007      	movs	r0, #7
  400604:	2133      	movs	r1, #51	; 0x33
  400606:	4ca7      	ldr	r4, [pc, #668]	; (4008a4 <ili93xx_init+0x2cc>)
  400608:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40060a:	2010      	movs	r0, #16
  40060c:	2100      	movs	r1, #0
  40060e:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400610:	2000      	movs	r0, #0
  400612:	2101      	movs	r1, #1
  400614:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400616:	2001      	movs	r0, #1
  400618:	f44f 7180 	mov.w	r1, #256	; 0x100
  40061c:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40061e:	2002      	movs	r0, #2
  400620:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400624:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400626:	2004      	movs	r0, #4
  400628:	2100      	movs	r1, #0
  40062a:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  40062c:	2008      	movs	r0, #8
  40062e:	f240 2107 	movw	r1, #519	; 0x207
  400632:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400634:	2009      	movs	r0, #9
  400636:	2100      	movs	r1, #0
  400638:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40063a:	200a      	movs	r0, #10
  40063c:	2100      	movs	r1, #0
  40063e:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400640:	200c      	movs	r0, #12
  400642:	2100      	movs	r1, #0
  400644:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400646:	200d      	movs	r0, #13
  400648:	2100      	movs	r1, #0
  40064a:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  40064c:	200f      	movs	r0, #15
  40064e:	2100      	movs	r1, #0
  400650:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400652:	2010      	movs	r0, #16
  400654:	2100      	movs	r1, #0
  400656:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400658:	2011      	movs	r0, #17
  40065a:	2100      	movs	r1, #0
  40065c:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  40065e:	2012      	movs	r0, #18
  400660:	2100      	movs	r1, #0
  400662:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400664:	2013      	movs	r0, #19
  400666:	2100      	movs	r1, #0
  400668:	47a0      	blx	r4
		ili93xx_delay(200);
  40066a:	20c8      	movs	r0, #200	; 0xc8
  40066c:	4d8e      	ldr	r5, [pc, #568]	; (4008a8 <ili93xx_init+0x2d0>)
  40066e:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400670:	2010      	movs	r0, #16
  400672:	f241 2190 	movw	r1, #4752	; 0x1290
  400676:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400678:	2011      	movs	r0, #17
  40067a:	f240 2127 	movw	r1, #551	; 0x227
  40067e:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400680:	2032      	movs	r0, #50	; 0x32
  400682:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400684:	2012      	movs	r0, #18
  400686:	211b      	movs	r1, #27
  400688:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  40068a:	2032      	movs	r0, #50	; 0x32
  40068c:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40068e:	2013      	movs	r0, #19
  400690:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400694:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400696:	2029      	movs	r0, #41	; 0x29
  400698:	2119      	movs	r1, #25
  40069a:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  40069c:	202b      	movs	r0, #43	; 0x2b
  40069e:	210d      	movs	r1, #13
  4006a0:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  4006a2:	2032      	movs	r0, #50	; 0x32
  4006a4:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4006a6:	2030      	movs	r0, #48	; 0x30
  4006a8:	2100      	movs	r1, #0
  4006aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4006ac:	2031      	movs	r0, #49	; 0x31
  4006ae:	f44f 7101 	mov.w	r1, #516	; 0x204
  4006b2:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4006b4:	2032      	movs	r0, #50	; 0x32
  4006b6:	f44f 7100 	mov.w	r1, #512	; 0x200
  4006ba:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  4006bc:	2035      	movs	r0, #53	; 0x35
  4006be:	2107      	movs	r1, #7
  4006c0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  4006c2:	2036      	movs	r0, #54	; 0x36
  4006c4:	f241 4104 	movw	r1, #5124	; 0x1404
  4006c8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4006ca:	2037      	movs	r0, #55	; 0x37
  4006cc:	f240 7105 	movw	r1, #1797	; 0x705
  4006d0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4006d2:	2038      	movs	r0, #56	; 0x38
  4006d4:	f240 3105 	movw	r1, #773	; 0x305
  4006d8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4006da:	2039      	movs	r0, #57	; 0x39
  4006dc:	f240 7107 	movw	r1, #1799	; 0x707
  4006e0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4006e2:	203c      	movs	r0, #60	; 0x3c
  4006e4:	f240 7101 	movw	r1, #1793	; 0x701
  4006e8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4006ea:	203d      	movs	r0, #61	; 0x3d
  4006ec:	210e      	movs	r1, #14
  4006ee:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4006f0:	2003      	movs	r0, #3
  4006f2:	f24d 0110 	movw	r1, #53264	; 0xd010
  4006f6:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  4006f8:	2060      	movs	r0, #96	; 0x60
  4006fa:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  4006fe:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400700:	2061      	movs	r0, #97	; 0x61
  400702:	2101      	movs	r1, #1
  400704:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400706:	206a      	movs	r0, #106	; 0x6a
  400708:	2100      	movs	r1, #0
  40070a:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  40070c:	2080      	movs	r0, #128	; 0x80
  40070e:	2100      	movs	r1, #0
  400710:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400712:	2081      	movs	r0, #129	; 0x81
  400714:	2100      	movs	r1, #0
  400716:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400718:	2082      	movs	r0, #130	; 0x82
  40071a:	2100      	movs	r1, #0
  40071c:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40071e:	2083      	movs	r0, #131	; 0x83
  400720:	2100      	movs	r1, #0
  400722:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400724:	2084      	movs	r0, #132	; 0x84
  400726:	2100      	movs	r1, #0
  400728:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40072a:	2085      	movs	r0, #133	; 0x85
  40072c:	2100      	movs	r1, #0
  40072e:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400730:	2090      	movs	r0, #144	; 0x90
  400732:	2110      	movs	r1, #16
  400734:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400736:	2092      	movs	r0, #146	; 0x92
  400738:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40073c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40073e:	2095      	movs	r0, #149	; 0x95
  400740:	f44f 7188 	mov.w	r1, #272	; 0x110
  400744:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400746:	2000      	movs	r0, #0
  400748:	4601      	mov	r1, r0
  40074a:	6832      	ldr	r2, [r6, #0]
  40074c:	6873      	ldr	r3, [r6, #4]
  40074e:	4c57      	ldr	r4, [pc, #348]	; (4008ac <ili93xx_init+0x2d4>)
  400750:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400752:	68b0      	ldr	r0, [r6, #8]
  400754:	4b56      	ldr	r3, [pc, #344]	; (4008b0 <ili93xx_init+0x2d8>)
  400756:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400758:	2000      	movs	r0, #0
  40075a:	4601      	mov	r1, r0
  40075c:	4b55      	ldr	r3, [pc, #340]	; (4008b4 <ili93xx_init+0x2dc>)
  40075e:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400760:	2000      	movs	r0, #0
  400762:	e094      	b.n	40088e <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400764:	2b02      	cmp	r3, #2
  400766:	f040 8091 	bne.w	40088c <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  40076a:	2339      	movs	r3, #57	; 0x39
  40076c:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400770:	232c      	movs	r3, #44	; 0x2c
  400772:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400776:	2400      	movs	r4, #0
  400778:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  40077c:	2334      	movs	r3, #52	; 0x34
  40077e:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  400782:	2702      	movs	r7, #2
  400784:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400788:	20cb      	movs	r0, #203	; 0xcb
  40078a:	4669      	mov	r1, sp
  40078c:	2205      	movs	r2, #5
  40078e:	4d4a      	ldr	r5, [pc, #296]	; (4008b8 <ili93xx_init+0x2e0>)
  400790:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  400792:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  400796:	23aa      	movs	r3, #170	; 0xaa
  400798:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  40079c:	23b0      	movs	r3, #176	; 0xb0
  40079e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4007a2:	20cf      	movs	r0, #207	; 0xcf
  4007a4:	4669      	mov	r1, sp
  4007a6:	2203      	movs	r2, #3
  4007a8:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  4007aa:	2330      	movs	r3, #48	; 0x30
  4007ac:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4007b0:	20f7      	movs	r0, #247	; 0xf7
  4007b2:	4669      	mov	r1, sp
  4007b4:	2201      	movs	r2, #1
  4007b6:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  4007b8:	2325      	movs	r3, #37	; 0x25
  4007ba:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  4007be:	20c0      	movs	r0, #192	; 0xc0
  4007c0:	4669      	mov	r1, sp
  4007c2:	2201      	movs	r2, #1
  4007c4:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  4007c6:	f04f 0911 	mov.w	r9, #17
  4007ca:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4007ce:	20c1      	movs	r0, #193	; 0xc1
  4007d0:	4669      	mov	r1, sp
  4007d2:	2201      	movs	r2, #1
  4007d4:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  4007d6:	235c      	movs	r3, #92	; 0x5c
  4007d8:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4007dc:	234c      	movs	r3, #76	; 0x4c
  4007de:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4007e2:	20c5      	movs	r0, #197	; 0xc5
  4007e4:	4669      	mov	r1, sp
  4007e6:	463a      	mov	r2, r7
  4007e8:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  4007ea:	2394      	movs	r3, #148	; 0x94
  4007ec:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4007f0:	20c7      	movs	r0, #199	; 0xc7
  4007f2:	4669      	mov	r1, sp
  4007f4:	2201      	movs	r2, #1
  4007f6:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  4007f8:	2385      	movs	r3, #133	; 0x85
  4007fa:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  4007fe:	f04f 0801 	mov.w	r8, #1
  400802:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  400806:	2378      	movs	r3, #120	; 0x78
  400808:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  40080c:	20e8      	movs	r0, #232	; 0xe8
  40080e:	4669      	mov	r1, sp
  400810:	2203      	movs	r2, #3
  400812:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400814:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  400818:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  40081c:	20ea      	movs	r0, #234	; 0xea
  40081e:	4669      	mov	r1, sp
  400820:	463a      	mov	r2, r7
  400822:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400824:	2348      	movs	r3, #72	; 0x48
  400826:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  40082a:	2036      	movs	r0, #54	; 0x36
  40082c:	4669      	mov	r1, sp
  40082e:	4642      	mov	r2, r8
  400830:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400832:	2306      	movs	r3, #6
  400834:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400838:	203a      	movs	r0, #58	; 0x3a
  40083a:	4669      	mov	r1, sp
  40083c:	4642      	mov	r2, r8
  40083e:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400840:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  400844:	2382      	movs	r3, #130	; 0x82
  400846:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  40084a:	2327      	movs	r3, #39	; 0x27
  40084c:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400850:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400854:	20b6      	movs	r0, #182	; 0xb6
  400856:	4669      	mov	r1, sp
  400858:	2204      	movs	r2, #4
  40085a:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40085c:	4620      	mov	r0, r4
  40085e:	4621      	mov	r1, r4
  400860:	6832      	ldr	r2, [r6, #0]
  400862:	6873      	ldr	r3, [r6, #4]
  400864:	4f11      	ldr	r7, [pc, #68]	; (4008ac <ili93xx_init+0x2d4>)
  400866:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400868:	68b0      	ldr	r0, [r6, #8]
  40086a:	4b11      	ldr	r3, [pc, #68]	; (4008b0 <ili93xx_init+0x2d8>)
  40086c:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  40086e:	4648      	mov	r0, r9
  400870:	4669      	mov	r1, sp
  400872:	4622      	mov	r2, r4
  400874:	47a8      	blx	r5
		ili93xx_delay(10);
  400876:	200a      	movs	r0, #10
  400878:	4b0b      	ldr	r3, [pc, #44]	; (4008a8 <ili93xx_init+0x2d0>)
  40087a:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  40087c:	2029      	movs	r0, #41	; 0x29
  40087e:	4669      	mov	r1, sp
  400880:	4622      	mov	r2, r4
  400882:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400884:	4620      	mov	r0, r4
  400886:	e002      	b.n	40088e <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  400888:	2001      	movs	r0, #1
  40088a:	e000      	b.n	40088e <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  40088c:	2001      	movs	r0, #1
	}

	return 0;
}
  40088e:	b003      	add	sp, #12
  400890:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400894:	00400449 	.word	0x00400449
  400898:	20000000 	.word	0x20000000
  40089c:	20000004 	.word	0x20000004
  4008a0:	20000c60 	.word	0x20000c60
  4008a4:	0040036d 	.word	0x0040036d
  4008a8:	004003b1 	.word	0x004003b1
  4008ac:	00400511 	.word	0x00400511
  4008b0:	004004f9 	.word	0x004004f9
  4008b4:	004005b5 	.word	0x004005b5
  4008b8:	00400385 	.word	0x00400385

004008bc <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4008bc:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4008be:	4b16      	ldr	r3, [pc, #88]	; (400918 <ili93xx_draw_pixel+0x5c>)
  4008c0:	681b      	ldr	r3, [r3, #0]
  4008c2:	4283      	cmp	r3, r0
  4008c4:	d921      	bls.n	40090a <ili93xx_draw_pixel+0x4e>
  4008c6:	4b15      	ldr	r3, [pc, #84]	; (40091c <ili93xx_draw_pixel+0x60>)
  4008c8:	681b      	ldr	r3, [r3, #0]
  4008ca:	428b      	cmp	r3, r1
  4008cc:	d91f      	bls.n	40090e <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4008ce:	4b14      	ldr	r3, [pc, #80]	; (400920 <ili93xx_draw_pixel+0x64>)
  4008d0:	781b      	ldrb	r3, [r3, #0]
  4008d2:	2b01      	cmp	r3, #1
  4008d4:	d10b      	bne.n	4008ee <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  4008d6:	b280      	uxth	r0, r0
  4008d8:	b289      	uxth	r1, r1
  4008da:	4b12      	ldr	r3, [pc, #72]	; (400924 <ili93xx_draw_pixel+0x68>)
  4008dc:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4008de:	4b12      	ldr	r3, [pc, #72]	; (400928 <ili93xx_draw_pixel+0x6c>)
  4008e0:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4008e2:	4b12      	ldr	r3, [pc, #72]	; (40092c <ili93xx_draw_pixel+0x70>)
  4008e4:	6818      	ldr	r0, [r3, #0]
  4008e6:	4b12      	ldr	r3, [pc, #72]	; (400930 <ili93xx_draw_pixel+0x74>)
  4008e8:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4008ea:	2000      	movs	r0, #0
  4008ec:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4008ee:	2b02      	cmp	r3, #2
  4008f0:	d10f      	bne.n	400912 <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4008f2:	2200      	movs	r2, #0
  4008f4:	4613      	mov	r3, r2
  4008f6:	4c0f      	ldr	r4, [pc, #60]	; (400934 <ili93xx_draw_pixel+0x78>)
  4008f8:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4008fa:	4b0b      	ldr	r3, [pc, #44]	; (400928 <ili93xx_draw_pixel+0x6c>)
  4008fc:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4008fe:	4b0b      	ldr	r3, [pc, #44]	; (40092c <ili93xx_draw_pixel+0x70>)
  400900:	6818      	ldr	r0, [r3, #0]
  400902:	4b0b      	ldr	r3, [pc, #44]	; (400930 <ili93xx_draw_pixel+0x74>)
  400904:	4798      	blx	r3
	}

	return 0;
  400906:	2000      	movs	r0, #0
  400908:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  40090a:	2001      	movs	r0, #1
  40090c:	bd10      	pop	{r4, pc}
  40090e:	2001      	movs	r0, #1
  400910:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  400912:	2000      	movs	r0, #0
}
  400914:	bd10      	pop	{r4, pc}
  400916:	bf00      	nop
  400918:	20000000 	.word	0x20000000
  40091c:	20000004 	.word	0x20000004
  400920:	20000c60 	.word	0x20000c60
  400924:	004005b5 	.word	0x004005b5
  400928:	004002c5 	.word	0x004002c5
  40092c:	200008a0 	.word	0x200008a0
  400930:	004002f5 	.word	0x004002f5
  400934:	00400511 	.word	0x00400511

00400938 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40093c:	b084      	sub	sp, #16
  40093e:	9003      	str	r0, [sp, #12]
  400940:	9102      	str	r1, [sp, #8]
  400942:	9201      	str	r2, [sp, #4]
  400944:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400946:	a803      	add	r0, sp, #12
  400948:	a902      	add	r1, sp, #8
  40094a:	aa01      	add	r2, sp, #4
  40094c:	466b      	mov	r3, sp
  40094e:	4c22      	ldr	r4, [pc, #136]	; (4009d8 <ili93xx_draw_filled_rectangle+0xa0>)
  400950:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400952:	9d03      	ldr	r5, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  400954:	9c02      	ldr	r4, [sp, #8]
  400956:	9901      	ldr	r1, [sp, #4]
  400958:	1c4a      	adds	r2, r1, #1
  40095a:	9900      	ldr	r1, [sp, #0]
  40095c:	1c4b      	adds	r3, r1, #1

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40095e:	4628      	mov	r0, r5
  400960:	4621      	mov	r1, r4
  400962:	1b52      	subs	r2, r2, r5
  400964:	1b1b      	subs	r3, r3, r4
  400966:	4c1d      	ldr	r4, [pc, #116]	; (4009dc <ili93xx_draw_filled_rectangle+0xa4>)
  400968:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40096a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40096e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400972:	4b1b      	ldr	r3, [pc, #108]	; (4009e0 <ili93xx_draw_filled_rectangle+0xa8>)
  400974:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400976:	4b1b      	ldr	r3, [pc, #108]	; (4009e4 <ili93xx_draw_filled_rectangle+0xac>)
  400978:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40097a:	9a02      	ldr	r2, [sp, #8]
  40097c:	9b00      	ldr	r3, [sp, #0]
  40097e:	1a9a      	subs	r2, r3, r2
  400980:	9b01      	ldr	r3, [sp, #4]
  400982:	f103 0801 	add.w	r8, r3, #1
  400986:	9b03      	ldr	r3, [sp, #12]
  400988:	ebc3 0808 	rsb	r8, r3, r8
  40098c:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400990:	4c15      	ldr	r4, [pc, #84]	; (4009e8 <ili93xx_draw_filled_rectangle+0xb0>)
  400992:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400996:	09e4      	lsrs	r4, r4, #7
  400998:	d007      	beq.n	4009aa <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40099a:	4f14      	ldr	r7, [pc, #80]	; (4009ec <ili93xx_draw_filled_rectangle+0xb4>)
  40099c:	26f0      	movs	r6, #240	; 0xf0
  40099e:	4d14      	ldr	r5, [pc, #80]	; (4009f0 <ili93xx_draw_filled_rectangle+0xb8>)
  4009a0:	4638      	mov	r0, r7
  4009a2:	4631      	mov	r1, r6
  4009a4:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4009a6:	3c01      	subs	r4, #1
  4009a8:	d1fa      	bne.n	4009a0 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4009aa:	490f      	ldr	r1, [pc, #60]	; (4009e8 <ili93xx_draw_filled_rectangle+0xb0>)
  4009ac:	fba1 3108 	umull	r3, r1, r1, r8
  4009b0:	09c9      	lsrs	r1, r1, #7
  4009b2:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4009b6:	480d      	ldr	r0, [pc, #52]	; (4009ec <ili93xx_draw_filled_rectangle+0xb4>)
  4009b8:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4009bc:	4b0c      	ldr	r3, [pc, #48]	; (4009f0 <ili93xx_draw_filled_rectangle+0xb8>)
  4009be:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4009c0:	2000      	movs	r0, #0
  4009c2:	4601      	mov	r1, r0
  4009c4:	4b0b      	ldr	r3, [pc, #44]	; (4009f4 <ili93xx_draw_filled_rectangle+0xbc>)
  4009c6:	681a      	ldr	r2, [r3, #0]
  4009c8:	4b0b      	ldr	r3, [pc, #44]	; (4009f8 <ili93xx_draw_filled_rectangle+0xc0>)
  4009ca:	681b      	ldr	r3, [r3, #0]
  4009cc:	4c03      	ldr	r4, [pc, #12]	; (4009dc <ili93xx_draw_filled_rectangle+0xa4>)
  4009ce:	47a0      	blx	r4
}
  4009d0:	b004      	add	sp, #16
  4009d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009d6:	bf00      	nop
  4009d8:	004003e9 	.word	0x004003e9
  4009dc:	00400511 	.word	0x00400511
  4009e0:	004005b5 	.word	0x004005b5
  4009e4:	004002c5 	.word	0x004002c5
  4009e8:	88888889 	.word	0x88888889
  4009ec:	200008a0 	.word	0x200008a0
  4009f0:	0040030d 	.word	0x0040030d
  4009f4:	20000000 	.word	0x20000000
  4009f8:	20000004 	.word	0x20000004

004009fc <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4009fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a00:	b083      	sub	sp, #12
  400a02:	4606      	mov	r6, r0
  400a04:	4688      	mov	r8, r1
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  400a06:	4299      	cmp	r1, r3
  400a08:	d001      	beq.n	400a0e <ili93xx_draw_line+0x12>
  400a0a:	4290      	cmp	r0, r2
  400a0c:	d104      	bne.n	400a18 <ili93xx_draw_line+0x1c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  400a0e:	4630      	mov	r0, r6
  400a10:	4641      	mov	r1, r8
  400a12:	4c2b      	ldr	r4, [pc, #172]	; (400ac0 <ili93xx_draw_line+0xc4>)
  400a14:	47a0      	blx	r4
  400a16:	e050      	b.n	400aba <ili93xx_draw_line+0xbe>
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  400a18:	4681      	mov	r9, r0
	y = ul_y1;
  400a1a:	460f      	mov	r7, r1
	dx = ul_x2 - ul_x1;
  400a1c:	1a12      	subs	r2, r2, r0
	dy = ul_y2 - ul_y1;
  400a1e:	1a5b      	subs	r3, r3, r1
	xinc = (dx > 0) ? 1 : -1;
  400a20:	2a00      	cmp	r2, #0
  400a22:	bfcc      	ite	gt
  400a24:	2101      	movgt	r1, #1
  400a26:	f04f 31ff 	movle.w	r1, #4294967295
  400a2a:	9100      	str	r1, [sp, #0]
	yinc = (dy > 0) ? 1 : -1;
  400a2c:	2b00      	cmp	r3, #0
  400a2e:	bfcc      	ite	gt
  400a30:	2101      	movgt	r1, #1
  400a32:	f04f 31ff 	movle.w	r1, #4294967295
  400a36:	9101      	str	r1, [sp, #4]
	dx = abs(ul_x2 - ul_x1);
  400a38:	ea82 75e2 	eor.w	r5, r2, r2, asr #31
  400a3c:	eba5 75e2 	sub.w	r5, r5, r2, asr #31
	dy = abs(ul_y2 - ul_y1);
  400a40:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
  400a44:	eba4 74e3 	sub.w	r4, r4, r3, asr #31

	ili93xx_draw_pixel(x, y);
  400a48:	4641      	mov	r1, r8
  400a4a:	4b1e      	ldr	r3, [pc, #120]	; (400ac4 <ili93xx_draw_line+0xc8>)
  400a4c:	4798      	blx	r3

	if (dx > dy) {
  400a4e:	42a5      	cmp	r5, r4
  400a50:	dd1a      	ble.n	400a88 <ili93xx_draw_line+0x8c>
		cumul = dx >> 1;
  400a52:	ea4f 0865 	mov.w	r8, r5, asr #1

		for (i = 1; i <= dx; i++) {
  400a56:	2d00      	cmp	r5, #0
  400a58:	dd2f      	ble.n	400aba <ili93xx_draw_line+0xbe>
  400a5a:	9b00      	ldr	r3, [sp, #0]
  400a5c:	4699      	mov	r9, r3
  400a5e:	441e      	add	r6, r3
  400a60:	f04f 0a01 	mov.w	sl, #1
			if (cumul >= dx) {
				cumul -= dx;
				y += yinc;
			}

			ili93xx_draw_pixel(x, y);
  400a64:	f8df b05c 	ldr.w	fp, [pc, #92]	; 400ac4 <ili93xx_draw_line+0xc8>
	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
			x += xinc;
			cumul += dy;
  400a68:	44a0      	add	r8, r4

			if (cumul >= dx) {
  400a6a:	4545      	cmp	r5, r8
  400a6c:	dc03      	bgt.n	400a76 <ili93xx_draw_line+0x7a>
				cumul -= dx;
  400a6e:	ebc5 0808 	rsb	r8, r5, r8
				y += yinc;
  400a72:	9b01      	ldr	r3, [sp, #4]
  400a74:	441f      	add	r7, r3
			}

			ili93xx_draw_pixel(x, y);
  400a76:	4630      	mov	r0, r6
  400a78:	4639      	mov	r1, r7
  400a7a:	47d8      	blx	fp
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  400a7c:	f10a 0a01 	add.w	sl, sl, #1
  400a80:	444e      	add	r6, r9
  400a82:	4555      	cmp	r5, sl
  400a84:	daf0      	bge.n	400a68 <ili93xx_draw_line+0x6c>
  400a86:	e018      	b.n	400aba <ili93xx_draw_line+0xbe>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  400a88:	1067      	asrs	r7, r4, #1

		for (i = 1; i <= dy; i++) {
  400a8a:	2c00      	cmp	r4, #0
  400a8c:	dd15      	ble.n	400aba <ili93xx_draw_line+0xbe>
  400a8e:	9b01      	ldr	r3, [sp, #4]
  400a90:	469b      	mov	fp, r3
  400a92:	4443      	add	r3, r8
  400a94:	461e      	mov	r6, r3
  400a96:	f04f 0801 	mov.w	r8, #1
			if (cumul >= dy) {
				cumul -= dy;
				x += xinc;
			}

			ili93xx_draw_pixel(x, y);
  400a9a:	f8df a028 	ldr.w	sl, [pc, #40]	; 400ac4 <ili93xx_draw_line+0xc8>
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
			y += yinc;
			cumul += dx;
  400a9e:	442f      	add	r7, r5

			if (cumul >= dy) {
  400aa0:	42bc      	cmp	r4, r7
  400aa2:	dc02      	bgt.n	400aaa <ili93xx_draw_line+0xae>
				cumul -= dy;
  400aa4:	1b3f      	subs	r7, r7, r4
				x += xinc;
  400aa6:	9b00      	ldr	r3, [sp, #0]
  400aa8:	4499      	add	r9, r3
			}

			ili93xx_draw_pixel(x, y);
  400aaa:	4648      	mov	r0, r9
  400aac:	4631      	mov	r1, r6
  400aae:	47d0      	blx	sl
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  400ab0:	f108 0801 	add.w	r8, r8, #1
  400ab4:	445e      	add	r6, fp
  400ab6:	4544      	cmp	r4, r8
  400ab8:	daf1      	bge.n	400a9e <ili93xx_draw_line+0xa2>
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
	}
}
  400aba:	b003      	add	sp, #12
  400abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400ac0:	00400939 	.word	0x00400939
  400ac4:	004008bd 	.word	0x004008bd

00400ac8 <ili93xx_draw_circle>:
{
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  400ac8:	2a00      	cmp	r2, #0
  400aca:	d044      	beq.n	400b56 <ili93xx_draw_circle+0x8e>
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  400acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ad0:	b083      	sub	sp, #12
  400ad2:	4681      	mov	r9, r0
  400ad4:	468a      	mov	sl, r1
  400ad6:	4616      	mov	r6, r2

	if (ul_r == 0) {
		return 1;
	}

	d = 3 - (ul_r << 1);
  400ad8:	0057      	lsls	r7, r2, #1
  400ada:	f1c7 0703 	rsb	r7, r7, #3
	curX = 0;
  400ade:	2500      	movs	r5, #0
	curY = ul_r;

	while (curX <= curY) {
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  400ae0:	4c1f      	ldr	r4, [pc, #124]	; (400b60 <ili93xx_draw_circle+0x98>)
  400ae2:	eb05 0b09 	add.w	fp, r5, r9
  400ae6:	eb06 080a 	add.w	r8, r6, sl
  400aea:	4658      	mov	r0, fp
  400aec:	4641      	mov	r1, r8
  400aee:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  400af0:	ebc6 030a 	rsb	r3, r6, sl
  400af4:	4658      	mov	r0, fp
  400af6:	9301      	str	r3, [sp, #4]
  400af8:	4619      	mov	r1, r3
  400afa:	47a0      	blx	r4
  400afc:	ebc5 0b09 	rsb	fp, r5, r9
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  400b00:	4658      	mov	r0, fp
  400b02:	4641      	mov	r1, r8
  400b04:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  400b06:	4658      	mov	r0, fp
  400b08:	9901      	ldr	r1, [sp, #4]
  400b0a:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  400b0c:	eb06 0b09 	add.w	fp, r6, r9
  400b10:	eb05 080a 	add.w	r8, r5, sl
  400b14:	4658      	mov	r0, fp
  400b16:	4641      	mov	r1, r8
  400b18:	47a0      	blx	r4
  400b1a:	ebc5 030a 	rsb	r3, r5, sl
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  400b1e:	4658      	mov	r0, fp
  400b20:	9301      	str	r3, [sp, #4]
  400b22:	4619      	mov	r1, r3
  400b24:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  400b26:	ebc6 0b09 	rsb	fp, r6, r9
  400b2a:	4658      	mov	r0, fp
  400b2c:	4641      	mov	r1, r8
  400b2e:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  400b30:	4658      	mov	r0, fp
  400b32:	9901      	ldr	r1, [sp, #4]
  400b34:	47a0      	blx	r4

		if (d < 0) {
  400b36:	2f00      	cmp	r7, #0
  400b38:	da03      	bge.n	400b42 <ili93xx_draw_circle+0x7a>
			d += (curX << 2) + 6;
  400b3a:	eb07 0785 	add.w	r7, r7, r5, lsl #2
  400b3e:	3706      	adds	r7, #6
  400b40:	e004      	b.n	400b4c <ili93xx_draw_circle+0x84>
  400b42:	370a      	adds	r7, #10
		} else {
			d += ((curX - curY) << 2) + 10;
  400b44:	1bab      	subs	r3, r5, r6
  400b46:	eb07 0783 	add.w	r7, r7, r3, lsl #2
			curY--;
  400b4a:	3e01      	subs	r6, #1
		}

		curX++;
  400b4c:	3501      	adds	r5, #1

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  400b4e:	42ae      	cmp	r6, r5
  400b50:	d2c7      	bcs.n	400ae2 <ili93xx_draw_circle+0x1a>
		}

		curX++;
	}

	return 0;
  400b52:	2000      	movs	r0, #0
  400b54:	e001      	b.n	400b5a <ili93xx_draw_circle+0x92>
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
		return 1;
  400b56:	2001      	movs	r0, #1
  400b58:	4770      	bx	lr

		curX++;
	}

	return 0;
}
  400b5a:	b003      	add	sp, #12
  400b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b60:	004008bd 	.word	0x004008bd

00400b64 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b68:	b085      	sub	sp, #20
  400b6a:	9003      	str	r0, [sp, #12]
  400b6c:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400b6e:	7813      	ldrb	r3, [r2, #0]
  400b70:	2b00      	cmp	r3, #0
  400b72:	d046      	beq.n	400c02 <ili93xx_draw_string+0x9e>
  400b74:	468b      	mov	fp, r1
  400b76:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400b78:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400c0c <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400b7c:	2b0a      	cmp	r3, #10
  400b7e:	d104      	bne.n	400b8a <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  400b80:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400b84:	9b03      	ldr	r3, [sp, #12]
  400b86:	9301      	str	r3, [sp, #4]
  400b88:	e035      	b.n	400bf6 <ili93xx_draw_string+0x92>

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400b8a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400b8e:	4e1e      	ldr	r6, [pc, #120]	; (400c08 <ili93xx_draw_string+0xa4>)
  400b90:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400b94:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400b98:	9a01      	ldr	r2, [sp, #4]
  400b9a:	4613      	mov	r3, r2
  400b9c:	330a      	adds	r3, #10
  400b9e:	9300      	str	r3, [sp, #0]
  400ba0:	4690      	mov	r8, r2
  400ba2:	2407      	movs	r4, #7
  400ba4:	4637      	mov	r7, r6
  400ba6:	eb0b 0a04 	add.w	sl, fp, r4
  400baa:	463d      	mov	r5, r7
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400bac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400bb0:	4123      	asrs	r3, r4
  400bb2:	f013 0f01 	tst.w	r3, #1
  400bb6:	d003      	beq.n	400bc0 <ili93xx_draw_string+0x5c>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400bb8:	4640      	mov	r0, r8
  400bba:	ebc4 010a 	rsb	r1, r4, sl
  400bbe:	47c8      	blx	r9
  400bc0:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  400bc2:	f1b4 3fff 	cmp.w	r4, #4294967295
  400bc6:	d1f0      	bne.n	400baa <ili93xx_draw_string+0x46>
  400bc8:	2407      	movs	r4, #7
  400bca:	f10b 070f 	add.w	r7, fp, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400bce:	782b      	ldrb	r3, [r5, #0]
  400bd0:	4123      	asrs	r3, r4
  400bd2:	f013 0f01 	tst.w	r3, #1
  400bd6:	d002      	beq.n	400bde <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400bd8:	4640      	mov	r0, r8
  400bda:	1b39      	subs	r1, r7, r4
  400bdc:	47c8      	blx	r9
  400bde:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400be0:	2c01      	cmp	r4, #1
  400be2:	d1f4      	bne.n	400bce <ili93xx_draw_string+0x6a>
  400be4:	3602      	adds	r6, #2
  400be6:	f108 0801 	add.w	r8, r8, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400bea:	9b00      	ldr	r3, [sp, #0]
  400bec:	4598      	cmp	r8, r3
  400bee:	d1d8      	bne.n	400ba2 <ili93xx_draw_string+0x3e>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400bf0:	9b01      	ldr	r3, [sp, #4]
  400bf2:	330c      	adds	r3, #12
  400bf4:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400bf6:	9a02      	ldr	r2, [sp, #8]
  400bf8:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400bfc:	9202      	str	r2, [sp, #8]
  400bfe:	2b00      	cmp	r3, #0
  400c00:	d1bc      	bne.n	400b7c <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  400c02:	b005      	add	sp, #20
  400c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400c08:	0040767c 	.word	0x0040767c
  400c0c:	004008bd 	.word	0x004008bd

00400c10 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400c10:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400c12:	2401      	movs	r4, #1
  400c14:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400c16:	2400      	movs	r4, #0
  400c18:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400c1a:	f240 2502 	movw	r5, #514	; 0x202
  400c1e:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400c22:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400c26:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400c2a:	6845      	ldr	r5, [r0, #4]
  400c2c:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400c2e:	0052      	lsls	r2, r2, #1
  400c30:	fbb1 f1f2 	udiv	r1, r1, r2
  400c34:	1e4a      	subs	r2, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400c36:	0212      	lsls	r2, r2, #8
  400c38:	b292      	uxth	r2, r2
  400c3a:	4313      	orrs	r3, r2
  400c3c:	6043      	str	r3, [r0, #4]
	return 0;
}
  400c3e:	4620      	mov	r0, r4
  400c40:	bc30      	pop	{r4, r5}
  400c42:	4770      	bx	lr

00400c44 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400c44:	6843      	ldr	r3, [r0, #4]
  400c46:	4319      	orrs	r1, r3
  400c48:	01d2      	lsls	r2, r2, #7
  400c4a:	b2d2      	uxtb	r2, r2
  400c4c:	4311      	orrs	r1, r2
  400c4e:	6041      	str	r1, [r0, #4]
  400c50:	4770      	bx	lr
  400c52:	bf00      	nop

00400c54 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400c54:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400c56:	6844      	ldr	r4, [r0, #4]
  400c58:	4322      	orrs	r2, r4
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400c5a:	0609      	lsls	r1, r1, #24
  400c5c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400c60:	430a      	orrs	r2, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400c62:	071b      	lsls	r3, r3, #28
  400c64:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400c68:	4313      	orrs	r3, r2
  400c6a:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c70:	4770      	bx	lr
  400c72:	bf00      	nop

00400c74 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400c74:	2302      	movs	r3, #2
  400c76:	6003      	str	r3, [r0, #0]
  400c78:	4770      	bx	lr
  400c7a:	bf00      	nop

00400c7c <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400c7c:	2301      	movs	r3, #1
  400c7e:	408b      	lsls	r3, r1
  400c80:	6103      	str	r3, [r0, #16]
  400c82:	4770      	bx	lr

00400c84 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400c84:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400c86:	bf9a      	itte	ls
  400c88:	3114      	addls	r1, #20
  400c8a:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
  400c8e:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
  400c90:	4770      	bx	lr
  400c92:	bf00      	nop

00400c94 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400c94:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400c96:	4770      	bx	lr

00400c98 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400c98:	0109      	lsls	r1, r1, #4
  400c9a:	5042      	str	r2, [r0, r1]
  400c9c:	4770      	bx	lr
  400c9e:	bf00      	nop

00400ca0 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400ca0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400ca4:	604a      	str	r2, [r1, #4]
  400ca6:	4770      	bx	lr

00400ca8 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400ca8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400cac:	608a      	str	r2, [r1, #8]
  400cae:	4770      	bx	lr

00400cb0 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400cb0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400cb4:	60ca      	str	r2, [r1, #12]
  400cb6:	4770      	bx	lr

00400cb8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400cb8:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400cba:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cbe:	d02f      	beq.n	400d20 <pio_set_peripheral+0x68>
  400cc0:	d807      	bhi.n	400cd2 <pio_set_peripheral+0x1a>
  400cc2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cc6:	d014      	beq.n	400cf2 <pio_set_peripheral+0x3a>
  400cc8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ccc:	d01e      	beq.n	400d0c <pio_set_peripheral+0x54>
  400cce:	b939      	cbnz	r1, 400ce0 <pio_set_peripheral+0x28>
  400cd0:	4770      	bx	lr
  400cd2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cd6:	d037      	beq.n	400d48 <pio_set_peripheral+0x90>
  400cd8:	d804      	bhi.n	400ce4 <pio_set_peripheral+0x2c>
  400cda:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cde:	d029      	beq.n	400d34 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ce0:	6042      	str	r2, [r0, #4]
  400ce2:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400ce4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ce8:	d02e      	beq.n	400d48 <pio_set_peripheral+0x90>
  400cea:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cee:	d02b      	beq.n	400d48 <pio_set_peripheral+0x90>
  400cf0:	e7f6      	b.n	400ce0 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400cf2:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cf4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400cf6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400cf8:	43d3      	mvns	r3, r2
  400cfa:	4021      	ands	r1, r4
  400cfc:	4019      	ands	r1, r3
  400cfe:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d00:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d02:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400d04:	4021      	ands	r1, r4
  400d06:	400b      	ands	r3, r1
  400d08:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d0a:	e01a      	b.n	400d42 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d0c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d0e:	4313      	orrs	r3, r2
  400d10:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d12:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d14:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d16:	400b      	ands	r3, r1
  400d18:	ea23 0302 	bic.w	r3, r3, r2
  400d1c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d1e:	e7df      	b.n	400ce0 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d20:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d22:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d24:	400b      	ands	r3, r1
  400d26:	ea23 0302 	bic.w	r3, r3, r2
  400d2a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d2c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d2e:	4313      	orrs	r3, r2
  400d30:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d32:	e7d5      	b.n	400ce0 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d34:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d36:	4313      	orrs	r3, r2
  400d38:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d3c:	4313      	orrs	r3, r2
  400d3e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d40:	e7ce      	b.n	400ce0 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d42:	6042      	str	r2, [r0, #4]
}
  400d44:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d48:	4770      	bx	lr
  400d4a:	bf00      	nop

00400d4c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d4c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d4e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400d52:	bf14      	ite	ne
  400d54:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d56:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d58:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400d5c:	bf14      	ite	ne
  400d5e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400d60:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400d62:	f012 0f02 	tst.w	r2, #2
  400d66:	d002      	beq.n	400d6e <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400d68:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400d6c:	e004      	b.n	400d78 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400d6e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400d72:	bf18      	it	ne
  400d74:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400d78:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400d7a:	6001      	str	r1, [r0, #0]
  400d7c:	4770      	bx	lr
  400d7e:	bf00      	nop

00400d80 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400d80:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d82:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d84:	9c01      	ldr	r4, [sp, #4]
  400d86:	b10c      	cbz	r4, 400d8c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400d88:	6641      	str	r1, [r0, #100]	; 0x64
  400d8a:	e000      	b.n	400d8e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d8c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400d8e:	b10b      	cbz	r3, 400d94 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400d90:	6501      	str	r1, [r0, #80]	; 0x50
  400d92:	e000      	b.n	400d96 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400d94:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400d96:	b10a      	cbz	r2, 400d9c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400d98:	6301      	str	r1, [r0, #48]	; 0x30
  400d9a:	e000      	b.n	400d9e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400d9c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400d9e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400da0:	6001      	str	r1, [r0, #0]
}
  400da2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400da6:	4770      	bx	lr

00400da8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400da8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400daa:	4770      	bx	lr

00400dac <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400dac:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400dae:	4770      	bx	lr

00400db0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400db0:	b570      	push	{r4, r5, r6, lr}
  400db2:	b082      	sub	sp, #8
  400db4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400db6:	0943      	lsrs	r3, r0, #5
  400db8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400dbc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400dc0:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400dc2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400dc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400dca:	d047      	beq.n	400e5c <pio_configure_pin+0xac>
  400dcc:	d809      	bhi.n	400de2 <pio_configure_pin+0x32>
  400dce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400dd2:	d021      	beq.n	400e18 <pio_configure_pin+0x68>
  400dd4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400dd8:	d02f      	beq.n	400e3a <pio_configure_pin+0x8a>
  400dda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400dde:	d16f      	bne.n	400ec0 <pio_configure_pin+0x110>
  400de0:	e009      	b.n	400df6 <pio_configure_pin+0x46>
  400de2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400de6:	d055      	beq.n	400e94 <pio_configure_pin+0xe4>
  400de8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400dec:	d052      	beq.n	400e94 <pio_configure_pin+0xe4>
  400dee:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400df2:	d044      	beq.n	400e7e <pio_configure_pin+0xce>
  400df4:	e064      	b.n	400ec0 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400df6:	f000 001f 	and.w	r0, r0, #31
  400dfa:	2601      	movs	r6, #1
  400dfc:	4086      	lsls	r6, r0
  400dfe:	4620      	mov	r0, r4
  400e00:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e04:	4632      	mov	r2, r6
  400e06:	4b30      	ldr	r3, [pc, #192]	; (400ec8 <pio_configure_pin+0x118>)
  400e08:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e0a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e0e:	bf14      	ite	ne
  400e10:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e12:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e14:	2001      	movs	r0, #1
  400e16:	e054      	b.n	400ec2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400e18:	f000 001f 	and.w	r0, r0, #31
  400e1c:	2601      	movs	r6, #1
  400e1e:	4086      	lsls	r6, r0
  400e20:	4620      	mov	r0, r4
  400e22:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e26:	4632      	mov	r2, r6
  400e28:	4b27      	ldr	r3, [pc, #156]	; (400ec8 <pio_configure_pin+0x118>)
  400e2a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e2c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e30:	bf14      	ite	ne
  400e32:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e34:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e36:	2001      	movs	r0, #1
  400e38:	e043      	b.n	400ec2 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400e3a:	f000 001f 	and.w	r0, r0, #31
  400e3e:	2601      	movs	r6, #1
  400e40:	4086      	lsls	r6, r0
  400e42:	4620      	mov	r0, r4
  400e44:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e48:	4632      	mov	r2, r6
  400e4a:	4b1f      	ldr	r3, [pc, #124]	; (400ec8 <pio_configure_pin+0x118>)
  400e4c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e4e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e52:	bf14      	ite	ne
  400e54:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e56:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e58:	2001      	movs	r0, #1
  400e5a:	e032      	b.n	400ec2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400e5c:	f000 001f 	and.w	r0, r0, #31
  400e60:	2601      	movs	r6, #1
  400e62:	4086      	lsls	r6, r0
  400e64:	4620      	mov	r0, r4
  400e66:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e6a:	4632      	mov	r2, r6
  400e6c:	4b16      	ldr	r3, [pc, #88]	; (400ec8 <pio_configure_pin+0x118>)
  400e6e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e70:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e74:	bf14      	ite	ne
  400e76:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e78:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e7a:	2001      	movs	r0, #1
  400e7c:	e021      	b.n	400ec2 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400e7e:	f000 031f 	and.w	r3, r0, #31
  400e82:	2601      	movs	r6, #1
  400e84:	4620      	mov	r0, r4
  400e86:	fa06 f103 	lsl.w	r1, r6, r3
  400e8a:	462a      	mov	r2, r5
  400e8c:	4b0f      	ldr	r3, [pc, #60]	; (400ecc <pio_configure_pin+0x11c>)
  400e8e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400e90:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400e92:	e016      	b.n	400ec2 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400e94:	f000 031f 	and.w	r3, r0, #31
  400e98:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400e9a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400e9e:	ea05 0106 	and.w	r1, r5, r6
  400ea2:	9100      	str	r1, [sp, #0]
  400ea4:	4620      	mov	r0, r4
  400ea6:	fa06 f103 	lsl.w	r1, r6, r3
  400eaa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400eae:	bf14      	ite	ne
  400eb0:	2200      	movne	r2, #0
  400eb2:	2201      	moveq	r2, #1
  400eb4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400eb8:	4c05      	ldr	r4, [pc, #20]	; (400ed0 <pio_configure_pin+0x120>)
  400eba:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400ebc:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400ebe:	e000      	b.n	400ec2 <pio_configure_pin+0x112>

	default:
		return 0;
  400ec0:	2000      	movs	r0, #0
	}

	return 1;
}
  400ec2:	b002      	add	sp, #8
  400ec4:	bd70      	pop	{r4, r5, r6, pc}
  400ec6:	bf00      	nop
  400ec8:	00400cb9 	.word	0x00400cb9
  400ecc:	00400d4d 	.word	0x00400d4d
  400ed0:	00400d81 	.word	0x00400d81

00400ed4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400ed4:	b570      	push	{r4, r5, r6, lr}
  400ed6:	b082      	sub	sp, #8
  400ed8:	4606      	mov	r6, r0
  400eda:	460d      	mov	r5, r1
  400edc:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400ede:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400ee2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400ee6:	d038      	beq.n	400f5a <pio_configure_pin_group+0x86>
  400ee8:	d809      	bhi.n	400efe <pio_configure_pin_group+0x2a>
  400eea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400eee:	d01c      	beq.n	400f2a <pio_configure_pin_group+0x56>
  400ef0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400ef4:	d025      	beq.n	400f42 <pio_configure_pin_group+0x6e>
  400ef6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400efa:	d150      	bne.n	400f9e <pio_configure_pin_group+0xca>
  400efc:	e009      	b.n	400f12 <pio_configure_pin_group+0x3e>
  400efe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f02:	d03a      	beq.n	400f7a <pio_configure_pin_group+0xa6>
  400f04:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f08:	d037      	beq.n	400f7a <pio_configure_pin_group+0xa6>
  400f0a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f0e:	d030      	beq.n	400f72 <pio_configure_pin_group+0x9e>
  400f10:	e045      	b.n	400f9e <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400f12:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f16:	462a      	mov	r2, r5
  400f18:	4b22      	ldr	r3, [pc, #136]	; (400fa4 <pio_configure_pin_group+0xd0>)
  400f1a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f1c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f20:	bf14      	ite	ne
  400f22:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f24:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f26:	2001      	movs	r0, #1
  400f28:	e03a      	b.n	400fa0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400f2a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f2e:	462a      	mov	r2, r5
  400f30:	4b1c      	ldr	r3, [pc, #112]	; (400fa4 <pio_configure_pin_group+0xd0>)
  400f32:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f34:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f38:	bf14      	ite	ne
  400f3a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f3c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f3e:	2001      	movs	r0, #1
  400f40:	e02e      	b.n	400fa0 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400f42:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f46:	462a      	mov	r2, r5
  400f48:	4b16      	ldr	r3, [pc, #88]	; (400fa4 <pio_configure_pin_group+0xd0>)
  400f4a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f4c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f50:	bf14      	ite	ne
  400f52:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f54:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f56:	2001      	movs	r0, #1
  400f58:	e022      	b.n	400fa0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400f5a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f5e:	462a      	mov	r2, r5
  400f60:	4b10      	ldr	r3, [pc, #64]	; (400fa4 <pio_configure_pin_group+0xd0>)
  400f62:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f64:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f68:	bf14      	ite	ne
  400f6a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f6c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f6e:	2001      	movs	r0, #1
  400f70:	e016      	b.n	400fa0 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400f72:	4b0d      	ldr	r3, [pc, #52]	; (400fa8 <pio_configure_pin_group+0xd4>)
  400f74:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400f76:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400f78:	e012      	b.n	400fa0 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400f7a:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400f7e:	f004 0301 	and.w	r3, r4, #1
  400f82:	9300      	str	r3, [sp, #0]
  400f84:	4630      	mov	r0, r6
  400f86:	4629      	mov	r1, r5
  400f88:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400f8c:	bf14      	ite	ne
  400f8e:	2200      	movne	r2, #0
  400f90:	2201      	moveq	r2, #1
  400f92:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400f96:	4c05      	ldr	r4, [pc, #20]	; (400fac <pio_configure_pin_group+0xd8>)
  400f98:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400f9a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400f9c:	e000      	b.n	400fa0 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400f9e:	2000      	movs	r0, #0
	}

	return 1;
}
  400fa0:	b002      	add	sp, #8
  400fa2:	bd70      	pop	{r4, r5, r6, pc}
  400fa4:	00400cb9 	.word	0x00400cb9
  400fa8:	00400d4d 	.word	0x00400d4d
  400fac:	00400d81 	.word	0x00400d81

00400fb0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400fb4:	4681      	mov	r9, r0
  400fb6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400fb8:	4b12      	ldr	r3, [pc, #72]	; (401004 <pio_handler_process+0x54>)
  400fba:	4798      	blx	r3
  400fbc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400fbe:	4648      	mov	r0, r9
  400fc0:	4b11      	ldr	r3, [pc, #68]	; (401008 <pio_handler_process+0x58>)
  400fc2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400fc4:	4005      	ands	r5, r0
  400fc6:	d013      	beq.n	400ff0 <pio_handler_process+0x40>
  400fc8:	4c10      	ldr	r4, [pc, #64]	; (40100c <pio_handler_process+0x5c>)
  400fca:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400fce:	6823      	ldr	r3, [r4, #0]
  400fd0:	4543      	cmp	r3, r8
  400fd2:	d108      	bne.n	400fe6 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400fd4:	6861      	ldr	r1, [r4, #4]
  400fd6:	4229      	tst	r1, r5
  400fd8:	d005      	beq.n	400fe6 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400fda:	68e3      	ldr	r3, [r4, #12]
  400fdc:	4640      	mov	r0, r8
  400fde:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400fe0:	6863      	ldr	r3, [r4, #4]
  400fe2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400fe6:	42b4      	cmp	r4, r6
  400fe8:	d002      	beq.n	400ff0 <pio_handler_process+0x40>
  400fea:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400fec:	2d00      	cmp	r5, #0
  400fee:	d1ee      	bne.n	400fce <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400ff0:	4b07      	ldr	r3, [pc, #28]	; (401010 <pio_handler_process+0x60>)
  400ff2:	681b      	ldr	r3, [r3, #0]
  400ff4:	b123      	cbz	r3, 401000 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400ff6:	4b07      	ldr	r3, [pc, #28]	; (401014 <pio_handler_process+0x64>)
  400ff8:	681b      	ldr	r3, [r3, #0]
  400ffa:	b10b      	cbz	r3, 401000 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400ffc:	4648      	mov	r0, r9
  400ffe:	4798      	blx	r3
  401000:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401004:	00400da9 	.word	0x00400da9
  401008:	00400dad 	.word	0x00400dad
  40100c:	20000c68 	.word	0x20000c68
  401010:	20000d10 	.word	0x20000d10
  401014:	20000c64 	.word	0x20000c64

00401018 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401018:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40101a:	4802      	ldr	r0, [pc, #8]	; (401024 <PIOA_Handler+0xc>)
  40101c:	210b      	movs	r1, #11
  40101e:	4b02      	ldr	r3, [pc, #8]	; (401028 <PIOA_Handler+0x10>)
  401020:	4798      	blx	r3
  401022:	bd08      	pop	{r3, pc}
  401024:	400e0e00 	.word	0x400e0e00
  401028:	00400fb1 	.word	0x00400fb1

0040102c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40102c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40102e:	4802      	ldr	r0, [pc, #8]	; (401038 <PIOB_Handler+0xc>)
  401030:	210c      	movs	r1, #12
  401032:	4b02      	ldr	r3, [pc, #8]	; (40103c <PIOB_Handler+0x10>)
  401034:	4798      	blx	r3
  401036:	bd08      	pop	{r3, pc}
  401038:	400e1000 	.word	0x400e1000
  40103c:	00400fb1 	.word	0x00400fb1

00401040 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401040:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401042:	4802      	ldr	r0, [pc, #8]	; (40104c <PIOC_Handler+0xc>)
  401044:	210d      	movs	r1, #13
  401046:	4b02      	ldr	r3, [pc, #8]	; (401050 <PIOC_Handler+0x10>)
  401048:	4798      	blx	r3
  40104a:	bd08      	pop	{r3, pc}
  40104c:	400e1200 	.word	0x400e1200
  401050:	00400fb1 	.word	0x00400fb1

00401054 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401054:	4a18      	ldr	r2, [pc, #96]	; (4010b8 <pmc_switch_mck_to_pllack+0x64>)
  401056:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40105c:	4318      	orrs	r0, r3
  40105e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401060:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401062:	f013 0f08 	tst.w	r3, #8
  401066:	d003      	beq.n	401070 <pmc_switch_mck_to_pllack+0x1c>
  401068:	e009      	b.n	40107e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40106a:	3b01      	subs	r3, #1
  40106c:	d103      	bne.n	401076 <pmc_switch_mck_to_pllack+0x22>
  40106e:	e01e      	b.n	4010ae <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401070:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401074:	4910      	ldr	r1, [pc, #64]	; (4010b8 <pmc_switch_mck_to_pllack+0x64>)
  401076:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401078:	f012 0f08 	tst.w	r2, #8
  40107c:	d0f5      	beq.n	40106a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40107e:	4a0e      	ldr	r2, [pc, #56]	; (4010b8 <pmc_switch_mck_to_pllack+0x64>)
  401080:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401082:	f023 0303 	bic.w	r3, r3, #3
  401086:	f043 0302 	orr.w	r3, r3, #2
  40108a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40108c:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40108e:	f010 0008 	ands.w	r0, r0, #8
  401092:	d004      	beq.n	40109e <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401094:	2000      	movs	r0, #0
  401096:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401098:	3b01      	subs	r3, #1
  40109a:	d103      	bne.n	4010a4 <pmc_switch_mck_to_pllack+0x50>
  40109c:	e009      	b.n	4010b2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40109e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4010a2:	4905      	ldr	r1, [pc, #20]	; (4010b8 <pmc_switch_mck_to_pllack+0x64>)
  4010a4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010a6:	f012 0f08 	tst.w	r2, #8
  4010aa:	d0f5      	beq.n	401098 <pmc_switch_mck_to_pllack+0x44>
  4010ac:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4010ae:	2001      	movs	r0, #1
  4010b0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4010b2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0400 	.word	0x400e0400

004010bc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010bc:	b138      	cbz	r0, 4010ce <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010be:	4911      	ldr	r1, [pc, #68]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010c0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010c2:	4a11      	ldr	r2, [pc, #68]	; (401108 <pmc_switch_mainck_to_xtal+0x4c>)
  4010c4:	401a      	ands	r2, r3
  4010c6:	4b11      	ldr	r3, [pc, #68]	; (40110c <pmc_switch_mainck_to_xtal+0x50>)
  4010c8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010ca:	620b      	str	r3, [r1, #32]
  4010cc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010ce:	4a0d      	ldr	r2, [pc, #52]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010d0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010d2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4010d6:	f023 0303 	bic.w	r3, r3, #3
  4010da:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010de:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4010e2:	0209      	lsls	r1, r1, #8
  4010e4:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010e6:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010e8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010ea:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ec:	f013 0f01 	tst.w	r3, #1
  4010f0:	d0fb      	beq.n	4010ea <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010f2:	4a04      	ldr	r2, [pc, #16]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010f4:	6a13      	ldr	r3, [r2, #32]
  4010f6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4010fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4010fe:	6213      	str	r3, [r2, #32]
  401100:	4770      	bx	lr
  401102:	bf00      	nop
  401104:	400e0400 	.word	0x400e0400
  401108:	fec8fffc 	.word	0xfec8fffc
  40110c:	01370002 	.word	0x01370002

00401110 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401110:	4b02      	ldr	r3, [pc, #8]	; (40111c <pmc_osc_is_ready_mainck+0xc>)
  401112:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401114:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401118:	4770      	bx	lr
  40111a:	bf00      	nop
  40111c:	400e0400 	.word	0x400e0400

00401120 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401120:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401124:	4b01      	ldr	r3, [pc, #4]	; (40112c <pmc_disable_pllack+0xc>)
  401126:	629a      	str	r2, [r3, #40]	; 0x28
  401128:	4770      	bx	lr
  40112a:	bf00      	nop
  40112c:	400e0400 	.word	0x400e0400

00401130 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401130:	4b02      	ldr	r3, [pc, #8]	; (40113c <pmc_is_locked_pllack+0xc>)
  401132:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401134:	f000 0002 	and.w	r0, r0, #2
  401138:	4770      	bx	lr
  40113a:	bf00      	nop
  40113c:	400e0400 	.word	0x400e0400

00401140 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401140:	2822      	cmp	r0, #34	; 0x22
  401142:	d81e      	bhi.n	401182 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401144:	281f      	cmp	r0, #31
  401146:	d80c      	bhi.n	401162 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401148:	4b11      	ldr	r3, [pc, #68]	; (401190 <pmc_enable_periph_clk+0x50>)
  40114a:	699a      	ldr	r2, [r3, #24]
  40114c:	2301      	movs	r3, #1
  40114e:	4083      	lsls	r3, r0
  401150:	401a      	ands	r2, r3
  401152:	4293      	cmp	r3, r2
  401154:	d017      	beq.n	401186 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401156:	2301      	movs	r3, #1
  401158:	4083      	lsls	r3, r0
  40115a:	4a0d      	ldr	r2, [pc, #52]	; (401190 <pmc_enable_periph_clk+0x50>)
  40115c:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40115e:	2000      	movs	r0, #0
  401160:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401162:	4b0b      	ldr	r3, [pc, #44]	; (401190 <pmc_enable_periph_clk+0x50>)
  401164:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401168:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40116a:	2301      	movs	r3, #1
  40116c:	4083      	lsls	r3, r0
  40116e:	401a      	ands	r2, r3
  401170:	4293      	cmp	r3, r2
  401172:	d00a      	beq.n	40118a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401174:	2301      	movs	r3, #1
  401176:	4083      	lsls	r3, r0
  401178:	4a05      	ldr	r2, [pc, #20]	; (401190 <pmc_enable_periph_clk+0x50>)
  40117a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40117e:	2000      	movs	r0, #0
  401180:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401182:	2001      	movs	r0, #1
  401184:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401186:	2000      	movs	r0, #0
  401188:	4770      	bx	lr
  40118a:	2000      	movs	r0, #0
}
  40118c:	4770      	bx	lr
  40118e:	bf00      	nop
  401190:	400e0400 	.word	0x400e0400

00401194 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  401194:	b410      	push	{r4}
  401196:	0189      	lsls	r1, r1, #6
  401198:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40119a:	2402      	movs	r4, #2
  40119c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40119e:	f04f 31ff 	mov.w	r1, #4294967295
  4011a2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4011a4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4011a6:	605a      	str	r2, [r3, #4]
}
  4011a8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011ac:	4770      	bx	lr
  4011ae:	bf00      	nop

004011b0 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4011b0:	0189      	lsls	r1, r1, #6
  4011b2:	2305      	movs	r3, #5
  4011b4:	5043      	str	r3, [r0, r1]
  4011b6:	4770      	bx	lr

004011b8 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4011b8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4011bc:	61ca      	str	r2, [r1, #28]
  4011be:	4770      	bx	lr

004011c0 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  4011c0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4011c4:	624a      	str	r2, [r1, #36]	; 0x24
  4011c6:	4770      	bx	lr

004011c8 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  4011c8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4011cc:	6a08      	ldr	r0, [r1, #32]
}
  4011ce:	4770      	bx	lr

004011d0 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  4011d0:	e7fe      	b.n	4011d0 <Dummy_Handler>
  4011d2:	bf00      	nop

004011d4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4011d4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4011d6:	4b20      	ldr	r3, [pc, #128]	; (401258 <Reset_Handler+0x84>)
  4011d8:	4a20      	ldr	r2, [pc, #128]	; (40125c <Reset_Handler+0x88>)
  4011da:	429a      	cmp	r2, r3
  4011dc:	d913      	bls.n	401206 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4011de:	4b20      	ldr	r3, [pc, #128]	; (401260 <Reset_Handler+0x8c>)
  4011e0:	4a1d      	ldr	r2, [pc, #116]	; (401258 <Reset_Handler+0x84>)
  4011e2:	429a      	cmp	r2, r3
  4011e4:	d21f      	bcs.n	401226 <Reset_Handler+0x52>
  4011e6:	4611      	mov	r1, r2
  4011e8:	3204      	adds	r2, #4
  4011ea:	3303      	adds	r3, #3
  4011ec:	1a9b      	subs	r3, r3, r2
  4011ee:	f023 0303 	bic.w	r3, r3, #3
  4011f2:	3304      	adds	r3, #4
  4011f4:	4a19      	ldr	r2, [pc, #100]	; (40125c <Reset_Handler+0x88>)
  4011f6:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  4011f8:	f852 0b04 	ldr.w	r0, [r2], #4
  4011fc:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401200:	429a      	cmp	r2, r3
  401202:	d1f9      	bne.n	4011f8 <Reset_Handler+0x24>
  401204:	e00f      	b.n	401226 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401206:	4b14      	ldr	r3, [pc, #80]	; (401258 <Reset_Handler+0x84>)
  401208:	4a14      	ldr	r2, [pc, #80]	; (40125c <Reset_Handler+0x88>)
  40120a:	429a      	cmp	r2, r3
  40120c:	d20b      	bcs.n	401226 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40120e:	4b14      	ldr	r3, [pc, #80]	; (401260 <Reset_Handler+0x8c>)
  401210:	4a11      	ldr	r2, [pc, #68]	; (401258 <Reset_Handler+0x84>)
  401212:	1a9a      	subs	r2, r3, r2
  401214:	4813      	ldr	r0, [pc, #76]	; (401264 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401216:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401218:	b12a      	cbz	r2, 401226 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  40121a:	f851 2904 	ldr.w	r2, [r1], #-4
  40121e:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401222:	4281      	cmp	r1, r0
  401224:	d1f9      	bne.n	40121a <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401226:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401228:	4b0f      	ldr	r3, [pc, #60]	; (401268 <Reset_Handler+0x94>)
  40122a:	4a10      	ldr	r2, [pc, #64]	; (40126c <Reset_Handler+0x98>)
  40122c:	429a      	cmp	r2, r3
  40122e:	d20b      	bcs.n	401248 <Reset_Handler+0x74>
  401230:	1d13      	adds	r3, r2, #4
  401232:	4a0f      	ldr	r2, [pc, #60]	; (401270 <Reset_Handler+0x9c>)
  401234:	1ad2      	subs	r2, r2, r3
  401236:	f022 0203 	bic.w	r2, r2, #3
  40123a:	441a      	add	r2, r3
  40123c:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40123e:	2100      	movs	r1, #0
  401240:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401244:	4293      	cmp	r3, r2
  401246:	d1fb      	bne.n	401240 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  401248:	4b0a      	ldr	r3, [pc, #40]	; (401274 <Reset_Handler+0xa0>)
  40124a:	4a0b      	ldr	r2, [pc, #44]	; (401278 <Reset_Handler+0xa4>)
  40124c:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  40124e:	4b0b      	ldr	r3, [pc, #44]	; (40127c <Reset_Handler+0xa8>)
  401250:	4798      	blx	r3

	/* Branch to main function */
	main();
  401252:	4b0b      	ldr	r3, [pc, #44]	; (401280 <Reset_Handler+0xac>)
  401254:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401256:	e7fe      	b.n	401256 <Reset_Handler+0x82>
  401258:	20000000 	.word	0x20000000
  40125c:	0040818c 	.word	0x0040818c
  401260:	20000884 	.word	0x20000884
  401264:	00408188 	.word	0x00408188
  401268:	20000d28 	.word	0x20000d28
  40126c:	20000884 	.word	0x20000884
  401270:	20000d2b 	.word	0x20000d2b
  401274:	e000ed00 	.word	0xe000ed00
  401278:	00400000 	.word	0x00400000
  40127c:	004033f1 	.word	0x004033f1
  401280:	004016d1 	.word	0x004016d1

00401284 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401284:	4b3d      	ldr	r3, [pc, #244]	; (40137c <SystemCoreClockUpdate+0xf8>)
  401286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401288:	f003 0303 	and.w	r3, r3, #3
  40128c:	2b03      	cmp	r3, #3
  40128e:	d85d      	bhi.n	40134c <SystemCoreClockUpdate+0xc8>
  401290:	e8df f003 	tbb	[pc, r3]
  401294:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401298:	4b39      	ldr	r3, [pc, #228]	; (401380 <SystemCoreClockUpdate+0xfc>)
  40129a:	695b      	ldr	r3, [r3, #20]
  40129c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4012a0:	bf14      	ite	ne
  4012a2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4012a6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4012aa:	4b36      	ldr	r3, [pc, #216]	; (401384 <SystemCoreClockUpdate+0x100>)
  4012ac:	601a      	str	r2, [r3, #0]
  4012ae:	e04d      	b.n	40134c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4012b0:	4b32      	ldr	r3, [pc, #200]	; (40137c <SystemCoreClockUpdate+0xf8>)
  4012b2:	6a1b      	ldr	r3, [r3, #32]
  4012b4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012b8:	d003      	beq.n	4012c2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4012ba:	4a33      	ldr	r2, [pc, #204]	; (401388 <SystemCoreClockUpdate+0x104>)
  4012bc:	4b31      	ldr	r3, [pc, #196]	; (401384 <SystemCoreClockUpdate+0x100>)
  4012be:	601a      	str	r2, [r3, #0]
  4012c0:	e044      	b.n	40134c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012c2:	4a32      	ldr	r2, [pc, #200]	; (40138c <SystemCoreClockUpdate+0x108>)
  4012c4:	4b2f      	ldr	r3, [pc, #188]	; (401384 <SystemCoreClockUpdate+0x100>)
  4012c6:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4012c8:	4b2c      	ldr	r3, [pc, #176]	; (40137c <SystemCoreClockUpdate+0xf8>)
  4012ca:	6a1b      	ldr	r3, [r3, #32]
  4012cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012d0:	2b10      	cmp	r3, #16
  4012d2:	d002      	beq.n	4012da <SystemCoreClockUpdate+0x56>
  4012d4:	2b20      	cmp	r3, #32
  4012d6:	d004      	beq.n	4012e2 <SystemCoreClockUpdate+0x5e>
  4012d8:	e038      	b.n	40134c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4012da:	4a2d      	ldr	r2, [pc, #180]	; (401390 <SystemCoreClockUpdate+0x10c>)
  4012dc:	4b29      	ldr	r3, [pc, #164]	; (401384 <SystemCoreClockUpdate+0x100>)
  4012de:	601a      	str	r2, [r3, #0]
			break;
  4012e0:	e034      	b.n	40134c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4012e2:	4a29      	ldr	r2, [pc, #164]	; (401388 <SystemCoreClockUpdate+0x104>)
  4012e4:	4b27      	ldr	r3, [pc, #156]	; (401384 <SystemCoreClockUpdate+0x100>)
  4012e6:	601a      	str	r2, [r3, #0]
			break;
  4012e8:	e030      	b.n	40134c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4012ea:	4b24      	ldr	r3, [pc, #144]	; (40137c <SystemCoreClockUpdate+0xf8>)
  4012ec:	6a1b      	ldr	r3, [r3, #32]
  4012ee:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012f2:	d003      	beq.n	4012fc <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4012f4:	4a24      	ldr	r2, [pc, #144]	; (401388 <SystemCoreClockUpdate+0x104>)
  4012f6:	4b23      	ldr	r3, [pc, #140]	; (401384 <SystemCoreClockUpdate+0x100>)
  4012f8:	601a      	str	r2, [r3, #0]
  4012fa:	e012      	b.n	401322 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012fc:	4a23      	ldr	r2, [pc, #140]	; (40138c <SystemCoreClockUpdate+0x108>)
  4012fe:	4b21      	ldr	r3, [pc, #132]	; (401384 <SystemCoreClockUpdate+0x100>)
  401300:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401302:	4b1e      	ldr	r3, [pc, #120]	; (40137c <SystemCoreClockUpdate+0xf8>)
  401304:	6a1b      	ldr	r3, [r3, #32]
  401306:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40130a:	2b10      	cmp	r3, #16
  40130c:	d002      	beq.n	401314 <SystemCoreClockUpdate+0x90>
  40130e:	2b20      	cmp	r3, #32
  401310:	d004      	beq.n	40131c <SystemCoreClockUpdate+0x98>
  401312:	e006      	b.n	401322 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401314:	4a1e      	ldr	r2, [pc, #120]	; (401390 <SystemCoreClockUpdate+0x10c>)
  401316:	4b1b      	ldr	r3, [pc, #108]	; (401384 <SystemCoreClockUpdate+0x100>)
  401318:	601a      	str	r2, [r3, #0]
					break;
  40131a:	e002      	b.n	401322 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40131c:	4a1a      	ldr	r2, [pc, #104]	; (401388 <SystemCoreClockUpdate+0x104>)
  40131e:	4b19      	ldr	r3, [pc, #100]	; (401384 <SystemCoreClockUpdate+0x100>)
  401320:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401322:	4b16      	ldr	r3, [pc, #88]	; (40137c <SystemCoreClockUpdate+0xf8>)
  401324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401326:	f003 0303 	and.w	r3, r3, #3
  40132a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40132c:	4a13      	ldr	r2, [pc, #76]	; (40137c <SystemCoreClockUpdate+0xf8>)
  40132e:	bf07      	ittee	eq
  401330:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401332:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401334:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401336:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401338:	4812      	ldr	r0, [pc, #72]	; (401384 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40133a:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40133e:	6803      	ldr	r3, [r0, #0]
  401340:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  401344:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401346:	fbb3 f3f2 	udiv	r3, r3, r2
  40134a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40134c:	4b0b      	ldr	r3, [pc, #44]	; (40137c <SystemCoreClockUpdate+0xf8>)
  40134e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401350:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401354:	2b70      	cmp	r3, #112	; 0x70
  401356:	d107      	bne.n	401368 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  401358:	4a0a      	ldr	r2, [pc, #40]	; (401384 <SystemCoreClockUpdate+0x100>)
  40135a:	6813      	ldr	r3, [r2, #0]
  40135c:	490d      	ldr	r1, [pc, #52]	; (401394 <SystemCoreClockUpdate+0x110>)
  40135e:	fba1 1303 	umull	r1, r3, r1, r3
  401362:	085b      	lsrs	r3, r3, #1
  401364:	6013      	str	r3, [r2, #0]
  401366:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401368:	4b04      	ldr	r3, [pc, #16]	; (40137c <SystemCoreClockUpdate+0xf8>)
  40136a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40136c:	4905      	ldr	r1, [pc, #20]	; (401384 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40136e:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401372:	680b      	ldr	r3, [r1, #0]
  401374:	40d3      	lsrs	r3, r2
  401376:	600b      	str	r3, [r1, #0]
  401378:	4770      	bx	lr
  40137a:	bf00      	nop
  40137c:	400e0400 	.word	0x400e0400
  401380:	400e1410 	.word	0x400e1410
  401384:	20000008 	.word	0x20000008
  401388:	00b71b00 	.word	0x00b71b00
  40138c:	003d0900 	.word	0x003d0900
  401390:	007a1200 	.word	0x007a1200
  401394:	aaaaaaab 	.word	0xaaaaaaab

00401398 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401398:	4b1a      	ldr	r3, [pc, #104]	; (401404 <system_init_flash+0x6c>)
  40139a:	4298      	cmp	r0, r3
  40139c:	d807      	bhi.n	4013ae <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40139e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4013a2:	4a19      	ldr	r2, [pc, #100]	; (401408 <system_init_flash+0x70>)
  4013a4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4013a6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013aa:	6013      	str	r3, [r2, #0]
  4013ac:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4013ae:	4b17      	ldr	r3, [pc, #92]	; (40140c <system_init_flash+0x74>)
  4013b0:	4298      	cmp	r0, r3
  4013b2:	d806      	bhi.n	4013c2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4013b4:	4b16      	ldr	r3, [pc, #88]	; (401410 <system_init_flash+0x78>)
  4013b6:	4a14      	ldr	r2, [pc, #80]	; (401408 <system_init_flash+0x70>)
  4013b8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4013ba:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013be:	6013      	str	r3, [r2, #0]
  4013c0:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4013c2:	4b14      	ldr	r3, [pc, #80]	; (401414 <system_init_flash+0x7c>)
  4013c4:	4298      	cmp	r0, r3
  4013c6:	d806      	bhi.n	4013d6 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4013c8:	4b13      	ldr	r3, [pc, #76]	; (401418 <system_init_flash+0x80>)
  4013ca:	4a0f      	ldr	r2, [pc, #60]	; (401408 <system_init_flash+0x70>)
  4013cc:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4013ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013d2:	6013      	str	r3, [r2, #0]
  4013d4:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4013d6:	4b11      	ldr	r3, [pc, #68]	; (40141c <system_init_flash+0x84>)
  4013d8:	4298      	cmp	r0, r3
  4013da:	d806      	bhi.n	4013ea <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013dc:	4b10      	ldr	r3, [pc, #64]	; (401420 <system_init_flash+0x88>)
  4013de:	4a0a      	ldr	r2, [pc, #40]	; (401408 <system_init_flash+0x70>)
  4013e0:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013e2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013e6:	6013      	str	r3, [r2, #0]
  4013e8:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4013ea:	4b0e      	ldr	r3, [pc, #56]	; (401424 <system_init_flash+0x8c>)
  4013ec:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4013ee:	bf94      	ite	ls
  4013f0:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4013f4:	4b0c      	ldrhi	r3, [pc, #48]	; (401428 <system_init_flash+0x90>)
  4013f6:	4a04      	ldr	r2, [pc, #16]	; (401408 <system_init_flash+0x70>)
  4013f8:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4013fa:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013fe:	6013      	str	r3, [r2, #0]
  401400:	4770      	bx	lr
  401402:	bf00      	nop
  401404:	01312cff 	.word	0x01312cff
  401408:	400e0a00 	.word	0x400e0a00
  40140c:	026259ff 	.word	0x026259ff
  401410:	04000100 	.word	0x04000100
  401414:	039386ff 	.word	0x039386ff
  401418:	04000200 	.word	0x04000200
  40141c:	04c4b3ff 	.word	0x04c4b3ff
  401420:	04000300 	.word	0x04000300
  401424:	05f5e0ff 	.word	0x05f5e0ff
  401428:	04000500 	.word	0x04000500

0040142c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40142c:	4b09      	ldr	r3, [pc, #36]	; (401454 <_sbrk+0x28>)
  40142e:	681b      	ldr	r3, [r3, #0]
  401430:	b913      	cbnz	r3, 401438 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401432:	4a09      	ldr	r2, [pc, #36]	; (401458 <_sbrk+0x2c>)
  401434:	4b07      	ldr	r3, [pc, #28]	; (401454 <_sbrk+0x28>)
  401436:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401438:	4b06      	ldr	r3, [pc, #24]	; (401454 <_sbrk+0x28>)
  40143a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40143c:	181a      	adds	r2, r3, r0
  40143e:	4907      	ldr	r1, [pc, #28]	; (40145c <_sbrk+0x30>)
  401440:	4291      	cmp	r1, r2
  401442:	db04      	blt.n	40144e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401444:	4610      	mov	r0, r2
  401446:	4a03      	ldr	r2, [pc, #12]	; (401454 <_sbrk+0x28>)
  401448:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40144a:	4618      	mov	r0, r3
  40144c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40144e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401452:	4770      	bx	lr
  401454:	20000cd8 	.word	0x20000cd8
  401458:	20003d28 	.word	0x20003d28
  40145c:	20027ffc 	.word	0x20027ffc

00401460 <atualiza_lcd>:
/** Chip select number to be set */
#define ILI93XX_LCD_CS      1

struct ili93xx_opt_t g_ili93xx_display_opt;

void atualiza_lcd(double valor){
  401460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401464:	b087      	sub	sp, #28
  401466:	4604      	mov	r4, r0
  401468:	460d      	mov	r5, r1
	ili93xx_set_foreground_color(COLOR_BLACK);
  40146a:	2000      	movs	r0, #0
  40146c:	4b26      	ldr	r3, [pc, #152]	; (401508 <atualiza_lcd+0xa8>)
  40146e:	4798      	blx	r3
	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT/2, 40);
  401470:	2078      	movs	r0, #120	; 0x78
  401472:	21a0      	movs	r1, #160	; 0xa0
  401474:	2228      	movs	r2, #40	; 0x28
  401476:	4b25      	ldr	r3, [pc, #148]	; (40150c <atualiza_lcd+0xac>)
  401478:	4798      	blx	r3
	double angulo = valor * M_PI;
  40147a:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 40153c <atualiza_lcd+0xdc>
  40147e:	4620      	mov	r0, r4
  401480:	4629      	mov	r1, r5
  401482:	a31f      	add	r3, pc, #124	; (adr r3, 401500 <atualiza_lcd+0xa0>)
  401484:	e9d3 2300 	ldrd	r2, r3, [r3]
  401488:	47d0      	blx	sl
  40148a:	4604      	mov	r4, r0
  40148c:	460d      	mov	r5, r1
	double x, y;
	x = ILI93XX_LCD_WIDTH/2 - cos(angulo)*40;
  40148e:	4b20      	ldr	r3, [pc, #128]	; (401510 <atualiza_lcd+0xb0>)
  401490:	4798      	blx	r3
  401492:	4606      	mov	r6, r0
  401494:	460f      	mov	r7, r1
	y = ILI93XX_LCD_HEIGHT/2 - sin(angulo)*40;
  401496:	4620      	mov	r0, r4
  401498:	4629      	mov	r1, r5
  40149a:	4b1e      	ldr	r3, [pc, #120]	; (401514 <atualiza_lcd+0xb4>)
  40149c:	4798      	blx	r3
  40149e:	4680      	mov	r8, r0
  4014a0:	4689      	mov	r9, r1
void atualiza_lcd(double valor){
	ili93xx_set_foreground_color(COLOR_BLACK);
	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT/2, 40);
	double angulo = valor * M_PI;
	double x, y;
	x = ILI93XX_LCD_WIDTH/2 - cos(angulo)*40;
  4014a2:	4630      	mov	r0, r6
  4014a4:	4639      	mov	r1, r7
  4014a6:	2200      	movs	r2, #0
  4014a8:	4b1b      	ldr	r3, [pc, #108]	; (401518 <atualiza_lcd+0xb8>)
  4014aa:	47d0      	blx	sl
  4014ac:	4602      	mov	r2, r0
  4014ae:	460b      	mov	r3, r1
  4014b0:	4f1a      	ldr	r7, [pc, #104]	; (40151c <atualiza_lcd+0xbc>)
  4014b2:	2000      	movs	r0, #0
  4014b4:	491a      	ldr	r1, [pc, #104]	; (401520 <atualiza_lcd+0xc0>)
  4014b6:	47b8      	blx	r7
	y = ILI93XX_LCD_HEIGHT/2 - sin(angulo)*40;
	ili93xx_draw_line(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT/2, x, y);
  4014b8:	4e1a      	ldr	r6, [pc, #104]	; (401524 <atualiza_lcd+0xc4>)
  4014ba:	47b0      	blx	r6
  4014bc:	4683      	mov	fp, r0
	ili93xx_set_foreground_color(COLOR_BLACK);
	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT/2, 40);
	double angulo = valor * M_PI;
	double x, y;
	x = ILI93XX_LCD_WIDTH/2 - cos(angulo)*40;
	y = ILI93XX_LCD_HEIGHT/2 - sin(angulo)*40;
  4014be:	4640      	mov	r0, r8
  4014c0:	4649      	mov	r1, r9
  4014c2:	2200      	movs	r2, #0
  4014c4:	4b14      	ldr	r3, [pc, #80]	; (401518 <atualiza_lcd+0xb8>)
  4014c6:	47d0      	blx	sl
  4014c8:	4602      	mov	r2, r0
  4014ca:	460b      	mov	r3, r1
  4014cc:	2000      	movs	r0, #0
  4014ce:	4916      	ldr	r1, [pc, #88]	; (401528 <atualiza_lcd+0xc8>)
  4014d0:	47b8      	blx	r7
	ili93xx_draw_line(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT/2, x, y);
  4014d2:	47b0      	blx	r6
  4014d4:	4603      	mov	r3, r0
  4014d6:	2078      	movs	r0, #120	; 0x78
  4014d8:	21a0      	movs	r1, #160	; 0xa0
  4014da:	465a      	mov	r2, fp
  4014dc:	4e13      	ldr	r6, [pc, #76]	; (40152c <atualiza_lcd+0xcc>)
  4014de:	47b0      	blx	r6
	char buffer[10];
	snprintf(buffer, 10, "%f", angulo);
  4014e0:	e9cd 4500 	strd	r4, r5, [sp]
  4014e4:	a803      	add	r0, sp, #12
  4014e6:	210a      	movs	r1, #10
  4014e8:	4a11      	ldr	r2, [pc, #68]	; (401530 <atualiza_lcd+0xd0>)
  4014ea:	4b12      	ldr	r3, [pc, #72]	; (401534 <atualiza_lcd+0xd4>)
  4014ec:	4798      	blx	r3
	ili93xx_draw_string(130, 110, (uint8_t *)buffer);
  4014ee:	2082      	movs	r0, #130	; 0x82
  4014f0:	216e      	movs	r1, #110	; 0x6e
  4014f2:	aa03      	add	r2, sp, #12
  4014f4:	4b10      	ldr	r3, [pc, #64]	; (401538 <atualiza_lcd+0xd8>)
  4014f6:	4798      	blx	r3
}
  4014f8:	b007      	add	sp, #28
  4014fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014fe:	bf00      	nop
  401500:	54442d18 	.word	0x54442d18
  401504:	400921fb 	.word	0x400921fb
  401508:	004004f9 	.word	0x004004f9
  40150c:	00400ac9 	.word	0x00400ac9
  401510:	00401761 	.word	0x00401761
  401514:	004017e9 	.word	0x004017e9
  401518:	40440000 	.word	0x40440000
  40151c:	00402ac5 	.word	0x00402ac5
  401520:	405e0000 	.word	0x405e0000
  401524:	004033b1 	.word	0x004033b1
  401528:	40640000 	.word	0x40640000
  40152c:	004009fd 	.word	0x004009fd
  401530:	00407dfc 	.word	0x00407dfc
  401534:	004034dd 	.word	0x004034dd
  401538:	00400b65 	.word	0x00400b65
  40153c:	00402e2d 	.word	0x00402e2d

00401540 <configure_LCD>:
void configure_ADC();

/************************************************************************/
/* Configs                                                              */
/************************************************************************/
void configure_LCD(){
  401540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401544:	200a      	movs	r0, #10
  401546:	4b1e      	ldr	r3, [pc, #120]	; (4015c0 <configure_LCD+0x80>)
  401548:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  40154a:	4c1e      	ldr	r4, [pc, #120]	; (4015c4 <configure_LCD+0x84>)
  40154c:	4620      	mov	r0, r4
  40154e:	2101      	movs	r1, #1
  401550:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401554:	4b1c      	ldr	r3, [pc, #112]	; (4015c8 <configure_LCD+0x88>)
  401556:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401558:	4620      	mov	r0, r4
  40155a:	2101      	movs	r1, #1
  40155c:	4a1b      	ldr	r2, [pc, #108]	; (4015cc <configure_LCD+0x8c>)
  40155e:	4b1c      	ldr	r3, [pc, #112]	; (4015d0 <configure_LCD+0x90>)
  401560:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401562:	4620      	mov	r0, r4
  401564:	2101      	movs	r1, #1
  401566:	4a1b      	ldr	r2, [pc, #108]	; (4015d4 <configure_LCD+0x94>)
  401568:	4b1b      	ldr	r3, [pc, #108]	; (4015d8 <configure_LCD+0x98>)
  40156a:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  40156c:	4620      	mov	r0, r4
  40156e:	2101      	movs	r1, #1
  401570:	2203      	movs	r2, #3
  401572:	4b1a      	ldr	r3, [pc, #104]	; (4015dc <configure_LCD+0x9c>)
  401574:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401576:	4d1a      	ldr	r5, [pc, #104]	; (4015e0 <configure_LCD+0xa0>)
  401578:	27f0      	movs	r7, #240	; 0xf0
  40157a:	602f      	str	r7, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  40157c:	f44f 76a0 	mov.w	r6, #320	; 0x140
  401580:	606e      	str	r6, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401582:	2400      	movs	r4, #0
  401584:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401586:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  40158a:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  40158e:	4b15      	ldr	r3, [pc, #84]	; (4015e4 <configure_LCD+0xa4>)
  401590:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401592:	4628      	mov	r0, r5
  401594:	4b14      	ldr	r3, [pc, #80]	; (4015e8 <configure_LCD+0xa8>)
  401596:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401598:	2008      	movs	r0, #8
  40159a:	4b14      	ldr	r3, [pc, #80]	; (4015ec <configure_LCD+0xac>)
  40159c:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  40159e:	4640      	mov	r0, r8
  4015a0:	4b13      	ldr	r3, [pc, #76]	; (4015f0 <configure_LCD+0xb0>)
  4015a2:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4015a4:	4620      	mov	r0, r4
  4015a6:	4621      	mov	r1, r4
  4015a8:	463a      	mov	r2, r7
  4015aa:	4633      	mov	r3, r6
  4015ac:	4d11      	ldr	r5, [pc, #68]	; (4015f4 <configure_LCD+0xb4>)
  4015ae:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  4015b0:	4b11      	ldr	r3, [pc, #68]	; (4015f8 <configure_LCD+0xb8>)
  4015b2:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4015b4:	4620      	mov	r0, r4
  4015b6:	4621      	mov	r1, r4
  4015b8:	4b10      	ldr	r3, [pc, #64]	; (4015fc <configure_LCD+0xbc>)
  4015ba:	4798      	blx	r3
  4015bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4015c0:	00401141 	.word	0x00401141
  4015c4:	400e0000 	.word	0x400e0000
  4015c8:	00400c99 	.word	0x00400c99
  4015cc:	0a0a0404 	.word	0x0a0a0404
  4015d0:	00400ca1 	.word	0x00400ca1
  4015d4:	0016000a 	.word	0x0016000a
  4015d8:	00400ca9 	.word	0x00400ca9
  4015dc:	00400cb1 	.word	0x00400cb1
  4015e0:	20000d14 	.word	0x20000d14
  4015e4:	004002a1 	.word	0x004002a1
  4015e8:	004005d9 	.word	0x004005d9
  4015ec:	00400245 	.word	0x00400245
  4015f0:	004004f9 	.word	0x004004f9
  4015f4:	00400939 	.word	0x00400939
  4015f8:	004004c5 	.word	0x004004c5
  4015fc:	004005b5 	.word	0x004005b5

00401600 <configure_ADC>:
}

void configure_ADC(void){
  401600:	b538      	push	{r3, r4, r5, lr}
	
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  401602:	201d      	movs	r0, #29
  401604:	4b10      	ldr	r3, [pc, #64]	; (401648 <configure_ADC+0x48>)
  401606:	4798      	blx	r3
	 */
	/* Formula:
	 *     Startup  Time = startup value / ADCClock
	 *     Startup time = 64 / 6.4MHz = 10 us
	 */
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401608:	4c10      	ldr	r4, [pc, #64]	; (40164c <configure_ADC+0x4c>)
  40160a:	4620      	mov	r0, r4
  40160c:	4910      	ldr	r1, [pc, #64]	; (401650 <configure_ADC+0x50>)
  40160e:	4a11      	ldr	r2, [pc, #68]	; (401654 <configure_ADC+0x54>)
  401610:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401614:	4d10      	ldr	r5, [pc, #64]	; (401658 <configure_ADC+0x58>)
  401616:	47a8      	blx	r5
	 *
	 *     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	 *     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	 *     Settling Time = 3 / 6.4MHz = 469 ns
	 */
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401618:	4620      	mov	r0, r4
  40161a:	2101      	movs	r1, #1
  40161c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401620:	460b      	mov	r3, r1
  401622:	4d0e      	ldr	r5, [pc, #56]	; (40165c <configure_ADC+0x5c>)
  401624:	47a8      	blx	r5

	/*
	* Configura trigger por software
	*/ 
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  401626:	4620      	mov	r0, r4
  401628:	2100      	movs	r1, #0
  40162a:	460a      	mov	r2, r1
  40162c:	4b0c      	ldr	r3, [pc, #48]	; (401660 <configure_ADC+0x60>)
  40162e:	4798      	blx	r3
	* Checa se configurao 
	*/
	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  401630:	4620      	mov	r0, r4
  401632:	2100      	movs	r1, #0
  401634:	4b0b      	ldr	r3, [pc, #44]	; (401664 <configure_ADC+0x64>)
  401636:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401638:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40163c:	4b0a      	ldr	r3, [pc, #40]	; (401668 <configure_ADC+0x68>)
  40163e:	601a      	str	r2, [r3, #0]

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Start conversion. */
	adc_start(ADC);
  401640:	4620      	mov	r0, r4
  401642:	4b0a      	ldr	r3, [pc, #40]	; (40166c <configure_ADC+0x6c>)
  401644:	4798      	blx	r3
  401646:	bd38      	pop	{r3, r4, r5, pc}
  401648:	00401141 	.word	0x00401141
  40164c:	40038000 	.word	0x40038000
  401650:	07270e00 	.word	0x07270e00
  401654:	0061a800 	.word	0x0061a800
  401658:	00400c11 	.word	0x00400c11
  40165c:	00400c55 	.word	0x00400c55
  401660:	00400c45 	.word	0x00400c45
  401664:	00400c7d 	.word	0x00400c7d
  401668:	e000e100 	.word	0xe000e100
  40166c:	00400c75 	.word	0x00400c75

00401670 <TC0_Handler>:

/**
 * \brief Timmer handler (100ms) starts a new conversion.
 */
void TC0_Handler(void)
{
  401670:	b500      	push	{lr}
  401672:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  401674:	4808      	ldr	r0, [pc, #32]	; (401698 <TC0_Handler+0x28>)
  401676:	2100      	movs	r1, #0
  401678:	4b08      	ldr	r3, [pc, #32]	; (40169c <TC0_Handler+0x2c>)
  40167a:	4798      	blx	r3
  40167c:	9001      	str	r0, [sp, #4]
	

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40167e:	9b01      	ldr	r3, [sp, #4]
	
	if (adc_get_status(ADC) & (1 << ADC_POT_CHANNEL)) {
  401680:	4807      	ldr	r0, [pc, #28]	; (4016a0 <TC0_Handler+0x30>)
  401682:	4b08      	ldr	r3, [pc, #32]	; (4016a4 <TC0_Handler+0x34>)
  401684:	4798      	blx	r3
  401686:	f010 0f01 	tst.w	r0, #1
  40168a:	d002      	beq.n	401692 <TC0_Handler+0x22>
		adc_start(ADC);
  40168c:	4804      	ldr	r0, [pc, #16]	; (4016a0 <TC0_Handler+0x30>)
  40168e:	4b06      	ldr	r3, [pc, #24]	; (4016a8 <TC0_Handler+0x38>)
  401690:	4798      	blx	r3
	}
}
  401692:	b003      	add	sp, #12
  401694:	f85d fb04 	ldr.w	pc, [sp], #4
  401698:	40010000 	.word	0x40010000
  40169c:	004011c9 	.word	0x004011c9
  4016a0:	40038000 	.word	0x40038000
  4016a4:	00400c95 	.word	0x00400c95
  4016a8:	00400c75 	.word	0x00400c75

004016ac <ADC_Handler>:
/**
 * \brief ADC interrupt handler.
 * Entramos aqui quando a conversao for concluida.
 */
void ADC_Handler(void)
{
  4016ac:	b508      	push	{r3, lr}
	uint32_t resistencia;

	if ((adc_get_status(ADC) & ADC_ISR_RXBUFF) == ADC_ISR_RXBUFF) {
  4016ae:	4805      	ldr	r0, [pc, #20]	; (4016c4 <ADC_Handler+0x18>)
  4016b0:	4b05      	ldr	r3, [pc, #20]	; (4016c8 <ADC_Handler+0x1c>)
  4016b2:	4798      	blx	r3
  4016b4:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
  4016b8:	d003      	beq.n	4016c2 <ADC_Handler+0x16>

		resistencia = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  4016ba:	4802      	ldr	r0, [pc, #8]	; (4016c4 <ADC_Handler+0x18>)
  4016bc:	2100      	movs	r1, #0
  4016be:	4b03      	ldr	r3, [pc, #12]	; (4016cc <ADC_Handler+0x20>)
  4016c0:	4798      	blx	r3
  4016c2:	bd08      	pop	{r3, pc}
  4016c4:	40038000 	.word	0x40038000
  4016c8:	00400c95 	.word	0x00400c95
  4016cc:	00400c85 	.word	0x00400c85

004016d0 <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4016d0:	b508      	push	{r3, lr}
	sysclk_init();
  4016d2:	4b17      	ldr	r3, [pc, #92]	; (401730 <main+0x60>)
  4016d4:	4798      	blx	r3
	board_init();
  4016d6:	4b17      	ldr	r3, [pc, #92]	; (401734 <main+0x64>)
  4016d8:	4798      	blx	r3

	configure_LCD();
  4016da:	4b17      	ldr	r3, [pc, #92]	; (401738 <main+0x68>)
  4016dc:	4798      	blx	r3
	configure_ADC();
  4016de:	4b17      	ldr	r3, [pc, #92]	; (40173c <main+0x6c>)
  4016e0:	4798      	blx	r3
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	/*
	*	Ativa o clock do perifrico TC 0
	*/
	pmc_enable_periph_clk(ID_TC0);
  4016e2:	2017      	movs	r0, #23
  4016e4:	4b16      	ldr	r3, [pc, #88]	; (401740 <main+0x70>)
  4016e6:	4798      	blx	r3
	
	// Configura TC para operar no modo de comparao e trigger RC
	
	tc_init(TC0,0,TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  4016e8:	4c16      	ldr	r4, [pc, #88]	; (401744 <main+0x74>)
  4016ea:	4620      	mov	r0, r4
  4016ec:	2100      	movs	r1, #0
  4016ee:	f244 0204 	movw	r2, #16388	; 0x4004
  4016f2:	4b15      	ldr	r3, [pc, #84]	; (401748 <main+0x78>)
  4016f4:	4798      	blx	r3

	// Valor para o contador de um em um segundo.
	tc_write_rc(TC0,0,32768);
  4016f6:	4620      	mov	r0, r4
  4016f8:	2100      	movs	r1, #0
  4016fa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4016fe:	4b13      	ldr	r3, [pc, #76]	; (40174c <main+0x7c>)
  401700:	4798      	blx	r3
  401702:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401706:	4b12      	ldr	r3, [pc, #72]	; (401750 <main+0x80>)
  401708:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  40170a:	4620      	mov	r0, r4
  40170c:	2100      	movs	r1, #0
  40170e:	2210      	movs	r2, #16
  401710:	4b10      	ldr	r3, [pc, #64]	; (401754 <main+0x84>)
  401712:	4798      	blx	r3
	
	tc_start(TC0, 0);
  401714:	4620      	mov	r0, r4
  401716:	2100      	movs	r1, #0
  401718:	4b0f      	ldr	r3, [pc, #60]	; (401758 <main+0x88>)
  40171a:	4798      	blx	r3
	board_init();

	configure_LCD();
	configure_ADC();
	configure_tc();
	atualiza_lcd(0.8);
  40171c:	a102      	add	r1, pc, #8	; (adr r1, 401728 <main+0x58>)
  40171e:	e9d1 0100 	ldrd	r0, r1, [r1]
  401722:	4b0e      	ldr	r3, [pc, #56]	; (40175c <main+0x8c>)
  401724:	4798      	blx	r3
	while (1) {
	}
  401726:	e7fe      	b.n	401726 <main+0x56>
  401728:	9999999a 	.word	0x9999999a
  40172c:	3fe99999 	.word	0x3fe99999
  401730:	00400129 	.word	0x00400129
  401734:	0040018d 	.word	0x0040018d
  401738:	00401541 	.word	0x00401541
  40173c:	00401601 	.word	0x00401601
  401740:	00401141 	.word	0x00401141
  401744:	40010000 	.word	0x40010000
  401748:	00401195 	.word	0x00401195
  40174c:	004011b9 	.word	0x004011b9
  401750:	e000e100 	.word	0xe000e100
  401754:	004011c1 	.word	0x004011c1
  401758:	004011b1 	.word	0x004011b1
  40175c:	00401461 	.word	0x00401461

00401760 <cos>:
  401760:	b530      	push	{r4, r5, lr}
  401762:	4a1f      	ldr	r2, [pc, #124]	; (4017e0 <cos+0x80>)
  401764:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  401768:	4293      	cmp	r3, r2
  40176a:	b087      	sub	sp, #28
  40176c:	dd1b      	ble.n	4017a6 <cos+0x46>
  40176e:	4a1d      	ldr	r2, [pc, #116]	; (4017e4 <cos+0x84>)
  401770:	4293      	cmp	r3, r2
  401772:	dd05      	ble.n	401780 <cos+0x20>
  401774:	4602      	mov	r2, r0
  401776:	460b      	mov	r3, r1
  401778:	f001 f9a4 	bl	402ac4 <__aeabi_dsub>
  40177c:	b007      	add	sp, #28
  40177e:	bd30      	pop	{r4, r5, pc}
  401780:	aa02      	add	r2, sp, #8
  401782:	f000 f87d 	bl	401880 <__ieee754_rem_pio2>
  401786:	f000 0303 	and.w	r3, r0, #3
  40178a:	2b01      	cmp	r3, #1
  40178c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401790:	d016      	beq.n	4017c0 <cos+0x60>
  401792:	2b02      	cmp	r3, #2
  401794:	d00d      	beq.n	4017b2 <cos+0x52>
  401796:	b1eb      	cbz	r3, 4017d4 <cos+0x74>
  401798:	2401      	movs	r4, #1
  40179a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40179e:	9400      	str	r4, [sp, #0]
  4017a0:	f000 ffba 	bl	402718 <__kernel_sin>
  4017a4:	e7ea      	b.n	40177c <cos+0x1c>
  4017a6:	2200      	movs	r2, #0
  4017a8:	2300      	movs	r3, #0
  4017aa:	f000 fa8d 	bl	401cc8 <__kernel_cos>
  4017ae:	b007      	add	sp, #28
  4017b0:	bd30      	pop	{r4, r5, pc}
  4017b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4017b6:	f000 fa87 	bl	401cc8 <__kernel_cos>
  4017ba:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4017be:	e7dd      	b.n	40177c <cos+0x1c>
  4017c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  4017c4:	9300      	str	r3, [sp, #0]
  4017c6:	4622      	mov	r2, r4
  4017c8:	462b      	mov	r3, r5
  4017ca:	f000 ffa5 	bl	402718 <__kernel_sin>
  4017ce:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4017d2:	e7d3      	b.n	40177c <cos+0x1c>
  4017d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4017d8:	f000 fa76 	bl	401cc8 <__kernel_cos>
  4017dc:	e7ce      	b.n	40177c <cos+0x1c>
  4017de:	bf00      	nop
  4017e0:	3fe921fb 	.word	0x3fe921fb
  4017e4:	7fefffff 	.word	0x7fefffff

004017e8 <sin>:
  4017e8:	b530      	push	{r4, r5, lr}
  4017ea:	4a22      	ldr	r2, [pc, #136]	; (401874 <sin+0x8c>)
  4017ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4017f0:	4293      	cmp	r3, r2
  4017f2:	b087      	sub	sp, #28
  4017f4:	dd1b      	ble.n	40182e <sin+0x46>
  4017f6:	4a20      	ldr	r2, [pc, #128]	; (401878 <sin+0x90>)
  4017f8:	4293      	cmp	r3, r2
  4017fa:	dd05      	ble.n	401808 <sin+0x20>
  4017fc:	4602      	mov	r2, r0
  4017fe:	460b      	mov	r3, r1
  401800:	f001 f960 	bl	402ac4 <__aeabi_dsub>
  401804:	b007      	add	sp, #28
  401806:	bd30      	pop	{r4, r5, pc}
  401808:	aa02      	add	r2, sp, #8
  40180a:	f000 f839 	bl	401880 <__ieee754_rem_pio2>
  40180e:	f000 0003 	and.w	r0, r0, #3
  401812:	2801      	cmp	r0, #1
  401814:	d01e      	beq.n	401854 <sin+0x6c>
  401816:	2802      	cmp	r0, #2
  401818:	d011      	beq.n	40183e <sin+0x56>
  40181a:	b310      	cbz	r0, 401862 <sin+0x7a>
  40181c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401820:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401824:	f000 fa50 	bl	401cc8 <__kernel_cos>
  401828:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40182c:	e7ea      	b.n	401804 <sin+0x1c>
  40182e:	2300      	movs	r3, #0
  401830:	9300      	str	r3, [sp, #0]
  401832:	2200      	movs	r2, #0
  401834:	2300      	movs	r3, #0
  401836:	f000 ff6f 	bl	402718 <__kernel_sin>
  40183a:	b007      	add	sp, #28
  40183c:	bd30      	pop	{r4, r5, pc}
  40183e:	2401      	movs	r4, #1
  401840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401848:	9400      	str	r4, [sp, #0]
  40184a:	f000 ff65 	bl	402718 <__kernel_sin>
  40184e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  401852:	e7d7      	b.n	401804 <sin+0x1c>
  401854:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401858:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40185c:	f000 fa34 	bl	401cc8 <__kernel_cos>
  401860:	e7d0      	b.n	401804 <sin+0x1c>
  401862:	2401      	movs	r4, #1
  401864:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401868:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40186c:	9400      	str	r4, [sp, #0]
  40186e:	f000 ff53 	bl	402718 <__kernel_sin>
  401872:	e7c7      	b.n	401804 <sin+0x1c>
  401874:	3fe921fb 	.word	0x3fe921fb
  401878:	7fefffff 	.word	0x7fefffff
  40187c:	00000000 	.word	0x00000000

00401880 <__ieee754_rem_pio2>:
  401880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401884:	4e96      	ldr	r6, [pc, #600]	; (401ae0 <__ieee754_rem_pio2+0x260>)
  401886:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  40188a:	45b3      	cmp	fp, r6
  40188c:	b08f      	sub	sp, #60	; 0x3c
  40188e:	460c      	mov	r4, r1
  401890:	f340 8081 	ble.w	401996 <__ieee754_rem_pio2+0x116>
  401894:	4692      	mov	sl, r2
  401896:	4a93      	ldr	r2, [pc, #588]	; (401ae4 <__ieee754_rem_pio2+0x264>)
  401898:	4593      	cmp	fp, r2
  40189a:	dc26      	bgt.n	4018ea <__ieee754_rem_pio2+0x6a>
  40189c:	2900      	cmp	r1, #0
  40189e:	a386      	add	r3, pc, #536	; (adr r3, 401ab8 <__ieee754_rem_pio2+0x238>)
  4018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018a4:	f340 81a8 	ble.w	401bf8 <__ieee754_rem_pio2+0x378>
  4018a8:	f001 f90c 	bl	402ac4 <__aeabi_dsub>
  4018ac:	4b8e      	ldr	r3, [pc, #568]	; (401ae8 <__ieee754_rem_pio2+0x268>)
  4018ae:	459b      	cmp	fp, r3
  4018b0:	4604      	mov	r4, r0
  4018b2:	460d      	mov	r5, r1
  4018b4:	f000 8084 	beq.w	4019c0 <__ieee754_rem_pio2+0x140>
  4018b8:	a381      	add	r3, pc, #516	; (adr r3, 401ac0 <__ieee754_rem_pio2+0x240>)
  4018ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018be:	f001 f901 	bl	402ac4 <__aeabi_dsub>
  4018c2:	4602      	mov	r2, r0
  4018c4:	460b      	mov	r3, r1
  4018c6:	e9ca 2300 	strd	r2, r3, [sl]
  4018ca:	4620      	mov	r0, r4
  4018cc:	4629      	mov	r1, r5
  4018ce:	f001 f8f9 	bl	402ac4 <__aeabi_dsub>
  4018d2:	a37b      	add	r3, pc, #492	; (adr r3, 401ac0 <__ieee754_rem_pio2+0x240>)
  4018d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018d8:	f001 f8f4 	bl	402ac4 <__aeabi_dsub>
  4018dc:	2501      	movs	r5, #1
  4018de:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4018e2:	4628      	mov	r0, r5
  4018e4:	b00f      	add	sp, #60	; 0x3c
  4018e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018ea:	4a80      	ldr	r2, [pc, #512]	; (401aec <__ieee754_rem_pio2+0x26c>)
  4018ec:	4593      	cmp	fp, r2
  4018ee:	f340 8084 	ble.w	4019fa <__ieee754_rem_pio2+0x17a>
  4018f2:	4a7f      	ldr	r2, [pc, #508]	; (401af0 <__ieee754_rem_pio2+0x270>)
  4018f4:	4593      	cmp	fp, r2
  4018f6:	dc59      	bgt.n	4019ac <__ieee754_rem_pio2+0x12c>
  4018f8:	ea4f 552b 	mov.w	r5, fp, asr #20
  4018fc:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  401900:	ebab 5705 	sub.w	r7, fp, r5, lsl #20
  401904:	4639      	mov	r1, r7
  401906:	4606      	mov	r6, r0
  401908:	f001 fd2a 	bl	403360 <__aeabi_d2iz>
  40190c:	f001 fa28 	bl	402d60 <__aeabi_i2d>
  401910:	4680      	mov	r8, r0
  401912:	4689      	mov	r9, r1
  401914:	4602      	mov	r2, r0
  401916:	460b      	mov	r3, r1
  401918:	4630      	mov	r0, r6
  40191a:	4639      	mov	r1, r7
  40191c:	e9cd 8908 	strd	r8, r9, [sp, #32]
  401920:	f001 f8d0 	bl	402ac4 <__aeabi_dsub>
  401924:	2200      	movs	r2, #0
  401926:	4b73      	ldr	r3, [pc, #460]	; (401af4 <__ieee754_rem_pio2+0x274>)
  401928:	f001 fa80 	bl	402e2c <__aeabi_dmul>
  40192c:	460f      	mov	r7, r1
  40192e:	4606      	mov	r6, r0
  401930:	f001 fd16 	bl	403360 <__aeabi_d2iz>
  401934:	f001 fa14 	bl	402d60 <__aeabi_i2d>
  401938:	4602      	mov	r2, r0
  40193a:	460b      	mov	r3, r1
  40193c:	4680      	mov	r8, r0
  40193e:	4689      	mov	r9, r1
  401940:	4630      	mov	r0, r6
  401942:	4639      	mov	r1, r7
  401944:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  401948:	f001 f8bc 	bl	402ac4 <__aeabi_dsub>
  40194c:	2200      	movs	r2, #0
  40194e:	4b69      	ldr	r3, [pc, #420]	; (401af4 <__ieee754_rem_pio2+0x274>)
  401950:	f001 fa6c 	bl	402e2c <__aeabi_dmul>
  401954:	2200      	movs	r2, #0
  401956:	2300      	movs	r3, #0
  401958:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40195c:	f001 fcce 	bl	4032fc <__aeabi_dcmpeq>
  401960:	2800      	cmp	r0, #0
  401962:	f000 8175 	beq.w	401c50 <__ieee754_rem_pio2+0x3d0>
  401966:	2300      	movs	r3, #0
  401968:	4640      	mov	r0, r8
  40196a:	4649      	mov	r1, r9
  40196c:	2200      	movs	r2, #0
  40196e:	f001 fcc5 	bl	4032fc <__aeabi_dcmpeq>
  401972:	2800      	cmp	r0, #0
  401974:	bf14      	ite	ne
  401976:	2301      	movne	r3, #1
  401978:	2302      	moveq	r3, #2
  40197a:	2202      	movs	r2, #2
  40197c:	495e      	ldr	r1, [pc, #376]	; (401af8 <__ieee754_rem_pio2+0x278>)
  40197e:	9200      	str	r2, [sp, #0]
  401980:	9101      	str	r1, [sp, #4]
  401982:	462a      	mov	r2, r5
  401984:	a808      	add	r0, sp, #32
  401986:	4651      	mov	r1, sl
  401988:	f000 fac2 	bl	401f10 <__kernel_rem_pio2>
  40198c:	2c00      	cmp	r4, #0
  40198e:	f2c0 8151 	blt.w	401c34 <__ieee754_rem_pio2+0x3b4>
  401992:	4605      	mov	r5, r0
  401994:	e006      	b.n	4019a4 <__ieee754_rem_pio2+0x124>
  401996:	e9c2 0100 	strd	r0, r1, [r2]
  40199a:	2500      	movs	r5, #0
  40199c:	2400      	movs	r4, #0
  40199e:	e9c2 4502 	strd	r4, r5, [r2, #8]
  4019a2:	2500      	movs	r5, #0
  4019a4:	4628      	mov	r0, r5
  4019a6:	b00f      	add	sp, #60	; 0x3c
  4019a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4019ac:	4602      	mov	r2, r0
  4019ae:	460b      	mov	r3, r1
  4019b0:	f001 f888 	bl	402ac4 <__aeabi_dsub>
  4019b4:	2500      	movs	r5, #0
  4019b6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4019ba:	e9ca 0100 	strd	r0, r1, [sl]
  4019be:	e7f1      	b.n	4019a4 <__ieee754_rem_pio2+0x124>
  4019c0:	a341      	add	r3, pc, #260	; (adr r3, 401ac8 <__ieee754_rem_pio2+0x248>)
  4019c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019c6:	f001 f87d 	bl	402ac4 <__aeabi_dsub>
  4019ca:	a341      	add	r3, pc, #260	; (adr r3, 401ad0 <__ieee754_rem_pio2+0x250>)
  4019cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019d0:	460d      	mov	r5, r1
  4019d2:	4604      	mov	r4, r0
  4019d4:	f001 f876 	bl	402ac4 <__aeabi_dsub>
  4019d8:	4602      	mov	r2, r0
  4019da:	460b      	mov	r3, r1
  4019dc:	e9ca 2300 	strd	r2, r3, [sl]
  4019e0:	4629      	mov	r1, r5
  4019e2:	4620      	mov	r0, r4
  4019e4:	f001 f86e 	bl	402ac4 <__aeabi_dsub>
  4019e8:	a339      	add	r3, pc, #228	; (adr r3, 401ad0 <__ieee754_rem_pio2+0x250>)
  4019ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019ee:	f001 f869 	bl	402ac4 <__aeabi_dsub>
  4019f2:	2501      	movs	r5, #1
  4019f4:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4019f8:	e7d4      	b.n	4019a4 <__ieee754_rem_pio2+0x124>
  4019fa:	f000 ff43 	bl	402884 <fabs>
  4019fe:	a336      	add	r3, pc, #216	; (adr r3, 401ad8 <__ieee754_rem_pio2+0x258>)
  401a00:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a04:	4606      	mov	r6, r0
  401a06:	460f      	mov	r7, r1
  401a08:	f001 fa10 	bl	402e2c <__aeabi_dmul>
  401a0c:	2200      	movs	r2, #0
  401a0e:	4b3b      	ldr	r3, [pc, #236]	; (401afc <__ieee754_rem_pio2+0x27c>)
  401a10:	f001 f85a 	bl	402ac8 <__adddf3>
  401a14:	f001 fca4 	bl	403360 <__aeabi_d2iz>
  401a18:	4605      	mov	r5, r0
  401a1a:	f001 f9a1 	bl	402d60 <__aeabi_i2d>
  401a1e:	a326      	add	r3, pc, #152	; (adr r3, 401ab8 <__ieee754_rem_pio2+0x238>)
  401a20:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a24:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401a28:	f001 fa00 	bl	402e2c <__aeabi_dmul>
  401a2c:	4602      	mov	r2, r0
  401a2e:	460b      	mov	r3, r1
  401a30:	4630      	mov	r0, r6
  401a32:	4639      	mov	r1, r7
  401a34:	f001 f846 	bl	402ac4 <__aeabi_dsub>
  401a38:	a321      	add	r3, pc, #132	; (adr r3, 401ac0 <__ieee754_rem_pio2+0x240>)
  401a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a3e:	4680      	mov	r8, r0
  401a40:	4689      	mov	r9, r1
  401a42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401a46:	f001 f9f1 	bl	402e2c <__aeabi_dmul>
  401a4a:	2d1f      	cmp	r5, #31
  401a4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401a50:	4640      	mov	r0, r8
  401a52:	4649      	mov	r1, r9
  401a54:	dc56      	bgt.n	401b04 <__ieee754_rem_pio2+0x284>
  401a56:	4b2a      	ldr	r3, [pc, #168]	; (401b00 <__ieee754_rem_pio2+0x280>)
  401a58:	1e6a      	subs	r2, r5, #1
  401a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401a5e:	455b      	cmp	r3, fp
  401a60:	d050      	beq.n	401b04 <__ieee754_rem_pio2+0x284>
  401a62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401a66:	f001 f82d 	bl	402ac4 <__aeabi_dsub>
  401a6a:	4602      	mov	r2, r0
  401a6c:	460b      	mov	r3, r1
  401a6e:	e9ca 2300 	strd	r2, r3, [sl]
  401a72:	4607      	mov	r7, r0
  401a74:	460e      	mov	r6, r1
  401a76:	463a      	mov	r2, r7
  401a78:	4633      	mov	r3, r6
  401a7a:	4640      	mov	r0, r8
  401a7c:	4649      	mov	r1, r9
  401a7e:	f001 f821 	bl	402ac4 <__aeabi_dsub>
  401a82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401a86:	f001 f81d 	bl	402ac4 <__aeabi_dsub>
  401a8a:	2c00      	cmp	r4, #0
  401a8c:	4602      	mov	r2, r0
  401a8e:	460b      	mov	r3, r1
  401a90:	e9ca 2302 	strd	r2, r3, [sl, #8]
  401a94:	da86      	bge.n	4019a4 <__ieee754_rem_pio2+0x124>
  401a96:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  401a9a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  401a9e:	f8ca 7000 	str.w	r7, [sl]
  401aa2:	f8ca 6004 	str.w	r6, [sl, #4]
  401aa6:	f8ca 100c 	str.w	r1, [sl, #12]
  401aaa:	f8ca 0008 	str.w	r0, [sl, #8]
  401aae:	426d      	negs	r5, r5
  401ab0:	e778      	b.n	4019a4 <__ieee754_rem_pio2+0x124>
  401ab2:	bf00      	nop
  401ab4:	f3af 8000 	nop.w
  401ab8:	54400000 	.word	0x54400000
  401abc:	3ff921fb 	.word	0x3ff921fb
  401ac0:	1a626331 	.word	0x1a626331
  401ac4:	3dd0b461 	.word	0x3dd0b461
  401ac8:	1a600000 	.word	0x1a600000
  401acc:	3dd0b461 	.word	0x3dd0b461
  401ad0:	2e037073 	.word	0x2e037073
  401ad4:	3ba3198a 	.word	0x3ba3198a
  401ad8:	6dc9c883 	.word	0x6dc9c883
  401adc:	3fe45f30 	.word	0x3fe45f30
  401ae0:	3fe921fb 	.word	0x3fe921fb
  401ae4:	4002d97b 	.word	0x4002d97b
  401ae8:	3ff921fb 	.word	0x3ff921fb
  401aec:	413921fb 	.word	0x413921fb
  401af0:	7fefffff 	.word	0x7fefffff
  401af4:	41700000 	.word	0x41700000
  401af8:	00407e80 	.word	0x00407e80
  401afc:	3fe00000 	.word	0x3fe00000
  401b00:	00407e00 	.word	0x00407e00
  401b04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401b08:	f000 ffdc 	bl	402ac4 <__aeabi_dsub>
  401b0c:	460e      	mov	r6, r1
  401b0e:	ea4f 5b2b 	mov.w	fp, fp, asr #20
  401b12:	f3c6 530a 	ubfx	r3, r6, #20, #11
  401b16:	ebc3 030b 	rsb	r3, r3, fp
  401b1a:	2b10      	cmp	r3, #16
  401b1c:	4607      	mov	r7, r0
  401b1e:	e9ca 0100 	strd	r0, r1, [sl]
  401b22:	dda8      	ble.n	401a76 <__ieee754_rem_pio2+0x1f6>
  401b24:	a35c      	add	r3, pc, #368	; (adr r3, 401c98 <__ieee754_rem_pio2+0x418>)
  401b26:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401b2e:	f001 f97d 	bl	402e2c <__aeabi_dmul>
  401b32:	4606      	mov	r6, r0
  401b34:	460f      	mov	r7, r1
  401b36:	4632      	mov	r2, r6
  401b38:	463b      	mov	r3, r7
  401b3a:	4640      	mov	r0, r8
  401b3c:	4649      	mov	r1, r9
  401b3e:	f000 ffc1 	bl	402ac4 <__aeabi_dsub>
  401b42:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401b46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401b4a:	4640      	mov	r0, r8
  401b4c:	4649      	mov	r1, r9
  401b4e:	f000 ffb9 	bl	402ac4 <__aeabi_dsub>
  401b52:	4632      	mov	r2, r6
  401b54:	463b      	mov	r3, r7
  401b56:	f000 ffb5 	bl	402ac4 <__aeabi_dsub>
  401b5a:	a351      	add	r3, pc, #324	; (adr r3, 401ca0 <__ieee754_rem_pio2+0x420>)
  401b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b60:	4606      	mov	r6, r0
  401b62:	460f      	mov	r7, r1
  401b64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401b68:	f001 f960 	bl	402e2c <__aeabi_dmul>
  401b6c:	4632      	mov	r2, r6
  401b6e:	463b      	mov	r3, r7
  401b70:	f000 ffa8 	bl	402ac4 <__aeabi_dsub>
  401b74:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401b7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401b80:	f000 ffa0 	bl	402ac4 <__aeabi_dsub>
  401b84:	460e      	mov	r6, r1
  401b86:	f3c1 510a 	ubfx	r1, r1, #20, #11
  401b8a:	ebc1 0b0b 	rsb	fp, r1, fp
  401b8e:	4602      	mov	r2, r0
  401b90:	4633      	mov	r3, r6
  401b92:	f1bb 0f31 	cmp.w	fp, #49	; 0x31
  401b96:	4607      	mov	r7, r0
  401b98:	e9ca 2300 	strd	r2, r3, [sl]
  401b9c:	dd78      	ble.n	401c90 <__ieee754_rem_pio2+0x410>
  401b9e:	a342      	add	r3, pc, #264	; (adr r3, 401ca8 <__ieee754_rem_pio2+0x428>)
  401ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ba4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401ba8:	f001 f940 	bl	402e2c <__aeabi_dmul>
  401bac:	4606      	mov	r6, r0
  401bae:	460f      	mov	r7, r1
  401bb0:	4632      	mov	r2, r6
  401bb2:	463b      	mov	r3, r7
  401bb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401bb8:	f000 ff84 	bl	402ac4 <__aeabi_dsub>
  401bbc:	4680      	mov	r8, r0
  401bbe:	4689      	mov	r9, r1
  401bc0:	4642      	mov	r2, r8
  401bc2:	464b      	mov	r3, r9
  401bc4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401bc8:	f000 ff7c 	bl	402ac4 <__aeabi_dsub>
  401bcc:	4632      	mov	r2, r6
  401bce:	463b      	mov	r3, r7
  401bd0:	f000 ff78 	bl	402ac4 <__aeabi_dsub>
  401bd4:	a336      	add	r3, pc, #216	; (adr r3, 401cb0 <__ieee754_rem_pio2+0x430>)
  401bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bda:	4606      	mov	r6, r0
  401bdc:	460f      	mov	r7, r1
  401bde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401be2:	f001 f923 	bl	402e2c <__aeabi_dmul>
  401be6:	4632      	mov	r2, r6
  401be8:	463b      	mov	r3, r7
  401bea:	f000 ff6b 	bl	402ac4 <__aeabi_dsub>
  401bee:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401bf2:	4640      	mov	r0, r8
  401bf4:	4649      	mov	r1, r9
  401bf6:	e734      	b.n	401a62 <__ieee754_rem_pio2+0x1e2>
  401bf8:	f000 ff66 	bl	402ac8 <__adddf3>
  401bfc:	4b30      	ldr	r3, [pc, #192]	; (401cc0 <__ieee754_rem_pio2+0x440>)
  401bfe:	459b      	cmp	fp, r3
  401c00:	4604      	mov	r4, r0
  401c02:	460d      	mov	r5, r1
  401c04:	d026      	beq.n	401c54 <__ieee754_rem_pio2+0x3d4>
  401c06:	a32c      	add	r3, pc, #176	; (adr r3, 401cb8 <__ieee754_rem_pio2+0x438>)
  401c08:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c0c:	f000 ff5c 	bl	402ac8 <__adddf3>
  401c10:	4602      	mov	r2, r0
  401c12:	460b      	mov	r3, r1
  401c14:	e9ca 2300 	strd	r2, r3, [sl]
  401c18:	4629      	mov	r1, r5
  401c1a:	4620      	mov	r0, r4
  401c1c:	f000 ff52 	bl	402ac4 <__aeabi_dsub>
  401c20:	a325      	add	r3, pc, #148	; (adr r3, 401cb8 <__ieee754_rem_pio2+0x438>)
  401c22:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c26:	f000 ff4f 	bl	402ac8 <__adddf3>
  401c2a:	f04f 35ff 	mov.w	r5, #4294967295
  401c2e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401c32:	e6b7      	b.n	4019a4 <__ieee754_rem_pio2+0x124>
  401c34:	f8da 2004 	ldr.w	r2, [sl, #4]
  401c38:	f8da 300c 	ldr.w	r3, [sl, #12]
  401c3c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  401c40:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  401c44:	4245      	negs	r5, r0
  401c46:	f8ca 2004 	str.w	r2, [sl, #4]
  401c4a:	f8ca 300c 	str.w	r3, [sl, #12]
  401c4e:	e6a9      	b.n	4019a4 <__ieee754_rem_pio2+0x124>
  401c50:	2303      	movs	r3, #3
  401c52:	e692      	b.n	40197a <__ieee754_rem_pio2+0xfa>
  401c54:	a310      	add	r3, pc, #64	; (adr r3, 401c98 <__ieee754_rem_pio2+0x418>)
  401c56:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c5a:	f000 ff35 	bl	402ac8 <__adddf3>
  401c5e:	a310      	add	r3, pc, #64	; (adr r3, 401ca0 <__ieee754_rem_pio2+0x420>)
  401c60:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c64:	460d      	mov	r5, r1
  401c66:	4604      	mov	r4, r0
  401c68:	f000 ff2e 	bl	402ac8 <__adddf3>
  401c6c:	4602      	mov	r2, r0
  401c6e:	460b      	mov	r3, r1
  401c70:	e9ca 2300 	strd	r2, r3, [sl]
  401c74:	4629      	mov	r1, r5
  401c76:	4620      	mov	r0, r4
  401c78:	f000 ff24 	bl	402ac4 <__aeabi_dsub>
  401c7c:	a308      	add	r3, pc, #32	; (adr r3, 401ca0 <__ieee754_rem_pio2+0x420>)
  401c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c82:	f000 ff21 	bl	402ac8 <__adddf3>
  401c86:	f04f 35ff 	mov.w	r5, #4294967295
  401c8a:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401c8e:	e689      	b.n	4019a4 <__ieee754_rem_pio2+0x124>
  401c90:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  401c94:	e6ef      	b.n	401a76 <__ieee754_rem_pio2+0x1f6>
  401c96:	bf00      	nop
  401c98:	1a600000 	.word	0x1a600000
  401c9c:	3dd0b461 	.word	0x3dd0b461
  401ca0:	2e037073 	.word	0x2e037073
  401ca4:	3ba3198a 	.word	0x3ba3198a
  401ca8:	2e000000 	.word	0x2e000000
  401cac:	3ba3198a 	.word	0x3ba3198a
  401cb0:	252049c1 	.word	0x252049c1
  401cb4:	397b839a 	.word	0x397b839a
  401cb8:	1a626331 	.word	0x1a626331
  401cbc:	3dd0b461 	.word	0x3dd0b461
  401cc0:	3ff921fb 	.word	0x3ff921fb
  401cc4:	00000000 	.word	0x00000000

00401cc8 <__kernel_cos>:
  401cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ccc:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  401cd0:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
  401cd4:	b085      	sub	sp, #20
  401cd6:	460c      	mov	r4, r1
  401cd8:	4692      	mov	sl, r2
  401cda:	469b      	mov	fp, r3
  401cdc:	4605      	mov	r5, r0
  401cde:	da6b      	bge.n	401db8 <__kernel_cos+0xf0>
  401ce0:	f001 fb3e 	bl	403360 <__aeabi_d2iz>
  401ce4:	2800      	cmp	r0, #0
  401ce6:	f000 80e8 	beq.w	401eba <__kernel_cos+0x1f2>
  401cea:	462a      	mov	r2, r5
  401cec:	4623      	mov	r3, r4
  401cee:	4628      	mov	r0, r5
  401cf0:	4621      	mov	r1, r4
  401cf2:	f001 f89b 	bl	402e2c <__aeabi_dmul>
  401cf6:	a374      	add	r3, pc, #464	; (adr r3, 401ec8 <__kernel_cos+0x200>)
  401cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cfc:	4680      	mov	r8, r0
  401cfe:	4689      	mov	r9, r1
  401d00:	f001 f894 	bl	402e2c <__aeabi_dmul>
  401d04:	a372      	add	r3, pc, #456	; (adr r3, 401ed0 <__kernel_cos+0x208>)
  401d06:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d0a:	f000 fedd 	bl	402ac8 <__adddf3>
  401d0e:	4642      	mov	r2, r8
  401d10:	464b      	mov	r3, r9
  401d12:	f001 f88b 	bl	402e2c <__aeabi_dmul>
  401d16:	a370      	add	r3, pc, #448	; (adr r3, 401ed8 <__kernel_cos+0x210>)
  401d18:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d1c:	f000 fed2 	bl	402ac4 <__aeabi_dsub>
  401d20:	4642      	mov	r2, r8
  401d22:	464b      	mov	r3, r9
  401d24:	f001 f882 	bl	402e2c <__aeabi_dmul>
  401d28:	a36d      	add	r3, pc, #436	; (adr r3, 401ee0 <__kernel_cos+0x218>)
  401d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d2e:	f000 fecb 	bl	402ac8 <__adddf3>
  401d32:	4642      	mov	r2, r8
  401d34:	464b      	mov	r3, r9
  401d36:	f001 f879 	bl	402e2c <__aeabi_dmul>
  401d3a:	a36b      	add	r3, pc, #428	; (adr r3, 401ee8 <__kernel_cos+0x220>)
  401d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d40:	f000 fec0 	bl	402ac4 <__aeabi_dsub>
  401d44:	4642      	mov	r2, r8
  401d46:	464b      	mov	r3, r9
  401d48:	f001 f870 	bl	402e2c <__aeabi_dmul>
  401d4c:	a368      	add	r3, pc, #416	; (adr r3, 401ef0 <__kernel_cos+0x228>)
  401d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d52:	f000 feb9 	bl	402ac8 <__adddf3>
  401d56:	4642      	mov	r2, r8
  401d58:	464b      	mov	r3, r9
  401d5a:	f001 f867 	bl	402e2c <__aeabi_dmul>
  401d5e:	e9cd 0100 	strd	r0, r1, [sp]
  401d62:	4640      	mov	r0, r8
  401d64:	4649      	mov	r1, r9
  401d66:	2200      	movs	r2, #0
  401d68:	4b63      	ldr	r3, [pc, #396]	; (401ef8 <__kernel_cos+0x230>)
  401d6a:	f001 f85f 	bl	402e2c <__aeabi_dmul>
  401d6e:	e9dd 2300 	ldrd	r2, r3, [sp]
  401d72:	4606      	mov	r6, r0
  401d74:	460f      	mov	r7, r1
  401d76:	4640      	mov	r0, r8
  401d78:	4649      	mov	r1, r9
  401d7a:	f001 f857 	bl	402e2c <__aeabi_dmul>
  401d7e:	4652      	mov	r2, sl
  401d80:	4680      	mov	r8, r0
  401d82:	4689      	mov	r9, r1
  401d84:	465b      	mov	r3, fp
  401d86:	4628      	mov	r0, r5
  401d88:	4621      	mov	r1, r4
  401d8a:	f001 f84f 	bl	402e2c <__aeabi_dmul>
  401d8e:	4602      	mov	r2, r0
  401d90:	460b      	mov	r3, r1
  401d92:	4640      	mov	r0, r8
  401d94:	4649      	mov	r1, r9
  401d96:	f000 fe95 	bl	402ac4 <__aeabi_dsub>
  401d9a:	4602      	mov	r2, r0
  401d9c:	460b      	mov	r3, r1
  401d9e:	4630      	mov	r0, r6
  401da0:	4639      	mov	r1, r7
  401da2:	f000 fe8f 	bl	402ac4 <__aeabi_dsub>
  401da6:	4602      	mov	r2, r0
  401da8:	460b      	mov	r3, r1
  401daa:	2000      	movs	r0, #0
  401dac:	4953      	ldr	r1, [pc, #332]	; (401efc <__kernel_cos+0x234>)
  401dae:	f000 fe89 	bl	402ac4 <__aeabi_dsub>
  401db2:	b005      	add	sp, #20
  401db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401db8:	4602      	mov	r2, r0
  401dba:	460b      	mov	r3, r1
  401dbc:	f001 f836 	bl	402e2c <__aeabi_dmul>
  401dc0:	a341      	add	r3, pc, #260	; (adr r3, 401ec8 <__kernel_cos+0x200>)
  401dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401dc6:	4680      	mov	r8, r0
  401dc8:	4689      	mov	r9, r1
  401dca:	f001 f82f 	bl	402e2c <__aeabi_dmul>
  401dce:	a340      	add	r3, pc, #256	; (adr r3, 401ed0 <__kernel_cos+0x208>)
  401dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401dd4:	f000 fe78 	bl	402ac8 <__adddf3>
  401dd8:	4642      	mov	r2, r8
  401dda:	464b      	mov	r3, r9
  401ddc:	f001 f826 	bl	402e2c <__aeabi_dmul>
  401de0:	a33d      	add	r3, pc, #244	; (adr r3, 401ed8 <__kernel_cos+0x210>)
  401de2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401de6:	f000 fe6d 	bl	402ac4 <__aeabi_dsub>
  401dea:	4642      	mov	r2, r8
  401dec:	464b      	mov	r3, r9
  401dee:	f001 f81d 	bl	402e2c <__aeabi_dmul>
  401df2:	a33b      	add	r3, pc, #236	; (adr r3, 401ee0 <__kernel_cos+0x218>)
  401df4:	e9d3 2300 	ldrd	r2, r3, [r3]
  401df8:	f000 fe66 	bl	402ac8 <__adddf3>
  401dfc:	4642      	mov	r2, r8
  401dfe:	464b      	mov	r3, r9
  401e00:	f001 f814 	bl	402e2c <__aeabi_dmul>
  401e04:	a338      	add	r3, pc, #224	; (adr r3, 401ee8 <__kernel_cos+0x220>)
  401e06:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e0a:	f000 fe5b 	bl	402ac4 <__aeabi_dsub>
  401e0e:	4642      	mov	r2, r8
  401e10:	464b      	mov	r3, r9
  401e12:	f001 f80b 	bl	402e2c <__aeabi_dmul>
  401e16:	a336      	add	r3, pc, #216	; (adr r3, 401ef0 <__kernel_cos+0x228>)
  401e18:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e1c:	f000 fe54 	bl	402ac8 <__adddf3>
  401e20:	464b      	mov	r3, r9
  401e22:	4642      	mov	r2, r8
  401e24:	f001 f802 	bl	402e2c <__aeabi_dmul>
  401e28:	4b35      	ldr	r3, [pc, #212]	; (401f00 <__kernel_cos+0x238>)
  401e2a:	429f      	cmp	r7, r3
  401e2c:	e9cd 0100 	strd	r0, r1, [sp]
  401e30:	dd97      	ble.n	401d62 <__kernel_cos+0x9a>
  401e32:	4b34      	ldr	r3, [pc, #208]	; (401f04 <__kernel_cos+0x23c>)
  401e34:	429f      	cmp	r7, r3
  401e36:	f04f 0200 	mov.w	r2, #0
  401e3a:	dc38      	bgt.n	401eae <__kernel_cos+0x1e6>
  401e3c:	f5a7 1300 	sub.w	r3, r7, #2097152	; 0x200000
  401e40:	2000      	movs	r0, #0
  401e42:	492e      	ldr	r1, [pc, #184]	; (401efc <__kernel_cos+0x234>)
  401e44:	4616      	mov	r6, r2
  401e46:	461f      	mov	r7, r3
  401e48:	f000 fe3c 	bl	402ac4 <__aeabi_dsub>
  401e4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401e50:	4640      	mov	r0, r8
  401e52:	4649      	mov	r1, r9
  401e54:	2200      	movs	r2, #0
  401e56:	4b28      	ldr	r3, [pc, #160]	; (401ef8 <__kernel_cos+0x230>)
  401e58:	f000 ffe8 	bl	402e2c <__aeabi_dmul>
  401e5c:	4632      	mov	r2, r6
  401e5e:	463b      	mov	r3, r7
  401e60:	f000 fe30 	bl	402ac4 <__aeabi_dsub>
  401e64:	e9dd 2300 	ldrd	r2, r3, [sp]
  401e68:	4606      	mov	r6, r0
  401e6a:	460f      	mov	r7, r1
  401e6c:	4640      	mov	r0, r8
  401e6e:	4649      	mov	r1, r9
  401e70:	f000 ffdc 	bl	402e2c <__aeabi_dmul>
  401e74:	4652      	mov	r2, sl
  401e76:	4680      	mov	r8, r0
  401e78:	4689      	mov	r9, r1
  401e7a:	465b      	mov	r3, fp
  401e7c:	4628      	mov	r0, r5
  401e7e:	4621      	mov	r1, r4
  401e80:	f000 ffd4 	bl	402e2c <__aeabi_dmul>
  401e84:	4602      	mov	r2, r0
  401e86:	460b      	mov	r3, r1
  401e88:	4640      	mov	r0, r8
  401e8a:	4649      	mov	r1, r9
  401e8c:	f000 fe1a 	bl	402ac4 <__aeabi_dsub>
  401e90:	4602      	mov	r2, r0
  401e92:	460b      	mov	r3, r1
  401e94:	4630      	mov	r0, r6
  401e96:	4639      	mov	r1, r7
  401e98:	f000 fe14 	bl	402ac4 <__aeabi_dsub>
  401e9c:	4602      	mov	r2, r0
  401e9e:	460b      	mov	r3, r1
  401ea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401ea4:	f000 fe0e 	bl	402ac4 <__aeabi_dsub>
  401ea8:	b005      	add	sp, #20
  401eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401eae:	4b16      	ldr	r3, [pc, #88]	; (401f08 <__kernel_cos+0x240>)
  401eb0:	4f16      	ldr	r7, [pc, #88]	; (401f0c <__kernel_cos+0x244>)
  401eb2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  401eb6:	2600      	movs	r6, #0
  401eb8:	e7ca      	b.n	401e50 <__kernel_cos+0x188>
  401eba:	4910      	ldr	r1, [pc, #64]	; (401efc <__kernel_cos+0x234>)
  401ebc:	2000      	movs	r0, #0
  401ebe:	b005      	add	sp, #20
  401ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ec4:	f3af 8000 	nop.w
  401ec8:	be8838d4 	.word	0xbe8838d4
  401ecc:	bda8fae9 	.word	0xbda8fae9
  401ed0:	bdb4b1c4 	.word	0xbdb4b1c4
  401ed4:	3e21ee9e 	.word	0x3e21ee9e
  401ed8:	809c52ad 	.word	0x809c52ad
  401edc:	3e927e4f 	.word	0x3e927e4f
  401ee0:	19cb1590 	.word	0x19cb1590
  401ee4:	3efa01a0 	.word	0x3efa01a0
  401ee8:	16c15177 	.word	0x16c15177
  401eec:	3f56c16c 	.word	0x3f56c16c
  401ef0:	5555554c 	.word	0x5555554c
  401ef4:	3fa55555 	.word	0x3fa55555
  401ef8:	3fe00000 	.word	0x3fe00000
  401efc:	3ff00000 	.word	0x3ff00000
  401f00:	3fd33332 	.word	0x3fd33332
  401f04:	3fe90000 	.word	0x3fe90000
  401f08:	3fe70000 	.word	0x3fe70000
  401f0c:	3fd20000 	.word	0x3fd20000

00401f10 <__kernel_rem_pio2>:
  401f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f14:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  401f18:	4c7b      	ldr	r4, [pc, #492]	; (402108 <__kernel_rem_pio2+0x1f8>)
  401f1a:	9ea6      	ldr	r6, [sp, #664]	; 0x298
  401f1c:	4d7b      	ldr	r5, [pc, #492]	; (40210c <__kernel_rem_pio2+0x1fc>)
  401f1e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  401f22:	9409      	str	r4, [sp, #36]	; 0x24
  401f24:	4626      	mov	r6, r4
  401f26:	1ed4      	subs	r4, r2, #3
  401f28:	fb85 7504 	smull	r7, r5, r5, r4
  401f2c:	17e4      	asrs	r4, r4, #31
  401f2e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  401f32:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  401f36:	461d      	mov	r5, r3
  401f38:	930c      	str	r3, [sp, #48]	; 0x30
  401f3a:	43e3      	mvns	r3, r4
  401f3c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  401f40:	3d01      	subs	r5, #1
  401f42:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401f46:	9308      	str	r3, [sp, #32]
  401f48:	462b      	mov	r3, r5
  401f4a:	940d      	str	r4, [sp, #52]	; 0x34
  401f4c:	9503      	str	r5, [sp, #12]
  401f4e:	1b65      	subs	r5, r4, r5
  401f50:	199c      	adds	r4, r3, r6
  401f52:	9004      	str	r0, [sp, #16]
  401f54:	910a      	str	r1, [sp, #40]	; 0x28
  401f56:	d416      	bmi.n	401f86 <__kernel_rem_pio2+0x76>
  401f58:	442c      	add	r4, r5
  401f5a:	3401      	adds	r4, #1
  401f5c:	ae22      	add	r6, sp, #136	; 0x88
  401f5e:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  401f60:	e008      	b.n	401f74 <__kernel_rem_pio2+0x64>
  401f62:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  401f66:	f000 fefb 	bl	402d60 <__aeabi_i2d>
  401f6a:	3501      	adds	r5, #1
  401f6c:	42a5      	cmp	r5, r4
  401f6e:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  401f72:	d008      	beq.n	401f86 <__kernel_rem_pio2+0x76>
  401f74:	2d00      	cmp	r5, #0
  401f76:	daf4      	bge.n	401f62 <__kernel_rem_pio2+0x52>
  401f78:	3501      	adds	r5, #1
  401f7a:	2000      	movs	r0, #0
  401f7c:	2100      	movs	r1, #0
  401f7e:	42a5      	cmp	r5, r4
  401f80:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  401f84:	d1f6      	bne.n	401f74 <__kernel_rem_pio2+0x64>
  401f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f88:	2b00      	cmp	r3, #0
  401f8a:	db31      	blt.n	401ff0 <__kernel_rem_pio2+0xe0>
  401f8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401f8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401f90:	a974      	add	r1, sp, #464	; 0x1d0
  401f92:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  401f96:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  401f9a:	9a03      	ldr	r2, [sp, #12]
  401f9c:	a924      	add	r1, sp, #144	; 0x90
  401f9e:	00db      	lsls	r3, r3, #3
  401fa0:	eb01 08c2 	add.w	r8, r1, r2, lsl #3
  401fa4:	9300      	str	r3, [sp, #0]
  401fa6:	f50d 79e4 	add.w	r9, sp, #456	; 0x1c8
  401faa:	9b03      	ldr	r3, [sp, #12]
  401fac:	2b00      	cmp	r3, #0
  401fae:	f2c0 8199 	blt.w	4022e4 <__kernel_rem_pio2+0x3d4>
  401fb2:	9b04      	ldr	r3, [sp, #16]
  401fb4:	f1a3 0a08 	sub.w	sl, r3, #8
  401fb8:	9b00      	ldr	r3, [sp, #0]
  401fba:	4644      	mov	r4, r8
  401fbc:	eb08 0503 	add.w	r5, r8, r3
  401fc0:	2600      	movs	r6, #0
  401fc2:	2700      	movs	r7, #0
  401fc4:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  401fc8:	e874 0102 	ldrd	r0, r1, [r4], #-8
  401fcc:	f000 ff2e 	bl	402e2c <__aeabi_dmul>
  401fd0:	4602      	mov	r2, r0
  401fd2:	460b      	mov	r3, r1
  401fd4:	4630      	mov	r0, r6
  401fd6:	4639      	mov	r1, r7
  401fd8:	f000 fd76 	bl	402ac8 <__adddf3>
  401fdc:	42ac      	cmp	r4, r5
  401fde:	4606      	mov	r6, r0
  401fe0:	460f      	mov	r7, r1
  401fe2:	d1ef      	bne.n	401fc4 <__kernel_rem_pio2+0xb4>
  401fe4:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  401fe8:	45d9      	cmp	r9, fp
  401fea:	f108 0808 	add.w	r8, r8, #8
  401fee:	d1dc      	bne.n	401faa <__kernel_rem_pio2+0x9a>
  401ff0:	9909      	ldr	r1, [sp, #36]	; 0x24
  401ff2:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
  401ff6:	3b01      	subs	r3, #1
  401ff8:	009b      	lsls	r3, r3, #2
  401ffa:	1d1a      	adds	r2, r3, #4
  401ffc:	a810      	add	r0, sp, #64	; 0x40
  401ffe:	4402      	add	r2, r0
  402000:	4403      	add	r3, r0
  402002:	920f      	str	r2, [sp, #60]	; 0x3c
  402004:	930e      	str	r3, [sp, #56]	; 0x38
  402006:	468b      	mov	fp, r1
  402008:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  40200c:	a99c      	add	r1, sp, #624	; 0x270
  40200e:	461a      	mov	r2, r3
  402010:	9306      	str	r3, [sp, #24]
  402012:	f1bb 0f00 	cmp.w	fp, #0
  402016:	440b      	add	r3, r1
  402018:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  40201c:	dd28      	ble.n	402070 <__kernel_rem_pio2+0x160>
  40201e:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  402022:	eb0a 0602 	add.w	r6, sl, r2
  402026:	af0f      	add	r7, sp, #60	; 0x3c
  402028:	2200      	movs	r2, #0
  40202a:	4b39      	ldr	r3, [pc, #228]	; (402110 <__kernel_rem_pio2+0x200>)
  40202c:	4620      	mov	r0, r4
  40202e:	4629      	mov	r1, r5
  402030:	f000 fefc 	bl	402e2c <__aeabi_dmul>
  402034:	f001 f994 	bl	403360 <__aeabi_d2iz>
  402038:	f000 fe92 	bl	402d60 <__aeabi_i2d>
  40203c:	2200      	movs	r2, #0
  40203e:	4b35      	ldr	r3, [pc, #212]	; (402114 <__kernel_rem_pio2+0x204>)
  402040:	4680      	mov	r8, r0
  402042:	4689      	mov	r9, r1
  402044:	f000 fef2 	bl	402e2c <__aeabi_dmul>
  402048:	4602      	mov	r2, r0
  40204a:	460b      	mov	r3, r1
  40204c:	4620      	mov	r0, r4
  40204e:	4629      	mov	r1, r5
  402050:	f000 fd38 	bl	402ac4 <__aeabi_dsub>
  402054:	f001 f984 	bl	403360 <__aeabi_d2iz>
  402058:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  40205c:	f847 0f04 	str.w	r0, [r7, #4]!
  402060:	4649      	mov	r1, r9
  402062:	4640      	mov	r0, r8
  402064:	f000 fd30 	bl	402ac8 <__adddf3>
  402068:	4556      	cmp	r6, sl
  40206a:	4604      	mov	r4, r0
  40206c:	460d      	mov	r5, r1
  40206e:	d1db      	bne.n	402028 <__kernel_rem_pio2+0x118>
  402070:	f8dd 9020 	ldr.w	r9, [sp, #32]
  402074:	4620      	mov	r0, r4
  402076:	4629      	mov	r1, r5
  402078:	464a      	mov	r2, r9
  40207a:	f000 fc95 	bl	4029a8 <scalbn>
  40207e:	2200      	movs	r2, #0
  402080:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  402084:	4604      	mov	r4, r0
  402086:	460d      	mov	r5, r1
  402088:	f000 fed0 	bl	402e2c <__aeabi_dmul>
  40208c:	f000 fc00 	bl	402890 <floor>
  402090:	2200      	movs	r2, #0
  402092:	4b21      	ldr	r3, [pc, #132]	; (402118 <__kernel_rem_pio2+0x208>)
  402094:	f000 feca 	bl	402e2c <__aeabi_dmul>
  402098:	4602      	mov	r2, r0
  40209a:	460b      	mov	r3, r1
  40209c:	4620      	mov	r0, r4
  40209e:	4629      	mov	r1, r5
  4020a0:	f000 fd10 	bl	402ac4 <__aeabi_dsub>
  4020a4:	4604      	mov	r4, r0
  4020a6:	460d      	mov	r5, r1
  4020a8:	f001 f95a 	bl	403360 <__aeabi_d2iz>
  4020ac:	4680      	mov	r8, r0
  4020ae:	f000 fe57 	bl	402d60 <__aeabi_i2d>
  4020b2:	4602      	mov	r2, r0
  4020b4:	460b      	mov	r3, r1
  4020b6:	4620      	mov	r0, r4
  4020b8:	4629      	mov	r1, r5
  4020ba:	f000 fd03 	bl	402ac4 <__aeabi_dsub>
  4020be:	464c      	mov	r4, r9
  4020c0:	2c00      	cmp	r4, #0
  4020c2:	4606      	mov	r6, r0
  4020c4:	460f      	mov	r7, r1
  4020c6:	f340 80f3 	ble.w	4022b0 <__kernel_rem_pio2+0x3a0>
  4020ca:	f10b 31ff 	add.w	r1, fp, #4294967295
  4020ce:	ab10      	add	r3, sp, #64	; 0x40
  4020d0:	f1c9 0218 	rsb	r2, r9, #24
  4020d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  4020d8:	fa43 f002 	asr.w	r0, r3, r2
  4020dc:	fa00 f502 	lsl.w	r5, r0, r2
  4020e0:	aa10      	add	r2, sp, #64	; 0x40
  4020e2:	1b5d      	subs	r5, r3, r5
  4020e4:	f1c9 0317 	rsb	r3, r9, #23
  4020e8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4020ec:	4480      	add	r8, r0
  4020ee:	411d      	asrs	r5, r3
  4020f0:	2d00      	cmp	r5, #0
  4020f2:	dd3e      	ble.n	402172 <__kernel_rem_pio2+0x262>
  4020f4:	f1bb 0f00 	cmp.w	fp, #0
  4020f8:	f108 0801 	add.w	r8, r8, #1
  4020fc:	f340 828a 	ble.w	402614 <__kernel_rem_pio2+0x704>
  402100:	2200      	movs	r2, #0
  402102:	4614      	mov	r4, r2
  402104:	a90f      	add	r1, sp, #60	; 0x3c
  402106:	e011      	b.n	40212c <__kernel_rem_pio2+0x21c>
  402108:	00407f88 	.word	0x00407f88
  40210c:	2aaaaaab 	.word	0x2aaaaaab
  402110:	3e700000 	.word	0x3e700000
  402114:	41700000 	.word	0x41700000
  402118:	40200000 	.word	0x40200000
  40211c:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
  402120:	b10b      	cbz	r3, 402126 <__kernel_rem_pio2+0x216>
  402122:	6008      	str	r0, [r1, #0]
  402124:	2401      	movs	r4, #1
  402126:	3201      	adds	r2, #1
  402128:	4593      	cmp	fp, r2
  40212a:	dd0d      	ble.n	402148 <__kernel_rem_pio2+0x238>
  40212c:	f851 3f04 	ldr.w	r3, [r1, #4]!
  402130:	2c00      	cmp	r4, #0
  402132:	d0f3      	beq.n	40211c <__kernel_rem_pio2+0x20c>
  402134:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
  402138:	3201      	adds	r2, #1
  40213a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
  40213e:	4593      	cmp	fp, r2
  402140:	600b      	str	r3, [r1, #0]
  402142:	f04f 0401 	mov.w	r4, #1
  402146:	dcf1      	bgt.n	40212c <__kernel_rem_pio2+0x21c>
  402148:	9b08      	ldr	r3, [sp, #32]
  40214a:	2b00      	cmp	r3, #0
  40214c:	dd0e      	ble.n	40216c <__kernel_rem_pio2+0x25c>
  40214e:	2b01      	cmp	r3, #1
  402150:	f000 80b6 	beq.w	4022c0 <__kernel_rem_pio2+0x3b0>
  402154:	2b02      	cmp	r3, #2
  402156:	d109      	bne.n	40216c <__kernel_rem_pio2+0x25c>
  402158:	f10b 32ff 	add.w	r2, fp, #4294967295
  40215c:	ab10      	add	r3, sp, #64	; 0x40
  40215e:	a910      	add	r1, sp, #64	; 0x40
  402160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402164:	f3c3 0315 	ubfx	r3, r3, #0, #22
  402168:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40216c:	2d02      	cmp	r5, #2
  40216e:	f000 8086 	beq.w	40227e <__kernel_rem_pio2+0x36e>
  402172:	4630      	mov	r0, r6
  402174:	4639      	mov	r1, r7
  402176:	2200      	movs	r2, #0
  402178:	2300      	movs	r3, #0
  40217a:	f001 f8bf 	bl	4032fc <__aeabi_dcmpeq>
  40217e:	2800      	cmp	r0, #0
  402180:	f000 80cc 	beq.w	40231c <__kernel_rem_pio2+0x40c>
  402184:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402186:	f10b 3aff 	add.w	sl, fp, #4294967295
  40218a:	4553      	cmp	r3, sl
  40218c:	dc0d      	bgt.n	4021aa <__kernel_rem_pio2+0x29a>
  40218e:	ab10      	add	r3, sp, #64	; 0x40
  402190:	980f      	ldr	r0, [sp, #60]	; 0x3c
  402192:	eb03 038b 	add.w	r3, r3, fp, lsl #2
  402196:	2200      	movs	r2, #0
  402198:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  40219c:	4283      	cmp	r3, r0
  40219e:	ea42 0201 	orr.w	r2, r2, r1
  4021a2:	d1f9      	bne.n	402198 <__kernel_rem_pio2+0x288>
  4021a4:	2a00      	cmp	r2, #0
  4021a6:	f040 821b 	bne.w	4025e0 <__kernel_rem_pio2+0x6d0>
  4021aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4021ac:	aa10      	add	r2, sp, #64	; 0x40
  4021ae:	3b01      	subs	r3, #1
  4021b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4021b4:	2b00      	cmp	r3, #0
  4021b6:	f040 822b 	bne.w	402610 <__kernel_rem_pio2+0x700>
  4021ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4021bc:	2301      	movs	r3, #1
  4021be:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  4021c2:	3301      	adds	r3, #1
  4021c4:	2900      	cmp	r1, #0
  4021c6:	d0fa      	beq.n	4021be <__kernel_rem_pio2+0x2ae>
  4021c8:	445b      	add	r3, fp
  4021ca:	461a      	mov	r2, r3
  4021cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4021ce:	f10b 0301 	add.w	r3, fp, #1
  4021d2:	4293      	cmp	r3, r2
  4021d4:	dc4d      	bgt.n	402272 <__kernel_rem_pio2+0x362>
  4021d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4021d8:	eb03 0902 	add.w	r9, r3, r2
  4021dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4021de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4021e0:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
  4021e4:	445b      	add	r3, fp
  4021e6:	ebcb 0b02 	rsb	fp, fp, r2
  4021ea:	9aa7      	ldr	r2, [sp, #668]	; 0x29c
  4021ec:	f109 39ff 	add.w	r9, r9, #4294967295
  4021f0:	eb02 0289 	add.w	r2, r2, r9, lsl #2
  4021f4:	9200      	str	r2, [sp, #0]
  4021f6:	ea4f 02cb 	mov.w	r2, fp, lsl #3
  4021fa:	00db      	lsls	r3, r3, #3
  4021fc:	9205      	str	r2, [sp, #20]
  4021fe:	aa24      	add	r2, sp, #144	; 0x90
  402200:	eb02 0b03 	add.w	fp, r2, r3
  402204:	9307      	str	r3, [sp, #28]
  402206:	9b06      	ldr	r3, [sp, #24]
  402208:	aa74      	add	r2, sp, #464	; 0x1d0
  40220a:	eb02 0a03 	add.w	sl, r2, r3
  40220e:	f04f 0800 	mov.w	r8, #0
  402212:	9b00      	ldr	r3, [sp, #0]
  402214:	f853 0f04 	ldr.w	r0, [r3, #4]!
  402218:	9300      	str	r3, [sp, #0]
  40221a:	f000 fda1 	bl	402d60 <__aeabi_i2d>
  40221e:	9b03      	ldr	r3, [sp, #12]
  402220:	2b00      	cmp	r3, #0
  402222:	e8eb 0102 	strd	r0, r1, [fp], #8
  402226:	db27      	blt.n	402278 <__kernel_rem_pio2+0x368>
  402228:	9b07      	ldr	r3, [sp, #28]
  40222a:	eb03 0408 	add.w	r4, r3, r8
  40222e:	9b06      	ldr	r3, [sp, #24]
  402230:	eb08 0503 	add.w	r5, r8, r3
  402234:	ab24      	add	r3, sp, #144	; 0x90
  402236:	441c      	add	r4, r3
  402238:	441d      	add	r5, r3
  40223a:	9b04      	ldr	r3, [sp, #16]
  40223c:	2600      	movs	r6, #0
  40223e:	f1a3 0908 	sub.w	r9, r3, #8
  402242:	2700      	movs	r7, #0
  402244:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  402248:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40224c:	f000 fdee 	bl	402e2c <__aeabi_dmul>
  402250:	4602      	mov	r2, r0
  402252:	460b      	mov	r3, r1
  402254:	4630      	mov	r0, r6
  402256:	4639      	mov	r1, r7
  402258:	f000 fc36 	bl	402ac8 <__adddf3>
  40225c:	42ac      	cmp	r4, r5
  40225e:	4606      	mov	r6, r0
  402260:	460f      	mov	r7, r1
  402262:	d1ef      	bne.n	402244 <__kernel_rem_pio2+0x334>
  402264:	9b05      	ldr	r3, [sp, #20]
  402266:	f108 0808 	add.w	r8, r8, #8
  40226a:	4598      	cmp	r8, r3
  40226c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  402270:	d1cf      	bne.n	402212 <__kernel_rem_pio2+0x302>
  402272:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402276:	e6c7      	b.n	402008 <__kernel_rem_pio2+0xf8>
  402278:	2600      	movs	r6, #0
  40227a:	2700      	movs	r7, #0
  40227c:	e7f2      	b.n	402264 <__kernel_rem_pio2+0x354>
  40227e:	4632      	mov	r2, r6
  402280:	463b      	mov	r3, r7
  402282:	2000      	movs	r0, #0
  402284:	49c0      	ldr	r1, [pc, #768]	; (402588 <__kernel_rem_pio2+0x678>)
  402286:	f000 fc1d 	bl	402ac4 <__aeabi_dsub>
  40228a:	4606      	mov	r6, r0
  40228c:	460f      	mov	r7, r1
  40228e:	2c00      	cmp	r4, #0
  402290:	f43f af6f 	beq.w	402172 <__kernel_rem_pio2+0x262>
  402294:	9a08      	ldr	r2, [sp, #32]
  402296:	49bc      	ldr	r1, [pc, #752]	; (402588 <__kernel_rem_pio2+0x678>)
  402298:	2000      	movs	r0, #0
  40229a:	f000 fb85 	bl	4029a8 <scalbn>
  40229e:	4602      	mov	r2, r0
  4022a0:	460b      	mov	r3, r1
  4022a2:	4630      	mov	r0, r6
  4022a4:	4639      	mov	r1, r7
  4022a6:	f000 fc0d 	bl	402ac4 <__aeabi_dsub>
  4022aa:	4606      	mov	r6, r0
  4022ac:	460f      	mov	r7, r1
  4022ae:	e760      	b.n	402172 <__kernel_rem_pio2+0x262>
  4022b0:	d111      	bne.n	4022d6 <__kernel_rem_pio2+0x3c6>
  4022b2:	f10b 33ff 	add.w	r3, fp, #4294967295
  4022b6:	aa10      	add	r2, sp, #64	; 0x40
  4022b8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  4022bc:	15ed      	asrs	r5, r5, #23
  4022be:	e717      	b.n	4020f0 <__kernel_rem_pio2+0x1e0>
  4022c0:	f10b 32ff 	add.w	r2, fp, #4294967295
  4022c4:	ab10      	add	r3, sp, #64	; 0x40
  4022c6:	a910      	add	r1, sp, #64	; 0x40
  4022c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4022cc:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4022d0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4022d4:	e74a      	b.n	40216c <__kernel_rem_pio2+0x25c>
  4022d6:	2200      	movs	r2, #0
  4022d8:	4bac      	ldr	r3, [pc, #688]	; (40258c <__kernel_rem_pio2+0x67c>)
  4022da:	f001 f82d 	bl	403338 <__aeabi_dcmpge>
  4022de:	b958      	cbnz	r0, 4022f8 <__kernel_rem_pio2+0x3e8>
  4022e0:	4605      	mov	r5, r0
  4022e2:	e746      	b.n	402172 <__kernel_rem_pio2+0x262>
  4022e4:	2600      	movs	r6, #0
  4022e6:	2700      	movs	r7, #0
  4022e8:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  4022ec:	45d9      	cmp	r9, fp
  4022ee:	f108 0808 	add.w	r8, r8, #8
  4022f2:	f47f ae5a 	bne.w	401faa <__kernel_rem_pio2+0x9a>
  4022f6:	e67b      	b.n	401ff0 <__kernel_rem_pio2+0xe0>
  4022f8:	f1bb 0f00 	cmp.w	fp, #0
  4022fc:	f108 0801 	add.w	r8, r8, #1
  402300:	bfc8      	it	gt
  402302:	2502      	movgt	r5, #2
  402304:	f73f aefc 	bgt.w	402100 <__kernel_rem_pio2+0x1f0>
  402308:	4632      	mov	r2, r6
  40230a:	463b      	mov	r3, r7
  40230c:	2000      	movs	r0, #0
  40230e:	499e      	ldr	r1, [pc, #632]	; (402588 <__kernel_rem_pio2+0x678>)
  402310:	f000 fbd8 	bl	402ac4 <__aeabi_dsub>
  402314:	2502      	movs	r5, #2
  402316:	4606      	mov	r6, r0
  402318:	460f      	mov	r7, r1
  40231a:	e72a      	b.n	402172 <__kernel_rem_pio2+0x262>
  40231c:	9b08      	ldr	r3, [sp, #32]
  40231e:	9503      	str	r5, [sp, #12]
  402320:	425a      	negs	r2, r3
  402322:	4630      	mov	r0, r6
  402324:	4639      	mov	r1, r7
  402326:	f8cd 8014 	str.w	r8, [sp, #20]
  40232a:	f000 fb3d 	bl	4029a8 <scalbn>
  40232e:	2200      	movs	r2, #0
  402330:	4b97      	ldr	r3, [pc, #604]	; (402590 <__kernel_rem_pio2+0x680>)
  402332:	4604      	mov	r4, r0
  402334:	460d      	mov	r5, r1
  402336:	f000 ffff 	bl	403338 <__aeabi_dcmpge>
  40233a:	2800      	cmp	r0, #0
  40233c:	f000 81e3 	beq.w	402706 <__kernel_rem_pio2+0x7f6>
  402340:	2200      	movs	r2, #0
  402342:	4b94      	ldr	r3, [pc, #592]	; (402594 <__kernel_rem_pio2+0x684>)
  402344:	4620      	mov	r0, r4
  402346:	4629      	mov	r1, r5
  402348:	f000 fd70 	bl	402e2c <__aeabi_dmul>
  40234c:	f001 f808 	bl	403360 <__aeabi_d2iz>
  402350:	4606      	mov	r6, r0
  402352:	f000 fd05 	bl	402d60 <__aeabi_i2d>
  402356:	2200      	movs	r2, #0
  402358:	4b8d      	ldr	r3, [pc, #564]	; (402590 <__kernel_rem_pio2+0x680>)
  40235a:	f000 fd67 	bl	402e2c <__aeabi_dmul>
  40235e:	460b      	mov	r3, r1
  402360:	4602      	mov	r2, r0
  402362:	4629      	mov	r1, r5
  402364:	4620      	mov	r0, r4
  402366:	f000 fbad 	bl	402ac4 <__aeabi_dsub>
  40236a:	f000 fff9 	bl	403360 <__aeabi_d2iz>
  40236e:	9b08      	ldr	r3, [sp, #32]
  402370:	3318      	adds	r3, #24
  402372:	f10b 0a01 	add.w	sl, fp, #1
  402376:	9308      	str	r3, [sp, #32]
  402378:	ab10      	add	r3, sp, #64	; 0x40
  40237a:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  40237e:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
  402382:	9a08      	ldr	r2, [sp, #32]
  402384:	4980      	ldr	r1, [pc, #512]	; (402588 <__kernel_rem_pio2+0x678>)
  402386:	2000      	movs	r0, #0
  402388:	f000 fb0e 	bl	4029a8 <scalbn>
  40238c:	f1ba 0f00 	cmp.w	sl, #0
  402390:	4604      	mov	r4, r0
  402392:	460d      	mov	r5, r1
  402394:	f2c0 80cd 	blt.w	402532 <__kernel_rem_pio2+0x622>
  402398:	f10a 0301 	add.w	r3, sl, #1
  40239c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  4023a0:	af74      	add	r7, sp, #464	; 0x1d0
  4023a2:	aa10      	add	r2, sp, #64	; 0x40
  4023a4:	9300      	str	r3, [sp, #0]
  4023a6:	eb02 0983 	add.w	r9, r2, r3, lsl #2
  4023aa:	eb07 0608 	add.w	r6, r7, r8
  4023ae:	f859 0d04 	ldr.w	r0, [r9, #-4]!
  4023b2:	f000 fcd5 	bl	402d60 <__aeabi_i2d>
  4023b6:	4622      	mov	r2, r4
  4023b8:	462b      	mov	r3, r5
  4023ba:	f000 fd37 	bl	402e2c <__aeabi_dmul>
  4023be:	2200      	movs	r2, #0
  4023c0:	e966 0102 	strd	r0, r1, [r6, #-8]!
  4023c4:	4b73      	ldr	r3, [pc, #460]	; (402594 <__kernel_rem_pio2+0x684>)
  4023c6:	4620      	mov	r0, r4
  4023c8:	4629      	mov	r1, r5
  4023ca:	f000 fd2f 	bl	402e2c <__aeabi_dmul>
  4023ce:	42be      	cmp	r6, r7
  4023d0:	4604      	mov	r4, r0
  4023d2:	460d      	mov	r5, r1
  4023d4:	d1eb      	bne.n	4023ae <__kernel_rem_pio2+0x49e>
  4023d6:	f1a8 0808 	sub.w	r8, r8, #8
  4023da:	eb06 0308 	add.w	r3, r6, r8
  4023de:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  4023e2:	f8cd a018 	str.w	sl, [sp, #24]
  4023e6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  4023ea:	f8cd 9010 	str.w	r9, [sp, #16]
  4023ee:	f04f 0800 	mov.w	r8, #0
  4023f2:	469b      	mov	fp, r3
  4023f4:	f1ba 0f00 	cmp.w	sl, #0
  4023f8:	f2c0 8098 	blt.w	40252c <__kernel_rem_pio2+0x61c>
  4023fc:	f1b8 0f00 	cmp.w	r8, #0
  402400:	f2c0 8094 	blt.w	40252c <__kernel_rem_pio2+0x61c>
  402404:	f8df 9190 	ldr.w	r9, [pc, #400]	; 402598 <__kernel_rem_pio2+0x688>
  402408:	465d      	mov	r5, fp
  40240a:	2600      	movs	r6, #0
  40240c:	2700      	movs	r7, #0
  40240e:	2400      	movs	r4, #0
  402410:	e001      	b.n	402416 <__kernel_rem_pio2+0x506>
  402412:	4544      	cmp	r4, r8
  402414:	dc10      	bgt.n	402438 <__kernel_rem_pio2+0x528>
  402416:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  40241a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  40241e:	f000 fd05 	bl	402e2c <__aeabi_dmul>
  402422:	4602      	mov	r2, r0
  402424:	460b      	mov	r3, r1
  402426:	4630      	mov	r0, r6
  402428:	4639      	mov	r1, r7
  40242a:	f000 fb4d 	bl	402ac8 <__adddf3>
  40242e:	3401      	adds	r4, #1
  402430:	45a2      	cmp	sl, r4
  402432:	4606      	mov	r6, r0
  402434:	460f      	mov	r7, r1
  402436:	daec      	bge.n	402412 <__kernel_rem_pio2+0x502>
  402438:	9b04      	ldr	r3, [sp, #16]
  40243a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40243e:	e9c3 6700 	strd	r6, r7, [r3]
  402442:	9b00      	ldr	r3, [sp, #0]
  402444:	f108 0801 	add.w	r8, r8, #1
  402448:	4598      	cmp	r8, r3
  40244a:	f1ab 0b08 	sub.w	fp, fp, #8
  40244e:	d1d1      	bne.n	4023f4 <__kernel_rem_pio2+0x4e4>
  402450:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  402452:	f8dd a018 	ldr.w	sl, [sp, #24]
  402456:	f8dd 9010 	ldr.w	r9, [sp, #16]
  40245a:	2b03      	cmp	r3, #3
  40245c:	d83d      	bhi.n	4024da <__kernel_rem_pio2+0x5ca>
  40245e:	e8df f013 	tbh	[pc, r3, lsl #1]
  402462:	0043      	.short	0x0043
  402464:	00040004 	.word	0x00040004
  402468:	00db      	.short	0x00db
  40246a:	9b00      	ldr	r3, [sp, #0]
  40246c:	2400      	movs	r4, #0
  40246e:	eb09 06c3 	add.w	r6, r9, r3, lsl #3
  402472:	4625      	mov	r5, r4
  402474:	4620      	mov	r0, r4
  402476:	4629      	mov	r1, r5
  402478:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  40247c:	f000 fb24 	bl	402ac8 <__adddf3>
  402480:	454e      	cmp	r6, r9
  402482:	4604      	mov	r4, r0
  402484:	460d      	mov	r5, r1
  402486:	d1f5      	bne.n	402474 <__kernel_rem_pio2+0x564>
  402488:	9b03      	ldr	r3, [sp, #12]
  40248a:	2b00      	cmp	r3, #0
  40248c:	f000 808e 	beq.w	4025ac <__kernel_rem_pio2+0x69c>
  402490:	980a      	ldr	r0, [sp, #40]	; 0x28
  402492:	462b      	mov	r3, r5
  402494:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  402498:	4622      	mov	r2, r4
  40249a:	e880 0030 	stmia.w	r0, {r4, r5}
  40249e:	e9d9 0100 	ldrd	r0, r1, [r9]
  4024a2:	f000 fb0f 	bl	402ac4 <__aeabi_dsub>
  4024a6:	f1ba 0f00 	cmp.w	sl, #0
  4024aa:	4602      	mov	r2, r0
  4024ac:	460b      	mov	r3, r1
  4024ae:	dd0d      	ble.n	4024cc <__kernel_rem_pio2+0x5bc>
  4024b0:	2401      	movs	r4, #1
  4024b2:	4610      	mov	r0, r2
  4024b4:	4619      	mov	r1, r3
  4024b6:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  4024ba:	f000 fb05 	bl	402ac8 <__adddf3>
  4024be:	3401      	adds	r4, #1
  4024c0:	45a2      	cmp	sl, r4
  4024c2:	4602      	mov	r2, r0
  4024c4:	460b      	mov	r3, r1
  4024c6:	daf4      	bge.n	4024b2 <__kernel_rem_pio2+0x5a2>
  4024c8:	9903      	ldr	r1, [sp, #12]
  4024ca:	b109      	cbz	r1, 4024d0 <__kernel_rem_pio2+0x5c0>
  4024cc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4024d0:	4619      	mov	r1, r3
  4024d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4024d4:	4610      	mov	r0, r2
  4024d6:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4024da:	9b05      	ldr	r3, [sp, #20]
  4024dc:	f003 0007 	and.w	r0, r3, #7
  4024e0:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4024e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4024e8:	9b00      	ldr	r3, [sp, #0]
  4024ea:	2200      	movs	r2, #0
  4024ec:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
  4024f0:	4613      	mov	r3, r2
  4024f2:	4610      	mov	r0, r2
  4024f4:	4619      	mov	r1, r3
  4024f6:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
  4024fa:	f000 fae5 	bl	402ac8 <__adddf3>
  4024fe:	f10a 3aff 	add.w	sl, sl, #4294967295
  402502:	f1ba 3fff 	cmp.w	sl, #4294967295
  402506:	4602      	mov	r2, r0
  402508:	460b      	mov	r3, r1
  40250a:	d1f2      	bne.n	4024f2 <__kernel_rem_pio2+0x5e2>
  40250c:	9903      	ldr	r1, [sp, #12]
  40250e:	b109      	cbz	r1, 402514 <__kernel_rem_pio2+0x604>
  402510:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  402514:	4619      	mov	r1, r3
  402516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402518:	4610      	mov	r0, r2
  40251a:	e9c3 0100 	strd	r0, r1, [r3]
  40251e:	9b05      	ldr	r3, [sp, #20]
  402520:	f003 0007 	and.w	r0, r3, #7
  402524:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  402528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40252c:	2600      	movs	r6, #0
  40252e:	2700      	movs	r7, #0
  402530:	e782      	b.n	402438 <__kernel_rem_pio2+0x528>
  402532:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  402534:	2b03      	cmp	r3, #3
  402536:	d8d0      	bhi.n	4024da <__kernel_rem_pio2+0x5ca>
  402538:	e8df f003 	tbb	[pc, r3]
  40253c:	0230304f 	.word	0x0230304f
  402540:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  402544:	9b03      	ldr	r3, [sp, #12]
  402546:	2700      	movs	r7, #0
  402548:	463e      	mov	r6, r7
  40254a:	2b00      	cmp	r3, #0
  40254c:	f000 80c7 	beq.w	4026de <__kernel_rem_pio2+0x7ce>
  402550:	f8d9 300c 	ldr.w	r3, [r9, #12]
  402554:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402556:	f8d9 0004 	ldr.w	r0, [r9, #4]
  40255a:	f8d9 2000 	ldr.w	r2, [r9]
  40255e:	f8d9 1008 	ldr.w	r1, [r9, #8]
  402562:	612f      	str	r7, [r5, #16]
  402564:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  402568:	60eb      	str	r3, [r5, #12]
  40256a:	9b05      	ldr	r3, [sp, #20]
  40256c:	602a      	str	r2, [r5, #0]
  40256e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  402572:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  402576:	6068      	str	r0, [r5, #4]
  402578:	f003 0007 	and.w	r0, r3, #7
  40257c:	616e      	str	r6, [r5, #20]
  40257e:	60a9      	str	r1, [r5, #8]
  402580:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  402584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402588:	3ff00000 	.word	0x3ff00000
  40258c:	3fe00000 	.word	0x3fe00000
  402590:	41700000 	.word	0x41700000
  402594:	3e700000 	.word	0x3e700000
  402598:	00407f90 	.word	0x00407f90
  40259c:	9b03      	ldr	r3, [sp, #12]
  40259e:	2400      	movs	r4, #0
  4025a0:	4625      	mov	r5, r4
  4025a2:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  4025a6:	2b00      	cmp	r3, #0
  4025a8:	f47f af72 	bne.w	402490 <__kernel_rem_pio2+0x580>
  4025ac:	4620      	mov	r0, r4
  4025ae:	4622      	mov	r2, r4
  4025b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4025b2:	4629      	mov	r1, r5
  4025b4:	462b      	mov	r3, r5
  4025b6:	e9c4 0100 	strd	r0, r1, [r4]
  4025ba:	e9d9 0100 	ldrd	r0, r1, [r9]
  4025be:	f000 fa81 	bl	402ac4 <__aeabi_dsub>
  4025c2:	f1ba 0f00 	cmp.w	sl, #0
  4025c6:	4602      	mov	r2, r0
  4025c8:	460b      	mov	r3, r1
  4025ca:	f73f af71 	bgt.w	4024b0 <__kernel_rem_pio2+0x5a0>
  4025ce:	4619      	mov	r1, r3
  4025d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025d2:	4610      	mov	r0, r2
  4025d4:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4025d8:	e77f      	b.n	4024da <__kernel_rem_pio2+0x5ca>
  4025da:	2200      	movs	r2, #0
  4025dc:	4613      	mov	r3, r2
  4025de:	e795      	b.n	40250c <__kernel_rem_pio2+0x5fc>
  4025e0:	ab10      	add	r3, sp, #64	; 0x40
  4025e2:	9a08      	ldr	r2, [sp, #32]
  4025e4:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
  4025e8:	9503      	str	r5, [sp, #12]
  4025ea:	3a18      	subs	r2, #24
  4025ec:	f8cd 8014 	str.w	r8, [sp, #20]
  4025f0:	9208      	str	r2, [sp, #32]
  4025f2:	2b00      	cmp	r3, #0
  4025f4:	f47f aec5 	bne.w	402382 <__kernel_rem_pio2+0x472>
  4025f8:	ab10      	add	r3, sp, #64	; 0x40
  4025fa:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  4025fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  402602:	f10a 3aff 	add.w	sl, sl, #4294967295
  402606:	3a18      	subs	r2, #24
  402608:	2900      	cmp	r1, #0
  40260a:	d0f8      	beq.n	4025fe <__kernel_rem_pio2+0x6ee>
  40260c:	9208      	str	r2, [sp, #32]
  40260e:	e6b8      	b.n	402382 <__kernel_rem_pio2+0x472>
  402610:	2301      	movs	r3, #1
  402612:	e5d9      	b.n	4021c8 <__kernel_rem_pio2+0x2b8>
  402614:	2400      	movs	r4, #0
  402616:	e597      	b.n	402148 <__kernel_rem_pio2+0x238>
  402618:	f1ba 0f00 	cmp.w	sl, #0
  40261c:	dd92      	ble.n	402544 <__kernel_rem_pio2+0x634>
  40261e:	ea4f 08ca 	mov.w	r8, sl, lsl #3
  402622:	eb09 0b08 	add.w	fp, r9, r8
  402626:	e9db 6700 	ldrd	r6, r7, [fp]
  40262a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
  40262e:	4630      	mov	r0, r6
  402630:	4639      	mov	r1, r7
  402632:	e9cd 2300 	strd	r2, r3, [sp]
  402636:	f000 fa47 	bl	402ac8 <__adddf3>
  40263a:	4604      	mov	r4, r0
  40263c:	460d      	mov	r5, r1
  40263e:	4622      	mov	r2, r4
  402640:	462b      	mov	r3, r5
  402642:	e9dd 0100 	ldrd	r0, r1, [sp]
  402646:	f000 fa3d 	bl	402ac4 <__aeabi_dsub>
  40264a:	4602      	mov	r2, r0
  40264c:	460b      	mov	r3, r1
  40264e:	4630      	mov	r0, r6
  402650:	4639      	mov	r1, r7
  402652:	f000 fa39 	bl	402ac8 <__adddf3>
  402656:	45cb      	cmp	fp, r9
  402658:	4626      	mov	r6, r4
  40265a:	462f      	mov	r7, r5
  40265c:	e9cb 0102 	strd	r0, r1, [fp, #8]
  402660:	e9cb 4500 	strd	r4, r5, [fp]
  402664:	d1e1      	bne.n	40262a <__kernel_rem_pio2+0x71a>
  402666:	f1ba 0f01 	cmp.w	sl, #1
  40266a:	f77f af6b 	ble.w	402544 <__kernel_rem_pio2+0x634>
  40266e:	eb09 0a08 	add.w	sl, r9, r8
  402672:	e9da 6700 	ldrd	r6, r7, [sl]
  402676:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  40267a:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
  40267e:	4610      	mov	r0, r2
  402680:	4619      	mov	r1, r3
  402682:	4632      	mov	r2, r6
  402684:	463b      	mov	r3, r7
  402686:	e9cd 0100 	strd	r0, r1, [sp]
  40268a:	f000 fa1d 	bl	402ac8 <__adddf3>
  40268e:	4604      	mov	r4, r0
  402690:	460d      	mov	r5, r1
  402692:	4622      	mov	r2, r4
  402694:	462b      	mov	r3, r5
  402696:	e9dd 0100 	ldrd	r0, r1, [sp]
  40269a:	f000 fa13 	bl	402ac4 <__aeabi_dsub>
  40269e:	4632      	mov	r2, r6
  4026a0:	463b      	mov	r3, r7
  4026a2:	f000 fa11 	bl	402ac8 <__adddf3>
  4026a6:	45da      	cmp	sl, fp
  4026a8:	4626      	mov	r6, r4
  4026aa:	462f      	mov	r7, r5
  4026ac:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4026b0:	e9ca 4500 	strd	r4, r5, [sl]
  4026b4:	d1e1      	bne.n	40267a <__kernel_rem_pio2+0x76a>
  4026b6:	f108 0408 	add.w	r4, r8, #8
  4026ba:	2700      	movs	r7, #0
  4026bc:	444c      	add	r4, r9
  4026be:	463e      	mov	r6, r7
  4026c0:	ad50      	add	r5, sp, #320	; 0x140
  4026c2:	4638      	mov	r0, r7
  4026c4:	4631      	mov	r1, r6
  4026c6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4026ca:	f000 f9fd 	bl	402ac8 <__adddf3>
  4026ce:	42ac      	cmp	r4, r5
  4026d0:	4607      	mov	r7, r0
  4026d2:	460e      	mov	r6, r1
  4026d4:	d1f5      	bne.n	4026c2 <__kernel_rem_pio2+0x7b2>
  4026d6:	9b03      	ldr	r3, [sp, #12]
  4026d8:	2b00      	cmp	r3, #0
  4026da:	f47f af39 	bne.w	402550 <__kernel_rem_pio2+0x640>
  4026de:	e9d9 2300 	ldrd	r2, r3, [r9]
  4026e2:	463c      	mov	r4, r7
  4026e4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4026e6:	e9d9 0102 	ldrd	r0, r1, [r9, #8]
  4026ea:	e9c7 2300 	strd	r2, r3, [r7]
  4026ee:	9b05      	ldr	r3, [sp, #20]
  4026f0:	4635      	mov	r5, r6
  4026f2:	e9c7 0102 	strd	r0, r1, [r7, #8]
  4026f6:	f003 0007 	and.w	r0, r3, #7
  4026fa:	e9c7 4504 	strd	r4, r5, [r7, #16]
  4026fe:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  402702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402706:	4620      	mov	r0, r4
  402708:	4629      	mov	r1, r5
  40270a:	f000 fe29 	bl	403360 <__aeabi_d2iz>
  40270e:	ab10      	add	r3, sp, #64	; 0x40
  402710:	46da      	mov	sl, fp
  402712:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  402716:	e634      	b.n	402382 <__kernel_rem_pio2+0x472>

00402718 <__kernel_sin>:
  402718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40271c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  402720:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  402724:	b085      	sub	sp, #20
  402726:	460c      	mov	r4, r1
  402728:	4690      	mov	r8, r2
  40272a:	4699      	mov	r9, r3
  40272c:	4605      	mov	r5, r0
  40272e:	da04      	bge.n	40273a <__kernel_sin+0x22>
  402730:	f000 fe16 	bl	403360 <__aeabi_d2iz>
  402734:	2800      	cmp	r0, #0
  402736:	f000 8083 	beq.w	402840 <__kernel_sin+0x128>
  40273a:	462a      	mov	r2, r5
  40273c:	4623      	mov	r3, r4
  40273e:	4628      	mov	r0, r5
  402740:	4621      	mov	r1, r4
  402742:	f000 fb73 	bl	402e2c <__aeabi_dmul>
  402746:	462a      	mov	r2, r5
  402748:	4623      	mov	r3, r4
  40274a:	4606      	mov	r6, r0
  40274c:	460f      	mov	r7, r1
  40274e:	f000 fb6d 	bl	402e2c <__aeabi_dmul>
  402752:	a33f      	add	r3, pc, #252	; (adr r3, 402850 <__kernel_sin+0x138>)
  402754:	e9d3 2300 	ldrd	r2, r3, [r3]
  402758:	4682      	mov	sl, r0
  40275a:	468b      	mov	fp, r1
  40275c:	4630      	mov	r0, r6
  40275e:	4639      	mov	r1, r7
  402760:	f000 fb64 	bl	402e2c <__aeabi_dmul>
  402764:	a33c      	add	r3, pc, #240	; (adr r3, 402858 <__kernel_sin+0x140>)
  402766:	e9d3 2300 	ldrd	r2, r3, [r3]
  40276a:	f000 f9ab 	bl	402ac4 <__aeabi_dsub>
  40276e:	4632      	mov	r2, r6
  402770:	463b      	mov	r3, r7
  402772:	f000 fb5b 	bl	402e2c <__aeabi_dmul>
  402776:	a33a      	add	r3, pc, #232	; (adr r3, 402860 <__kernel_sin+0x148>)
  402778:	e9d3 2300 	ldrd	r2, r3, [r3]
  40277c:	f000 f9a4 	bl	402ac8 <__adddf3>
  402780:	4632      	mov	r2, r6
  402782:	463b      	mov	r3, r7
  402784:	f000 fb52 	bl	402e2c <__aeabi_dmul>
  402788:	a337      	add	r3, pc, #220	; (adr r3, 402868 <__kernel_sin+0x150>)
  40278a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40278e:	f000 f999 	bl	402ac4 <__aeabi_dsub>
  402792:	4632      	mov	r2, r6
  402794:	463b      	mov	r3, r7
  402796:	f000 fb49 	bl	402e2c <__aeabi_dmul>
  40279a:	a335      	add	r3, pc, #212	; (adr r3, 402870 <__kernel_sin+0x158>)
  40279c:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027a0:	f000 f992 	bl	402ac8 <__adddf3>
  4027a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4027a6:	e9cd 0100 	strd	r0, r1, [sp]
  4027aa:	b39b      	cbz	r3, 402814 <__kernel_sin+0xfc>
  4027ac:	4640      	mov	r0, r8
  4027ae:	4649      	mov	r1, r9
  4027b0:	2200      	movs	r2, #0
  4027b2:	4b33      	ldr	r3, [pc, #204]	; (402880 <__kernel_sin+0x168>)
  4027b4:	f000 fb3a 	bl	402e2c <__aeabi_dmul>
  4027b8:	e9dd 2300 	ldrd	r2, r3, [sp]
  4027bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4027c0:	4650      	mov	r0, sl
  4027c2:	4659      	mov	r1, fp
  4027c4:	f000 fb32 	bl	402e2c <__aeabi_dmul>
  4027c8:	4602      	mov	r2, r0
  4027ca:	460b      	mov	r3, r1
  4027cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4027d0:	f000 f978 	bl	402ac4 <__aeabi_dsub>
  4027d4:	4632      	mov	r2, r6
  4027d6:	463b      	mov	r3, r7
  4027d8:	f000 fb28 	bl	402e2c <__aeabi_dmul>
  4027dc:	4642      	mov	r2, r8
  4027de:	464b      	mov	r3, r9
  4027e0:	f000 f970 	bl	402ac4 <__aeabi_dsub>
  4027e4:	a324      	add	r3, pc, #144	; (adr r3, 402878 <__kernel_sin+0x160>)
  4027e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027ea:	4606      	mov	r6, r0
  4027ec:	460f      	mov	r7, r1
  4027ee:	4650      	mov	r0, sl
  4027f0:	4659      	mov	r1, fp
  4027f2:	f000 fb1b 	bl	402e2c <__aeabi_dmul>
  4027f6:	4602      	mov	r2, r0
  4027f8:	460b      	mov	r3, r1
  4027fa:	4630      	mov	r0, r6
  4027fc:	4639      	mov	r1, r7
  4027fe:	f000 f963 	bl	402ac8 <__adddf3>
  402802:	4602      	mov	r2, r0
  402804:	460b      	mov	r3, r1
  402806:	4628      	mov	r0, r5
  402808:	4621      	mov	r1, r4
  40280a:	f000 f95b 	bl	402ac4 <__aeabi_dsub>
  40280e:	b005      	add	sp, #20
  402810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402814:	e9dd 2300 	ldrd	r2, r3, [sp]
  402818:	4630      	mov	r0, r6
  40281a:	4639      	mov	r1, r7
  40281c:	f000 fb06 	bl	402e2c <__aeabi_dmul>
  402820:	a315      	add	r3, pc, #84	; (adr r3, 402878 <__kernel_sin+0x160>)
  402822:	e9d3 2300 	ldrd	r2, r3, [r3]
  402826:	f000 f94d 	bl	402ac4 <__aeabi_dsub>
  40282a:	4652      	mov	r2, sl
  40282c:	465b      	mov	r3, fp
  40282e:	f000 fafd 	bl	402e2c <__aeabi_dmul>
  402832:	462a      	mov	r2, r5
  402834:	4623      	mov	r3, r4
  402836:	f000 f947 	bl	402ac8 <__adddf3>
  40283a:	b005      	add	sp, #20
  40283c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402840:	4628      	mov	r0, r5
  402842:	4621      	mov	r1, r4
  402844:	b005      	add	sp, #20
  402846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40284a:	bf00      	nop
  40284c:	f3af 8000 	nop.w
  402850:	5acfd57c 	.word	0x5acfd57c
  402854:	3de5d93a 	.word	0x3de5d93a
  402858:	8a2b9ceb 	.word	0x8a2b9ceb
  40285c:	3e5ae5e6 	.word	0x3e5ae5e6
  402860:	57b1fe7d 	.word	0x57b1fe7d
  402864:	3ec71de3 	.word	0x3ec71de3
  402868:	19c161d5 	.word	0x19c161d5
  40286c:	3f2a01a0 	.word	0x3f2a01a0
  402870:	1110f8a6 	.word	0x1110f8a6
  402874:	3f811111 	.word	0x3f811111
  402878:	55555549 	.word	0x55555549
  40287c:	3fc55555 	.word	0x3fc55555
  402880:	3fe00000 	.word	0x3fe00000

00402884 <fabs>:
  402884:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402888:	4770      	bx	lr
  40288a:	bf00      	nop
  40288c:	0000      	movs	r0, r0
	...

00402890 <floor>:
  402890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402894:	f3c1 580a 	ubfx	r8, r1, #20, #11
  402898:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
  40289c:	2e13      	cmp	r6, #19
  40289e:	460b      	mov	r3, r1
  4028a0:	460d      	mov	r5, r1
  4028a2:	4604      	mov	r4, r0
  4028a4:	4602      	mov	r2, r0
  4028a6:	4689      	mov	r9, r1
  4028a8:	4607      	mov	r7, r0
  4028aa:	dc1d      	bgt.n	4028e8 <floor+0x58>
  4028ac:	2e00      	cmp	r6, #0
  4028ae:	db40      	blt.n	402932 <floor+0xa2>
  4028b0:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 4029a4 <floor+0x114>
  4028b4:	fa48 f806 	asr.w	r8, r8, r6
  4028b8:	ea08 0e01 	and.w	lr, r8, r1
  4028bc:	ea5e 0202 	orrs.w	r2, lr, r2
  4028c0:	d017      	beq.n	4028f2 <floor+0x62>
  4028c2:	a335      	add	r3, pc, #212	; (adr r3, 402998 <floor+0x108>)
  4028c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4028c8:	f000 f8fe 	bl	402ac8 <__adddf3>
  4028cc:	2200      	movs	r2, #0
  4028ce:	2300      	movs	r3, #0
  4028d0:	f000 fd3c 	bl	40334c <__aeabi_dcmpgt>
  4028d4:	b120      	cbz	r0, 4028e0 <floor+0x50>
  4028d6:	2d00      	cmp	r5, #0
  4028d8:	db40      	blt.n	40295c <floor+0xcc>
  4028da:	ea29 0508 	bic.w	r5, r9, r8
  4028de:	2700      	movs	r7, #0
  4028e0:	4638      	mov	r0, r7
  4028e2:	4629      	mov	r1, r5
  4028e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028e8:	2e33      	cmp	r6, #51	; 0x33
  4028ea:	dd06      	ble.n	4028fa <floor+0x6a>
  4028ec:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  4028f0:	d02f      	beq.n	402952 <floor+0xc2>
  4028f2:	4620      	mov	r0, r4
  4028f4:	4619      	mov	r1, r3
  4028f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028fa:	f2a8 4213 	subw	r2, r8, #1043	; 0x413
  4028fe:	f04f 3aff 	mov.w	sl, #4294967295
  402902:	fa2a fa02 	lsr.w	sl, sl, r2
  402906:	ea1a 0f00 	tst.w	sl, r0
  40290a:	d0f2      	beq.n	4028f2 <floor+0x62>
  40290c:	a322      	add	r3, pc, #136	; (adr r3, 402998 <floor+0x108>)
  40290e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402912:	f000 f8d9 	bl	402ac8 <__adddf3>
  402916:	2200      	movs	r2, #0
  402918:	2300      	movs	r3, #0
  40291a:	f000 fd17 	bl	40334c <__aeabi_dcmpgt>
  40291e:	2800      	cmp	r0, #0
  402920:	d0de      	beq.n	4028e0 <floor+0x50>
  402922:	2d00      	cmp	r5, #0
  402924:	db1f      	blt.n	402966 <floor+0xd6>
  402926:	464d      	mov	r5, r9
  402928:	ea27 070a 	bic.w	r7, r7, sl
  40292c:	4638      	mov	r0, r7
  40292e:	4629      	mov	r1, r5
  402930:	e7d8      	b.n	4028e4 <floor+0x54>
  402932:	a319      	add	r3, pc, #100	; (adr r3, 402998 <floor+0x108>)
  402934:	e9d3 2300 	ldrd	r2, r3, [r3]
  402938:	f000 f8c6 	bl	402ac8 <__adddf3>
  40293c:	2200      	movs	r2, #0
  40293e:	2300      	movs	r3, #0
  402940:	f000 fd04 	bl	40334c <__aeabi_dcmpgt>
  402944:	2800      	cmp	r0, #0
  402946:	d0cb      	beq.n	4028e0 <floor+0x50>
  402948:	2d00      	cmp	r5, #0
  40294a:	db1a      	blt.n	402982 <floor+0xf2>
  40294c:	2700      	movs	r7, #0
  40294e:	463d      	mov	r5, r7
  402950:	e7c6      	b.n	4028e0 <floor+0x50>
  402952:	4602      	mov	r2, r0
  402954:	460b      	mov	r3, r1
  402956:	f000 f8b7 	bl	402ac8 <__adddf3>
  40295a:	e7cc      	b.n	4028f6 <floor+0x66>
  40295c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  402960:	4133      	asrs	r3, r6
  402962:	4499      	add	r9, r3
  402964:	e7b9      	b.n	4028da <floor+0x4a>
  402966:	2e14      	cmp	r6, #20
  402968:	d008      	beq.n	40297c <floor+0xec>
  40296a:	f5c8 6886 	rsb	r8, r8, #1072	; 0x430
  40296e:	f108 0803 	add.w	r8, r8, #3
  402972:	2301      	movs	r3, #1
  402974:	fa03 f308 	lsl.w	r3, r3, r8
  402978:	191f      	adds	r7, r3, r4
  40297a:	d3d4      	bcc.n	402926 <floor+0x96>
  40297c:	f109 0901 	add.w	r9, r9, #1
  402980:	e7d1      	b.n	402926 <floor+0x96>
  402982:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  402986:	4b06      	ldr	r3, [pc, #24]	; (4029a0 <floor+0x110>)
  402988:	4322      	orrs	r2, r4
  40298a:	bf18      	it	ne
  40298c:	461d      	movne	r5, r3
  40298e:	2700      	movs	r7, #0
  402990:	e7a6      	b.n	4028e0 <floor+0x50>
  402992:	bf00      	nop
  402994:	f3af 8000 	nop.w
  402998:	8800759c 	.word	0x8800759c
  40299c:	7e37e43c 	.word	0x7e37e43c
  4029a0:	bff00000 	.word	0xbff00000
  4029a4:	000fffff 	.word	0x000fffff

004029a8 <scalbn>:
  4029a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4029aa:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4029ae:	4604      	mov	r4, r0
  4029b0:	460d      	mov	r5, r1
  4029b2:	460b      	mov	r3, r1
  4029b4:	4617      	mov	r7, r2
  4029b6:	bb16      	cbnz	r6, 4029fe <scalbn+0x56>
  4029b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4029bc:	4303      	orrs	r3, r0
  4029be:	d032      	beq.n	402a26 <scalbn+0x7e>
  4029c0:	2200      	movs	r2, #0
  4029c2:	4b37      	ldr	r3, [pc, #220]	; (402aa0 <scalbn+0xf8>)
  4029c4:	f000 fa32 	bl	402e2c <__aeabi_dmul>
  4029c8:	4a36      	ldr	r2, [pc, #216]	; (402aa4 <scalbn+0xfc>)
  4029ca:	4297      	cmp	r7, r2
  4029cc:	4604      	mov	r4, r0
  4029ce:	460d      	mov	r5, r1
  4029d0:	460b      	mov	r3, r1
  4029d2:	db37      	blt.n	402a44 <scalbn+0x9c>
  4029d4:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4029d8:	3e36      	subs	r6, #54	; 0x36
  4029da:	443e      	add	r6, r7
  4029dc:	f240 72fe 	movw	r2, #2046	; 0x7fe
  4029e0:	4296      	cmp	r6, r2
  4029e2:	dd15      	ble.n	402a10 <scalbn+0x68>
  4029e4:	4622      	mov	r2, r4
  4029e6:	462b      	mov	r3, r5
  4029e8:	a129      	add	r1, pc, #164	; (adr r1, 402a90 <scalbn+0xe8>)
  4029ea:	e9d1 0100 	ldrd	r0, r1, [r1]
  4029ee:	f000 f85d 	bl	402aac <copysign>
  4029f2:	a327      	add	r3, pc, #156	; (adr r3, 402a90 <scalbn+0xe8>)
  4029f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4029f8:	f000 fa18 	bl	402e2c <__aeabi_dmul>
  4029fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4029fe:	f240 72ff 	movw	r2, #2047	; 0x7ff
  402a02:	4296      	cmp	r6, r2
  402a04:	d024      	beq.n	402a50 <scalbn+0xa8>
  402a06:	443e      	add	r6, r7
  402a08:	f240 72fe 	movw	r2, #2046	; 0x7fe
  402a0c:	4296      	cmp	r6, r2
  402a0e:	dce9      	bgt.n	4029e4 <scalbn+0x3c>
  402a10:	2e00      	cmp	r6, #0
  402a12:	dd09      	ble.n	402a28 <scalbn+0x80>
  402a14:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402a18:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  402a1c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402a20:	4620      	mov	r0, r4
  402a22:	4629      	mov	r1, r5
  402a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a28:	f116 0f35 	cmn.w	r6, #53	; 0x35
  402a2c:	da15      	bge.n	402a5a <scalbn+0xb2>
  402a2e:	f24c 3350 	movw	r3, #50000	; 0xc350
  402a32:	429f      	cmp	r7, r3
  402a34:	4622      	mov	r2, r4
  402a36:	462b      	mov	r3, r5
  402a38:	dc1d      	bgt.n	402a76 <scalbn+0xce>
  402a3a:	a117      	add	r1, pc, #92	; (adr r1, 402a98 <scalbn+0xf0>)
  402a3c:	e9d1 0100 	ldrd	r0, r1, [r1]
  402a40:	f000 f834 	bl	402aac <copysign>
  402a44:	a314      	add	r3, pc, #80	; (adr r3, 402a98 <scalbn+0xf0>)
  402a46:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a4a:	f000 f9ef 	bl	402e2c <__aeabi_dmul>
  402a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a50:	4602      	mov	r2, r0
  402a52:	460b      	mov	r3, r1
  402a54:	f000 f838 	bl	402ac8 <__adddf3>
  402a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a5a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402a5e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  402a62:	3636      	adds	r6, #54	; 0x36
  402a64:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402a68:	4620      	mov	r0, r4
  402a6a:	4629      	mov	r1, r5
  402a6c:	2200      	movs	r2, #0
  402a6e:	4b0e      	ldr	r3, [pc, #56]	; (402aa8 <scalbn+0x100>)
  402a70:	f000 f9dc 	bl	402e2c <__aeabi_dmul>
  402a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a76:	a106      	add	r1, pc, #24	; (adr r1, 402a90 <scalbn+0xe8>)
  402a78:	e9d1 0100 	ldrd	r0, r1, [r1]
  402a7c:	f000 f816 	bl	402aac <copysign>
  402a80:	a303      	add	r3, pc, #12	; (adr r3, 402a90 <scalbn+0xe8>)
  402a82:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a86:	f000 f9d1 	bl	402e2c <__aeabi_dmul>
  402a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a8c:	f3af 8000 	nop.w
  402a90:	8800759c 	.word	0x8800759c
  402a94:	7e37e43c 	.word	0x7e37e43c
  402a98:	c2f8f359 	.word	0xc2f8f359
  402a9c:	01a56e1f 	.word	0x01a56e1f
  402aa0:	43500000 	.word	0x43500000
  402aa4:	ffff3cb0 	.word	0xffff3cb0
  402aa8:	3c900000 	.word	0x3c900000

00402aac <copysign>:
  402aac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  402ab0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  402ab4:	ea43 0102 	orr.w	r1, r3, r2
  402ab8:	4770      	bx	lr
  402aba:	bf00      	nop

00402abc <__aeabi_drsub>:
  402abc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402ac0:	e002      	b.n	402ac8 <__adddf3>
  402ac2:	bf00      	nop

00402ac4 <__aeabi_dsub>:
  402ac4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402ac8 <__adddf3>:
  402ac8:	b530      	push	{r4, r5, lr}
  402aca:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402ace:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402ad2:	ea94 0f05 	teq	r4, r5
  402ad6:	bf08      	it	eq
  402ad8:	ea90 0f02 	teqeq	r0, r2
  402adc:	bf1f      	itttt	ne
  402ade:	ea54 0c00 	orrsne.w	ip, r4, r0
  402ae2:	ea55 0c02 	orrsne.w	ip, r5, r2
  402ae6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402aea:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402aee:	f000 80e2 	beq.w	402cb6 <__adddf3+0x1ee>
  402af2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402af6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402afa:	bfb8      	it	lt
  402afc:	426d      	neglt	r5, r5
  402afe:	dd0c      	ble.n	402b1a <__adddf3+0x52>
  402b00:	442c      	add	r4, r5
  402b02:	ea80 0202 	eor.w	r2, r0, r2
  402b06:	ea81 0303 	eor.w	r3, r1, r3
  402b0a:	ea82 0000 	eor.w	r0, r2, r0
  402b0e:	ea83 0101 	eor.w	r1, r3, r1
  402b12:	ea80 0202 	eor.w	r2, r0, r2
  402b16:	ea81 0303 	eor.w	r3, r1, r3
  402b1a:	2d36      	cmp	r5, #54	; 0x36
  402b1c:	bf88      	it	hi
  402b1e:	bd30      	pophi	{r4, r5, pc}
  402b20:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402b24:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402b28:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402b2c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402b30:	d002      	beq.n	402b38 <__adddf3+0x70>
  402b32:	4240      	negs	r0, r0
  402b34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402b38:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402b3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402b40:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402b44:	d002      	beq.n	402b4c <__adddf3+0x84>
  402b46:	4252      	negs	r2, r2
  402b48:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402b4c:	ea94 0f05 	teq	r4, r5
  402b50:	f000 80a7 	beq.w	402ca2 <__adddf3+0x1da>
  402b54:	f1a4 0401 	sub.w	r4, r4, #1
  402b58:	f1d5 0e20 	rsbs	lr, r5, #32
  402b5c:	db0d      	blt.n	402b7a <__adddf3+0xb2>
  402b5e:	fa02 fc0e 	lsl.w	ip, r2, lr
  402b62:	fa22 f205 	lsr.w	r2, r2, r5
  402b66:	1880      	adds	r0, r0, r2
  402b68:	f141 0100 	adc.w	r1, r1, #0
  402b6c:	fa03 f20e 	lsl.w	r2, r3, lr
  402b70:	1880      	adds	r0, r0, r2
  402b72:	fa43 f305 	asr.w	r3, r3, r5
  402b76:	4159      	adcs	r1, r3
  402b78:	e00e      	b.n	402b98 <__adddf3+0xd0>
  402b7a:	f1a5 0520 	sub.w	r5, r5, #32
  402b7e:	f10e 0e20 	add.w	lr, lr, #32
  402b82:	2a01      	cmp	r2, #1
  402b84:	fa03 fc0e 	lsl.w	ip, r3, lr
  402b88:	bf28      	it	cs
  402b8a:	f04c 0c02 	orrcs.w	ip, ip, #2
  402b8e:	fa43 f305 	asr.w	r3, r3, r5
  402b92:	18c0      	adds	r0, r0, r3
  402b94:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402b98:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402b9c:	d507      	bpl.n	402bae <__adddf3+0xe6>
  402b9e:	f04f 0e00 	mov.w	lr, #0
  402ba2:	f1dc 0c00 	rsbs	ip, ip, #0
  402ba6:	eb7e 0000 	sbcs.w	r0, lr, r0
  402baa:	eb6e 0101 	sbc.w	r1, lr, r1
  402bae:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402bb2:	d31b      	bcc.n	402bec <__adddf3+0x124>
  402bb4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402bb8:	d30c      	bcc.n	402bd4 <__adddf3+0x10c>
  402bba:	0849      	lsrs	r1, r1, #1
  402bbc:	ea5f 0030 	movs.w	r0, r0, rrx
  402bc0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402bc4:	f104 0401 	add.w	r4, r4, #1
  402bc8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402bcc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402bd0:	f080 809a 	bcs.w	402d08 <__adddf3+0x240>
  402bd4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402bd8:	bf08      	it	eq
  402bda:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402bde:	f150 0000 	adcs.w	r0, r0, #0
  402be2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402be6:	ea41 0105 	orr.w	r1, r1, r5
  402bea:	bd30      	pop	{r4, r5, pc}
  402bec:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402bf0:	4140      	adcs	r0, r0
  402bf2:	eb41 0101 	adc.w	r1, r1, r1
  402bf6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402bfa:	f1a4 0401 	sub.w	r4, r4, #1
  402bfe:	d1e9      	bne.n	402bd4 <__adddf3+0x10c>
  402c00:	f091 0f00 	teq	r1, #0
  402c04:	bf04      	itt	eq
  402c06:	4601      	moveq	r1, r0
  402c08:	2000      	moveq	r0, #0
  402c0a:	fab1 f381 	clz	r3, r1
  402c0e:	bf08      	it	eq
  402c10:	3320      	addeq	r3, #32
  402c12:	f1a3 030b 	sub.w	r3, r3, #11
  402c16:	f1b3 0220 	subs.w	r2, r3, #32
  402c1a:	da0c      	bge.n	402c36 <__adddf3+0x16e>
  402c1c:	320c      	adds	r2, #12
  402c1e:	dd08      	ble.n	402c32 <__adddf3+0x16a>
  402c20:	f102 0c14 	add.w	ip, r2, #20
  402c24:	f1c2 020c 	rsb	r2, r2, #12
  402c28:	fa01 f00c 	lsl.w	r0, r1, ip
  402c2c:	fa21 f102 	lsr.w	r1, r1, r2
  402c30:	e00c      	b.n	402c4c <__adddf3+0x184>
  402c32:	f102 0214 	add.w	r2, r2, #20
  402c36:	bfd8      	it	le
  402c38:	f1c2 0c20 	rsble	ip, r2, #32
  402c3c:	fa01 f102 	lsl.w	r1, r1, r2
  402c40:	fa20 fc0c 	lsr.w	ip, r0, ip
  402c44:	bfdc      	itt	le
  402c46:	ea41 010c 	orrle.w	r1, r1, ip
  402c4a:	4090      	lslle	r0, r2
  402c4c:	1ae4      	subs	r4, r4, r3
  402c4e:	bfa2      	ittt	ge
  402c50:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402c54:	4329      	orrge	r1, r5
  402c56:	bd30      	popge	{r4, r5, pc}
  402c58:	ea6f 0404 	mvn.w	r4, r4
  402c5c:	3c1f      	subs	r4, #31
  402c5e:	da1c      	bge.n	402c9a <__adddf3+0x1d2>
  402c60:	340c      	adds	r4, #12
  402c62:	dc0e      	bgt.n	402c82 <__adddf3+0x1ba>
  402c64:	f104 0414 	add.w	r4, r4, #20
  402c68:	f1c4 0220 	rsb	r2, r4, #32
  402c6c:	fa20 f004 	lsr.w	r0, r0, r4
  402c70:	fa01 f302 	lsl.w	r3, r1, r2
  402c74:	ea40 0003 	orr.w	r0, r0, r3
  402c78:	fa21 f304 	lsr.w	r3, r1, r4
  402c7c:	ea45 0103 	orr.w	r1, r5, r3
  402c80:	bd30      	pop	{r4, r5, pc}
  402c82:	f1c4 040c 	rsb	r4, r4, #12
  402c86:	f1c4 0220 	rsb	r2, r4, #32
  402c8a:	fa20 f002 	lsr.w	r0, r0, r2
  402c8e:	fa01 f304 	lsl.w	r3, r1, r4
  402c92:	ea40 0003 	orr.w	r0, r0, r3
  402c96:	4629      	mov	r1, r5
  402c98:	bd30      	pop	{r4, r5, pc}
  402c9a:	fa21 f004 	lsr.w	r0, r1, r4
  402c9e:	4629      	mov	r1, r5
  402ca0:	bd30      	pop	{r4, r5, pc}
  402ca2:	f094 0f00 	teq	r4, #0
  402ca6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402caa:	bf06      	itte	eq
  402cac:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402cb0:	3401      	addeq	r4, #1
  402cb2:	3d01      	subne	r5, #1
  402cb4:	e74e      	b.n	402b54 <__adddf3+0x8c>
  402cb6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402cba:	bf18      	it	ne
  402cbc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402cc0:	d029      	beq.n	402d16 <__adddf3+0x24e>
  402cc2:	ea94 0f05 	teq	r4, r5
  402cc6:	bf08      	it	eq
  402cc8:	ea90 0f02 	teqeq	r0, r2
  402ccc:	d005      	beq.n	402cda <__adddf3+0x212>
  402cce:	ea54 0c00 	orrs.w	ip, r4, r0
  402cd2:	bf04      	itt	eq
  402cd4:	4619      	moveq	r1, r3
  402cd6:	4610      	moveq	r0, r2
  402cd8:	bd30      	pop	{r4, r5, pc}
  402cda:	ea91 0f03 	teq	r1, r3
  402cde:	bf1e      	ittt	ne
  402ce0:	2100      	movne	r1, #0
  402ce2:	2000      	movne	r0, #0
  402ce4:	bd30      	popne	{r4, r5, pc}
  402ce6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402cea:	d105      	bne.n	402cf8 <__adddf3+0x230>
  402cec:	0040      	lsls	r0, r0, #1
  402cee:	4149      	adcs	r1, r1
  402cf0:	bf28      	it	cs
  402cf2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402cf6:	bd30      	pop	{r4, r5, pc}
  402cf8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402cfc:	bf3c      	itt	cc
  402cfe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402d02:	bd30      	popcc	{r4, r5, pc}
  402d04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402d08:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402d0c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402d10:	f04f 0000 	mov.w	r0, #0
  402d14:	bd30      	pop	{r4, r5, pc}
  402d16:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402d1a:	bf1a      	itte	ne
  402d1c:	4619      	movne	r1, r3
  402d1e:	4610      	movne	r0, r2
  402d20:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402d24:	bf1c      	itt	ne
  402d26:	460b      	movne	r3, r1
  402d28:	4602      	movne	r2, r0
  402d2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402d2e:	bf06      	itte	eq
  402d30:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402d34:	ea91 0f03 	teqeq	r1, r3
  402d38:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402d3c:	bd30      	pop	{r4, r5, pc}
  402d3e:	bf00      	nop

00402d40 <__aeabi_ui2d>:
  402d40:	f090 0f00 	teq	r0, #0
  402d44:	bf04      	itt	eq
  402d46:	2100      	moveq	r1, #0
  402d48:	4770      	bxeq	lr
  402d4a:	b530      	push	{r4, r5, lr}
  402d4c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402d50:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402d54:	f04f 0500 	mov.w	r5, #0
  402d58:	f04f 0100 	mov.w	r1, #0
  402d5c:	e750      	b.n	402c00 <__adddf3+0x138>
  402d5e:	bf00      	nop

00402d60 <__aeabi_i2d>:
  402d60:	f090 0f00 	teq	r0, #0
  402d64:	bf04      	itt	eq
  402d66:	2100      	moveq	r1, #0
  402d68:	4770      	bxeq	lr
  402d6a:	b530      	push	{r4, r5, lr}
  402d6c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402d70:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402d74:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402d78:	bf48      	it	mi
  402d7a:	4240      	negmi	r0, r0
  402d7c:	f04f 0100 	mov.w	r1, #0
  402d80:	e73e      	b.n	402c00 <__adddf3+0x138>
  402d82:	bf00      	nop

00402d84 <__aeabi_f2d>:
  402d84:	0042      	lsls	r2, r0, #1
  402d86:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402d8a:	ea4f 0131 	mov.w	r1, r1, rrx
  402d8e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402d92:	bf1f      	itttt	ne
  402d94:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402d98:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402d9c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402da0:	4770      	bxne	lr
  402da2:	f092 0f00 	teq	r2, #0
  402da6:	bf14      	ite	ne
  402da8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402dac:	4770      	bxeq	lr
  402dae:	b530      	push	{r4, r5, lr}
  402db0:	f44f 7460 	mov.w	r4, #896	; 0x380
  402db4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402db8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402dbc:	e720      	b.n	402c00 <__adddf3+0x138>
  402dbe:	bf00      	nop

00402dc0 <__aeabi_ul2d>:
  402dc0:	ea50 0201 	orrs.w	r2, r0, r1
  402dc4:	bf08      	it	eq
  402dc6:	4770      	bxeq	lr
  402dc8:	b530      	push	{r4, r5, lr}
  402dca:	f04f 0500 	mov.w	r5, #0
  402dce:	e00a      	b.n	402de6 <__aeabi_l2d+0x16>

00402dd0 <__aeabi_l2d>:
  402dd0:	ea50 0201 	orrs.w	r2, r0, r1
  402dd4:	bf08      	it	eq
  402dd6:	4770      	bxeq	lr
  402dd8:	b530      	push	{r4, r5, lr}
  402dda:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402dde:	d502      	bpl.n	402de6 <__aeabi_l2d+0x16>
  402de0:	4240      	negs	r0, r0
  402de2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402de6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402dea:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402dee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402df2:	f43f aedc 	beq.w	402bae <__adddf3+0xe6>
  402df6:	f04f 0203 	mov.w	r2, #3
  402dfa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402dfe:	bf18      	it	ne
  402e00:	3203      	addne	r2, #3
  402e02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402e06:	bf18      	it	ne
  402e08:	3203      	addne	r2, #3
  402e0a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402e0e:	f1c2 0320 	rsb	r3, r2, #32
  402e12:	fa00 fc03 	lsl.w	ip, r0, r3
  402e16:	fa20 f002 	lsr.w	r0, r0, r2
  402e1a:	fa01 fe03 	lsl.w	lr, r1, r3
  402e1e:	ea40 000e 	orr.w	r0, r0, lr
  402e22:	fa21 f102 	lsr.w	r1, r1, r2
  402e26:	4414      	add	r4, r2
  402e28:	e6c1      	b.n	402bae <__adddf3+0xe6>
  402e2a:	bf00      	nop

00402e2c <__aeabi_dmul>:
  402e2c:	b570      	push	{r4, r5, r6, lr}
  402e2e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402e32:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402e36:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402e3a:	bf1d      	ittte	ne
  402e3c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402e40:	ea94 0f0c 	teqne	r4, ip
  402e44:	ea95 0f0c 	teqne	r5, ip
  402e48:	f000 f8de 	bleq	403008 <__aeabi_dmul+0x1dc>
  402e4c:	442c      	add	r4, r5
  402e4e:	ea81 0603 	eor.w	r6, r1, r3
  402e52:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402e56:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402e5a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402e5e:	bf18      	it	ne
  402e60:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402e64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402e68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402e6c:	d038      	beq.n	402ee0 <__aeabi_dmul+0xb4>
  402e6e:	fba0 ce02 	umull	ip, lr, r0, r2
  402e72:	f04f 0500 	mov.w	r5, #0
  402e76:	fbe1 e502 	umlal	lr, r5, r1, r2
  402e7a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402e7e:	fbe0 e503 	umlal	lr, r5, r0, r3
  402e82:	f04f 0600 	mov.w	r6, #0
  402e86:	fbe1 5603 	umlal	r5, r6, r1, r3
  402e8a:	f09c 0f00 	teq	ip, #0
  402e8e:	bf18      	it	ne
  402e90:	f04e 0e01 	orrne.w	lr, lr, #1
  402e94:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402e98:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402e9c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402ea0:	d204      	bcs.n	402eac <__aeabi_dmul+0x80>
  402ea2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402ea6:	416d      	adcs	r5, r5
  402ea8:	eb46 0606 	adc.w	r6, r6, r6
  402eac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402eb0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402eb4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402eb8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402ebc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402ec0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402ec4:	bf88      	it	hi
  402ec6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402eca:	d81e      	bhi.n	402f0a <__aeabi_dmul+0xde>
  402ecc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402ed0:	bf08      	it	eq
  402ed2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402ed6:	f150 0000 	adcs.w	r0, r0, #0
  402eda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402ede:	bd70      	pop	{r4, r5, r6, pc}
  402ee0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402ee4:	ea46 0101 	orr.w	r1, r6, r1
  402ee8:	ea40 0002 	orr.w	r0, r0, r2
  402eec:	ea81 0103 	eor.w	r1, r1, r3
  402ef0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402ef4:	bfc2      	ittt	gt
  402ef6:	ebd4 050c 	rsbsgt	r5, r4, ip
  402efa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402efe:	bd70      	popgt	{r4, r5, r6, pc}
  402f00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402f04:	f04f 0e00 	mov.w	lr, #0
  402f08:	3c01      	subs	r4, #1
  402f0a:	f300 80ab 	bgt.w	403064 <__aeabi_dmul+0x238>
  402f0e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402f12:	bfde      	ittt	le
  402f14:	2000      	movle	r0, #0
  402f16:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402f1a:	bd70      	pople	{r4, r5, r6, pc}
  402f1c:	f1c4 0400 	rsb	r4, r4, #0
  402f20:	3c20      	subs	r4, #32
  402f22:	da35      	bge.n	402f90 <__aeabi_dmul+0x164>
  402f24:	340c      	adds	r4, #12
  402f26:	dc1b      	bgt.n	402f60 <__aeabi_dmul+0x134>
  402f28:	f104 0414 	add.w	r4, r4, #20
  402f2c:	f1c4 0520 	rsb	r5, r4, #32
  402f30:	fa00 f305 	lsl.w	r3, r0, r5
  402f34:	fa20 f004 	lsr.w	r0, r0, r4
  402f38:	fa01 f205 	lsl.w	r2, r1, r5
  402f3c:	ea40 0002 	orr.w	r0, r0, r2
  402f40:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402f44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402f48:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402f4c:	fa21 f604 	lsr.w	r6, r1, r4
  402f50:	eb42 0106 	adc.w	r1, r2, r6
  402f54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f58:	bf08      	it	eq
  402f5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f5e:	bd70      	pop	{r4, r5, r6, pc}
  402f60:	f1c4 040c 	rsb	r4, r4, #12
  402f64:	f1c4 0520 	rsb	r5, r4, #32
  402f68:	fa00 f304 	lsl.w	r3, r0, r4
  402f6c:	fa20 f005 	lsr.w	r0, r0, r5
  402f70:	fa01 f204 	lsl.w	r2, r1, r4
  402f74:	ea40 0002 	orr.w	r0, r0, r2
  402f78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402f7c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402f80:	f141 0100 	adc.w	r1, r1, #0
  402f84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f88:	bf08      	it	eq
  402f8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f8e:	bd70      	pop	{r4, r5, r6, pc}
  402f90:	f1c4 0520 	rsb	r5, r4, #32
  402f94:	fa00 f205 	lsl.w	r2, r0, r5
  402f98:	ea4e 0e02 	orr.w	lr, lr, r2
  402f9c:	fa20 f304 	lsr.w	r3, r0, r4
  402fa0:	fa01 f205 	lsl.w	r2, r1, r5
  402fa4:	ea43 0302 	orr.w	r3, r3, r2
  402fa8:	fa21 f004 	lsr.w	r0, r1, r4
  402fac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402fb0:	fa21 f204 	lsr.w	r2, r1, r4
  402fb4:	ea20 0002 	bic.w	r0, r0, r2
  402fb8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402fbc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402fc0:	bf08      	it	eq
  402fc2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402fc6:	bd70      	pop	{r4, r5, r6, pc}
  402fc8:	f094 0f00 	teq	r4, #0
  402fcc:	d10f      	bne.n	402fee <__aeabi_dmul+0x1c2>
  402fce:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402fd2:	0040      	lsls	r0, r0, #1
  402fd4:	eb41 0101 	adc.w	r1, r1, r1
  402fd8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402fdc:	bf08      	it	eq
  402fde:	3c01      	subeq	r4, #1
  402fe0:	d0f7      	beq.n	402fd2 <__aeabi_dmul+0x1a6>
  402fe2:	ea41 0106 	orr.w	r1, r1, r6
  402fe6:	f095 0f00 	teq	r5, #0
  402fea:	bf18      	it	ne
  402fec:	4770      	bxne	lr
  402fee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402ff2:	0052      	lsls	r2, r2, #1
  402ff4:	eb43 0303 	adc.w	r3, r3, r3
  402ff8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402ffc:	bf08      	it	eq
  402ffe:	3d01      	subeq	r5, #1
  403000:	d0f7      	beq.n	402ff2 <__aeabi_dmul+0x1c6>
  403002:	ea43 0306 	orr.w	r3, r3, r6
  403006:	4770      	bx	lr
  403008:	ea94 0f0c 	teq	r4, ip
  40300c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403010:	bf18      	it	ne
  403012:	ea95 0f0c 	teqne	r5, ip
  403016:	d00c      	beq.n	403032 <__aeabi_dmul+0x206>
  403018:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40301c:	bf18      	it	ne
  40301e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403022:	d1d1      	bne.n	402fc8 <__aeabi_dmul+0x19c>
  403024:	ea81 0103 	eor.w	r1, r1, r3
  403028:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40302c:	f04f 0000 	mov.w	r0, #0
  403030:	bd70      	pop	{r4, r5, r6, pc}
  403032:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403036:	bf06      	itte	eq
  403038:	4610      	moveq	r0, r2
  40303a:	4619      	moveq	r1, r3
  40303c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403040:	d019      	beq.n	403076 <__aeabi_dmul+0x24a>
  403042:	ea94 0f0c 	teq	r4, ip
  403046:	d102      	bne.n	40304e <__aeabi_dmul+0x222>
  403048:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40304c:	d113      	bne.n	403076 <__aeabi_dmul+0x24a>
  40304e:	ea95 0f0c 	teq	r5, ip
  403052:	d105      	bne.n	403060 <__aeabi_dmul+0x234>
  403054:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403058:	bf1c      	itt	ne
  40305a:	4610      	movne	r0, r2
  40305c:	4619      	movne	r1, r3
  40305e:	d10a      	bne.n	403076 <__aeabi_dmul+0x24a>
  403060:	ea81 0103 	eor.w	r1, r1, r3
  403064:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403068:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40306c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403070:	f04f 0000 	mov.w	r0, #0
  403074:	bd70      	pop	{r4, r5, r6, pc}
  403076:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40307a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40307e:	bd70      	pop	{r4, r5, r6, pc}

00403080 <__aeabi_ddiv>:
  403080:	b570      	push	{r4, r5, r6, lr}
  403082:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403086:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40308a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40308e:	bf1d      	ittte	ne
  403090:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403094:	ea94 0f0c 	teqne	r4, ip
  403098:	ea95 0f0c 	teqne	r5, ip
  40309c:	f000 f8a7 	bleq	4031ee <__aeabi_ddiv+0x16e>
  4030a0:	eba4 0405 	sub.w	r4, r4, r5
  4030a4:	ea81 0e03 	eor.w	lr, r1, r3
  4030a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4030ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4030b0:	f000 8088 	beq.w	4031c4 <__aeabi_ddiv+0x144>
  4030b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4030b8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4030bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4030c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4030c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4030c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4030cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4030d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4030d4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4030d8:	429d      	cmp	r5, r3
  4030da:	bf08      	it	eq
  4030dc:	4296      	cmpeq	r6, r2
  4030de:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4030e2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4030e6:	d202      	bcs.n	4030ee <__aeabi_ddiv+0x6e>
  4030e8:	085b      	lsrs	r3, r3, #1
  4030ea:	ea4f 0232 	mov.w	r2, r2, rrx
  4030ee:	1ab6      	subs	r6, r6, r2
  4030f0:	eb65 0503 	sbc.w	r5, r5, r3
  4030f4:	085b      	lsrs	r3, r3, #1
  4030f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4030fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4030fe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403102:	ebb6 0e02 	subs.w	lr, r6, r2
  403106:	eb75 0e03 	sbcs.w	lr, r5, r3
  40310a:	bf22      	ittt	cs
  40310c:	1ab6      	subcs	r6, r6, r2
  40310e:	4675      	movcs	r5, lr
  403110:	ea40 000c 	orrcs.w	r0, r0, ip
  403114:	085b      	lsrs	r3, r3, #1
  403116:	ea4f 0232 	mov.w	r2, r2, rrx
  40311a:	ebb6 0e02 	subs.w	lr, r6, r2
  40311e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403122:	bf22      	ittt	cs
  403124:	1ab6      	subcs	r6, r6, r2
  403126:	4675      	movcs	r5, lr
  403128:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40312c:	085b      	lsrs	r3, r3, #1
  40312e:	ea4f 0232 	mov.w	r2, r2, rrx
  403132:	ebb6 0e02 	subs.w	lr, r6, r2
  403136:	eb75 0e03 	sbcs.w	lr, r5, r3
  40313a:	bf22      	ittt	cs
  40313c:	1ab6      	subcs	r6, r6, r2
  40313e:	4675      	movcs	r5, lr
  403140:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403144:	085b      	lsrs	r3, r3, #1
  403146:	ea4f 0232 	mov.w	r2, r2, rrx
  40314a:	ebb6 0e02 	subs.w	lr, r6, r2
  40314e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403152:	bf22      	ittt	cs
  403154:	1ab6      	subcs	r6, r6, r2
  403156:	4675      	movcs	r5, lr
  403158:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40315c:	ea55 0e06 	orrs.w	lr, r5, r6
  403160:	d018      	beq.n	403194 <__aeabi_ddiv+0x114>
  403162:	ea4f 1505 	mov.w	r5, r5, lsl #4
  403166:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40316a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40316e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403172:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  403176:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40317a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40317e:	d1c0      	bne.n	403102 <__aeabi_ddiv+0x82>
  403180:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403184:	d10b      	bne.n	40319e <__aeabi_ddiv+0x11e>
  403186:	ea41 0100 	orr.w	r1, r1, r0
  40318a:	f04f 0000 	mov.w	r0, #0
  40318e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  403192:	e7b6      	b.n	403102 <__aeabi_ddiv+0x82>
  403194:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403198:	bf04      	itt	eq
  40319a:	4301      	orreq	r1, r0
  40319c:	2000      	moveq	r0, #0
  40319e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4031a2:	bf88      	it	hi
  4031a4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4031a8:	f63f aeaf 	bhi.w	402f0a <__aeabi_dmul+0xde>
  4031ac:	ebb5 0c03 	subs.w	ip, r5, r3
  4031b0:	bf04      	itt	eq
  4031b2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4031b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4031ba:	f150 0000 	adcs.w	r0, r0, #0
  4031be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4031c2:	bd70      	pop	{r4, r5, r6, pc}
  4031c4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4031c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4031cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4031d0:	bfc2      	ittt	gt
  4031d2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4031d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4031da:	bd70      	popgt	{r4, r5, r6, pc}
  4031dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4031e0:	f04f 0e00 	mov.w	lr, #0
  4031e4:	3c01      	subs	r4, #1
  4031e6:	e690      	b.n	402f0a <__aeabi_dmul+0xde>
  4031e8:	ea45 0e06 	orr.w	lr, r5, r6
  4031ec:	e68d      	b.n	402f0a <__aeabi_dmul+0xde>
  4031ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4031f2:	ea94 0f0c 	teq	r4, ip
  4031f6:	bf08      	it	eq
  4031f8:	ea95 0f0c 	teqeq	r5, ip
  4031fc:	f43f af3b 	beq.w	403076 <__aeabi_dmul+0x24a>
  403200:	ea94 0f0c 	teq	r4, ip
  403204:	d10a      	bne.n	40321c <__aeabi_ddiv+0x19c>
  403206:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40320a:	f47f af34 	bne.w	403076 <__aeabi_dmul+0x24a>
  40320e:	ea95 0f0c 	teq	r5, ip
  403212:	f47f af25 	bne.w	403060 <__aeabi_dmul+0x234>
  403216:	4610      	mov	r0, r2
  403218:	4619      	mov	r1, r3
  40321a:	e72c      	b.n	403076 <__aeabi_dmul+0x24a>
  40321c:	ea95 0f0c 	teq	r5, ip
  403220:	d106      	bne.n	403230 <__aeabi_ddiv+0x1b0>
  403222:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403226:	f43f aefd 	beq.w	403024 <__aeabi_dmul+0x1f8>
  40322a:	4610      	mov	r0, r2
  40322c:	4619      	mov	r1, r3
  40322e:	e722      	b.n	403076 <__aeabi_dmul+0x24a>
  403230:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403234:	bf18      	it	ne
  403236:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40323a:	f47f aec5 	bne.w	402fc8 <__aeabi_dmul+0x19c>
  40323e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403242:	f47f af0d 	bne.w	403060 <__aeabi_dmul+0x234>
  403246:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40324a:	f47f aeeb 	bne.w	403024 <__aeabi_dmul+0x1f8>
  40324e:	e712      	b.n	403076 <__aeabi_dmul+0x24a>

00403250 <__gedf2>:
  403250:	f04f 3cff 	mov.w	ip, #4294967295
  403254:	e006      	b.n	403264 <__cmpdf2+0x4>
  403256:	bf00      	nop

00403258 <__ledf2>:
  403258:	f04f 0c01 	mov.w	ip, #1
  40325c:	e002      	b.n	403264 <__cmpdf2+0x4>
  40325e:	bf00      	nop

00403260 <__cmpdf2>:
  403260:	f04f 0c01 	mov.w	ip, #1
  403264:	f84d cd04 	str.w	ip, [sp, #-4]!
  403268:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40326c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403270:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403274:	bf18      	it	ne
  403276:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40327a:	d01b      	beq.n	4032b4 <__cmpdf2+0x54>
  40327c:	b001      	add	sp, #4
  40327e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  403282:	bf0c      	ite	eq
  403284:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403288:	ea91 0f03 	teqne	r1, r3
  40328c:	bf02      	ittt	eq
  40328e:	ea90 0f02 	teqeq	r0, r2
  403292:	2000      	moveq	r0, #0
  403294:	4770      	bxeq	lr
  403296:	f110 0f00 	cmn.w	r0, #0
  40329a:	ea91 0f03 	teq	r1, r3
  40329e:	bf58      	it	pl
  4032a0:	4299      	cmppl	r1, r3
  4032a2:	bf08      	it	eq
  4032a4:	4290      	cmpeq	r0, r2
  4032a6:	bf2c      	ite	cs
  4032a8:	17d8      	asrcs	r0, r3, #31
  4032aa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4032ae:	f040 0001 	orr.w	r0, r0, #1
  4032b2:	4770      	bx	lr
  4032b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4032b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4032bc:	d102      	bne.n	4032c4 <__cmpdf2+0x64>
  4032be:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4032c2:	d107      	bne.n	4032d4 <__cmpdf2+0x74>
  4032c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4032c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4032cc:	d1d6      	bne.n	40327c <__cmpdf2+0x1c>
  4032ce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4032d2:	d0d3      	beq.n	40327c <__cmpdf2+0x1c>
  4032d4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4032d8:	4770      	bx	lr
  4032da:	bf00      	nop

004032dc <__aeabi_cdrcmple>:
  4032dc:	4684      	mov	ip, r0
  4032de:	4610      	mov	r0, r2
  4032e0:	4662      	mov	r2, ip
  4032e2:	468c      	mov	ip, r1
  4032e4:	4619      	mov	r1, r3
  4032e6:	4663      	mov	r3, ip
  4032e8:	e000      	b.n	4032ec <__aeabi_cdcmpeq>
  4032ea:	bf00      	nop

004032ec <__aeabi_cdcmpeq>:
  4032ec:	b501      	push	{r0, lr}
  4032ee:	f7ff ffb7 	bl	403260 <__cmpdf2>
  4032f2:	2800      	cmp	r0, #0
  4032f4:	bf48      	it	mi
  4032f6:	f110 0f00 	cmnmi.w	r0, #0
  4032fa:	bd01      	pop	{r0, pc}

004032fc <__aeabi_dcmpeq>:
  4032fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  403300:	f7ff fff4 	bl	4032ec <__aeabi_cdcmpeq>
  403304:	bf0c      	ite	eq
  403306:	2001      	moveq	r0, #1
  403308:	2000      	movne	r0, #0
  40330a:	f85d fb08 	ldr.w	pc, [sp], #8
  40330e:	bf00      	nop

00403310 <__aeabi_dcmplt>:
  403310:	f84d ed08 	str.w	lr, [sp, #-8]!
  403314:	f7ff ffea 	bl	4032ec <__aeabi_cdcmpeq>
  403318:	bf34      	ite	cc
  40331a:	2001      	movcc	r0, #1
  40331c:	2000      	movcs	r0, #0
  40331e:	f85d fb08 	ldr.w	pc, [sp], #8
  403322:	bf00      	nop

00403324 <__aeabi_dcmple>:
  403324:	f84d ed08 	str.w	lr, [sp, #-8]!
  403328:	f7ff ffe0 	bl	4032ec <__aeabi_cdcmpeq>
  40332c:	bf94      	ite	ls
  40332e:	2001      	movls	r0, #1
  403330:	2000      	movhi	r0, #0
  403332:	f85d fb08 	ldr.w	pc, [sp], #8
  403336:	bf00      	nop

00403338 <__aeabi_dcmpge>:
  403338:	f84d ed08 	str.w	lr, [sp, #-8]!
  40333c:	f7ff ffce 	bl	4032dc <__aeabi_cdrcmple>
  403340:	bf94      	ite	ls
  403342:	2001      	movls	r0, #1
  403344:	2000      	movhi	r0, #0
  403346:	f85d fb08 	ldr.w	pc, [sp], #8
  40334a:	bf00      	nop

0040334c <__aeabi_dcmpgt>:
  40334c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403350:	f7ff ffc4 	bl	4032dc <__aeabi_cdrcmple>
  403354:	bf34      	ite	cc
  403356:	2001      	movcc	r0, #1
  403358:	2000      	movcs	r0, #0
  40335a:	f85d fb08 	ldr.w	pc, [sp], #8
  40335e:	bf00      	nop

00403360 <__aeabi_d2iz>:
  403360:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403364:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403368:	d215      	bcs.n	403396 <__aeabi_d2iz+0x36>
  40336a:	d511      	bpl.n	403390 <__aeabi_d2iz+0x30>
  40336c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403370:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403374:	d912      	bls.n	40339c <__aeabi_d2iz+0x3c>
  403376:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40337a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40337e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403382:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403386:	fa23 f002 	lsr.w	r0, r3, r2
  40338a:	bf18      	it	ne
  40338c:	4240      	negne	r0, r0
  40338e:	4770      	bx	lr
  403390:	f04f 0000 	mov.w	r0, #0
  403394:	4770      	bx	lr
  403396:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40339a:	d105      	bne.n	4033a8 <__aeabi_d2iz+0x48>
  40339c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4033a0:	bf08      	it	eq
  4033a2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4033a6:	4770      	bx	lr
  4033a8:	f04f 0000 	mov.w	r0, #0
  4033ac:	4770      	bx	lr
  4033ae:	bf00      	nop

004033b0 <__aeabi_d2uiz>:
  4033b0:	004a      	lsls	r2, r1, #1
  4033b2:	d211      	bcs.n	4033d8 <__aeabi_d2uiz+0x28>
  4033b4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4033b8:	d211      	bcs.n	4033de <__aeabi_d2uiz+0x2e>
  4033ba:	d50d      	bpl.n	4033d8 <__aeabi_d2uiz+0x28>
  4033bc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4033c0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4033c4:	d40e      	bmi.n	4033e4 <__aeabi_d2uiz+0x34>
  4033c6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4033ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4033ce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4033d2:	fa23 f002 	lsr.w	r0, r3, r2
  4033d6:	4770      	bx	lr
  4033d8:	f04f 0000 	mov.w	r0, #0
  4033dc:	4770      	bx	lr
  4033de:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4033e2:	d102      	bne.n	4033ea <__aeabi_d2uiz+0x3a>
  4033e4:	f04f 30ff 	mov.w	r0, #4294967295
  4033e8:	4770      	bx	lr
  4033ea:	f04f 0000 	mov.w	r0, #0
  4033ee:	4770      	bx	lr

004033f0 <__libc_init_array>:
  4033f0:	b570      	push	{r4, r5, r6, lr}
  4033f2:	4e0f      	ldr	r6, [pc, #60]	; (403430 <__libc_init_array+0x40>)
  4033f4:	4d0f      	ldr	r5, [pc, #60]	; (403434 <__libc_init_array+0x44>)
  4033f6:	1b76      	subs	r6, r6, r5
  4033f8:	10b6      	asrs	r6, r6, #2
  4033fa:	bf18      	it	ne
  4033fc:	2400      	movne	r4, #0
  4033fe:	d005      	beq.n	40340c <__libc_init_array+0x1c>
  403400:	3401      	adds	r4, #1
  403402:	f855 3b04 	ldr.w	r3, [r5], #4
  403406:	4798      	blx	r3
  403408:	42a6      	cmp	r6, r4
  40340a:	d1f9      	bne.n	403400 <__libc_init_array+0x10>
  40340c:	4e0a      	ldr	r6, [pc, #40]	; (403438 <__libc_init_array+0x48>)
  40340e:	4d0b      	ldr	r5, [pc, #44]	; (40343c <__libc_init_array+0x4c>)
  403410:	1b76      	subs	r6, r6, r5
  403412:	f004 fea5 	bl	408160 <_init>
  403416:	10b6      	asrs	r6, r6, #2
  403418:	bf18      	it	ne
  40341a:	2400      	movne	r4, #0
  40341c:	d006      	beq.n	40342c <__libc_init_array+0x3c>
  40341e:	3401      	adds	r4, #1
  403420:	f855 3b04 	ldr.w	r3, [r5], #4
  403424:	4798      	blx	r3
  403426:	42a6      	cmp	r6, r4
  403428:	d1f9      	bne.n	40341e <__libc_init_array+0x2e>
  40342a:	bd70      	pop	{r4, r5, r6, pc}
  40342c:	bd70      	pop	{r4, r5, r6, pc}
  40342e:	bf00      	nop
  403430:	0040816c 	.word	0x0040816c
  403434:	0040816c 	.word	0x0040816c
  403438:	00408174 	.word	0x00408174
  40343c:	0040816c 	.word	0x0040816c

00403440 <memset>:
  403440:	b470      	push	{r4, r5, r6}
  403442:	0784      	lsls	r4, r0, #30
  403444:	d046      	beq.n	4034d4 <memset+0x94>
  403446:	1e54      	subs	r4, r2, #1
  403448:	2a00      	cmp	r2, #0
  40344a:	d041      	beq.n	4034d0 <memset+0x90>
  40344c:	b2cd      	uxtb	r5, r1
  40344e:	4603      	mov	r3, r0
  403450:	e002      	b.n	403458 <memset+0x18>
  403452:	1e62      	subs	r2, r4, #1
  403454:	b3e4      	cbz	r4, 4034d0 <memset+0x90>
  403456:	4614      	mov	r4, r2
  403458:	f803 5b01 	strb.w	r5, [r3], #1
  40345c:	079a      	lsls	r2, r3, #30
  40345e:	d1f8      	bne.n	403452 <memset+0x12>
  403460:	2c03      	cmp	r4, #3
  403462:	d92e      	bls.n	4034c2 <memset+0x82>
  403464:	b2cd      	uxtb	r5, r1
  403466:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40346a:	2c0f      	cmp	r4, #15
  40346c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403470:	d919      	bls.n	4034a6 <memset+0x66>
  403472:	f103 0210 	add.w	r2, r3, #16
  403476:	4626      	mov	r6, r4
  403478:	3e10      	subs	r6, #16
  40347a:	2e0f      	cmp	r6, #15
  40347c:	f842 5c10 	str.w	r5, [r2, #-16]
  403480:	f842 5c0c 	str.w	r5, [r2, #-12]
  403484:	f842 5c08 	str.w	r5, [r2, #-8]
  403488:	f842 5c04 	str.w	r5, [r2, #-4]
  40348c:	f102 0210 	add.w	r2, r2, #16
  403490:	d8f2      	bhi.n	403478 <memset+0x38>
  403492:	f1a4 0210 	sub.w	r2, r4, #16
  403496:	f022 020f 	bic.w	r2, r2, #15
  40349a:	f004 040f 	and.w	r4, r4, #15
  40349e:	3210      	adds	r2, #16
  4034a0:	2c03      	cmp	r4, #3
  4034a2:	4413      	add	r3, r2
  4034a4:	d90d      	bls.n	4034c2 <memset+0x82>
  4034a6:	461e      	mov	r6, r3
  4034a8:	4622      	mov	r2, r4
  4034aa:	3a04      	subs	r2, #4
  4034ac:	2a03      	cmp	r2, #3
  4034ae:	f846 5b04 	str.w	r5, [r6], #4
  4034b2:	d8fa      	bhi.n	4034aa <memset+0x6a>
  4034b4:	1f22      	subs	r2, r4, #4
  4034b6:	f022 0203 	bic.w	r2, r2, #3
  4034ba:	3204      	adds	r2, #4
  4034bc:	4413      	add	r3, r2
  4034be:	f004 0403 	and.w	r4, r4, #3
  4034c2:	b12c      	cbz	r4, 4034d0 <memset+0x90>
  4034c4:	b2c9      	uxtb	r1, r1
  4034c6:	441c      	add	r4, r3
  4034c8:	f803 1b01 	strb.w	r1, [r3], #1
  4034cc:	42a3      	cmp	r3, r4
  4034ce:	d1fb      	bne.n	4034c8 <memset+0x88>
  4034d0:	bc70      	pop	{r4, r5, r6}
  4034d2:	4770      	bx	lr
  4034d4:	4614      	mov	r4, r2
  4034d6:	4603      	mov	r3, r0
  4034d8:	e7c2      	b.n	403460 <memset+0x20>
  4034da:	bf00      	nop

004034dc <snprintf>:
  4034dc:	b40c      	push	{r2, r3}
  4034de:	b5f0      	push	{r4, r5, r6, r7, lr}
  4034e0:	4b24      	ldr	r3, [pc, #144]	; (403574 <snprintf+0x98>)
  4034e2:	2900      	cmp	r1, #0
  4034e4:	b09d      	sub	sp, #116	; 0x74
  4034e6:	681d      	ldr	r5, [r3, #0]
  4034e8:	db3e      	blt.n	403568 <snprintf+0x8c>
  4034ea:	f44f 7302 	mov.w	r3, #520	; 0x208
  4034ee:	460c      	mov	r4, r1
  4034f0:	9002      	str	r0, [sp, #8]
  4034f2:	9006      	str	r0, [sp, #24]
  4034f4:	f8ad 3014 	strh.w	r3, [sp, #20]
  4034f8:	ae23      	add	r6, sp, #140	; 0x8c
  4034fa:	d017      	beq.n	40352c <snprintf+0x50>
  4034fc:	1e4c      	subs	r4, r1, #1
  4034fe:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403500:	9404      	str	r4, [sp, #16]
  403502:	4633      	mov	r3, r6
  403504:	f64f 77ff 	movw	r7, #65535	; 0xffff
  403508:	4628      	mov	r0, r5
  40350a:	a902      	add	r1, sp, #8
  40350c:	9407      	str	r4, [sp, #28]
  40350e:	9601      	str	r6, [sp, #4]
  403510:	f8ad 7016 	strh.w	r7, [sp, #22]
  403514:	f000 f85e 	bl	4035d4 <_svfprintf_r>
  403518:	1c42      	adds	r2, r0, #1
  40351a:	db22      	blt.n	403562 <snprintf+0x86>
  40351c:	9b02      	ldr	r3, [sp, #8]
  40351e:	2200      	movs	r2, #0
  403520:	701a      	strb	r2, [r3, #0]
  403522:	b01d      	add	sp, #116	; 0x74
  403524:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403528:	b002      	add	sp, #8
  40352a:	4770      	bx	lr
  40352c:	4633      	mov	r3, r6
  40352e:	f64f 77ff 	movw	r7, #65535	; 0xffff
  403532:	4628      	mov	r0, r5
  403534:	a902      	add	r1, sp, #8
  403536:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403538:	9404      	str	r4, [sp, #16]
  40353a:	9407      	str	r4, [sp, #28]
  40353c:	9601      	str	r6, [sp, #4]
  40353e:	f8ad 7016 	strh.w	r7, [sp, #22]
  403542:	f000 f847 	bl	4035d4 <_svfprintf_r>
  403546:	1c43      	adds	r3, r0, #1
  403548:	db04      	blt.n	403554 <snprintf+0x78>
  40354a:	b01d      	add	sp, #116	; 0x74
  40354c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403550:	b002      	add	sp, #8
  403552:	4770      	bx	lr
  403554:	238b      	movs	r3, #139	; 0x8b
  403556:	602b      	str	r3, [r5, #0]
  403558:	b01d      	add	sp, #116	; 0x74
  40355a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40355e:	b002      	add	sp, #8
  403560:	4770      	bx	lr
  403562:	238b      	movs	r3, #139	; 0x8b
  403564:	602b      	str	r3, [r5, #0]
  403566:	e7d9      	b.n	40351c <snprintf+0x40>
  403568:	238b      	movs	r3, #139	; 0x8b
  40356a:	602b      	str	r3, [r5, #0]
  40356c:	f04f 30ff 	mov.w	r0, #4294967295
  403570:	e7eb      	b.n	40354a <snprintf+0x6e>
  403572:	bf00      	nop
  403574:	20000438 	.word	0x20000438

00403578 <strlen>:
  403578:	f020 0103 	bic.w	r1, r0, #3
  40357c:	f010 0003 	ands.w	r0, r0, #3
  403580:	f1c0 0000 	rsb	r0, r0, #0
  403584:	f851 3b04 	ldr.w	r3, [r1], #4
  403588:	f100 0c04 	add.w	ip, r0, #4
  40358c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  403590:	f06f 0200 	mvn.w	r2, #0
  403594:	bf1c      	itt	ne
  403596:	fa22 f20c 	lsrne.w	r2, r2, ip
  40359a:	4313      	orrne	r3, r2
  40359c:	f04f 0c01 	mov.w	ip, #1
  4035a0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4035a4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4035a8:	eba3 020c 	sub.w	r2, r3, ip
  4035ac:	ea22 0203 	bic.w	r2, r2, r3
  4035b0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4035b4:	bf04      	itt	eq
  4035b6:	f851 3b04 	ldreq.w	r3, [r1], #4
  4035ba:	3004      	addeq	r0, #4
  4035bc:	d0f4      	beq.n	4035a8 <strlen+0x30>
  4035be:	f1c2 0100 	rsb	r1, r2, #0
  4035c2:	ea02 0201 	and.w	r2, r2, r1
  4035c6:	fab2 f282 	clz	r2, r2
  4035ca:	f1c2 021f 	rsb	r2, r2, #31
  4035ce:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4035d2:	4770      	bx	lr

004035d4 <_svfprintf_r>:
  4035d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035d8:	b0c1      	sub	sp, #260	; 0x104
  4035da:	4689      	mov	r9, r1
  4035dc:	920a      	str	r2, [sp, #40]	; 0x28
  4035de:	930e      	str	r3, [sp, #56]	; 0x38
  4035e0:	9008      	str	r0, [sp, #32]
  4035e2:	f002 fb6f 	bl	405cc4 <_localeconv_r>
  4035e6:	6803      	ldr	r3, [r0, #0]
  4035e8:	9317      	str	r3, [sp, #92]	; 0x5c
  4035ea:	4618      	mov	r0, r3
  4035ec:	f7ff ffc4 	bl	403578 <strlen>
  4035f0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4035f4:	9018      	str	r0, [sp, #96]	; 0x60
  4035f6:	061a      	lsls	r2, r3, #24
  4035f8:	d504      	bpl.n	403604 <_svfprintf_r+0x30>
  4035fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
  4035fe:	2b00      	cmp	r3, #0
  403600:	f001 808c 	beq.w	40471c <_svfprintf_r+0x1148>
  403604:	2300      	movs	r3, #0
  403606:	af30      	add	r7, sp, #192	; 0xc0
  403608:	9313      	str	r3, [sp, #76]	; 0x4c
  40360a:	9325      	str	r3, [sp, #148]	; 0x94
  40360c:	9324      	str	r3, [sp, #144]	; 0x90
  40360e:	9316      	str	r3, [sp, #88]	; 0x58
  403610:	9319      	str	r3, [sp, #100]	; 0x64
  403612:	930b      	str	r3, [sp, #44]	; 0x2c
  403614:	9723      	str	r7, [sp, #140]	; 0x8c
  403616:	9314      	str	r3, [sp, #80]	; 0x50
  403618:	9315      	str	r3, [sp, #84]	; 0x54
  40361a:	463c      	mov	r4, r7
  40361c:	464e      	mov	r6, r9
  40361e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403620:	782b      	ldrb	r3, [r5, #0]
  403622:	2b00      	cmp	r3, #0
  403624:	f000 80a9 	beq.w	40377a <_svfprintf_r+0x1a6>
  403628:	2b25      	cmp	r3, #37	; 0x25
  40362a:	d102      	bne.n	403632 <_svfprintf_r+0x5e>
  40362c:	e0a5      	b.n	40377a <_svfprintf_r+0x1a6>
  40362e:	2b25      	cmp	r3, #37	; 0x25
  403630:	d003      	beq.n	40363a <_svfprintf_r+0x66>
  403632:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  403636:	2b00      	cmp	r3, #0
  403638:	d1f9      	bne.n	40362e <_svfprintf_r+0x5a>
  40363a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40363c:	1aeb      	subs	r3, r5, r3
  40363e:	b173      	cbz	r3, 40365e <_svfprintf_r+0x8a>
  403640:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403642:	9925      	ldr	r1, [sp, #148]	; 0x94
  403644:	980a      	ldr	r0, [sp, #40]	; 0x28
  403646:	6020      	str	r0, [r4, #0]
  403648:	3201      	adds	r2, #1
  40364a:	4419      	add	r1, r3
  40364c:	2a07      	cmp	r2, #7
  40364e:	6063      	str	r3, [r4, #4]
  403650:	9125      	str	r1, [sp, #148]	; 0x94
  403652:	9224      	str	r2, [sp, #144]	; 0x90
  403654:	dc72      	bgt.n	40373c <_svfprintf_r+0x168>
  403656:	3408      	adds	r4, #8
  403658:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40365a:	441a      	add	r2, r3
  40365c:	920b      	str	r2, [sp, #44]	; 0x2c
  40365e:	782b      	ldrb	r3, [r5, #0]
  403660:	2b00      	cmp	r3, #0
  403662:	f000 87b5 	beq.w	4045d0 <_svfprintf_r+0xffc>
  403666:	2300      	movs	r3, #0
  403668:	1c69      	adds	r1, r5, #1
  40366a:	786d      	ldrb	r5, [r5, #1]
  40366c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403670:	461a      	mov	r2, r3
  403672:	930c      	str	r3, [sp, #48]	; 0x30
  403674:	9307      	str	r3, [sp, #28]
  403676:	f04f 3aff 	mov.w	sl, #4294967295
  40367a:	1c4b      	adds	r3, r1, #1
  40367c:	f1a5 0120 	sub.w	r1, r5, #32
  403680:	2958      	cmp	r1, #88	; 0x58
  403682:	f200 83d9 	bhi.w	403e38 <_svfprintf_r+0x864>
  403686:	e8df f011 	tbh	[pc, r1, lsl #1]
  40368a:	0270      	.short	0x0270
  40368c:	03d703d7 	.word	0x03d703d7
  403690:	03d70374 	.word	0x03d70374
  403694:	03d703d7 	.word	0x03d703d7
  403698:	03d703d7 	.word	0x03d703d7
  40369c:	02f003d7 	.word	0x02f003d7
  4036a0:	03d7020d 	.word	0x03d7020d
  4036a4:	021101f4 	.word	0x021101f4
  4036a8:	037b03d7 	.word	0x037b03d7
  4036ac:	02ba02ba 	.word	0x02ba02ba
  4036b0:	02ba02ba 	.word	0x02ba02ba
  4036b4:	02ba02ba 	.word	0x02ba02ba
  4036b8:	02ba02ba 	.word	0x02ba02ba
  4036bc:	03d702ba 	.word	0x03d702ba
  4036c0:	03d703d7 	.word	0x03d703d7
  4036c4:	03d703d7 	.word	0x03d703d7
  4036c8:	03d703d7 	.word	0x03d703d7
  4036cc:	03d703d7 	.word	0x03d703d7
  4036d0:	02c903d7 	.word	0x02c903d7
  4036d4:	03d7038b 	.word	0x03d7038b
  4036d8:	03d7038b 	.word	0x03d7038b
  4036dc:	03d703d7 	.word	0x03d703d7
  4036e0:	036d03d7 	.word	0x036d03d7
  4036e4:	03d703d7 	.word	0x03d703d7
  4036e8:	03d70305 	.word	0x03d70305
  4036ec:	03d703d7 	.word	0x03d703d7
  4036f0:	03d703d7 	.word	0x03d703d7
  4036f4:	03d70323 	.word	0x03d70323
  4036f8:	033d03d7 	.word	0x033d03d7
  4036fc:	03d703d7 	.word	0x03d703d7
  403700:	03d703d7 	.word	0x03d703d7
  403704:	03d703d7 	.word	0x03d703d7
  403708:	03d703d7 	.word	0x03d703d7
  40370c:	03d703d7 	.word	0x03d703d7
  403710:	022c0358 	.word	0x022c0358
  403714:	038b038b 	.word	0x038b038b
  403718:	02fe038b 	.word	0x02fe038b
  40371c:	03d7022c 	.word	0x03d7022c
  403720:	02e603d7 	.word	0x02e603d7
  403724:	027e03d7 	.word	0x027e03d7
  403728:	03c001fb 	.word	0x03c001fb
  40372c:	03d70277 	.word	0x03d70277
  403730:	03d70292 	.word	0x03d70292
  403734:	03d7007a 	.word	0x03d7007a
  403738:	024a03d7 	.word	0x024a03d7
  40373c:	9808      	ldr	r0, [sp, #32]
  40373e:	9307      	str	r3, [sp, #28]
  403740:	4631      	mov	r1, r6
  403742:	aa23      	add	r2, sp, #140	; 0x8c
  403744:	f003 fbc8 	bl	406ed8 <__ssprint_r>
  403748:	b950      	cbnz	r0, 403760 <_svfprintf_r+0x18c>
  40374a:	463c      	mov	r4, r7
  40374c:	9b07      	ldr	r3, [sp, #28]
  40374e:	e783      	b.n	403658 <_svfprintf_r+0x84>
  403750:	9808      	ldr	r0, [sp, #32]
  403752:	4631      	mov	r1, r6
  403754:	aa23      	add	r2, sp, #140	; 0x8c
  403756:	f003 fbbf 	bl	406ed8 <__ssprint_r>
  40375a:	2800      	cmp	r0, #0
  40375c:	f000 8185 	beq.w	403a6a <_svfprintf_r+0x496>
  403760:	46b1      	mov	r9, r6
  403762:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  403766:	f013 0f40 	tst.w	r3, #64	; 0x40
  40376a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40376c:	bf18      	it	ne
  40376e:	f04f 33ff 	movne.w	r3, #4294967295
  403772:	4618      	mov	r0, r3
  403774:	b041      	add	sp, #260	; 0x104
  403776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40377a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40377c:	e76f      	b.n	40365e <_svfprintf_r+0x8a>
  40377e:	930a      	str	r3, [sp, #40]	; 0x28
  403780:	9b07      	ldr	r3, [sp, #28]
  403782:	0698      	lsls	r0, r3, #26
  403784:	f140 82ad 	bpl.w	403ce2 <_svfprintf_r+0x70e>
  403788:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40378a:	f103 0907 	add.w	r9, r3, #7
  40378e:	f029 0307 	bic.w	r3, r9, #7
  403792:	f103 0208 	add.w	r2, r3, #8
  403796:	e9d3 8900 	ldrd	r8, r9, [r3]
  40379a:	920e      	str	r2, [sp, #56]	; 0x38
  40379c:	2301      	movs	r3, #1
  40379e:	f04f 0c00 	mov.w	ip, #0
  4037a2:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4037a6:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  4037aa:	f1ba 0f00 	cmp.w	sl, #0
  4037ae:	db03      	blt.n	4037b8 <_svfprintf_r+0x1e4>
  4037b0:	9a07      	ldr	r2, [sp, #28]
  4037b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4037b6:	9207      	str	r2, [sp, #28]
  4037b8:	ea58 0209 	orrs.w	r2, r8, r9
  4037bc:	f040 834c 	bne.w	403e58 <_svfprintf_r+0x884>
  4037c0:	f1ba 0f00 	cmp.w	sl, #0
  4037c4:	f000 8451 	beq.w	40406a <_svfprintf_r+0xa96>
  4037c8:	2b01      	cmp	r3, #1
  4037ca:	f000 834f 	beq.w	403e6c <_svfprintf_r+0x898>
  4037ce:	2b02      	cmp	r3, #2
  4037d0:	f000 8490 	beq.w	4040f4 <_svfprintf_r+0xb20>
  4037d4:	4639      	mov	r1, r7
  4037d6:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  4037da:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  4037de:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  4037e2:	f008 0307 	and.w	r3, r8, #7
  4037e6:	4681      	mov	r9, r0
  4037e8:	4690      	mov	r8, r2
  4037ea:	3330      	adds	r3, #48	; 0x30
  4037ec:	ea58 0209 	orrs.w	r2, r8, r9
  4037f0:	f801 3d01 	strb.w	r3, [r1, #-1]!
  4037f4:	d1ef      	bne.n	4037d6 <_svfprintf_r+0x202>
  4037f6:	9a07      	ldr	r2, [sp, #28]
  4037f8:	9110      	str	r1, [sp, #64]	; 0x40
  4037fa:	07d2      	lsls	r2, r2, #31
  4037fc:	f100 8544 	bmi.w	404288 <_svfprintf_r+0xcb4>
  403800:	1a7b      	subs	r3, r7, r1
  403802:	930d      	str	r3, [sp, #52]	; 0x34
  403804:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403806:	4592      	cmp	sl, r2
  403808:	4653      	mov	r3, sl
  40380a:	bfb8      	it	lt
  40380c:	4613      	movlt	r3, r2
  40380e:	9309      	str	r3, [sp, #36]	; 0x24
  403810:	2300      	movs	r3, #0
  403812:	9312      	str	r3, [sp, #72]	; 0x48
  403814:	f1bc 0f00 	cmp.w	ip, #0
  403818:	d002      	beq.n	403820 <_svfprintf_r+0x24c>
  40381a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40381c:	3301      	adds	r3, #1
  40381e:	9309      	str	r3, [sp, #36]	; 0x24
  403820:	9b07      	ldr	r3, [sp, #28]
  403822:	f013 0302 	ands.w	r3, r3, #2
  403826:	930f      	str	r3, [sp, #60]	; 0x3c
  403828:	d002      	beq.n	403830 <_svfprintf_r+0x25c>
  40382a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40382c:	3302      	adds	r3, #2
  40382e:	9309      	str	r3, [sp, #36]	; 0x24
  403830:	9b07      	ldr	r3, [sp, #28]
  403832:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  403836:	f040 830c 	bne.w	403e52 <_svfprintf_r+0x87e>
  40383a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40383c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40383e:	ebc2 0803 	rsb	r8, r2, r3
  403842:	f1b8 0f00 	cmp.w	r8, #0
  403846:	f340 8304 	ble.w	403e52 <_svfprintf_r+0x87e>
  40384a:	f1b8 0f10 	cmp.w	r8, #16
  40384e:	9925      	ldr	r1, [sp, #148]	; 0x94
  403850:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403852:	f8df a544 	ldr.w	sl, [pc, #1348]	; 403d98 <_svfprintf_r+0x7c4>
  403856:	dd29      	ble.n	4038ac <_svfprintf_r+0x2d8>
  403858:	4653      	mov	r3, sl
  40385a:	f04f 0b10 	mov.w	fp, #16
  40385e:	46c2      	mov	sl, r8
  403860:	46a8      	mov	r8, r5
  403862:	461d      	mov	r5, r3
  403864:	e006      	b.n	403874 <_svfprintf_r+0x2a0>
  403866:	f1aa 0a10 	sub.w	sl, sl, #16
  40386a:	f1ba 0f10 	cmp.w	sl, #16
  40386e:	f104 0408 	add.w	r4, r4, #8
  403872:	dd17      	ble.n	4038a4 <_svfprintf_r+0x2d0>
  403874:	3201      	adds	r2, #1
  403876:	3110      	adds	r1, #16
  403878:	2a07      	cmp	r2, #7
  40387a:	9125      	str	r1, [sp, #148]	; 0x94
  40387c:	9224      	str	r2, [sp, #144]	; 0x90
  40387e:	e884 0820 	stmia.w	r4, {r5, fp}
  403882:	ddf0      	ble.n	403866 <_svfprintf_r+0x292>
  403884:	9808      	ldr	r0, [sp, #32]
  403886:	4631      	mov	r1, r6
  403888:	aa23      	add	r2, sp, #140	; 0x8c
  40388a:	f003 fb25 	bl	406ed8 <__ssprint_r>
  40388e:	2800      	cmp	r0, #0
  403890:	f47f af66 	bne.w	403760 <_svfprintf_r+0x18c>
  403894:	f1aa 0a10 	sub.w	sl, sl, #16
  403898:	f1ba 0f10 	cmp.w	sl, #16
  40389c:	9925      	ldr	r1, [sp, #148]	; 0x94
  40389e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4038a0:	463c      	mov	r4, r7
  4038a2:	dce7      	bgt.n	403874 <_svfprintf_r+0x2a0>
  4038a4:	462b      	mov	r3, r5
  4038a6:	4645      	mov	r5, r8
  4038a8:	46d0      	mov	r8, sl
  4038aa:	469a      	mov	sl, r3
  4038ac:	3201      	adds	r2, #1
  4038ae:	eb08 0b01 	add.w	fp, r8, r1
  4038b2:	2a07      	cmp	r2, #7
  4038b4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4038b8:	9224      	str	r2, [sp, #144]	; 0x90
  4038ba:	f8c4 a000 	str.w	sl, [r4]
  4038be:	f8c4 8004 	str.w	r8, [r4, #4]
  4038c2:	f300 847b 	bgt.w	4041bc <_svfprintf_r+0xbe8>
  4038c6:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4038ca:	3408      	adds	r4, #8
  4038cc:	f1bc 0f00 	cmp.w	ip, #0
  4038d0:	d00f      	beq.n	4038f2 <_svfprintf_r+0x31e>
  4038d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4038d4:	3301      	adds	r3, #1
  4038d6:	f10b 0b01 	add.w	fp, fp, #1
  4038da:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4038de:	2201      	movs	r2, #1
  4038e0:	2b07      	cmp	r3, #7
  4038e2:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4038e6:	9324      	str	r3, [sp, #144]	; 0x90
  4038e8:	e884 0006 	stmia.w	r4, {r1, r2}
  4038ec:	f300 83da 	bgt.w	4040a4 <_svfprintf_r+0xad0>
  4038f0:	3408      	adds	r4, #8
  4038f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4038f4:	b173      	cbz	r3, 403914 <_svfprintf_r+0x340>
  4038f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4038f8:	3301      	adds	r3, #1
  4038fa:	f10b 0b02 	add.w	fp, fp, #2
  4038fe:	a91c      	add	r1, sp, #112	; 0x70
  403900:	2202      	movs	r2, #2
  403902:	2b07      	cmp	r3, #7
  403904:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403908:	9324      	str	r3, [sp, #144]	; 0x90
  40390a:	e884 0006 	stmia.w	r4, {r1, r2}
  40390e:	f300 83d5 	bgt.w	4040bc <_svfprintf_r+0xae8>
  403912:	3408      	adds	r4, #8
  403914:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  403918:	f000 8311 	beq.w	403f3e <_svfprintf_r+0x96a>
  40391c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40391e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403920:	ebc2 0a03 	rsb	sl, r2, r3
  403924:	f1ba 0f00 	cmp.w	sl, #0
  403928:	dd3c      	ble.n	4039a4 <_svfprintf_r+0x3d0>
  40392a:	f1ba 0f10 	cmp.w	sl, #16
  40392e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403930:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 403d9c <_svfprintf_r+0x7c8>
  403934:	dd2b      	ble.n	40398e <_svfprintf_r+0x3ba>
  403936:	4649      	mov	r1, r9
  403938:	465b      	mov	r3, fp
  40393a:	46a9      	mov	r9, r5
  40393c:	f04f 0810 	mov.w	r8, #16
  403940:	f8dd b020 	ldr.w	fp, [sp, #32]
  403944:	460d      	mov	r5, r1
  403946:	e006      	b.n	403956 <_svfprintf_r+0x382>
  403948:	f1aa 0a10 	sub.w	sl, sl, #16
  40394c:	f1ba 0f10 	cmp.w	sl, #16
  403950:	f104 0408 	add.w	r4, r4, #8
  403954:	dd17      	ble.n	403986 <_svfprintf_r+0x3b2>
  403956:	3201      	adds	r2, #1
  403958:	3310      	adds	r3, #16
  40395a:	2a07      	cmp	r2, #7
  40395c:	9325      	str	r3, [sp, #148]	; 0x94
  40395e:	9224      	str	r2, [sp, #144]	; 0x90
  403960:	e884 0120 	stmia.w	r4, {r5, r8}
  403964:	ddf0      	ble.n	403948 <_svfprintf_r+0x374>
  403966:	4658      	mov	r0, fp
  403968:	4631      	mov	r1, r6
  40396a:	aa23      	add	r2, sp, #140	; 0x8c
  40396c:	f003 fab4 	bl	406ed8 <__ssprint_r>
  403970:	2800      	cmp	r0, #0
  403972:	f47f aef5 	bne.w	403760 <_svfprintf_r+0x18c>
  403976:	f1aa 0a10 	sub.w	sl, sl, #16
  40397a:	f1ba 0f10 	cmp.w	sl, #16
  40397e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403980:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403982:	463c      	mov	r4, r7
  403984:	dce7      	bgt.n	403956 <_svfprintf_r+0x382>
  403986:	469b      	mov	fp, r3
  403988:	462b      	mov	r3, r5
  40398a:	464d      	mov	r5, r9
  40398c:	4699      	mov	r9, r3
  40398e:	3201      	adds	r2, #1
  403990:	44d3      	add	fp, sl
  403992:	2a07      	cmp	r2, #7
  403994:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403998:	9224      	str	r2, [sp, #144]	; 0x90
  40399a:	e884 0600 	stmia.w	r4, {r9, sl}
  40399e:	f300 8375 	bgt.w	40408c <_svfprintf_r+0xab8>
  4039a2:	3408      	adds	r4, #8
  4039a4:	9b07      	ldr	r3, [sp, #28]
  4039a6:	05d9      	lsls	r1, r3, #23
  4039a8:	f100 826c 	bmi.w	403e84 <_svfprintf_r+0x8b0>
  4039ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039ae:	990d      	ldr	r1, [sp, #52]	; 0x34
  4039b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4039b2:	6022      	str	r2, [r4, #0]
  4039b4:	3301      	adds	r3, #1
  4039b6:	448b      	add	fp, r1
  4039b8:	2b07      	cmp	r3, #7
  4039ba:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4039be:	6061      	str	r1, [r4, #4]
  4039c0:	9324      	str	r3, [sp, #144]	; 0x90
  4039c2:	f300 8346 	bgt.w	404052 <_svfprintf_r+0xa7e>
  4039c6:	3408      	adds	r4, #8
  4039c8:	9b07      	ldr	r3, [sp, #28]
  4039ca:	075a      	lsls	r2, r3, #29
  4039cc:	d541      	bpl.n	403a52 <_svfprintf_r+0x47e>
  4039ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4039d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4039d2:	1a9d      	subs	r5, r3, r2
  4039d4:	2d00      	cmp	r5, #0
  4039d6:	dd3c      	ble.n	403a52 <_svfprintf_r+0x47e>
  4039d8:	2d10      	cmp	r5, #16
  4039da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039dc:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 403d98 <_svfprintf_r+0x7c4>
  4039e0:	dd23      	ble.n	403a2a <_svfprintf_r+0x456>
  4039e2:	f04f 0810 	mov.w	r8, #16
  4039e6:	465a      	mov	r2, fp
  4039e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
  4039ec:	e004      	b.n	4039f8 <_svfprintf_r+0x424>
  4039ee:	3d10      	subs	r5, #16
  4039f0:	2d10      	cmp	r5, #16
  4039f2:	f104 0408 	add.w	r4, r4, #8
  4039f6:	dd17      	ble.n	403a28 <_svfprintf_r+0x454>
  4039f8:	3301      	adds	r3, #1
  4039fa:	3210      	adds	r2, #16
  4039fc:	2b07      	cmp	r3, #7
  4039fe:	9225      	str	r2, [sp, #148]	; 0x94
  403a00:	9324      	str	r3, [sp, #144]	; 0x90
  403a02:	f8c4 a000 	str.w	sl, [r4]
  403a06:	f8c4 8004 	str.w	r8, [r4, #4]
  403a0a:	ddf0      	ble.n	4039ee <_svfprintf_r+0x41a>
  403a0c:	4648      	mov	r0, r9
  403a0e:	4631      	mov	r1, r6
  403a10:	aa23      	add	r2, sp, #140	; 0x8c
  403a12:	f003 fa61 	bl	406ed8 <__ssprint_r>
  403a16:	2800      	cmp	r0, #0
  403a18:	f47f aea2 	bne.w	403760 <_svfprintf_r+0x18c>
  403a1c:	3d10      	subs	r5, #16
  403a1e:	2d10      	cmp	r5, #16
  403a20:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a24:	463c      	mov	r4, r7
  403a26:	dce7      	bgt.n	4039f8 <_svfprintf_r+0x424>
  403a28:	4693      	mov	fp, r2
  403a2a:	3301      	adds	r3, #1
  403a2c:	44ab      	add	fp, r5
  403a2e:	2b07      	cmp	r3, #7
  403a30:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403a34:	9324      	str	r3, [sp, #144]	; 0x90
  403a36:	f8c4 a000 	str.w	sl, [r4]
  403a3a:	6065      	str	r5, [r4, #4]
  403a3c:	dd09      	ble.n	403a52 <_svfprintf_r+0x47e>
  403a3e:	9808      	ldr	r0, [sp, #32]
  403a40:	4631      	mov	r1, r6
  403a42:	aa23      	add	r2, sp, #140	; 0x8c
  403a44:	f003 fa48 	bl	406ed8 <__ssprint_r>
  403a48:	2800      	cmp	r0, #0
  403a4a:	f47f ae89 	bne.w	403760 <_svfprintf_r+0x18c>
  403a4e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403a52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a54:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403a56:	990c      	ldr	r1, [sp, #48]	; 0x30
  403a58:	428a      	cmp	r2, r1
  403a5a:	bfac      	ite	ge
  403a5c:	189b      	addge	r3, r3, r2
  403a5e:	185b      	addlt	r3, r3, r1
  403a60:	930b      	str	r3, [sp, #44]	; 0x2c
  403a62:	f1bb 0f00 	cmp.w	fp, #0
  403a66:	f47f ae73 	bne.w	403750 <_svfprintf_r+0x17c>
  403a6a:	2300      	movs	r3, #0
  403a6c:	9324      	str	r3, [sp, #144]	; 0x90
  403a6e:	463c      	mov	r4, r7
  403a70:	e5d5      	b.n	40361e <_svfprintf_r+0x4a>
  403a72:	4619      	mov	r1, r3
  403a74:	9807      	ldr	r0, [sp, #28]
  403a76:	781d      	ldrb	r5, [r3, #0]
  403a78:	f040 0004 	orr.w	r0, r0, #4
  403a7c:	9007      	str	r0, [sp, #28]
  403a7e:	e5fc      	b.n	40367a <_svfprintf_r+0xa6>
  403a80:	930a      	str	r3, [sp, #40]	; 0x28
  403a82:	9b07      	ldr	r3, [sp, #28]
  403a84:	f013 0320 	ands.w	r3, r3, #32
  403a88:	f000 810e 	beq.w	403ca8 <_svfprintf_r+0x6d4>
  403a8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403a8e:	f103 0907 	add.w	r9, r3, #7
  403a92:	f029 0307 	bic.w	r3, r9, #7
  403a96:	f103 0208 	add.w	r2, r3, #8
  403a9a:	e9d3 8900 	ldrd	r8, r9, [r3]
  403a9e:	920e      	str	r2, [sp, #56]	; 0x38
  403aa0:	2300      	movs	r3, #0
  403aa2:	e67c      	b.n	40379e <_svfprintf_r+0x1ca>
  403aa4:	781d      	ldrb	r5, [r3, #0]
  403aa6:	4619      	mov	r1, r3
  403aa8:	222b      	movs	r2, #43	; 0x2b
  403aaa:	e5e6      	b.n	40367a <_svfprintf_r+0xa6>
  403aac:	781d      	ldrb	r5, [r3, #0]
  403aae:	2d2a      	cmp	r5, #42	; 0x2a
  403ab0:	f103 0101 	add.w	r1, r3, #1
  403ab4:	f000 87ad 	beq.w	404a12 <_svfprintf_r+0x143e>
  403ab8:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  403abc:	2809      	cmp	r0, #9
  403abe:	460b      	mov	r3, r1
  403ac0:	f04f 0a00 	mov.w	sl, #0
  403ac4:	f63f adda 	bhi.w	40367c <_svfprintf_r+0xa8>
  403ac8:	f813 5b01 	ldrb.w	r5, [r3], #1
  403acc:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  403ad0:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  403ad4:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  403ad8:	2809      	cmp	r0, #9
  403ada:	d9f5      	bls.n	403ac8 <_svfprintf_r+0x4f4>
  403adc:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  403ae0:	e5cc      	b.n	40367c <_svfprintf_r+0xa8>
  403ae2:	930a      	str	r3, [sp, #40]	; 0x28
  403ae4:	9b07      	ldr	r3, [sp, #28]
  403ae6:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403aea:	069b      	lsls	r3, r3, #26
  403aec:	f140 80a1 	bpl.w	403c32 <_svfprintf_r+0x65e>
  403af0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403af2:	f103 0907 	add.w	r9, r3, #7
  403af6:	f029 0907 	bic.w	r9, r9, #7
  403afa:	e9d9 2300 	ldrd	r2, r3, [r9]
  403afe:	f109 0108 	add.w	r1, r9, #8
  403b02:	910e      	str	r1, [sp, #56]	; 0x38
  403b04:	4690      	mov	r8, r2
  403b06:	4699      	mov	r9, r3
  403b08:	2a00      	cmp	r2, #0
  403b0a:	f173 0300 	sbcs.w	r3, r3, #0
  403b0e:	f2c0 840b 	blt.w	404328 <_svfprintf_r+0xd54>
  403b12:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403b16:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  403b1a:	2301      	movs	r3, #1
  403b1c:	e645      	b.n	4037aa <_svfprintf_r+0x1d6>
  403b1e:	930a      	str	r3, [sp, #40]	; 0x28
  403b20:	4b9b      	ldr	r3, [pc, #620]	; (403d90 <_svfprintf_r+0x7bc>)
  403b22:	9316      	str	r3, [sp, #88]	; 0x58
  403b24:	9b07      	ldr	r3, [sp, #28]
  403b26:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403b2a:	069b      	lsls	r3, r3, #26
  403b2c:	f140 80f3 	bpl.w	403d16 <_svfprintf_r+0x742>
  403b30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b32:	f103 0907 	add.w	r9, r3, #7
  403b36:	f029 0307 	bic.w	r3, r9, #7
  403b3a:	e9d3 8900 	ldrd	r8, r9, [r3]
  403b3e:	f103 0208 	add.w	r2, r3, #8
  403b42:	920e      	str	r2, [sp, #56]	; 0x38
  403b44:	9b07      	ldr	r3, [sp, #28]
  403b46:	07d9      	lsls	r1, r3, #31
  403b48:	f140 80f5 	bpl.w	403d36 <_svfprintf_r+0x762>
  403b4c:	ea58 0309 	orrs.w	r3, r8, r9
  403b50:	f000 80f1 	beq.w	403d36 <_svfprintf_r+0x762>
  403b54:	9a07      	ldr	r2, [sp, #28]
  403b56:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  403b5a:	2330      	movs	r3, #48	; 0x30
  403b5c:	f042 0202 	orr.w	r2, r2, #2
  403b60:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  403b64:	9207      	str	r2, [sp, #28]
  403b66:	2302      	movs	r3, #2
  403b68:	e619      	b.n	40379e <_svfprintf_r+0x1ca>
  403b6a:	781d      	ldrb	r5, [r3, #0]
  403b6c:	4619      	mov	r1, r3
  403b6e:	2a00      	cmp	r2, #0
  403b70:	f47f ad83 	bne.w	40367a <_svfprintf_r+0xa6>
  403b74:	2220      	movs	r2, #32
  403b76:	e580      	b.n	40367a <_svfprintf_r+0xa6>
  403b78:	9907      	ldr	r1, [sp, #28]
  403b7a:	f041 0120 	orr.w	r1, r1, #32
  403b7e:	9107      	str	r1, [sp, #28]
  403b80:	781d      	ldrb	r5, [r3, #0]
  403b82:	4619      	mov	r1, r3
  403b84:	e579      	b.n	40367a <_svfprintf_r+0xa6>
  403b86:	930a      	str	r3, [sp, #40]	; 0x28
  403b88:	9b07      	ldr	r3, [sp, #28]
  403b8a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403b8e:	069a      	lsls	r2, r3, #26
  403b90:	f140 84a1 	bpl.w	4044d6 <_svfprintf_r+0xf02>
  403b94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403b98:	ea4f 79e1 	mov.w	r9, r1, asr #31
  403b9c:	6813      	ldr	r3, [r2, #0]
  403b9e:	4608      	mov	r0, r1
  403ba0:	4688      	mov	r8, r1
  403ba2:	3204      	adds	r2, #4
  403ba4:	4649      	mov	r1, r9
  403ba6:	920e      	str	r2, [sp, #56]	; 0x38
  403ba8:	e9c3 0100 	strd	r0, r1, [r3]
  403bac:	e537      	b.n	40361e <_svfprintf_r+0x4a>
  403bae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403bb0:	930a      	str	r3, [sp, #40]	; 0x28
  403bb2:	6813      	ldr	r3, [r2, #0]
  403bb4:	9310      	str	r3, [sp, #64]	; 0x40
  403bb6:	f04f 0b00 	mov.w	fp, #0
  403bba:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  403bbe:	f102 0904 	add.w	r9, r2, #4
  403bc2:	2b00      	cmp	r3, #0
  403bc4:	f000 863b 	beq.w	40483e <_svfprintf_r+0x126a>
  403bc8:	f1ba 0f00 	cmp.w	sl, #0
  403bcc:	9810      	ldr	r0, [sp, #64]	; 0x40
  403bce:	f2c0 85e9 	blt.w	4047a4 <_svfprintf_r+0x11d0>
  403bd2:	4659      	mov	r1, fp
  403bd4:	4652      	mov	r2, sl
  403bd6:	f002 fb0b 	bl	4061f0 <memchr>
  403bda:	2800      	cmp	r0, #0
  403bdc:	f000 866c 	beq.w	4048b8 <_svfprintf_r+0x12e4>
  403be0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403be2:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  403be6:	1ac3      	subs	r3, r0, r3
  403be8:	930d      	str	r3, [sp, #52]	; 0x34
  403bea:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  403bee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403bf2:	9309      	str	r3, [sp, #36]	; 0x24
  403bf4:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  403bf8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403bfc:	e60a      	b.n	403814 <_svfprintf_r+0x240>
  403bfe:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  403c02:	2100      	movs	r1, #0
  403c04:	f813 5b01 	ldrb.w	r5, [r3], #1
  403c08:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  403c0c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  403c10:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  403c14:	2809      	cmp	r0, #9
  403c16:	d9f5      	bls.n	403c04 <_svfprintf_r+0x630>
  403c18:	910c      	str	r1, [sp, #48]	; 0x30
  403c1a:	e52f      	b.n	40367c <_svfprintf_r+0xa8>
  403c1c:	930a      	str	r3, [sp, #40]	; 0x28
  403c1e:	9b07      	ldr	r3, [sp, #28]
  403c20:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403c24:	f043 0310 	orr.w	r3, r3, #16
  403c28:	9307      	str	r3, [sp, #28]
  403c2a:	9b07      	ldr	r3, [sp, #28]
  403c2c:	069b      	lsls	r3, r3, #26
  403c2e:	f53f af5f 	bmi.w	403af0 <_svfprintf_r+0x51c>
  403c32:	9b07      	ldr	r3, [sp, #28]
  403c34:	06d8      	lsls	r0, r3, #27
  403c36:	f100 8368 	bmi.w	40430a <_svfprintf_r+0xd36>
  403c3a:	9b07      	ldr	r3, [sp, #28]
  403c3c:	0659      	lsls	r1, r3, #25
  403c3e:	f140 8364 	bpl.w	40430a <_svfprintf_r+0xd36>
  403c42:	990e      	ldr	r1, [sp, #56]	; 0x38
  403c44:	f9b1 8000 	ldrsh.w	r8, [r1]
  403c48:	3104      	adds	r1, #4
  403c4a:	ea4f 79e8 	mov.w	r9, r8, asr #31
  403c4e:	4642      	mov	r2, r8
  403c50:	464b      	mov	r3, r9
  403c52:	910e      	str	r1, [sp, #56]	; 0x38
  403c54:	e758      	b.n	403b08 <_svfprintf_r+0x534>
  403c56:	781d      	ldrb	r5, [r3, #0]
  403c58:	9907      	ldr	r1, [sp, #28]
  403c5a:	2d6c      	cmp	r5, #108	; 0x6c
  403c5c:	f000 84cb 	beq.w	4045f6 <_svfprintf_r+0x1022>
  403c60:	f041 0110 	orr.w	r1, r1, #16
  403c64:	9107      	str	r1, [sp, #28]
  403c66:	4619      	mov	r1, r3
  403c68:	e507      	b.n	40367a <_svfprintf_r+0xa6>
  403c6a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403c6c:	6829      	ldr	r1, [r5, #0]
  403c6e:	910c      	str	r1, [sp, #48]	; 0x30
  403c70:	4608      	mov	r0, r1
  403c72:	2800      	cmp	r0, #0
  403c74:	4629      	mov	r1, r5
  403c76:	f101 0104 	add.w	r1, r1, #4
  403c7a:	f2c0 84b5 	blt.w	4045e8 <_svfprintf_r+0x1014>
  403c7e:	910e      	str	r1, [sp, #56]	; 0x38
  403c80:	781d      	ldrb	r5, [r3, #0]
  403c82:	4619      	mov	r1, r3
  403c84:	e4f9      	b.n	40367a <_svfprintf_r+0xa6>
  403c86:	9907      	ldr	r1, [sp, #28]
  403c88:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  403c8c:	9107      	str	r1, [sp, #28]
  403c8e:	781d      	ldrb	r5, [r3, #0]
  403c90:	4619      	mov	r1, r3
  403c92:	e4f2      	b.n	40367a <_svfprintf_r+0xa6>
  403c94:	930a      	str	r3, [sp, #40]	; 0x28
  403c96:	9b07      	ldr	r3, [sp, #28]
  403c98:	f043 0310 	orr.w	r3, r3, #16
  403c9c:	9307      	str	r3, [sp, #28]
  403c9e:	9b07      	ldr	r3, [sp, #28]
  403ca0:	f013 0320 	ands.w	r3, r3, #32
  403ca4:	f47f aef2 	bne.w	403a8c <_svfprintf_r+0x4b8>
  403ca8:	9a07      	ldr	r2, [sp, #28]
  403caa:	f012 0210 	ands.w	r2, r2, #16
  403cae:	f040 8319 	bne.w	4042e4 <_svfprintf_r+0xd10>
  403cb2:	9b07      	ldr	r3, [sp, #28]
  403cb4:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  403cb8:	f000 8314 	beq.w	4042e4 <_svfprintf_r+0xd10>
  403cbc:	990e      	ldr	r1, [sp, #56]	; 0x38
  403cbe:	4613      	mov	r3, r2
  403cc0:	460a      	mov	r2, r1
  403cc2:	3204      	adds	r2, #4
  403cc4:	f8b1 8000 	ldrh.w	r8, [r1]
  403cc8:	920e      	str	r2, [sp, #56]	; 0x38
  403cca:	f04f 0900 	mov.w	r9, #0
  403cce:	e566      	b.n	40379e <_svfprintf_r+0x1ca>
  403cd0:	930a      	str	r3, [sp, #40]	; 0x28
  403cd2:	9b07      	ldr	r3, [sp, #28]
  403cd4:	f043 0310 	orr.w	r3, r3, #16
  403cd8:	9307      	str	r3, [sp, #28]
  403cda:	9b07      	ldr	r3, [sp, #28]
  403cdc:	0698      	lsls	r0, r3, #26
  403cde:	f53f ad53 	bmi.w	403788 <_svfprintf_r+0x1b4>
  403ce2:	9b07      	ldr	r3, [sp, #28]
  403ce4:	06d9      	lsls	r1, r3, #27
  403ce6:	f100 8306 	bmi.w	4042f6 <_svfprintf_r+0xd22>
  403cea:	9b07      	ldr	r3, [sp, #28]
  403cec:	065a      	lsls	r2, r3, #25
  403cee:	f140 8302 	bpl.w	4042f6 <_svfprintf_r+0xd22>
  403cf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403cf4:	f8b2 8000 	ldrh.w	r8, [r2]
  403cf8:	3204      	adds	r2, #4
  403cfa:	f04f 0900 	mov.w	r9, #0
  403cfe:	2301      	movs	r3, #1
  403d00:	920e      	str	r2, [sp, #56]	; 0x38
  403d02:	e54c      	b.n	40379e <_svfprintf_r+0x1ca>
  403d04:	930a      	str	r3, [sp, #40]	; 0x28
  403d06:	4b23      	ldr	r3, [pc, #140]	; (403d94 <_svfprintf_r+0x7c0>)
  403d08:	9316      	str	r3, [sp, #88]	; 0x58
  403d0a:	9b07      	ldr	r3, [sp, #28]
  403d0c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403d10:	069b      	lsls	r3, r3, #26
  403d12:	f53f af0d 	bmi.w	403b30 <_svfprintf_r+0x55c>
  403d16:	9b07      	ldr	r3, [sp, #28]
  403d18:	06d8      	lsls	r0, r3, #27
  403d1a:	f140 83cd 	bpl.w	4044b8 <_svfprintf_r+0xee4>
  403d1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403d20:	4613      	mov	r3, r2
  403d22:	681b      	ldr	r3, [r3, #0]
  403d24:	4698      	mov	r8, r3
  403d26:	9b07      	ldr	r3, [sp, #28]
  403d28:	3204      	adds	r2, #4
  403d2a:	07d9      	lsls	r1, r3, #31
  403d2c:	920e      	str	r2, [sp, #56]	; 0x38
  403d2e:	f04f 0900 	mov.w	r9, #0
  403d32:	f53f af0b 	bmi.w	403b4c <_svfprintf_r+0x578>
  403d36:	2302      	movs	r3, #2
  403d38:	e531      	b.n	40379e <_svfprintf_r+0x1ca>
  403d3a:	990e      	ldr	r1, [sp, #56]	; 0x38
  403d3c:	930a      	str	r3, [sp, #40]	; 0x28
  403d3e:	680a      	ldr	r2, [r1, #0]
  403d40:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  403d44:	2300      	movs	r3, #0
  403d46:	2201      	movs	r2, #1
  403d48:	3104      	adds	r1, #4
  403d4a:	469c      	mov	ip, r3
  403d4c:	9209      	str	r2, [sp, #36]	; 0x24
  403d4e:	910e      	str	r1, [sp, #56]	; 0x38
  403d50:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403d54:	ab26      	add	r3, sp, #152	; 0x98
  403d56:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  403d5a:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  403d5e:	920d      	str	r2, [sp, #52]	; 0x34
  403d60:	9310      	str	r3, [sp, #64]	; 0x40
  403d62:	e55d      	b.n	403820 <_svfprintf_r+0x24c>
  403d64:	9907      	ldr	r1, [sp, #28]
  403d66:	f041 0108 	orr.w	r1, r1, #8
  403d6a:	9107      	str	r1, [sp, #28]
  403d6c:	781d      	ldrb	r5, [r3, #0]
  403d6e:	4619      	mov	r1, r3
  403d70:	e483      	b.n	40367a <_svfprintf_r+0xa6>
  403d72:	9907      	ldr	r1, [sp, #28]
  403d74:	f041 0101 	orr.w	r1, r1, #1
  403d78:	9107      	str	r1, [sp, #28]
  403d7a:	781d      	ldrb	r5, [r3, #0]
  403d7c:	4619      	mov	r1, r3
  403d7e:	e47c      	b.n	40367a <_svfprintf_r+0xa6>
  403d80:	9907      	ldr	r1, [sp, #28]
  403d82:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  403d86:	9107      	str	r1, [sp, #28]
  403d88:	781d      	ldrb	r5, [r3, #0]
  403d8a:	4619      	mov	r1, r3
  403d8c:	e475      	b.n	40367a <_svfprintf_r+0xa6>
  403d8e:	bf00      	nop
  403d90:	00408024 	.word	0x00408024
  403d94:	00408010 	.word	0x00408010
  403d98:	00407ff0 	.word	0x00407ff0
  403d9c:	00407fe0 	.word	0x00407fe0
  403da0:	930a      	str	r3, [sp, #40]	; 0x28
  403da2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403da4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403da8:	f103 0907 	add.w	r9, r3, #7
  403dac:	f029 0307 	bic.w	r3, r9, #7
  403db0:	f103 0208 	add.w	r2, r3, #8
  403db4:	920e      	str	r2, [sp, #56]	; 0x38
  403db6:	681a      	ldr	r2, [r3, #0]
  403db8:	9214      	str	r2, [sp, #80]	; 0x50
  403dba:	685b      	ldr	r3, [r3, #4]
  403dbc:	9315      	str	r3, [sp, #84]	; 0x54
  403dbe:	9915      	ldr	r1, [sp, #84]	; 0x54
  403dc0:	9814      	ldr	r0, [sp, #80]	; 0x50
  403dc2:	f003 f84b 	bl	406e5c <__fpclassifyd>
  403dc6:	2801      	cmp	r0, #1
  403dc8:	46d3      	mov	fp, sl
  403dca:	9814      	ldr	r0, [sp, #80]	; 0x50
  403dcc:	9915      	ldr	r1, [sp, #84]	; 0x54
  403dce:	f040 8359 	bne.w	404484 <_svfprintf_r+0xeb0>
  403dd2:	2200      	movs	r2, #0
  403dd4:	2300      	movs	r3, #0
  403dd6:	f7ff fa9b 	bl	403310 <__aeabi_dcmplt>
  403dda:	2800      	cmp	r0, #0
  403ddc:	f040 8564 	bne.w	4048a8 <_svfprintf_r+0x12d4>
  403de0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403de4:	9b07      	ldr	r3, [sp, #28]
  403de6:	4abe      	ldr	r2, [pc, #760]	; (4040e0 <_svfprintf_r+0xb0c>)
  403de8:	f8df e300 	ldr.w	lr, [pc, #768]	; 4040ec <_svfprintf_r+0xb18>
  403dec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403df0:	9307      	str	r3, [sp, #28]
  403df2:	4613      	mov	r3, r2
  403df4:	2103      	movs	r1, #3
  403df6:	2000      	movs	r0, #0
  403df8:	2d47      	cmp	r5, #71	; 0x47
  403dfa:	bfd8      	it	le
  403dfc:	4673      	movle	r3, lr
  403dfe:	9109      	str	r1, [sp, #36]	; 0x24
  403e00:	9011      	str	r0, [sp, #68]	; 0x44
  403e02:	9310      	str	r3, [sp, #64]	; 0x40
  403e04:	910d      	str	r1, [sp, #52]	; 0x34
  403e06:	9012      	str	r0, [sp, #72]	; 0x48
  403e08:	e504      	b.n	403814 <_svfprintf_r+0x240>
  403e0a:	980e      	ldr	r0, [sp, #56]	; 0x38
  403e0c:	9907      	ldr	r1, [sp, #28]
  403e0e:	930a      	str	r3, [sp, #40]	; 0x28
  403e10:	2230      	movs	r2, #48	; 0x30
  403e12:	6803      	ldr	r3, [r0, #0]
  403e14:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  403e18:	4602      	mov	r2, r0
  403e1a:	2578      	movs	r5, #120	; 0x78
  403e1c:	f041 0102 	orr.w	r1, r1, #2
  403e20:	3204      	adds	r2, #4
  403e22:	4698      	mov	r8, r3
  403e24:	4baf      	ldr	r3, [pc, #700]	; (4040e4 <_svfprintf_r+0xb10>)
  403e26:	9316      	str	r3, [sp, #88]	; 0x58
  403e28:	9107      	str	r1, [sp, #28]
  403e2a:	920e      	str	r2, [sp, #56]	; 0x38
  403e2c:	f04f 0900 	mov.w	r9, #0
  403e30:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  403e34:	2302      	movs	r3, #2
  403e36:	e4b2      	b.n	40379e <_svfprintf_r+0x1ca>
  403e38:	930a      	str	r3, [sp, #40]	; 0x28
  403e3a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403e3e:	2d00      	cmp	r5, #0
  403e40:	f000 83c6 	beq.w	4045d0 <_svfprintf_r+0xffc>
  403e44:	2300      	movs	r3, #0
  403e46:	2201      	movs	r2, #1
  403e48:	469c      	mov	ip, r3
  403e4a:	9209      	str	r2, [sp, #36]	; 0x24
  403e4c:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  403e50:	e77e      	b.n	403d50 <_svfprintf_r+0x77c>
  403e52:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403e56:	e539      	b.n	4038cc <_svfprintf_r+0x2f8>
  403e58:	2b01      	cmp	r3, #1
  403e5a:	f47f acb8 	bne.w	4037ce <_svfprintf_r+0x1fa>
  403e5e:	f1b9 0f00 	cmp.w	r9, #0
  403e62:	bf08      	it	eq
  403e64:	f1b8 0f0a 	cmpeq.w	r8, #10
  403e68:	f080 821c 	bcs.w	4042a4 <_svfprintf_r+0xcd0>
  403e6c:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  403e70:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403e74:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  403e78:	ebcb 0307 	rsb	r3, fp, r7
  403e7c:	930d      	str	r3, [sp, #52]	; 0x34
  403e7e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  403e82:	e4bf      	b.n	403804 <_svfprintf_r+0x230>
  403e84:	2d65      	cmp	r5, #101	; 0x65
  403e86:	f340 80a0 	ble.w	403fca <_svfprintf_r+0x9f6>
  403e8a:	9814      	ldr	r0, [sp, #80]	; 0x50
  403e8c:	9915      	ldr	r1, [sp, #84]	; 0x54
  403e8e:	2200      	movs	r2, #0
  403e90:	2300      	movs	r3, #0
  403e92:	f7ff fa33 	bl	4032fc <__aeabi_dcmpeq>
  403e96:	2800      	cmp	r0, #0
  403e98:	f000 8145 	beq.w	404126 <_svfprintf_r+0xb52>
  403e9c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e9e:	4a92      	ldr	r2, [pc, #584]	; (4040e8 <_svfprintf_r+0xb14>)
  403ea0:	6022      	str	r2, [r4, #0]
  403ea2:	3301      	adds	r3, #1
  403ea4:	f10b 0b01 	add.w	fp, fp, #1
  403ea8:	2201      	movs	r2, #1
  403eaa:	2b07      	cmp	r3, #7
  403eac:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403eb0:	9324      	str	r3, [sp, #144]	; 0x90
  403eb2:	6062      	str	r2, [r4, #4]
  403eb4:	f300 8334 	bgt.w	404520 <_svfprintf_r+0xf4c>
  403eb8:	3408      	adds	r4, #8
  403eba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403ebc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403ebe:	4293      	cmp	r3, r2
  403ec0:	db03      	blt.n	403eca <_svfprintf_r+0x8f6>
  403ec2:	9b07      	ldr	r3, [sp, #28]
  403ec4:	07da      	lsls	r2, r3, #31
  403ec6:	f57f ad7f 	bpl.w	4039c8 <_svfprintf_r+0x3f4>
  403eca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ecc:	9918      	ldr	r1, [sp, #96]	; 0x60
  403ece:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  403ed0:	6022      	str	r2, [r4, #0]
  403ed2:	3301      	adds	r3, #1
  403ed4:	448b      	add	fp, r1
  403ed6:	2b07      	cmp	r3, #7
  403ed8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403edc:	6061      	str	r1, [r4, #4]
  403ede:	9324      	str	r3, [sp, #144]	; 0x90
  403ee0:	f300 8390 	bgt.w	404604 <_svfprintf_r+0x1030>
  403ee4:	3408      	adds	r4, #8
  403ee6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ee8:	1e5d      	subs	r5, r3, #1
  403eea:	2d00      	cmp	r5, #0
  403eec:	f77f ad6c 	ble.w	4039c8 <_svfprintf_r+0x3f4>
  403ef0:	2d10      	cmp	r5, #16
  403ef2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ef4:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 4040f0 <_svfprintf_r+0xb1c>
  403ef8:	f340 81ba 	ble.w	404270 <_svfprintf_r+0xc9c>
  403efc:	f04f 0810 	mov.w	r8, #16
  403f00:	465a      	mov	r2, fp
  403f02:	f8dd a020 	ldr.w	sl, [sp, #32]
  403f06:	e004      	b.n	403f12 <_svfprintf_r+0x93e>
  403f08:	3408      	adds	r4, #8
  403f0a:	3d10      	subs	r5, #16
  403f0c:	2d10      	cmp	r5, #16
  403f0e:	f340 81ae 	ble.w	40426e <_svfprintf_r+0xc9a>
  403f12:	3301      	adds	r3, #1
  403f14:	3210      	adds	r2, #16
  403f16:	2b07      	cmp	r3, #7
  403f18:	9225      	str	r2, [sp, #148]	; 0x94
  403f1a:	9324      	str	r3, [sp, #144]	; 0x90
  403f1c:	f8c4 9000 	str.w	r9, [r4]
  403f20:	f8c4 8004 	str.w	r8, [r4, #4]
  403f24:	ddf0      	ble.n	403f08 <_svfprintf_r+0x934>
  403f26:	4650      	mov	r0, sl
  403f28:	4631      	mov	r1, r6
  403f2a:	aa23      	add	r2, sp, #140	; 0x8c
  403f2c:	f002 ffd4 	bl	406ed8 <__ssprint_r>
  403f30:	2800      	cmp	r0, #0
  403f32:	f47f ac15 	bne.w	403760 <_svfprintf_r+0x18c>
  403f36:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403f38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f3a:	463c      	mov	r4, r7
  403f3c:	e7e5      	b.n	403f0a <_svfprintf_r+0x936>
  403f3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f40:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403f42:	ebc2 0a03 	rsb	sl, r2, r3
  403f46:	f1ba 0f00 	cmp.w	sl, #0
  403f4a:	f77f ace7 	ble.w	40391c <_svfprintf_r+0x348>
  403f4e:	f1ba 0f10 	cmp.w	sl, #16
  403f52:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403f54:	f8df 9198 	ldr.w	r9, [pc, #408]	; 4040f0 <_svfprintf_r+0xb1c>
  403f58:	dd2b      	ble.n	403fb2 <_svfprintf_r+0x9de>
  403f5a:	4649      	mov	r1, r9
  403f5c:	465b      	mov	r3, fp
  403f5e:	46a9      	mov	r9, r5
  403f60:	f04f 0810 	mov.w	r8, #16
  403f64:	f8dd b020 	ldr.w	fp, [sp, #32]
  403f68:	460d      	mov	r5, r1
  403f6a:	e006      	b.n	403f7a <_svfprintf_r+0x9a6>
  403f6c:	f1aa 0a10 	sub.w	sl, sl, #16
  403f70:	f1ba 0f10 	cmp.w	sl, #16
  403f74:	f104 0408 	add.w	r4, r4, #8
  403f78:	dd17      	ble.n	403faa <_svfprintf_r+0x9d6>
  403f7a:	3201      	adds	r2, #1
  403f7c:	3310      	adds	r3, #16
  403f7e:	2a07      	cmp	r2, #7
  403f80:	9325      	str	r3, [sp, #148]	; 0x94
  403f82:	9224      	str	r2, [sp, #144]	; 0x90
  403f84:	e884 0120 	stmia.w	r4, {r5, r8}
  403f88:	ddf0      	ble.n	403f6c <_svfprintf_r+0x998>
  403f8a:	4658      	mov	r0, fp
  403f8c:	4631      	mov	r1, r6
  403f8e:	aa23      	add	r2, sp, #140	; 0x8c
  403f90:	f002 ffa2 	bl	406ed8 <__ssprint_r>
  403f94:	2800      	cmp	r0, #0
  403f96:	f47f abe3 	bne.w	403760 <_svfprintf_r+0x18c>
  403f9a:	f1aa 0a10 	sub.w	sl, sl, #16
  403f9e:	f1ba 0f10 	cmp.w	sl, #16
  403fa2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403fa4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403fa6:	463c      	mov	r4, r7
  403fa8:	dce7      	bgt.n	403f7a <_svfprintf_r+0x9a6>
  403faa:	469b      	mov	fp, r3
  403fac:	462b      	mov	r3, r5
  403fae:	464d      	mov	r5, r9
  403fb0:	4699      	mov	r9, r3
  403fb2:	3201      	adds	r2, #1
  403fb4:	44d3      	add	fp, sl
  403fb6:	2a07      	cmp	r2, #7
  403fb8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403fbc:	9224      	str	r2, [sp, #144]	; 0x90
  403fbe:	e884 0600 	stmia.w	r4, {r9, sl}
  403fc2:	f300 8252 	bgt.w	40446a <_svfprintf_r+0xe96>
  403fc6:	3408      	adds	r4, #8
  403fc8:	e4a8      	b.n	40391c <_svfprintf_r+0x348>
  403fca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403fcc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403fce:	2b01      	cmp	r3, #1
  403fd0:	f340 8220 	ble.w	404414 <_svfprintf_r+0xe40>
  403fd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403fd6:	6023      	str	r3, [r4, #0]
  403fd8:	3501      	adds	r5, #1
  403fda:	f10b 0301 	add.w	r3, fp, #1
  403fde:	2201      	movs	r2, #1
  403fe0:	2d07      	cmp	r5, #7
  403fe2:	9325      	str	r3, [sp, #148]	; 0x94
  403fe4:	9524      	str	r5, [sp, #144]	; 0x90
  403fe6:	6062      	str	r2, [r4, #4]
  403fe8:	f300 8226 	bgt.w	404438 <_svfprintf_r+0xe64>
  403fec:	3408      	adds	r4, #8
  403fee:	9918      	ldr	r1, [sp, #96]	; 0x60
  403ff0:	6061      	str	r1, [r4, #4]
  403ff2:	3501      	adds	r5, #1
  403ff4:	eb03 0b01 	add.w	fp, r3, r1
  403ff8:	2d07      	cmp	r5, #7
  403ffa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403ffc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404000:	9524      	str	r5, [sp, #144]	; 0x90
  404002:	6023      	str	r3, [r4, #0]
  404004:	f300 8224 	bgt.w	404450 <_svfprintf_r+0xe7c>
  404008:	3408      	adds	r4, #8
  40400a:	2300      	movs	r3, #0
  40400c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40400e:	9915      	ldr	r1, [sp, #84]	; 0x54
  404010:	2200      	movs	r2, #0
  404012:	f7ff f973 	bl	4032fc <__aeabi_dcmpeq>
  404016:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404018:	2800      	cmp	r0, #0
  40401a:	f040 80de 	bne.w	4041da <_svfprintf_r+0xc06>
  40401e:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404020:	3b01      	subs	r3, #1
  404022:	3501      	adds	r5, #1
  404024:	3201      	adds	r2, #1
  404026:	449b      	add	fp, r3
  404028:	2d07      	cmp	r5, #7
  40402a:	9524      	str	r5, [sp, #144]	; 0x90
  40402c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404030:	6022      	str	r2, [r4, #0]
  404032:	6063      	str	r3, [r4, #4]
  404034:	f300 810e 	bgt.w	404254 <_svfprintf_r+0xc80>
  404038:	3408      	adds	r4, #8
  40403a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40403c:	6062      	str	r2, [r4, #4]
  40403e:	3501      	adds	r5, #1
  404040:	4493      	add	fp, r2
  404042:	ab1f      	add	r3, sp, #124	; 0x7c
  404044:	2d07      	cmp	r5, #7
  404046:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40404a:	9524      	str	r5, [sp, #144]	; 0x90
  40404c:	6023      	str	r3, [r4, #0]
  40404e:	f77f acba 	ble.w	4039c6 <_svfprintf_r+0x3f2>
  404052:	9808      	ldr	r0, [sp, #32]
  404054:	4631      	mov	r1, r6
  404056:	aa23      	add	r2, sp, #140	; 0x8c
  404058:	f002 ff3e 	bl	406ed8 <__ssprint_r>
  40405c:	2800      	cmp	r0, #0
  40405e:	f47f ab7f 	bne.w	403760 <_svfprintf_r+0x18c>
  404062:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404066:	463c      	mov	r4, r7
  404068:	e4ae      	b.n	4039c8 <_svfprintf_r+0x3f4>
  40406a:	2b00      	cmp	r3, #0
  40406c:	d132      	bne.n	4040d4 <_svfprintf_r+0xb00>
  40406e:	9b07      	ldr	r3, [sp, #28]
  404070:	07d8      	lsls	r0, r3, #31
  404072:	d52f      	bpl.n	4040d4 <_svfprintf_r+0xb00>
  404074:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  404078:	2330      	movs	r3, #48	; 0x30
  40407a:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40407e:	ebcb 0307 	rsb	r3, fp, r7
  404082:	930d      	str	r3, [sp, #52]	; 0x34
  404084:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  404088:	f7ff bbbc 	b.w	403804 <_svfprintf_r+0x230>
  40408c:	9808      	ldr	r0, [sp, #32]
  40408e:	4631      	mov	r1, r6
  404090:	aa23      	add	r2, sp, #140	; 0x8c
  404092:	f002 ff21 	bl	406ed8 <__ssprint_r>
  404096:	2800      	cmp	r0, #0
  404098:	f47f ab62 	bne.w	403760 <_svfprintf_r+0x18c>
  40409c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4040a0:	463c      	mov	r4, r7
  4040a2:	e47f      	b.n	4039a4 <_svfprintf_r+0x3d0>
  4040a4:	9808      	ldr	r0, [sp, #32]
  4040a6:	4631      	mov	r1, r6
  4040a8:	aa23      	add	r2, sp, #140	; 0x8c
  4040aa:	f002 ff15 	bl	406ed8 <__ssprint_r>
  4040ae:	2800      	cmp	r0, #0
  4040b0:	f47f ab56 	bne.w	403760 <_svfprintf_r+0x18c>
  4040b4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4040b8:	463c      	mov	r4, r7
  4040ba:	e41a      	b.n	4038f2 <_svfprintf_r+0x31e>
  4040bc:	9808      	ldr	r0, [sp, #32]
  4040be:	4631      	mov	r1, r6
  4040c0:	aa23      	add	r2, sp, #140	; 0x8c
  4040c2:	f002 ff09 	bl	406ed8 <__ssprint_r>
  4040c6:	2800      	cmp	r0, #0
  4040c8:	f47f ab4a 	bne.w	403760 <_svfprintf_r+0x18c>
  4040cc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4040d0:	463c      	mov	r4, r7
  4040d2:	e41f      	b.n	403914 <_svfprintf_r+0x340>
  4040d4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4040d8:	9710      	str	r7, [sp, #64]	; 0x40
  4040da:	f7ff bb93 	b.w	403804 <_svfprintf_r+0x230>
  4040de:	bf00      	nop
  4040e0:	00408004 	.word	0x00408004
  4040e4:	00408024 	.word	0x00408024
  4040e8:	00408040 	.word	0x00408040
  4040ec:	00408000 	.word	0x00408000
  4040f0:	00407fe0 	.word	0x00407fe0
  4040f4:	9816      	ldr	r0, [sp, #88]	; 0x58
  4040f6:	46bb      	mov	fp, r7
  4040f8:	ea4f 1318 	mov.w	r3, r8, lsr #4
  4040fc:	f008 010f 	and.w	r1, r8, #15
  404100:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  404104:	ea4f 1219 	mov.w	r2, r9, lsr #4
  404108:	4698      	mov	r8, r3
  40410a:	4691      	mov	r9, r2
  40410c:	5c43      	ldrb	r3, [r0, r1]
  40410e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404112:	ea58 0309 	orrs.w	r3, r8, r9
  404116:	d1ef      	bne.n	4040f8 <_svfprintf_r+0xb24>
  404118:	465b      	mov	r3, fp
  40411a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40411e:	1afb      	subs	r3, r7, r3
  404120:	930d      	str	r3, [sp, #52]	; 0x34
  404122:	f7ff bb6f 	b.w	403804 <_svfprintf_r+0x230>
  404126:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404128:	2d00      	cmp	r5, #0
  40412a:	f340 8205 	ble.w	404538 <_svfprintf_r+0xf64>
  40412e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404130:	9912      	ldr	r1, [sp, #72]	; 0x48
  404132:	428a      	cmp	r2, r1
  404134:	4613      	mov	r3, r2
  404136:	bfa8      	it	ge
  404138:	460b      	movge	r3, r1
  40413a:	461d      	mov	r5, r3
  40413c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40413e:	2d00      	cmp	r5, #0
  404140:	eb01 0a02 	add.w	sl, r1, r2
  404144:	dd0b      	ble.n	40415e <_svfprintf_r+0xb8a>
  404146:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404148:	6021      	str	r1, [r4, #0]
  40414a:	3301      	adds	r3, #1
  40414c:	44ab      	add	fp, r5
  40414e:	2b07      	cmp	r3, #7
  404150:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404154:	6065      	str	r5, [r4, #4]
  404156:	9324      	str	r3, [sp, #144]	; 0x90
  404158:	f300 834d 	bgt.w	4047f6 <_svfprintf_r+0x1222>
  40415c:	3408      	adds	r4, #8
  40415e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404160:	2d00      	cmp	r5, #0
  404162:	bfa8      	it	ge
  404164:	1b5b      	subge	r3, r3, r5
  404166:	2b00      	cmp	r3, #0
  404168:	461d      	mov	r5, r3
  40416a:	f340 80f5 	ble.w	404358 <_svfprintf_r+0xd84>
  40416e:	2d10      	cmp	r5, #16
  404170:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404172:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 404768 <_svfprintf_r+0x1194>
  404176:	f340 81c6 	ble.w	404506 <_svfprintf_r+0xf32>
  40417a:	465a      	mov	r2, fp
  40417c:	f04f 0810 	mov.w	r8, #16
  404180:	f8dd b020 	ldr.w	fp, [sp, #32]
  404184:	e004      	b.n	404190 <_svfprintf_r+0xbbc>
  404186:	3408      	adds	r4, #8
  404188:	3d10      	subs	r5, #16
  40418a:	2d10      	cmp	r5, #16
  40418c:	f340 81ba 	ble.w	404504 <_svfprintf_r+0xf30>
  404190:	3301      	adds	r3, #1
  404192:	3210      	adds	r2, #16
  404194:	2b07      	cmp	r3, #7
  404196:	9225      	str	r2, [sp, #148]	; 0x94
  404198:	9324      	str	r3, [sp, #144]	; 0x90
  40419a:	f8c4 9000 	str.w	r9, [r4]
  40419e:	f8c4 8004 	str.w	r8, [r4, #4]
  4041a2:	ddf0      	ble.n	404186 <_svfprintf_r+0xbb2>
  4041a4:	4658      	mov	r0, fp
  4041a6:	4631      	mov	r1, r6
  4041a8:	aa23      	add	r2, sp, #140	; 0x8c
  4041aa:	f002 fe95 	bl	406ed8 <__ssprint_r>
  4041ae:	2800      	cmp	r0, #0
  4041b0:	f47f aad6 	bne.w	403760 <_svfprintf_r+0x18c>
  4041b4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4041b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041b8:	463c      	mov	r4, r7
  4041ba:	e7e5      	b.n	404188 <_svfprintf_r+0xbb4>
  4041bc:	9808      	ldr	r0, [sp, #32]
  4041be:	4631      	mov	r1, r6
  4041c0:	aa23      	add	r2, sp, #140	; 0x8c
  4041c2:	f002 fe89 	bl	406ed8 <__ssprint_r>
  4041c6:	2800      	cmp	r0, #0
  4041c8:	f47f aaca 	bne.w	403760 <_svfprintf_r+0x18c>
  4041cc:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4041d0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4041d4:	463c      	mov	r4, r7
  4041d6:	f7ff bb79 	b.w	4038cc <_svfprintf_r+0x2f8>
  4041da:	f103 38ff 	add.w	r8, r3, #4294967295
  4041de:	f1b8 0f00 	cmp.w	r8, #0
  4041e2:	f77f af2a 	ble.w	40403a <_svfprintf_r+0xa66>
  4041e6:	f1b8 0f10 	cmp.w	r8, #16
  4041ea:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 404768 <_svfprintf_r+0x1194>
  4041ee:	dd25      	ble.n	40423c <_svfprintf_r+0xc68>
  4041f0:	465b      	mov	r3, fp
  4041f2:	f04f 0a10 	mov.w	sl, #16
  4041f6:	f8dd b020 	ldr.w	fp, [sp, #32]
  4041fa:	e006      	b.n	40420a <_svfprintf_r+0xc36>
  4041fc:	f1a8 0810 	sub.w	r8, r8, #16
  404200:	f1b8 0f10 	cmp.w	r8, #16
  404204:	f104 0408 	add.w	r4, r4, #8
  404208:	dd17      	ble.n	40423a <_svfprintf_r+0xc66>
  40420a:	3501      	adds	r5, #1
  40420c:	3310      	adds	r3, #16
  40420e:	2d07      	cmp	r5, #7
  404210:	9325      	str	r3, [sp, #148]	; 0x94
  404212:	9524      	str	r5, [sp, #144]	; 0x90
  404214:	e884 0600 	stmia.w	r4, {r9, sl}
  404218:	ddf0      	ble.n	4041fc <_svfprintf_r+0xc28>
  40421a:	4658      	mov	r0, fp
  40421c:	4631      	mov	r1, r6
  40421e:	aa23      	add	r2, sp, #140	; 0x8c
  404220:	f002 fe5a 	bl	406ed8 <__ssprint_r>
  404224:	2800      	cmp	r0, #0
  404226:	f47f aa9b 	bne.w	403760 <_svfprintf_r+0x18c>
  40422a:	f1a8 0810 	sub.w	r8, r8, #16
  40422e:	f1b8 0f10 	cmp.w	r8, #16
  404232:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404234:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404236:	463c      	mov	r4, r7
  404238:	dce7      	bgt.n	40420a <_svfprintf_r+0xc36>
  40423a:	469b      	mov	fp, r3
  40423c:	3501      	adds	r5, #1
  40423e:	44c3      	add	fp, r8
  404240:	2d07      	cmp	r5, #7
  404242:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404246:	9524      	str	r5, [sp, #144]	; 0x90
  404248:	f8c4 9000 	str.w	r9, [r4]
  40424c:	f8c4 8004 	str.w	r8, [r4, #4]
  404250:	f77f aef2 	ble.w	404038 <_svfprintf_r+0xa64>
  404254:	9808      	ldr	r0, [sp, #32]
  404256:	4631      	mov	r1, r6
  404258:	aa23      	add	r2, sp, #140	; 0x8c
  40425a:	f002 fe3d 	bl	406ed8 <__ssprint_r>
  40425e:	2800      	cmp	r0, #0
  404260:	f47f aa7e 	bne.w	403760 <_svfprintf_r+0x18c>
  404264:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404268:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40426a:	463c      	mov	r4, r7
  40426c:	e6e5      	b.n	40403a <_svfprintf_r+0xa66>
  40426e:	4693      	mov	fp, r2
  404270:	3301      	adds	r3, #1
  404272:	44ab      	add	fp, r5
  404274:	2b07      	cmp	r3, #7
  404276:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40427a:	9324      	str	r3, [sp, #144]	; 0x90
  40427c:	f8c4 9000 	str.w	r9, [r4]
  404280:	6065      	str	r5, [r4, #4]
  404282:	f77f aba0 	ble.w	4039c6 <_svfprintf_r+0x3f2>
  404286:	e6e4      	b.n	404052 <_svfprintf_r+0xa7e>
  404288:	2b30      	cmp	r3, #48	; 0x30
  40428a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40428c:	f43f af47 	beq.w	40411e <_svfprintf_r+0xb4a>
  404290:	3b01      	subs	r3, #1
  404292:	461a      	mov	r2, r3
  404294:	9310      	str	r3, [sp, #64]	; 0x40
  404296:	1aba      	subs	r2, r7, r2
  404298:	2330      	movs	r3, #48	; 0x30
  40429a:	920d      	str	r2, [sp, #52]	; 0x34
  40429c:	f801 3c01 	strb.w	r3, [r1, #-1]
  4042a0:	f7ff bab0 	b.w	403804 <_svfprintf_r+0x230>
  4042a4:	46bb      	mov	fp, r7
  4042a6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4042aa:	4640      	mov	r0, r8
  4042ac:	4649      	mov	r1, r9
  4042ae:	220a      	movs	r2, #10
  4042b0:	2300      	movs	r3, #0
  4042b2:	f002 ff15 	bl	4070e0 <__aeabi_uldivmod>
  4042b6:	3230      	adds	r2, #48	; 0x30
  4042b8:	4640      	mov	r0, r8
  4042ba:	4649      	mov	r1, r9
  4042bc:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4042c0:	2300      	movs	r3, #0
  4042c2:	220a      	movs	r2, #10
  4042c4:	f002 ff0c 	bl	4070e0 <__aeabi_uldivmod>
  4042c8:	4680      	mov	r8, r0
  4042ca:	4689      	mov	r9, r1
  4042cc:	ea58 0309 	orrs.w	r3, r8, r9
  4042d0:	d1eb      	bne.n	4042aa <_svfprintf_r+0xcd6>
  4042d2:	465b      	mov	r3, fp
  4042d4:	1afb      	subs	r3, r7, r3
  4042d6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4042da:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4042de:	930d      	str	r3, [sp, #52]	; 0x34
  4042e0:	f7ff ba90 	b.w	403804 <_svfprintf_r+0x230>
  4042e4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4042e6:	680a      	ldr	r2, [r1, #0]
  4042e8:	3104      	adds	r1, #4
  4042ea:	910e      	str	r1, [sp, #56]	; 0x38
  4042ec:	4690      	mov	r8, r2
  4042ee:	f04f 0900 	mov.w	r9, #0
  4042f2:	f7ff ba54 	b.w	40379e <_svfprintf_r+0x1ca>
  4042f6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4042f8:	680a      	ldr	r2, [r1, #0]
  4042fa:	3104      	adds	r1, #4
  4042fc:	2301      	movs	r3, #1
  4042fe:	910e      	str	r1, [sp, #56]	; 0x38
  404300:	4690      	mov	r8, r2
  404302:	f04f 0900 	mov.w	r9, #0
  404306:	f7ff ba4a 	b.w	40379e <_svfprintf_r+0x1ca>
  40430a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40430c:	6813      	ldr	r3, [r2, #0]
  40430e:	4698      	mov	r8, r3
  404310:	ea4f 79e3 	mov.w	r9, r3, asr #31
  404314:	4613      	mov	r3, r2
  404316:	3304      	adds	r3, #4
  404318:	4642      	mov	r2, r8
  40431a:	930e      	str	r3, [sp, #56]	; 0x38
  40431c:	2a00      	cmp	r2, #0
  40431e:	464b      	mov	r3, r9
  404320:	f173 0300 	sbcs.w	r3, r3, #0
  404324:	f6bf abf5 	bge.w	403b12 <_svfprintf_r+0x53e>
  404328:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40432c:	f1d8 0800 	rsbs	r8, r8, #0
  404330:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  404334:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  404338:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40433c:	2301      	movs	r3, #1
  40433e:	f7ff ba34 	b.w	4037aa <_svfprintf_r+0x1d6>
  404342:	9808      	ldr	r0, [sp, #32]
  404344:	4631      	mov	r1, r6
  404346:	aa23      	add	r2, sp, #140	; 0x8c
  404348:	f002 fdc6 	bl	406ed8 <__ssprint_r>
  40434c:	2800      	cmp	r0, #0
  40434e:	f47f aa07 	bne.w	403760 <_svfprintf_r+0x18c>
  404352:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404356:	463c      	mov	r4, r7
  404358:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40435a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40435c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40435e:	440a      	add	r2, r1
  404360:	4690      	mov	r8, r2
  404362:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404364:	4293      	cmp	r3, r2
  404366:	db46      	blt.n	4043f6 <_svfprintf_r+0xe22>
  404368:	9a07      	ldr	r2, [sp, #28]
  40436a:	07d0      	lsls	r0, r2, #31
  40436c:	d443      	bmi.n	4043f6 <_svfprintf_r+0xe22>
  40436e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404370:	ebc8 050a 	rsb	r5, r8, sl
  404374:	1ad3      	subs	r3, r2, r3
  404376:	429d      	cmp	r5, r3
  404378:	bfa8      	it	ge
  40437a:	461d      	movge	r5, r3
  40437c:	2d00      	cmp	r5, #0
  40437e:	dd0c      	ble.n	40439a <_svfprintf_r+0xdc6>
  404380:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404382:	f8c4 8000 	str.w	r8, [r4]
  404386:	3201      	adds	r2, #1
  404388:	44ab      	add	fp, r5
  40438a:	2a07      	cmp	r2, #7
  40438c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404390:	6065      	str	r5, [r4, #4]
  404392:	9224      	str	r2, [sp, #144]	; 0x90
  404394:	f300 8267 	bgt.w	404866 <_svfprintf_r+0x1292>
  404398:	3408      	adds	r4, #8
  40439a:	2d00      	cmp	r5, #0
  40439c:	bfac      	ite	ge
  40439e:	1b5d      	subge	r5, r3, r5
  4043a0:	461d      	movlt	r5, r3
  4043a2:	2d00      	cmp	r5, #0
  4043a4:	f77f ab10 	ble.w	4039c8 <_svfprintf_r+0x3f4>
  4043a8:	2d10      	cmp	r5, #16
  4043aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043ac:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 404768 <_svfprintf_r+0x1194>
  4043b0:	f77f af5e 	ble.w	404270 <_svfprintf_r+0xc9c>
  4043b4:	f04f 0810 	mov.w	r8, #16
  4043b8:	465a      	mov	r2, fp
  4043ba:	f8dd a020 	ldr.w	sl, [sp, #32]
  4043be:	e004      	b.n	4043ca <_svfprintf_r+0xdf6>
  4043c0:	3408      	adds	r4, #8
  4043c2:	3d10      	subs	r5, #16
  4043c4:	2d10      	cmp	r5, #16
  4043c6:	f77f af52 	ble.w	40426e <_svfprintf_r+0xc9a>
  4043ca:	3301      	adds	r3, #1
  4043cc:	3210      	adds	r2, #16
  4043ce:	2b07      	cmp	r3, #7
  4043d0:	9225      	str	r2, [sp, #148]	; 0x94
  4043d2:	9324      	str	r3, [sp, #144]	; 0x90
  4043d4:	f8c4 9000 	str.w	r9, [r4]
  4043d8:	f8c4 8004 	str.w	r8, [r4, #4]
  4043dc:	ddf0      	ble.n	4043c0 <_svfprintf_r+0xdec>
  4043de:	4650      	mov	r0, sl
  4043e0:	4631      	mov	r1, r6
  4043e2:	aa23      	add	r2, sp, #140	; 0x8c
  4043e4:	f002 fd78 	bl	406ed8 <__ssprint_r>
  4043e8:	2800      	cmp	r0, #0
  4043ea:	f47f a9b9 	bne.w	403760 <_svfprintf_r+0x18c>
  4043ee:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4043f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043f2:	463c      	mov	r4, r7
  4043f4:	e7e5      	b.n	4043c2 <_svfprintf_r+0xdee>
  4043f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4043f8:	9818      	ldr	r0, [sp, #96]	; 0x60
  4043fa:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4043fc:	6021      	str	r1, [r4, #0]
  4043fe:	3201      	adds	r2, #1
  404400:	4483      	add	fp, r0
  404402:	2a07      	cmp	r2, #7
  404404:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404408:	6060      	str	r0, [r4, #4]
  40440a:	9224      	str	r2, [sp, #144]	; 0x90
  40440c:	f300 820a 	bgt.w	404824 <_svfprintf_r+0x1250>
  404410:	3408      	adds	r4, #8
  404412:	e7ac      	b.n	40436e <_svfprintf_r+0xd9a>
  404414:	9b07      	ldr	r3, [sp, #28]
  404416:	07d9      	lsls	r1, r3, #31
  404418:	f53f addc 	bmi.w	403fd4 <_svfprintf_r+0xa00>
  40441c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40441e:	6023      	str	r3, [r4, #0]
  404420:	3501      	adds	r5, #1
  404422:	f10b 0b01 	add.w	fp, fp, #1
  404426:	2301      	movs	r3, #1
  404428:	2d07      	cmp	r5, #7
  40442a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40442e:	9524      	str	r5, [sp, #144]	; 0x90
  404430:	6063      	str	r3, [r4, #4]
  404432:	f77f ae01 	ble.w	404038 <_svfprintf_r+0xa64>
  404436:	e70d      	b.n	404254 <_svfprintf_r+0xc80>
  404438:	9808      	ldr	r0, [sp, #32]
  40443a:	4631      	mov	r1, r6
  40443c:	aa23      	add	r2, sp, #140	; 0x8c
  40443e:	f002 fd4b 	bl	406ed8 <__ssprint_r>
  404442:	2800      	cmp	r0, #0
  404444:	f47f a98c 	bne.w	403760 <_svfprintf_r+0x18c>
  404448:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40444a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40444c:	463c      	mov	r4, r7
  40444e:	e5ce      	b.n	403fee <_svfprintf_r+0xa1a>
  404450:	9808      	ldr	r0, [sp, #32]
  404452:	4631      	mov	r1, r6
  404454:	aa23      	add	r2, sp, #140	; 0x8c
  404456:	f002 fd3f 	bl	406ed8 <__ssprint_r>
  40445a:	2800      	cmp	r0, #0
  40445c:	f47f a980 	bne.w	403760 <_svfprintf_r+0x18c>
  404460:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404464:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404466:	463c      	mov	r4, r7
  404468:	e5cf      	b.n	40400a <_svfprintf_r+0xa36>
  40446a:	9808      	ldr	r0, [sp, #32]
  40446c:	4631      	mov	r1, r6
  40446e:	aa23      	add	r2, sp, #140	; 0x8c
  404470:	f002 fd32 	bl	406ed8 <__ssprint_r>
  404474:	2800      	cmp	r0, #0
  404476:	f47f a973 	bne.w	403760 <_svfprintf_r+0x18c>
  40447a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40447e:	463c      	mov	r4, r7
  404480:	f7ff ba4c 	b.w	40391c <_svfprintf_r+0x348>
  404484:	f002 fcea 	bl	406e5c <__fpclassifyd>
  404488:	2800      	cmp	r0, #0
  40448a:	f040 80c7 	bne.w	40461c <_svfprintf_r+0x1048>
  40448e:	4686      	mov	lr, r0
  404490:	4ab2      	ldr	r2, [pc, #712]	; (40475c <_svfprintf_r+0x1188>)
  404492:	4bb3      	ldr	r3, [pc, #716]	; (404760 <_svfprintf_r+0x118c>)
  404494:	9011      	str	r0, [sp, #68]	; 0x44
  404496:	9807      	ldr	r0, [sp, #28]
  404498:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40449c:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  4044a0:	2103      	movs	r1, #3
  4044a2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  4044a6:	2d47      	cmp	r5, #71	; 0x47
  4044a8:	bfd8      	it	le
  4044aa:	461a      	movle	r2, r3
  4044ac:	9109      	str	r1, [sp, #36]	; 0x24
  4044ae:	9007      	str	r0, [sp, #28]
  4044b0:	9210      	str	r2, [sp, #64]	; 0x40
  4044b2:	910d      	str	r1, [sp, #52]	; 0x34
  4044b4:	f7ff b9ae 	b.w	403814 <_svfprintf_r+0x240>
  4044b8:	9b07      	ldr	r3, [sp, #28]
  4044ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4044bc:	f013 0f40 	tst.w	r3, #64	; 0x40
  4044c0:	4613      	mov	r3, r2
  4044c2:	f43f ac2e 	beq.w	403d22 <_svfprintf_r+0x74e>
  4044c6:	3304      	adds	r3, #4
  4044c8:	f8b2 8000 	ldrh.w	r8, [r2]
  4044cc:	930e      	str	r3, [sp, #56]	; 0x38
  4044ce:	f04f 0900 	mov.w	r9, #0
  4044d2:	f7ff bb37 	b.w	403b44 <_svfprintf_r+0x570>
  4044d6:	9b07      	ldr	r3, [sp, #28]
  4044d8:	06db      	lsls	r3, r3, #27
  4044da:	d40b      	bmi.n	4044f4 <_svfprintf_r+0xf20>
  4044dc:	9b07      	ldr	r3, [sp, #28]
  4044de:	065d      	lsls	r5, r3, #25
  4044e0:	d508      	bpl.n	4044f4 <_svfprintf_r+0xf20>
  4044e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4044e4:	6813      	ldr	r3, [r2, #0]
  4044e6:	3204      	adds	r2, #4
  4044e8:	920e      	str	r2, [sp, #56]	; 0x38
  4044ea:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4044ee:	801a      	strh	r2, [r3, #0]
  4044f0:	f7ff b895 	b.w	40361e <_svfprintf_r+0x4a>
  4044f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4044f6:	6813      	ldr	r3, [r2, #0]
  4044f8:	3204      	adds	r2, #4
  4044fa:	920e      	str	r2, [sp, #56]	; 0x38
  4044fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4044fe:	601a      	str	r2, [r3, #0]
  404500:	f7ff b88d 	b.w	40361e <_svfprintf_r+0x4a>
  404504:	4693      	mov	fp, r2
  404506:	3301      	adds	r3, #1
  404508:	44ab      	add	fp, r5
  40450a:	2b07      	cmp	r3, #7
  40450c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404510:	9324      	str	r3, [sp, #144]	; 0x90
  404512:	f8c4 9000 	str.w	r9, [r4]
  404516:	6065      	str	r5, [r4, #4]
  404518:	f73f af13 	bgt.w	404342 <_svfprintf_r+0xd6e>
  40451c:	3408      	adds	r4, #8
  40451e:	e71b      	b.n	404358 <_svfprintf_r+0xd84>
  404520:	9808      	ldr	r0, [sp, #32]
  404522:	4631      	mov	r1, r6
  404524:	aa23      	add	r2, sp, #140	; 0x8c
  404526:	f002 fcd7 	bl	406ed8 <__ssprint_r>
  40452a:	2800      	cmp	r0, #0
  40452c:	f47f a918 	bne.w	403760 <_svfprintf_r+0x18c>
  404530:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404534:	463c      	mov	r4, r7
  404536:	e4c0      	b.n	403eba <_svfprintf_r+0x8e6>
  404538:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40453a:	4a8a      	ldr	r2, [pc, #552]	; (404764 <_svfprintf_r+0x1190>)
  40453c:	6022      	str	r2, [r4, #0]
  40453e:	3301      	adds	r3, #1
  404540:	f10b 0b01 	add.w	fp, fp, #1
  404544:	2201      	movs	r2, #1
  404546:	2b07      	cmp	r3, #7
  404548:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40454c:	9324      	str	r3, [sp, #144]	; 0x90
  40454e:	6062      	str	r2, [r4, #4]
  404550:	f300 80f4 	bgt.w	40473c <_svfprintf_r+0x1168>
  404554:	3408      	adds	r4, #8
  404556:	b92d      	cbnz	r5, 404564 <_svfprintf_r+0xf90>
  404558:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40455a:	b91b      	cbnz	r3, 404564 <_svfprintf_r+0xf90>
  40455c:	9b07      	ldr	r3, [sp, #28]
  40455e:	07db      	lsls	r3, r3, #31
  404560:	f57f aa32 	bpl.w	4039c8 <_svfprintf_r+0x3f4>
  404564:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404566:	9818      	ldr	r0, [sp, #96]	; 0x60
  404568:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40456a:	6022      	str	r2, [r4, #0]
  40456c:	3301      	adds	r3, #1
  40456e:	eb0b 0100 	add.w	r1, fp, r0
  404572:	2b07      	cmp	r3, #7
  404574:	9125      	str	r1, [sp, #148]	; 0x94
  404576:	6060      	str	r0, [r4, #4]
  404578:	9324      	str	r3, [sp, #144]	; 0x90
  40457a:	f300 81f3 	bgt.w	404964 <_svfprintf_r+0x1390>
  40457e:	f104 0208 	add.w	r2, r4, #8
  404582:	426d      	negs	r5, r5
  404584:	2d00      	cmp	r5, #0
  404586:	f340 80fc 	ble.w	404782 <_svfprintf_r+0x11ae>
  40458a:	2d10      	cmp	r5, #16
  40458c:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 404768 <_svfprintf_r+0x1194>
  404590:	f340 813d 	ble.w	40480e <_svfprintf_r+0x123a>
  404594:	2410      	movs	r4, #16
  404596:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40459a:	e004      	b.n	4045a6 <_svfprintf_r+0xfd2>
  40459c:	3208      	adds	r2, #8
  40459e:	3d10      	subs	r5, #16
  4045a0:	2d10      	cmp	r5, #16
  4045a2:	f340 8134 	ble.w	40480e <_svfprintf_r+0x123a>
  4045a6:	3301      	adds	r3, #1
  4045a8:	3110      	adds	r1, #16
  4045aa:	2b07      	cmp	r3, #7
  4045ac:	9125      	str	r1, [sp, #148]	; 0x94
  4045ae:	9324      	str	r3, [sp, #144]	; 0x90
  4045b0:	f8c2 9000 	str.w	r9, [r2]
  4045b4:	6054      	str	r4, [r2, #4]
  4045b6:	ddf1      	ble.n	40459c <_svfprintf_r+0xfc8>
  4045b8:	4640      	mov	r0, r8
  4045ba:	4631      	mov	r1, r6
  4045bc:	aa23      	add	r2, sp, #140	; 0x8c
  4045be:	f002 fc8b 	bl	406ed8 <__ssprint_r>
  4045c2:	2800      	cmp	r0, #0
  4045c4:	f47f a8cc 	bne.w	403760 <_svfprintf_r+0x18c>
  4045c8:	9925      	ldr	r1, [sp, #148]	; 0x94
  4045ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045cc:	463a      	mov	r2, r7
  4045ce:	e7e6      	b.n	40459e <_svfprintf_r+0xfca>
  4045d0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4045d2:	46b1      	mov	r9, r6
  4045d4:	2b00      	cmp	r3, #0
  4045d6:	f43f a8c4 	beq.w	403762 <_svfprintf_r+0x18e>
  4045da:	9808      	ldr	r0, [sp, #32]
  4045dc:	4631      	mov	r1, r6
  4045de:	aa23      	add	r2, sp, #140	; 0x8c
  4045e0:	f002 fc7a 	bl	406ed8 <__ssprint_r>
  4045e4:	f7ff b8bd 	b.w	403762 <_svfprintf_r+0x18e>
  4045e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045ea:	910e      	str	r1, [sp, #56]	; 0x38
  4045ec:	4240      	negs	r0, r0
  4045ee:	900c      	str	r0, [sp, #48]	; 0x30
  4045f0:	4619      	mov	r1, r3
  4045f2:	f7ff ba3f 	b.w	403a74 <_svfprintf_r+0x4a0>
  4045f6:	f041 0120 	orr.w	r1, r1, #32
  4045fa:	9107      	str	r1, [sp, #28]
  4045fc:	785d      	ldrb	r5, [r3, #1]
  4045fe:	1c59      	adds	r1, r3, #1
  404600:	f7ff b83b 	b.w	40367a <_svfprintf_r+0xa6>
  404604:	9808      	ldr	r0, [sp, #32]
  404606:	4631      	mov	r1, r6
  404608:	aa23      	add	r2, sp, #140	; 0x8c
  40460a:	f002 fc65 	bl	406ed8 <__ssprint_r>
  40460e:	2800      	cmp	r0, #0
  404610:	f47f a8a6 	bne.w	403760 <_svfprintf_r+0x18c>
  404614:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404618:	463c      	mov	r4, r7
  40461a:	e464      	b.n	403ee6 <_svfprintf_r+0x912>
  40461c:	f025 0320 	bic.w	r3, r5, #32
  404620:	f1ba 3fff 	cmp.w	sl, #4294967295
  404624:	930d      	str	r3, [sp, #52]	; 0x34
  404626:	f000 8096 	beq.w	404756 <_svfprintf_r+0x1182>
  40462a:	2b47      	cmp	r3, #71	; 0x47
  40462c:	d105      	bne.n	40463a <_svfprintf_r+0x1066>
  40462e:	f1ba 0f00 	cmp.w	sl, #0
  404632:	bf14      	ite	ne
  404634:	46d3      	movne	fp, sl
  404636:	f04f 0b01 	moveq.w	fp, #1
  40463a:	9b07      	ldr	r3, [sp, #28]
  40463c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  404640:	9311      	str	r3, [sp, #68]	; 0x44
  404642:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404644:	f1b3 0a00 	subs.w	sl, r3, #0
  404648:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40464a:	9309      	str	r3, [sp, #36]	; 0x24
  40464c:	bfbb      	ittet	lt
  40464e:	4653      	movlt	r3, sl
  404650:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  404654:	2300      	movge	r3, #0
  404656:	232d      	movlt	r3, #45	; 0x2d
  404658:	2d66      	cmp	r5, #102	; 0x66
  40465a:	930f      	str	r3, [sp, #60]	; 0x3c
  40465c:	f000 80ac 	beq.w	4047b8 <_svfprintf_r+0x11e4>
  404660:	2d46      	cmp	r5, #70	; 0x46
  404662:	f000 80a9 	beq.w	4047b8 <_svfprintf_r+0x11e4>
  404666:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404668:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40466a:	2b45      	cmp	r3, #69	; 0x45
  40466c:	bf0c      	ite	eq
  40466e:	f10b 0901 	addeq.w	r9, fp, #1
  404672:	46d9      	movne	r9, fp
  404674:	2002      	movs	r0, #2
  404676:	a91d      	add	r1, sp, #116	; 0x74
  404678:	e88d 0201 	stmia.w	sp, {r0, r9}
  40467c:	9102      	str	r1, [sp, #8]
  40467e:	a81e      	add	r0, sp, #120	; 0x78
  404680:	a921      	add	r1, sp, #132	; 0x84
  404682:	9003      	str	r0, [sp, #12]
  404684:	4653      	mov	r3, sl
  404686:	9104      	str	r1, [sp, #16]
  404688:	9808      	ldr	r0, [sp, #32]
  40468a:	f000 fa95 	bl	404bb8 <_dtoa_r>
  40468e:	2d67      	cmp	r5, #103	; 0x67
  404690:	9010      	str	r0, [sp, #64]	; 0x40
  404692:	d002      	beq.n	40469a <_svfprintf_r+0x10c6>
  404694:	2d47      	cmp	r5, #71	; 0x47
  404696:	f040 809f 	bne.w	4047d8 <_svfprintf_r+0x1204>
  40469a:	9b07      	ldr	r3, [sp, #28]
  40469c:	07db      	lsls	r3, r3, #31
  40469e:	f140 8189 	bpl.w	4049b4 <_svfprintf_r+0x13e0>
  4046a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4046a4:	eb03 0809 	add.w	r8, r3, r9
  4046a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4046aa:	4651      	mov	r1, sl
  4046ac:	2200      	movs	r2, #0
  4046ae:	2300      	movs	r3, #0
  4046b0:	f7fe fe24 	bl	4032fc <__aeabi_dcmpeq>
  4046b4:	2800      	cmp	r0, #0
  4046b6:	f040 80fd 	bne.w	4048b4 <_svfprintf_r+0x12e0>
  4046ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4046bc:	4598      	cmp	r8, r3
  4046be:	d906      	bls.n	4046ce <_svfprintf_r+0x10fa>
  4046c0:	2130      	movs	r1, #48	; 0x30
  4046c2:	1c5a      	adds	r2, r3, #1
  4046c4:	9221      	str	r2, [sp, #132]	; 0x84
  4046c6:	7019      	strb	r1, [r3, #0]
  4046c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4046ca:	4598      	cmp	r8, r3
  4046cc:	d8f9      	bhi.n	4046c2 <_svfprintf_r+0x10ee>
  4046ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4046d0:	1a9b      	subs	r3, r3, r2
  4046d2:	9313      	str	r3, [sp, #76]	; 0x4c
  4046d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4046d6:	2b47      	cmp	r3, #71	; 0x47
  4046d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4046da:	f000 80de 	beq.w	40489a <_svfprintf_r+0x12c6>
  4046de:	2d65      	cmp	r5, #101	; 0x65
  4046e0:	f340 80f8 	ble.w	4048d4 <_svfprintf_r+0x1300>
  4046e4:	2d66      	cmp	r5, #102	; 0x66
  4046e6:	9312      	str	r3, [sp, #72]	; 0x48
  4046e8:	f000 8157 	beq.w	40499a <_svfprintf_r+0x13c6>
  4046ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4046ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4046f0:	4293      	cmp	r3, r2
  4046f2:	f300 8144 	bgt.w	40497e <_svfprintf_r+0x13aa>
  4046f6:	9b07      	ldr	r3, [sp, #28]
  4046f8:	07d9      	lsls	r1, r3, #31
  4046fa:	f100 8173 	bmi.w	4049e4 <_svfprintf_r+0x1410>
  4046fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404702:	920d      	str	r2, [sp, #52]	; 0x34
  404704:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404706:	2a00      	cmp	r2, #0
  404708:	f040 80bc 	bne.w	404884 <_svfprintf_r+0x12b0>
  40470c:	9309      	str	r3, [sp, #36]	; 0x24
  40470e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404710:	9307      	str	r3, [sp, #28]
  404712:	9211      	str	r2, [sp, #68]	; 0x44
  404714:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404718:	f7ff b87c 	b.w	403814 <_svfprintf_r+0x240>
  40471c:	9808      	ldr	r0, [sp, #32]
  40471e:	2140      	movs	r1, #64	; 0x40
  404720:	f001 fad4 	bl	405ccc <_malloc_r>
  404724:	f8c9 0000 	str.w	r0, [r9]
  404728:	f8c9 0010 	str.w	r0, [r9, #16]
  40472c:	2800      	cmp	r0, #0
  40472e:	f000 818c 	beq.w	404a4a <_svfprintf_r+0x1476>
  404732:	2340      	movs	r3, #64	; 0x40
  404734:	f8c9 3014 	str.w	r3, [r9, #20]
  404738:	f7fe bf64 	b.w	403604 <_svfprintf_r+0x30>
  40473c:	9808      	ldr	r0, [sp, #32]
  40473e:	4631      	mov	r1, r6
  404740:	aa23      	add	r2, sp, #140	; 0x8c
  404742:	f002 fbc9 	bl	406ed8 <__ssprint_r>
  404746:	2800      	cmp	r0, #0
  404748:	f47f a80a 	bne.w	403760 <_svfprintf_r+0x18c>
  40474c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40474e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404752:	463c      	mov	r4, r7
  404754:	e6ff      	b.n	404556 <_svfprintf_r+0xf82>
  404756:	f04f 0b06 	mov.w	fp, #6
  40475a:	e76e      	b.n	40463a <_svfprintf_r+0x1066>
  40475c:	0040800c 	.word	0x0040800c
  404760:	00408008 	.word	0x00408008
  404764:	00408040 	.word	0x00408040
  404768:	00407fe0 	.word	0x00407fe0
  40476c:	9808      	ldr	r0, [sp, #32]
  40476e:	4631      	mov	r1, r6
  404770:	aa23      	add	r2, sp, #140	; 0x8c
  404772:	f002 fbb1 	bl	406ed8 <__ssprint_r>
  404776:	2800      	cmp	r0, #0
  404778:	f47e aff2 	bne.w	403760 <_svfprintf_r+0x18c>
  40477c:	9925      	ldr	r1, [sp, #148]	; 0x94
  40477e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404780:	463a      	mov	r2, r7
  404782:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  404784:	6054      	str	r4, [r2, #4]
  404786:	3301      	adds	r3, #1
  404788:	eb01 0b04 	add.w	fp, r1, r4
  40478c:	2b07      	cmp	r3, #7
  40478e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404790:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404794:	9324      	str	r3, [sp, #144]	; 0x90
  404796:	6011      	str	r1, [r2, #0]
  404798:	f73f ac5b 	bgt.w	404052 <_svfprintf_r+0xa7e>
  40479c:	f102 0408 	add.w	r4, r2, #8
  4047a0:	f7ff b912 	b.w	4039c8 <_svfprintf_r+0x3f4>
  4047a4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  4047a8:	f7fe fee6 	bl	403578 <strlen>
  4047ac:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4047b0:	900d      	str	r0, [sp, #52]	; 0x34
  4047b2:	4603      	mov	r3, r0
  4047b4:	f7ff ba1b 	b.w	403bee <_svfprintf_r+0x61a>
  4047b8:	2003      	movs	r0, #3
  4047ba:	a91d      	add	r1, sp, #116	; 0x74
  4047bc:	e88d 0801 	stmia.w	sp, {r0, fp}
  4047c0:	9102      	str	r1, [sp, #8]
  4047c2:	a81e      	add	r0, sp, #120	; 0x78
  4047c4:	a921      	add	r1, sp, #132	; 0x84
  4047c6:	9003      	str	r0, [sp, #12]
  4047c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4047ca:	9104      	str	r1, [sp, #16]
  4047cc:	4653      	mov	r3, sl
  4047ce:	9808      	ldr	r0, [sp, #32]
  4047d0:	f000 f9f2 	bl	404bb8 <_dtoa_r>
  4047d4:	46d9      	mov	r9, fp
  4047d6:	9010      	str	r0, [sp, #64]	; 0x40
  4047d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4047da:	eb03 0809 	add.w	r8, r3, r9
  4047de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4047e0:	2b46      	cmp	r3, #70	; 0x46
  4047e2:	f47f af61 	bne.w	4046a8 <_svfprintf_r+0x10d4>
  4047e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4047e8:	781b      	ldrb	r3, [r3, #0]
  4047ea:	2b30      	cmp	r3, #48	; 0x30
  4047ec:	f000 80e4 	beq.w	4049b8 <_svfprintf_r+0x13e4>
  4047f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4047f2:	4498      	add	r8, r3
  4047f4:	e758      	b.n	4046a8 <_svfprintf_r+0x10d4>
  4047f6:	9808      	ldr	r0, [sp, #32]
  4047f8:	4631      	mov	r1, r6
  4047fa:	aa23      	add	r2, sp, #140	; 0x8c
  4047fc:	f002 fb6c 	bl	406ed8 <__ssprint_r>
  404800:	2800      	cmp	r0, #0
  404802:	f47e afad 	bne.w	403760 <_svfprintf_r+0x18c>
  404806:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40480a:	463c      	mov	r4, r7
  40480c:	e4a7      	b.n	40415e <_svfprintf_r+0xb8a>
  40480e:	3301      	adds	r3, #1
  404810:	4429      	add	r1, r5
  404812:	2b07      	cmp	r3, #7
  404814:	9125      	str	r1, [sp, #148]	; 0x94
  404816:	9324      	str	r3, [sp, #144]	; 0x90
  404818:	f8c2 9000 	str.w	r9, [r2]
  40481c:	6055      	str	r5, [r2, #4]
  40481e:	dca5      	bgt.n	40476c <_svfprintf_r+0x1198>
  404820:	3208      	adds	r2, #8
  404822:	e7ae      	b.n	404782 <_svfprintf_r+0x11ae>
  404824:	9808      	ldr	r0, [sp, #32]
  404826:	4631      	mov	r1, r6
  404828:	aa23      	add	r2, sp, #140	; 0x8c
  40482a:	f002 fb55 	bl	406ed8 <__ssprint_r>
  40482e:	2800      	cmp	r0, #0
  404830:	f47e af96 	bne.w	403760 <_svfprintf_r+0x18c>
  404834:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404836:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40483a:	463c      	mov	r4, r7
  40483c:	e597      	b.n	40436e <_svfprintf_r+0xd9a>
  40483e:	4653      	mov	r3, sl
  404840:	2b06      	cmp	r3, #6
  404842:	bf28      	it	cs
  404844:	2306      	movcs	r3, #6
  404846:	930d      	str	r3, [sp, #52]	; 0x34
  404848:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40484c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404850:	9309      	str	r3, [sp, #36]	; 0x24
  404852:	4b83      	ldr	r3, [pc, #524]	; (404a60 <_svfprintf_r+0x148c>)
  404854:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404858:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  40485c:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  404860:	9310      	str	r3, [sp, #64]	; 0x40
  404862:	f7fe bfd7 	b.w	403814 <_svfprintf_r+0x240>
  404866:	9808      	ldr	r0, [sp, #32]
  404868:	4631      	mov	r1, r6
  40486a:	aa23      	add	r2, sp, #140	; 0x8c
  40486c:	f002 fb34 	bl	406ed8 <__ssprint_r>
  404870:	2800      	cmp	r0, #0
  404872:	f47e af75 	bne.w	403760 <_svfprintf_r+0x18c>
  404876:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404878:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40487a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40487e:	1ad3      	subs	r3, r2, r3
  404880:	463c      	mov	r4, r7
  404882:	e58a      	b.n	40439a <_svfprintf_r+0xdc6>
  404884:	9309      	str	r3, [sp, #36]	; 0x24
  404886:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404888:	9307      	str	r3, [sp, #28]
  40488a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40488e:	2300      	movs	r3, #0
  404890:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  404894:	9311      	str	r3, [sp, #68]	; 0x44
  404896:	f7fe bfc0 	b.w	40381a <_svfprintf_r+0x246>
  40489a:	1cda      	adds	r2, r3, #3
  40489c:	db19      	blt.n	4048d2 <_svfprintf_r+0x12fe>
  40489e:	459b      	cmp	fp, r3
  4048a0:	db17      	blt.n	4048d2 <_svfprintf_r+0x12fe>
  4048a2:	9312      	str	r3, [sp, #72]	; 0x48
  4048a4:	2567      	movs	r5, #103	; 0x67
  4048a6:	e721      	b.n	4046ec <_svfprintf_r+0x1118>
  4048a8:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  4048ac:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4048b0:	f7ff ba98 	b.w	403de4 <_svfprintf_r+0x810>
  4048b4:	4643      	mov	r3, r8
  4048b6:	e70a      	b.n	4046ce <_svfprintf_r+0x10fa>
  4048b8:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  4048bc:	9011      	str	r0, [sp, #68]	; 0x44
  4048be:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4048c2:	9012      	str	r0, [sp, #72]	; 0x48
  4048c4:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4048c8:	9309      	str	r3, [sp, #36]	; 0x24
  4048ca:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4048ce:	f7fe bfa1 	b.w	403814 <_svfprintf_r+0x240>
  4048d2:	3d02      	subs	r5, #2
  4048d4:	3b01      	subs	r3, #1
  4048d6:	2b00      	cmp	r3, #0
  4048d8:	931d      	str	r3, [sp, #116]	; 0x74
  4048da:	bfba      	itte	lt
  4048dc:	425b      	neglt	r3, r3
  4048de:	222d      	movlt	r2, #45	; 0x2d
  4048e0:	222b      	movge	r2, #43	; 0x2b
  4048e2:	2b09      	cmp	r3, #9
  4048e4:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  4048e8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4048ec:	dd72      	ble.n	4049d4 <_svfprintf_r+0x1400>
  4048ee:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  4048f2:	4670      	mov	r0, lr
  4048f4:	4a5b      	ldr	r2, [pc, #364]	; (404a64 <_svfprintf_r+0x1490>)
  4048f6:	fb82 2103 	smull	r2, r1, r2, r3
  4048fa:	17da      	asrs	r2, r3, #31
  4048fc:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  404900:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  404904:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  404908:	f103 0130 	add.w	r1, r3, #48	; 0x30
  40490c:	2a09      	cmp	r2, #9
  40490e:	4613      	mov	r3, r2
  404910:	f800 1d01 	strb.w	r1, [r0, #-1]!
  404914:	dcee      	bgt.n	4048f4 <_svfprintf_r+0x1320>
  404916:	4602      	mov	r2, r0
  404918:	3330      	adds	r3, #48	; 0x30
  40491a:	b2d9      	uxtb	r1, r3
  40491c:	f802 1d01 	strb.w	r1, [r2, #-1]!
  404920:	4596      	cmp	lr, r2
  404922:	f240 8099 	bls.w	404a58 <_svfprintf_r+0x1484>
  404926:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40492a:	4603      	mov	r3, r0
  40492c:	e001      	b.n	404932 <_svfprintf_r+0x135e>
  40492e:	f813 1b01 	ldrb.w	r1, [r3], #1
  404932:	f802 1b01 	strb.w	r1, [r2], #1
  404936:	4573      	cmp	r3, lr
  404938:	d1f9      	bne.n	40492e <_svfprintf_r+0x135a>
  40493a:	ab23      	add	r3, sp, #140	; 0x8c
  40493c:	1a1b      	subs	r3, r3, r0
  40493e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  404942:	4413      	add	r3, r2
  404944:	aa1f      	add	r2, sp, #124	; 0x7c
  404946:	1a9b      	subs	r3, r3, r2
  404948:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40494a:	9319      	str	r3, [sp, #100]	; 0x64
  40494c:	2a01      	cmp	r2, #1
  40494e:	4413      	add	r3, r2
  404950:	930d      	str	r3, [sp, #52]	; 0x34
  404952:	dd6b      	ble.n	404a2c <_svfprintf_r+0x1458>
  404954:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404956:	2200      	movs	r2, #0
  404958:	3301      	adds	r3, #1
  40495a:	930d      	str	r3, [sp, #52]	; 0x34
  40495c:	9212      	str	r2, [sp, #72]	; 0x48
  40495e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404962:	e6cf      	b.n	404704 <_svfprintf_r+0x1130>
  404964:	9808      	ldr	r0, [sp, #32]
  404966:	4631      	mov	r1, r6
  404968:	aa23      	add	r2, sp, #140	; 0x8c
  40496a:	f002 fab5 	bl	406ed8 <__ssprint_r>
  40496e:	2800      	cmp	r0, #0
  404970:	f47e aef6 	bne.w	403760 <_svfprintf_r+0x18c>
  404974:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404976:	9925      	ldr	r1, [sp, #148]	; 0x94
  404978:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40497a:	463a      	mov	r2, r7
  40497c:	e601      	b.n	404582 <_svfprintf_r+0xfae>
  40497e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404980:	2b00      	cmp	r3, #0
  404982:	bfd8      	it	le
  404984:	f1c3 0802 	rsble	r8, r3, #2
  404988:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40498a:	bfc8      	it	gt
  40498c:	f04f 0801 	movgt.w	r8, #1
  404990:	4443      	add	r3, r8
  404992:	930d      	str	r3, [sp, #52]	; 0x34
  404994:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404998:	e6b4      	b.n	404704 <_svfprintf_r+0x1130>
  40499a:	2b00      	cmp	r3, #0
  40499c:	dd30      	ble.n	404a00 <_svfprintf_r+0x142c>
  40499e:	f1bb 0f00 	cmp.w	fp, #0
  4049a2:	d125      	bne.n	4049f0 <_svfprintf_r+0x141c>
  4049a4:	9b07      	ldr	r3, [sp, #28]
  4049a6:	07db      	lsls	r3, r3, #31
  4049a8:	d422      	bmi.n	4049f0 <_svfprintf_r+0x141c>
  4049aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4049ac:	920d      	str	r2, [sp, #52]	; 0x34
  4049ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4049b2:	e6a7      	b.n	404704 <_svfprintf_r+0x1130>
  4049b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4049b6:	e68a      	b.n	4046ce <_svfprintf_r+0x10fa>
  4049b8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4049ba:	4651      	mov	r1, sl
  4049bc:	2200      	movs	r2, #0
  4049be:	2300      	movs	r3, #0
  4049c0:	f7fe fc9c 	bl	4032fc <__aeabi_dcmpeq>
  4049c4:	2800      	cmp	r0, #0
  4049c6:	f47f af13 	bne.w	4047f0 <_svfprintf_r+0x121c>
  4049ca:	f1c9 0301 	rsb	r3, r9, #1
  4049ce:	931d      	str	r3, [sp, #116]	; 0x74
  4049d0:	4498      	add	r8, r3
  4049d2:	e669      	b.n	4046a8 <_svfprintf_r+0x10d4>
  4049d4:	3330      	adds	r3, #48	; 0x30
  4049d6:	2230      	movs	r2, #48	; 0x30
  4049d8:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4049dc:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4049e0:	ab20      	add	r3, sp, #128	; 0x80
  4049e2:	e7af      	b.n	404944 <_svfprintf_r+0x1370>
  4049e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4049e6:	3301      	adds	r3, #1
  4049e8:	930d      	str	r3, [sp, #52]	; 0x34
  4049ea:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4049ee:	e689      	b.n	404704 <_svfprintf_r+0x1130>
  4049f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4049f2:	f10b 0801 	add.w	r8, fp, #1
  4049f6:	4443      	add	r3, r8
  4049f8:	930d      	str	r3, [sp, #52]	; 0x34
  4049fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4049fe:	e681      	b.n	404704 <_svfprintf_r+0x1130>
  404a00:	f1bb 0f00 	cmp.w	fp, #0
  404a04:	d11b      	bne.n	404a3e <_svfprintf_r+0x146a>
  404a06:	9b07      	ldr	r3, [sp, #28]
  404a08:	07d8      	lsls	r0, r3, #31
  404a0a:	d418      	bmi.n	404a3e <_svfprintf_r+0x146a>
  404a0c:	2301      	movs	r3, #1
  404a0e:	930d      	str	r3, [sp, #52]	; 0x34
  404a10:	e678      	b.n	404704 <_svfprintf_r+0x1130>
  404a12:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404a14:	f8d5 a000 	ldr.w	sl, [r5]
  404a18:	4628      	mov	r0, r5
  404a1a:	3004      	adds	r0, #4
  404a1c:	f1ba 0f00 	cmp.w	sl, #0
  404a20:	785d      	ldrb	r5, [r3, #1]
  404a22:	900e      	str	r0, [sp, #56]	; 0x38
  404a24:	f6be ae29 	bge.w	40367a <_svfprintf_r+0xa6>
  404a28:	f7fe be25 	b.w	403676 <_svfprintf_r+0xa2>
  404a2c:	9b07      	ldr	r3, [sp, #28]
  404a2e:	f013 0301 	ands.w	r3, r3, #1
  404a32:	d18f      	bne.n	404954 <_svfprintf_r+0x1380>
  404a34:	9312      	str	r3, [sp, #72]	; 0x48
  404a36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404a3c:	e662      	b.n	404704 <_svfprintf_r+0x1130>
  404a3e:	f10b 0302 	add.w	r3, fp, #2
  404a42:	930d      	str	r3, [sp, #52]	; 0x34
  404a44:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404a48:	e65c      	b.n	404704 <_svfprintf_r+0x1130>
  404a4a:	9a08      	ldr	r2, [sp, #32]
  404a4c:	230c      	movs	r3, #12
  404a4e:	6013      	str	r3, [r2, #0]
  404a50:	f04f 30ff 	mov.w	r0, #4294967295
  404a54:	f7fe be8e 	b.w	403774 <_svfprintf_r+0x1a0>
  404a58:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  404a5c:	e772      	b.n	404944 <_svfprintf_r+0x1370>
  404a5e:	bf00      	nop
  404a60:	00408038 	.word	0x00408038
  404a64:	66666667 	.word	0x66666667

00404a68 <register_fini>:
  404a68:	4b02      	ldr	r3, [pc, #8]	; (404a74 <register_fini+0xc>)
  404a6a:	b113      	cbz	r3, 404a72 <register_fini+0xa>
  404a6c:	4802      	ldr	r0, [pc, #8]	; (404a78 <register_fini+0x10>)
  404a6e:	f000 b805 	b.w	404a7c <atexit>
  404a72:	4770      	bx	lr
  404a74:	00000000 	.word	0x00000000
  404a78:	00405a4d 	.word	0x00405a4d

00404a7c <atexit>:
  404a7c:	4601      	mov	r1, r0
  404a7e:	2000      	movs	r0, #0
  404a80:	4602      	mov	r2, r0
  404a82:	4603      	mov	r3, r0
  404a84:	f002 baaa 	b.w	406fdc <__register_exitproc>

00404a88 <quorem>:
  404a88:	6902      	ldr	r2, [r0, #16]
  404a8a:	690b      	ldr	r3, [r1, #16]
  404a8c:	4293      	cmp	r3, r2
  404a8e:	f300 808f 	bgt.w	404bb0 <quorem+0x128>
  404a92:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a96:	f103 38ff 	add.w	r8, r3, #4294967295
  404a9a:	f101 0714 	add.w	r7, r1, #20
  404a9e:	f100 0b14 	add.w	fp, r0, #20
  404aa2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404aa6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404aaa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404aae:	b083      	sub	sp, #12
  404ab0:	3201      	adds	r2, #1
  404ab2:	fbb3 f9f2 	udiv	r9, r3, r2
  404ab6:	eb0b 0304 	add.w	r3, fp, r4
  404aba:	9400      	str	r4, [sp, #0]
  404abc:	eb07 0a04 	add.w	sl, r7, r4
  404ac0:	9301      	str	r3, [sp, #4]
  404ac2:	f1b9 0f00 	cmp.w	r9, #0
  404ac6:	d03b      	beq.n	404b40 <quorem+0xb8>
  404ac8:	2600      	movs	r6, #0
  404aca:	4632      	mov	r2, r6
  404acc:	46bc      	mov	ip, r7
  404ace:	46de      	mov	lr, fp
  404ad0:	4634      	mov	r4, r6
  404ad2:	f85c 6b04 	ldr.w	r6, [ip], #4
  404ad6:	f8de 5000 	ldr.w	r5, [lr]
  404ada:	b2b3      	uxth	r3, r6
  404adc:	0c36      	lsrs	r6, r6, #16
  404ade:	fb03 4409 	mla	r4, r3, r9, r4
  404ae2:	fb06 f609 	mul.w	r6, r6, r9
  404ae6:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  404aea:	b2a3      	uxth	r3, r4
  404aec:	1ad3      	subs	r3, r2, r3
  404aee:	b2b4      	uxth	r4, r6
  404af0:	fa13 f385 	uxtah	r3, r3, r5
  404af4:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  404af8:	eb04 4423 	add.w	r4, r4, r3, asr #16
  404afc:	b29b      	uxth	r3, r3
  404afe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  404b02:	45e2      	cmp	sl, ip
  404b04:	ea4f 4224 	mov.w	r2, r4, asr #16
  404b08:	f84e 3b04 	str.w	r3, [lr], #4
  404b0c:	ea4f 4416 	mov.w	r4, r6, lsr #16
  404b10:	d2df      	bcs.n	404ad2 <quorem+0x4a>
  404b12:	9b00      	ldr	r3, [sp, #0]
  404b14:	f85b 3003 	ldr.w	r3, [fp, r3]
  404b18:	b993      	cbnz	r3, 404b40 <quorem+0xb8>
  404b1a:	9c01      	ldr	r4, [sp, #4]
  404b1c:	1f23      	subs	r3, r4, #4
  404b1e:	459b      	cmp	fp, r3
  404b20:	d20c      	bcs.n	404b3c <quorem+0xb4>
  404b22:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404b26:	b94b      	cbnz	r3, 404b3c <quorem+0xb4>
  404b28:	f1a4 0308 	sub.w	r3, r4, #8
  404b2c:	e002      	b.n	404b34 <quorem+0xac>
  404b2e:	681a      	ldr	r2, [r3, #0]
  404b30:	3b04      	subs	r3, #4
  404b32:	b91a      	cbnz	r2, 404b3c <quorem+0xb4>
  404b34:	459b      	cmp	fp, r3
  404b36:	f108 38ff 	add.w	r8, r8, #4294967295
  404b3a:	d3f8      	bcc.n	404b2e <quorem+0xa6>
  404b3c:	f8c0 8010 	str.w	r8, [r0, #16]
  404b40:	4604      	mov	r4, r0
  404b42:	f001 feab 	bl	40689c <__mcmp>
  404b46:	2800      	cmp	r0, #0
  404b48:	db2e      	blt.n	404ba8 <quorem+0x120>
  404b4a:	f109 0901 	add.w	r9, r9, #1
  404b4e:	465d      	mov	r5, fp
  404b50:	2300      	movs	r3, #0
  404b52:	f857 1b04 	ldr.w	r1, [r7], #4
  404b56:	6828      	ldr	r0, [r5, #0]
  404b58:	b28a      	uxth	r2, r1
  404b5a:	1a9a      	subs	r2, r3, r2
  404b5c:	0c09      	lsrs	r1, r1, #16
  404b5e:	fa12 f280 	uxtah	r2, r2, r0
  404b62:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  404b66:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404b6a:	b291      	uxth	r1, r2
  404b6c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  404b70:	45ba      	cmp	sl, r7
  404b72:	f845 1b04 	str.w	r1, [r5], #4
  404b76:	ea4f 4323 	mov.w	r3, r3, asr #16
  404b7a:	d2ea      	bcs.n	404b52 <quorem+0xca>
  404b7c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404b80:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404b84:	b982      	cbnz	r2, 404ba8 <quorem+0x120>
  404b86:	1f1a      	subs	r2, r3, #4
  404b88:	4593      	cmp	fp, r2
  404b8a:	d20b      	bcs.n	404ba4 <quorem+0x11c>
  404b8c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404b90:	b942      	cbnz	r2, 404ba4 <quorem+0x11c>
  404b92:	3b08      	subs	r3, #8
  404b94:	e002      	b.n	404b9c <quorem+0x114>
  404b96:	681a      	ldr	r2, [r3, #0]
  404b98:	3b04      	subs	r3, #4
  404b9a:	b91a      	cbnz	r2, 404ba4 <quorem+0x11c>
  404b9c:	459b      	cmp	fp, r3
  404b9e:	f108 38ff 	add.w	r8, r8, #4294967295
  404ba2:	d3f8      	bcc.n	404b96 <quorem+0x10e>
  404ba4:	f8c4 8010 	str.w	r8, [r4, #16]
  404ba8:	4648      	mov	r0, r9
  404baa:	b003      	add	sp, #12
  404bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bb0:	2000      	movs	r0, #0
  404bb2:	4770      	bx	lr
  404bb4:	0000      	movs	r0, r0
	...

00404bb8 <_dtoa_r>:
  404bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bbc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404bbe:	b097      	sub	sp, #92	; 0x5c
  404bc0:	4604      	mov	r4, r0
  404bc2:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  404bc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404bc8:	b141      	cbz	r1, 404bdc <_dtoa_r+0x24>
  404bca:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404bcc:	604a      	str	r2, [r1, #4]
  404bce:	2301      	movs	r3, #1
  404bd0:	4093      	lsls	r3, r2
  404bd2:	608b      	str	r3, [r1, #8]
  404bd4:	f001 fc7e 	bl	4064d4 <_Bfree>
  404bd8:	2300      	movs	r3, #0
  404bda:	6423      	str	r3, [r4, #64]	; 0x40
  404bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404be0:	2b00      	cmp	r3, #0
  404be2:	4699      	mov	r9, r3
  404be4:	db36      	blt.n	404c54 <_dtoa_r+0x9c>
  404be6:	2300      	movs	r3, #0
  404be8:	602b      	str	r3, [r5, #0]
  404bea:	4ba5      	ldr	r3, [pc, #660]	; (404e80 <_dtoa_r+0x2c8>)
  404bec:	461a      	mov	r2, r3
  404bee:	ea09 0303 	and.w	r3, r9, r3
  404bf2:	4293      	cmp	r3, r2
  404bf4:	d017      	beq.n	404c26 <_dtoa_r+0x6e>
  404bf6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404bfa:	2200      	movs	r2, #0
  404bfc:	4630      	mov	r0, r6
  404bfe:	4639      	mov	r1, r7
  404c00:	2300      	movs	r3, #0
  404c02:	f7fe fb7b 	bl	4032fc <__aeabi_dcmpeq>
  404c06:	4680      	mov	r8, r0
  404c08:	2800      	cmp	r0, #0
  404c0a:	d02b      	beq.n	404c64 <_dtoa_r+0xac>
  404c0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404c0e:	2301      	movs	r3, #1
  404c10:	6013      	str	r3, [r2, #0]
  404c12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c14:	2b00      	cmp	r3, #0
  404c16:	f000 80cb 	beq.w	404db0 <_dtoa_r+0x1f8>
  404c1a:	489a      	ldr	r0, [pc, #616]	; (404e84 <_dtoa_r+0x2cc>)
  404c1c:	6018      	str	r0, [r3, #0]
  404c1e:	3801      	subs	r0, #1
  404c20:	b017      	add	sp, #92	; 0x5c
  404c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c26:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404c28:	f242 730f 	movw	r3, #9999	; 0x270f
  404c2c:	6013      	str	r3, [r2, #0]
  404c2e:	9b02      	ldr	r3, [sp, #8]
  404c30:	2b00      	cmp	r3, #0
  404c32:	f000 80a6 	beq.w	404d82 <_dtoa_r+0x1ca>
  404c36:	4894      	ldr	r0, [pc, #592]	; (404e88 <_dtoa_r+0x2d0>)
  404c38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c3a:	2b00      	cmp	r3, #0
  404c3c:	d0f0      	beq.n	404c20 <_dtoa_r+0x68>
  404c3e:	78c3      	ldrb	r3, [r0, #3]
  404c40:	2b00      	cmp	r3, #0
  404c42:	f000 80b7 	beq.w	404db4 <_dtoa_r+0x1fc>
  404c46:	f100 0308 	add.w	r3, r0, #8
  404c4a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404c4c:	6013      	str	r3, [r2, #0]
  404c4e:	b017      	add	sp, #92	; 0x5c
  404c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c54:	9a03      	ldr	r2, [sp, #12]
  404c56:	2301      	movs	r3, #1
  404c58:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  404c5c:	602b      	str	r3, [r5, #0]
  404c5e:	f8cd 900c 	str.w	r9, [sp, #12]
  404c62:	e7c2      	b.n	404bea <_dtoa_r+0x32>
  404c64:	aa15      	add	r2, sp, #84	; 0x54
  404c66:	ab14      	add	r3, sp, #80	; 0x50
  404c68:	e88d 000c 	stmia.w	sp, {r2, r3}
  404c6c:	4620      	mov	r0, r4
  404c6e:	4632      	mov	r2, r6
  404c70:	463b      	mov	r3, r7
  404c72:	f001 fea1 	bl	4069b8 <__d2b>
  404c76:	ea5f 5519 	movs.w	r5, r9, lsr #20
  404c7a:	4683      	mov	fp, r0
  404c7c:	f040 808a 	bne.w	404d94 <_dtoa_r+0x1dc>
  404c80:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  404c84:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404c86:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  404c8a:	4445      	add	r5, r8
  404c8c:	429d      	cmp	r5, r3
  404c8e:	f2c0 8297 	blt.w	4051c0 <_dtoa_r+0x608>
  404c92:	4a7e      	ldr	r2, [pc, #504]	; (404e8c <_dtoa_r+0x2d4>)
  404c94:	1b52      	subs	r2, r2, r5
  404c96:	fa09 f902 	lsl.w	r9, r9, r2
  404c9a:	9a02      	ldr	r2, [sp, #8]
  404c9c:	f205 4312 	addw	r3, r5, #1042	; 0x412
  404ca0:	fa22 f003 	lsr.w	r0, r2, r3
  404ca4:	ea49 0000 	orr.w	r0, r9, r0
  404ca8:	f7fe f84a 	bl	402d40 <__aeabi_ui2d>
  404cac:	2301      	movs	r3, #1
  404cae:	3d01      	subs	r5, #1
  404cb0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404cb4:	930d      	str	r3, [sp, #52]	; 0x34
  404cb6:	2200      	movs	r2, #0
  404cb8:	4b75      	ldr	r3, [pc, #468]	; (404e90 <_dtoa_r+0x2d8>)
  404cba:	f7fd ff03 	bl	402ac4 <__aeabi_dsub>
  404cbe:	a36a      	add	r3, pc, #424	; (adr r3, 404e68 <_dtoa_r+0x2b0>)
  404cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
  404cc4:	f7fe f8b2 	bl	402e2c <__aeabi_dmul>
  404cc8:	a369      	add	r3, pc, #420	; (adr r3, 404e70 <_dtoa_r+0x2b8>)
  404cca:	e9d3 2300 	ldrd	r2, r3, [r3]
  404cce:	f7fd fefb 	bl	402ac8 <__adddf3>
  404cd2:	4606      	mov	r6, r0
  404cd4:	4628      	mov	r0, r5
  404cd6:	460f      	mov	r7, r1
  404cd8:	f7fe f842 	bl	402d60 <__aeabi_i2d>
  404cdc:	a366      	add	r3, pc, #408	; (adr r3, 404e78 <_dtoa_r+0x2c0>)
  404cde:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ce2:	f7fe f8a3 	bl	402e2c <__aeabi_dmul>
  404ce6:	4602      	mov	r2, r0
  404ce8:	460b      	mov	r3, r1
  404cea:	4630      	mov	r0, r6
  404cec:	4639      	mov	r1, r7
  404cee:	f7fd feeb 	bl	402ac8 <__adddf3>
  404cf2:	4606      	mov	r6, r0
  404cf4:	460f      	mov	r7, r1
  404cf6:	f7fe fb33 	bl	403360 <__aeabi_d2iz>
  404cfa:	4639      	mov	r1, r7
  404cfc:	9004      	str	r0, [sp, #16]
  404cfe:	2200      	movs	r2, #0
  404d00:	4630      	mov	r0, r6
  404d02:	2300      	movs	r3, #0
  404d04:	f7fe fb04 	bl	403310 <__aeabi_dcmplt>
  404d08:	2800      	cmp	r0, #0
  404d0a:	f040 81a6 	bne.w	40505a <_dtoa_r+0x4a2>
  404d0e:	9b04      	ldr	r3, [sp, #16]
  404d10:	2b16      	cmp	r3, #22
  404d12:	f200 819f 	bhi.w	405054 <_dtoa_r+0x49c>
  404d16:	9a04      	ldr	r2, [sp, #16]
  404d18:	4b5e      	ldr	r3, [pc, #376]	; (404e94 <_dtoa_r+0x2dc>)
  404d1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404d1e:	e9d3 0100 	ldrd	r0, r1, [r3]
  404d22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404d26:	f7fe fb11 	bl	40334c <__aeabi_dcmpgt>
  404d2a:	2800      	cmp	r0, #0
  404d2c:	f000 824e 	beq.w	4051cc <_dtoa_r+0x614>
  404d30:	9b04      	ldr	r3, [sp, #16]
  404d32:	3b01      	subs	r3, #1
  404d34:	9304      	str	r3, [sp, #16]
  404d36:	2300      	movs	r3, #0
  404d38:	930b      	str	r3, [sp, #44]	; 0x2c
  404d3a:	ebc5 0508 	rsb	r5, r5, r8
  404d3e:	f1b5 0a01 	subs.w	sl, r5, #1
  404d42:	f100 81a1 	bmi.w	405088 <_dtoa_r+0x4d0>
  404d46:	2300      	movs	r3, #0
  404d48:	9305      	str	r3, [sp, #20]
  404d4a:	9b04      	ldr	r3, [sp, #16]
  404d4c:	2b00      	cmp	r3, #0
  404d4e:	f2c0 8192 	blt.w	405076 <_dtoa_r+0x4be>
  404d52:	449a      	add	sl, r3
  404d54:	930a      	str	r3, [sp, #40]	; 0x28
  404d56:	2300      	movs	r3, #0
  404d58:	9308      	str	r3, [sp, #32]
  404d5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404d5c:	2b09      	cmp	r3, #9
  404d5e:	d82b      	bhi.n	404db8 <_dtoa_r+0x200>
  404d60:	2b05      	cmp	r3, #5
  404d62:	f340 8670 	ble.w	405a46 <_dtoa_r+0xe8e>
  404d66:	3b04      	subs	r3, #4
  404d68:	9320      	str	r3, [sp, #128]	; 0x80
  404d6a:	2500      	movs	r5, #0
  404d6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404d6e:	3b02      	subs	r3, #2
  404d70:	2b03      	cmp	r3, #3
  404d72:	f200 864e 	bhi.w	405a12 <_dtoa_r+0xe5a>
  404d76:	e8df f013 	tbh	[pc, r3, lsl #1]
  404d7a:	03cc      	.short	0x03cc
  404d7c:	02b203be 	.word	0x02b203be
  404d80:	0663      	.short	0x0663
  404d82:	4b41      	ldr	r3, [pc, #260]	; (404e88 <_dtoa_r+0x2d0>)
  404d84:	4a44      	ldr	r2, [pc, #272]	; (404e98 <_dtoa_r+0x2e0>)
  404d86:	f3c9 0013 	ubfx	r0, r9, #0, #20
  404d8a:	2800      	cmp	r0, #0
  404d8c:	bf14      	ite	ne
  404d8e:	4618      	movne	r0, r3
  404d90:	4610      	moveq	r0, r2
  404d92:	e751      	b.n	404c38 <_dtoa_r+0x80>
  404d94:	f3c7 0313 	ubfx	r3, r7, #0, #20
  404d98:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  404d9c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  404da0:	4630      	mov	r0, r6
  404da2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  404da6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404daa:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  404dae:	e782      	b.n	404cb6 <_dtoa_r+0xfe>
  404db0:	483a      	ldr	r0, [pc, #232]	; (404e9c <_dtoa_r+0x2e4>)
  404db2:	e735      	b.n	404c20 <_dtoa_r+0x68>
  404db4:	1cc3      	adds	r3, r0, #3
  404db6:	e748      	b.n	404c4a <_dtoa_r+0x92>
  404db8:	2100      	movs	r1, #0
  404dba:	6461      	str	r1, [r4, #68]	; 0x44
  404dbc:	4620      	mov	r0, r4
  404dbe:	9120      	str	r1, [sp, #128]	; 0x80
  404dc0:	f001 fb62 	bl	406488 <_Balloc>
  404dc4:	f04f 33ff 	mov.w	r3, #4294967295
  404dc8:	9306      	str	r3, [sp, #24]
  404dca:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404dcc:	930c      	str	r3, [sp, #48]	; 0x30
  404dce:	2301      	movs	r3, #1
  404dd0:	9007      	str	r0, [sp, #28]
  404dd2:	9221      	str	r2, [sp, #132]	; 0x84
  404dd4:	6420      	str	r0, [r4, #64]	; 0x40
  404dd6:	9309      	str	r3, [sp, #36]	; 0x24
  404dd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404dda:	2b00      	cmp	r3, #0
  404ddc:	f2c0 80d2 	blt.w	404f84 <_dtoa_r+0x3cc>
  404de0:	9a04      	ldr	r2, [sp, #16]
  404de2:	2a0e      	cmp	r2, #14
  404de4:	f300 80ce 	bgt.w	404f84 <_dtoa_r+0x3cc>
  404de8:	4b2a      	ldr	r3, [pc, #168]	; (404e94 <_dtoa_r+0x2dc>)
  404dea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404dee:	e9d3 8900 	ldrd	r8, r9, [r3]
  404df2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404df4:	2b00      	cmp	r3, #0
  404df6:	f2c0 838f 	blt.w	405518 <_dtoa_r+0x960>
  404dfa:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404dfe:	4642      	mov	r2, r8
  404e00:	464b      	mov	r3, r9
  404e02:	4630      	mov	r0, r6
  404e04:	4639      	mov	r1, r7
  404e06:	f7fe f93b 	bl	403080 <__aeabi_ddiv>
  404e0a:	f7fe faa9 	bl	403360 <__aeabi_d2iz>
  404e0e:	4682      	mov	sl, r0
  404e10:	f7fd ffa6 	bl	402d60 <__aeabi_i2d>
  404e14:	4642      	mov	r2, r8
  404e16:	464b      	mov	r3, r9
  404e18:	f7fe f808 	bl	402e2c <__aeabi_dmul>
  404e1c:	460b      	mov	r3, r1
  404e1e:	4602      	mov	r2, r0
  404e20:	4639      	mov	r1, r7
  404e22:	4630      	mov	r0, r6
  404e24:	f7fd fe4e 	bl	402ac4 <__aeabi_dsub>
  404e28:	9d07      	ldr	r5, [sp, #28]
  404e2a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  404e2e:	702b      	strb	r3, [r5, #0]
  404e30:	9b06      	ldr	r3, [sp, #24]
  404e32:	2b01      	cmp	r3, #1
  404e34:	4606      	mov	r6, r0
  404e36:	460f      	mov	r7, r1
  404e38:	f105 0501 	add.w	r5, r5, #1
  404e3c:	d062      	beq.n	404f04 <_dtoa_r+0x34c>
  404e3e:	2200      	movs	r2, #0
  404e40:	4b17      	ldr	r3, [pc, #92]	; (404ea0 <_dtoa_r+0x2e8>)
  404e42:	f7fd fff3 	bl	402e2c <__aeabi_dmul>
  404e46:	2200      	movs	r2, #0
  404e48:	2300      	movs	r3, #0
  404e4a:	4606      	mov	r6, r0
  404e4c:	460f      	mov	r7, r1
  404e4e:	f7fe fa55 	bl	4032fc <__aeabi_dcmpeq>
  404e52:	2800      	cmp	r0, #0
  404e54:	f040 8083 	bne.w	404f5e <_dtoa_r+0x3a6>
  404e58:	f8cd b008 	str.w	fp, [sp, #8]
  404e5c:	9405      	str	r4, [sp, #20]
  404e5e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404e62:	9c06      	ldr	r4, [sp, #24]
  404e64:	e029      	b.n	404eba <_dtoa_r+0x302>
  404e66:	bf00      	nop
  404e68:	636f4361 	.word	0x636f4361
  404e6c:	3fd287a7 	.word	0x3fd287a7
  404e70:	8b60c8b3 	.word	0x8b60c8b3
  404e74:	3fc68a28 	.word	0x3fc68a28
  404e78:	509f79fb 	.word	0x509f79fb
  404e7c:	3fd34413 	.word	0x3fd34413
  404e80:	7ff00000 	.word	0x7ff00000
  404e84:	00408041 	.word	0x00408041
  404e88:	00408050 	.word	0x00408050
  404e8c:	fffffc0e 	.word	0xfffffc0e
  404e90:	3ff80000 	.word	0x3ff80000
  404e94:	00408060 	.word	0x00408060
  404e98:	00408044 	.word	0x00408044
  404e9c:	00408040 	.word	0x00408040
  404ea0:	40240000 	.word	0x40240000
  404ea4:	f7fd ffc2 	bl	402e2c <__aeabi_dmul>
  404ea8:	2200      	movs	r2, #0
  404eaa:	2300      	movs	r3, #0
  404eac:	4606      	mov	r6, r0
  404eae:	460f      	mov	r7, r1
  404eb0:	f7fe fa24 	bl	4032fc <__aeabi_dcmpeq>
  404eb4:	2800      	cmp	r0, #0
  404eb6:	f040 83de 	bne.w	405676 <_dtoa_r+0xabe>
  404eba:	4642      	mov	r2, r8
  404ebc:	464b      	mov	r3, r9
  404ebe:	4630      	mov	r0, r6
  404ec0:	4639      	mov	r1, r7
  404ec2:	f7fe f8dd 	bl	403080 <__aeabi_ddiv>
  404ec6:	f7fe fa4b 	bl	403360 <__aeabi_d2iz>
  404eca:	4682      	mov	sl, r0
  404ecc:	f7fd ff48 	bl	402d60 <__aeabi_i2d>
  404ed0:	4642      	mov	r2, r8
  404ed2:	464b      	mov	r3, r9
  404ed4:	f7fd ffaa 	bl	402e2c <__aeabi_dmul>
  404ed8:	4602      	mov	r2, r0
  404eda:	460b      	mov	r3, r1
  404edc:	4630      	mov	r0, r6
  404ede:	4639      	mov	r1, r7
  404ee0:	f7fd fdf0 	bl	402ac4 <__aeabi_dsub>
  404ee4:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  404ee8:	f805 eb01 	strb.w	lr, [r5], #1
  404eec:	ebcb 0e05 	rsb	lr, fp, r5
  404ef0:	4574      	cmp	r4, lr
  404ef2:	4606      	mov	r6, r0
  404ef4:	460f      	mov	r7, r1
  404ef6:	f04f 0200 	mov.w	r2, #0
  404efa:	4bb5      	ldr	r3, [pc, #724]	; (4051d0 <_dtoa_r+0x618>)
  404efc:	d1d2      	bne.n	404ea4 <_dtoa_r+0x2ec>
  404efe:	f8dd b008 	ldr.w	fp, [sp, #8]
  404f02:	9c05      	ldr	r4, [sp, #20]
  404f04:	4632      	mov	r2, r6
  404f06:	463b      	mov	r3, r7
  404f08:	4630      	mov	r0, r6
  404f0a:	4639      	mov	r1, r7
  404f0c:	f7fd fddc 	bl	402ac8 <__adddf3>
  404f10:	4606      	mov	r6, r0
  404f12:	460f      	mov	r7, r1
  404f14:	4640      	mov	r0, r8
  404f16:	4649      	mov	r1, r9
  404f18:	4632      	mov	r2, r6
  404f1a:	463b      	mov	r3, r7
  404f1c:	f7fe f9f8 	bl	403310 <__aeabi_dcmplt>
  404f20:	b948      	cbnz	r0, 404f36 <_dtoa_r+0x37e>
  404f22:	4640      	mov	r0, r8
  404f24:	4649      	mov	r1, r9
  404f26:	4632      	mov	r2, r6
  404f28:	463b      	mov	r3, r7
  404f2a:	f7fe f9e7 	bl	4032fc <__aeabi_dcmpeq>
  404f2e:	b1b0      	cbz	r0, 404f5e <_dtoa_r+0x3a6>
  404f30:	f01a 0f01 	tst.w	sl, #1
  404f34:	d013      	beq.n	404f5e <_dtoa_r+0x3a6>
  404f36:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404f3a:	9907      	ldr	r1, [sp, #28]
  404f3c:	1e6b      	subs	r3, r5, #1
  404f3e:	e004      	b.n	404f4a <_dtoa_r+0x392>
  404f40:	428b      	cmp	r3, r1
  404f42:	f000 8440 	beq.w	4057c6 <_dtoa_r+0xc0e>
  404f46:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404f4a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404f4e:	f103 0501 	add.w	r5, r3, #1
  404f52:	461a      	mov	r2, r3
  404f54:	d0f4      	beq.n	404f40 <_dtoa_r+0x388>
  404f56:	f108 0301 	add.w	r3, r8, #1
  404f5a:	b2db      	uxtb	r3, r3
  404f5c:	7013      	strb	r3, [r2, #0]
  404f5e:	4620      	mov	r0, r4
  404f60:	4659      	mov	r1, fp
  404f62:	f001 fab7 	bl	4064d4 <_Bfree>
  404f66:	2200      	movs	r2, #0
  404f68:	9b04      	ldr	r3, [sp, #16]
  404f6a:	702a      	strb	r2, [r5, #0]
  404f6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404f6e:	3301      	adds	r3, #1
  404f70:	6013      	str	r3, [r2, #0]
  404f72:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f74:	2b00      	cmp	r3, #0
  404f76:	f000 8345 	beq.w	405604 <_dtoa_r+0xa4c>
  404f7a:	9807      	ldr	r0, [sp, #28]
  404f7c:	601d      	str	r5, [r3, #0]
  404f7e:	b017      	add	sp, #92	; 0x5c
  404f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f84:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404f86:	2a00      	cmp	r2, #0
  404f88:	f000 8084 	beq.w	405094 <_dtoa_r+0x4dc>
  404f8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404f8e:	2a01      	cmp	r2, #1
  404f90:	f340 8304 	ble.w	40559c <_dtoa_r+0x9e4>
  404f94:	9b06      	ldr	r3, [sp, #24]
  404f96:	1e5f      	subs	r7, r3, #1
  404f98:	9b08      	ldr	r3, [sp, #32]
  404f9a:	42bb      	cmp	r3, r7
  404f9c:	f2c0 83a9 	blt.w	4056f2 <_dtoa_r+0xb3a>
  404fa0:	1bdf      	subs	r7, r3, r7
  404fa2:	9b06      	ldr	r3, [sp, #24]
  404fa4:	2b00      	cmp	r3, #0
  404fa6:	f2c0 849c 	blt.w	4058e2 <_dtoa_r+0xd2a>
  404faa:	9d05      	ldr	r5, [sp, #20]
  404fac:	9b06      	ldr	r3, [sp, #24]
  404fae:	9a05      	ldr	r2, [sp, #20]
  404fb0:	4620      	mov	r0, r4
  404fb2:	441a      	add	r2, r3
  404fb4:	2101      	movs	r1, #1
  404fb6:	9205      	str	r2, [sp, #20]
  404fb8:	449a      	add	sl, r3
  404fba:	f001 fb25 	bl	406608 <__i2b>
  404fbe:	4606      	mov	r6, r0
  404fc0:	b165      	cbz	r5, 404fdc <_dtoa_r+0x424>
  404fc2:	f1ba 0f00 	cmp.w	sl, #0
  404fc6:	dd09      	ble.n	404fdc <_dtoa_r+0x424>
  404fc8:	45aa      	cmp	sl, r5
  404fca:	9a05      	ldr	r2, [sp, #20]
  404fcc:	4653      	mov	r3, sl
  404fce:	bfa8      	it	ge
  404fd0:	462b      	movge	r3, r5
  404fd2:	1ad2      	subs	r2, r2, r3
  404fd4:	9205      	str	r2, [sp, #20]
  404fd6:	1aed      	subs	r5, r5, r3
  404fd8:	ebc3 0a0a 	rsb	sl, r3, sl
  404fdc:	9b08      	ldr	r3, [sp, #32]
  404fde:	2b00      	cmp	r3, #0
  404fe0:	dd1a      	ble.n	405018 <_dtoa_r+0x460>
  404fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404fe4:	2b00      	cmp	r3, #0
  404fe6:	f000 837d 	beq.w	4056e4 <_dtoa_r+0xb2c>
  404fea:	2f00      	cmp	r7, #0
  404fec:	dd10      	ble.n	405010 <_dtoa_r+0x458>
  404fee:	4631      	mov	r1, r6
  404ff0:	463a      	mov	r2, r7
  404ff2:	4620      	mov	r0, r4
  404ff4:	f001 fbac 	bl	406750 <__pow5mult>
  404ff8:	4606      	mov	r6, r0
  404ffa:	465a      	mov	r2, fp
  404ffc:	4631      	mov	r1, r6
  404ffe:	4620      	mov	r0, r4
  405000:	f001 fb0c 	bl	40661c <__multiply>
  405004:	4659      	mov	r1, fp
  405006:	4680      	mov	r8, r0
  405008:	4620      	mov	r0, r4
  40500a:	f001 fa63 	bl	4064d4 <_Bfree>
  40500e:	46c3      	mov	fp, r8
  405010:	9b08      	ldr	r3, [sp, #32]
  405012:	1bda      	subs	r2, r3, r7
  405014:	f040 82a2 	bne.w	40555c <_dtoa_r+0x9a4>
  405018:	4620      	mov	r0, r4
  40501a:	2101      	movs	r1, #1
  40501c:	f001 faf4 	bl	406608 <__i2b>
  405020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405022:	2b00      	cmp	r3, #0
  405024:	4680      	mov	r8, r0
  405026:	dd39      	ble.n	40509c <_dtoa_r+0x4e4>
  405028:	4601      	mov	r1, r0
  40502a:	461a      	mov	r2, r3
  40502c:	4620      	mov	r0, r4
  40502e:	f001 fb8f 	bl	406750 <__pow5mult>
  405032:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405034:	2b01      	cmp	r3, #1
  405036:	4680      	mov	r8, r0
  405038:	f340 8296 	ble.w	405568 <_dtoa_r+0x9b0>
  40503c:	f04f 0900 	mov.w	r9, #0
  405040:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405044:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405048:	6918      	ldr	r0, [r3, #16]
  40504a:	f001 fa8f 	bl	40656c <__hi0bits>
  40504e:	f1c0 0020 	rsb	r0, r0, #32
  405052:	e02d      	b.n	4050b0 <_dtoa_r+0x4f8>
  405054:	2301      	movs	r3, #1
  405056:	930b      	str	r3, [sp, #44]	; 0x2c
  405058:	e66f      	b.n	404d3a <_dtoa_r+0x182>
  40505a:	9804      	ldr	r0, [sp, #16]
  40505c:	f7fd fe80 	bl	402d60 <__aeabi_i2d>
  405060:	4632      	mov	r2, r6
  405062:	463b      	mov	r3, r7
  405064:	f7fe f94a 	bl	4032fc <__aeabi_dcmpeq>
  405068:	2800      	cmp	r0, #0
  40506a:	f47f ae50 	bne.w	404d0e <_dtoa_r+0x156>
  40506e:	9b04      	ldr	r3, [sp, #16]
  405070:	3b01      	subs	r3, #1
  405072:	9304      	str	r3, [sp, #16]
  405074:	e64b      	b.n	404d0e <_dtoa_r+0x156>
  405076:	9a05      	ldr	r2, [sp, #20]
  405078:	9b04      	ldr	r3, [sp, #16]
  40507a:	1ad2      	subs	r2, r2, r3
  40507c:	425b      	negs	r3, r3
  40507e:	9308      	str	r3, [sp, #32]
  405080:	2300      	movs	r3, #0
  405082:	9205      	str	r2, [sp, #20]
  405084:	930a      	str	r3, [sp, #40]	; 0x28
  405086:	e668      	b.n	404d5a <_dtoa_r+0x1a2>
  405088:	f1ca 0300 	rsb	r3, sl, #0
  40508c:	9305      	str	r3, [sp, #20]
  40508e:	f04f 0a00 	mov.w	sl, #0
  405092:	e65a      	b.n	404d4a <_dtoa_r+0x192>
  405094:	9f08      	ldr	r7, [sp, #32]
  405096:	9d05      	ldr	r5, [sp, #20]
  405098:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40509a:	e791      	b.n	404fc0 <_dtoa_r+0x408>
  40509c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40509e:	2b01      	cmp	r3, #1
  4050a0:	f340 82b3 	ble.w	40560a <_dtoa_r+0xa52>
  4050a4:	f04f 0900 	mov.w	r9, #0
  4050a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050aa:	2b00      	cmp	r3, #0
  4050ac:	d1c8      	bne.n	405040 <_dtoa_r+0x488>
  4050ae:	2001      	movs	r0, #1
  4050b0:	4450      	add	r0, sl
  4050b2:	f010 001f 	ands.w	r0, r0, #31
  4050b6:	f000 8081 	beq.w	4051bc <_dtoa_r+0x604>
  4050ba:	f1c0 0320 	rsb	r3, r0, #32
  4050be:	2b04      	cmp	r3, #4
  4050c0:	f340 84b8 	ble.w	405a34 <_dtoa_r+0xe7c>
  4050c4:	f1c0 001c 	rsb	r0, r0, #28
  4050c8:	9b05      	ldr	r3, [sp, #20]
  4050ca:	4403      	add	r3, r0
  4050cc:	9305      	str	r3, [sp, #20]
  4050ce:	4405      	add	r5, r0
  4050d0:	4482      	add	sl, r0
  4050d2:	9b05      	ldr	r3, [sp, #20]
  4050d4:	2b00      	cmp	r3, #0
  4050d6:	dd05      	ble.n	4050e4 <_dtoa_r+0x52c>
  4050d8:	4659      	mov	r1, fp
  4050da:	461a      	mov	r2, r3
  4050dc:	4620      	mov	r0, r4
  4050de:	f001 fb87 	bl	4067f0 <__lshift>
  4050e2:	4683      	mov	fp, r0
  4050e4:	f1ba 0f00 	cmp.w	sl, #0
  4050e8:	dd05      	ble.n	4050f6 <_dtoa_r+0x53e>
  4050ea:	4641      	mov	r1, r8
  4050ec:	4652      	mov	r2, sl
  4050ee:	4620      	mov	r0, r4
  4050f0:	f001 fb7e 	bl	4067f0 <__lshift>
  4050f4:	4680      	mov	r8, r0
  4050f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4050f8:	2b00      	cmp	r3, #0
  4050fa:	f040 8268 	bne.w	4055ce <_dtoa_r+0xa16>
  4050fe:	9b06      	ldr	r3, [sp, #24]
  405100:	2b00      	cmp	r3, #0
  405102:	f340 8295 	ble.w	405630 <_dtoa_r+0xa78>
  405106:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405108:	2b00      	cmp	r3, #0
  40510a:	d171      	bne.n	4051f0 <_dtoa_r+0x638>
  40510c:	f8dd 901c 	ldr.w	r9, [sp, #28]
  405110:	9f06      	ldr	r7, [sp, #24]
  405112:	464d      	mov	r5, r9
  405114:	e002      	b.n	40511c <_dtoa_r+0x564>
  405116:	f001 f9e7 	bl	4064e8 <__multadd>
  40511a:	4683      	mov	fp, r0
  40511c:	4641      	mov	r1, r8
  40511e:	4658      	mov	r0, fp
  405120:	f7ff fcb2 	bl	404a88 <quorem>
  405124:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  405128:	f805 cb01 	strb.w	ip, [r5], #1
  40512c:	ebc9 0305 	rsb	r3, r9, r5
  405130:	42bb      	cmp	r3, r7
  405132:	4620      	mov	r0, r4
  405134:	4659      	mov	r1, fp
  405136:	f04f 020a 	mov.w	r2, #10
  40513a:	f04f 0300 	mov.w	r3, #0
  40513e:	dbea      	blt.n	405116 <_dtoa_r+0x55e>
  405140:	9b07      	ldr	r3, [sp, #28]
  405142:	9a06      	ldr	r2, [sp, #24]
  405144:	2a01      	cmp	r2, #1
  405146:	bfac      	ite	ge
  405148:	189b      	addge	r3, r3, r2
  40514a:	3301      	addlt	r3, #1
  40514c:	461d      	mov	r5, r3
  40514e:	f04f 0a00 	mov.w	sl, #0
  405152:	4659      	mov	r1, fp
  405154:	2201      	movs	r2, #1
  405156:	4620      	mov	r0, r4
  405158:	f8cd c008 	str.w	ip, [sp, #8]
  40515c:	f001 fb48 	bl	4067f0 <__lshift>
  405160:	4641      	mov	r1, r8
  405162:	4683      	mov	fp, r0
  405164:	f001 fb9a 	bl	40689c <__mcmp>
  405168:	2800      	cmp	r0, #0
  40516a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40516e:	f340 82f6 	ble.w	40575e <_dtoa_r+0xba6>
  405172:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405176:	9907      	ldr	r1, [sp, #28]
  405178:	1e6b      	subs	r3, r5, #1
  40517a:	e004      	b.n	405186 <_dtoa_r+0x5ce>
  40517c:	428b      	cmp	r3, r1
  40517e:	f000 8273 	beq.w	405668 <_dtoa_r+0xab0>
  405182:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405186:	2a39      	cmp	r2, #57	; 0x39
  405188:	f103 0501 	add.w	r5, r3, #1
  40518c:	d0f6      	beq.n	40517c <_dtoa_r+0x5c4>
  40518e:	3201      	adds	r2, #1
  405190:	701a      	strb	r2, [r3, #0]
  405192:	4641      	mov	r1, r8
  405194:	4620      	mov	r0, r4
  405196:	f001 f99d 	bl	4064d4 <_Bfree>
  40519a:	2e00      	cmp	r6, #0
  40519c:	f43f aedf 	beq.w	404f5e <_dtoa_r+0x3a6>
  4051a0:	f1ba 0f00 	cmp.w	sl, #0
  4051a4:	d005      	beq.n	4051b2 <_dtoa_r+0x5fa>
  4051a6:	45b2      	cmp	sl, r6
  4051a8:	d003      	beq.n	4051b2 <_dtoa_r+0x5fa>
  4051aa:	4651      	mov	r1, sl
  4051ac:	4620      	mov	r0, r4
  4051ae:	f001 f991 	bl	4064d4 <_Bfree>
  4051b2:	4631      	mov	r1, r6
  4051b4:	4620      	mov	r0, r4
  4051b6:	f001 f98d 	bl	4064d4 <_Bfree>
  4051ba:	e6d0      	b.n	404f5e <_dtoa_r+0x3a6>
  4051bc:	201c      	movs	r0, #28
  4051be:	e783      	b.n	4050c8 <_dtoa_r+0x510>
  4051c0:	4b04      	ldr	r3, [pc, #16]	; (4051d4 <_dtoa_r+0x61c>)
  4051c2:	9a02      	ldr	r2, [sp, #8]
  4051c4:	1b5b      	subs	r3, r3, r5
  4051c6:	fa02 f003 	lsl.w	r0, r2, r3
  4051ca:	e56d      	b.n	404ca8 <_dtoa_r+0xf0>
  4051cc:	900b      	str	r0, [sp, #44]	; 0x2c
  4051ce:	e5b4      	b.n	404d3a <_dtoa_r+0x182>
  4051d0:	40240000 	.word	0x40240000
  4051d4:	fffffbee 	.word	0xfffffbee
  4051d8:	4631      	mov	r1, r6
  4051da:	2300      	movs	r3, #0
  4051dc:	4620      	mov	r0, r4
  4051de:	220a      	movs	r2, #10
  4051e0:	f001 f982 	bl	4064e8 <__multadd>
  4051e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4051e6:	2b00      	cmp	r3, #0
  4051e8:	4606      	mov	r6, r0
  4051ea:	f340 840c 	ble.w	405a06 <_dtoa_r+0xe4e>
  4051ee:	9306      	str	r3, [sp, #24]
  4051f0:	2d00      	cmp	r5, #0
  4051f2:	dd05      	ble.n	405200 <_dtoa_r+0x648>
  4051f4:	4631      	mov	r1, r6
  4051f6:	462a      	mov	r2, r5
  4051f8:	4620      	mov	r0, r4
  4051fa:	f001 faf9 	bl	4067f0 <__lshift>
  4051fe:	4606      	mov	r6, r0
  405200:	f1b9 0f00 	cmp.w	r9, #0
  405204:	f040 82e9 	bne.w	4057da <_dtoa_r+0xc22>
  405208:	46b1      	mov	r9, r6
  40520a:	9b06      	ldr	r3, [sp, #24]
  40520c:	9a07      	ldr	r2, [sp, #28]
  40520e:	3b01      	subs	r3, #1
  405210:	18d3      	adds	r3, r2, r3
  405212:	9308      	str	r3, [sp, #32]
  405214:	9b02      	ldr	r3, [sp, #8]
  405216:	f003 0301 	and.w	r3, r3, #1
  40521a:	9309      	str	r3, [sp, #36]	; 0x24
  40521c:	4617      	mov	r7, r2
  40521e:	4641      	mov	r1, r8
  405220:	4658      	mov	r0, fp
  405222:	f7ff fc31 	bl	404a88 <quorem>
  405226:	4631      	mov	r1, r6
  405228:	4605      	mov	r5, r0
  40522a:	4658      	mov	r0, fp
  40522c:	f001 fb36 	bl	40689c <__mcmp>
  405230:	464a      	mov	r2, r9
  405232:	4682      	mov	sl, r0
  405234:	4641      	mov	r1, r8
  405236:	4620      	mov	r0, r4
  405238:	f001 fb54 	bl	4068e4 <__mdiff>
  40523c:	68c2      	ldr	r2, [r0, #12]
  40523e:	4603      	mov	r3, r0
  405240:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  405244:	2a00      	cmp	r2, #0
  405246:	f040 81b8 	bne.w	4055ba <_dtoa_r+0xa02>
  40524a:	4619      	mov	r1, r3
  40524c:	4658      	mov	r0, fp
  40524e:	f8cd c018 	str.w	ip, [sp, #24]
  405252:	9305      	str	r3, [sp, #20]
  405254:	f001 fb22 	bl	40689c <__mcmp>
  405258:	9b05      	ldr	r3, [sp, #20]
  40525a:	9002      	str	r0, [sp, #8]
  40525c:	4619      	mov	r1, r3
  40525e:	4620      	mov	r0, r4
  405260:	f001 f938 	bl	4064d4 <_Bfree>
  405264:	9a02      	ldr	r2, [sp, #8]
  405266:	f8dd c018 	ldr.w	ip, [sp, #24]
  40526a:	b92a      	cbnz	r2, 405278 <_dtoa_r+0x6c0>
  40526c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40526e:	b91b      	cbnz	r3, 405278 <_dtoa_r+0x6c0>
  405270:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405272:	2b00      	cmp	r3, #0
  405274:	f000 83a7 	beq.w	4059c6 <_dtoa_r+0xe0e>
  405278:	f1ba 0f00 	cmp.w	sl, #0
  40527c:	f2c0 8251 	blt.w	405722 <_dtoa_r+0xb6a>
  405280:	d105      	bne.n	40528e <_dtoa_r+0x6d6>
  405282:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405284:	b91b      	cbnz	r3, 40528e <_dtoa_r+0x6d6>
  405286:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405288:	2b00      	cmp	r3, #0
  40528a:	f000 824a 	beq.w	405722 <_dtoa_r+0xb6a>
  40528e:	2a00      	cmp	r2, #0
  405290:	f300 82b7 	bgt.w	405802 <_dtoa_r+0xc4a>
  405294:	9b08      	ldr	r3, [sp, #32]
  405296:	f887 c000 	strb.w	ip, [r7]
  40529a:	f107 0a01 	add.w	sl, r7, #1
  40529e:	429f      	cmp	r7, r3
  4052a0:	4655      	mov	r5, sl
  4052a2:	f000 82ba 	beq.w	40581a <_dtoa_r+0xc62>
  4052a6:	4659      	mov	r1, fp
  4052a8:	220a      	movs	r2, #10
  4052aa:	2300      	movs	r3, #0
  4052ac:	4620      	mov	r0, r4
  4052ae:	f001 f91b 	bl	4064e8 <__multadd>
  4052b2:	454e      	cmp	r6, r9
  4052b4:	4683      	mov	fp, r0
  4052b6:	4631      	mov	r1, r6
  4052b8:	4620      	mov	r0, r4
  4052ba:	f04f 020a 	mov.w	r2, #10
  4052be:	f04f 0300 	mov.w	r3, #0
  4052c2:	f000 8174 	beq.w	4055ae <_dtoa_r+0x9f6>
  4052c6:	f001 f90f 	bl	4064e8 <__multadd>
  4052ca:	4649      	mov	r1, r9
  4052cc:	4606      	mov	r6, r0
  4052ce:	220a      	movs	r2, #10
  4052d0:	4620      	mov	r0, r4
  4052d2:	2300      	movs	r3, #0
  4052d4:	f001 f908 	bl	4064e8 <__multadd>
  4052d8:	4657      	mov	r7, sl
  4052da:	4681      	mov	r9, r0
  4052dc:	e79f      	b.n	40521e <_dtoa_r+0x666>
  4052de:	2301      	movs	r3, #1
  4052e0:	9309      	str	r3, [sp, #36]	; 0x24
  4052e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4052e4:	2b00      	cmp	r3, #0
  4052e6:	f340 8213 	ble.w	405710 <_dtoa_r+0xb58>
  4052ea:	461f      	mov	r7, r3
  4052ec:	461e      	mov	r6, r3
  4052ee:	930c      	str	r3, [sp, #48]	; 0x30
  4052f0:	9306      	str	r3, [sp, #24]
  4052f2:	2100      	movs	r1, #0
  4052f4:	2f17      	cmp	r7, #23
  4052f6:	6461      	str	r1, [r4, #68]	; 0x44
  4052f8:	d90a      	bls.n	405310 <_dtoa_r+0x758>
  4052fa:	2201      	movs	r2, #1
  4052fc:	2304      	movs	r3, #4
  4052fe:	005b      	lsls	r3, r3, #1
  405300:	f103 0014 	add.w	r0, r3, #20
  405304:	4287      	cmp	r7, r0
  405306:	4611      	mov	r1, r2
  405308:	f102 0201 	add.w	r2, r2, #1
  40530c:	d2f7      	bcs.n	4052fe <_dtoa_r+0x746>
  40530e:	6461      	str	r1, [r4, #68]	; 0x44
  405310:	4620      	mov	r0, r4
  405312:	f001 f8b9 	bl	406488 <_Balloc>
  405316:	2e0e      	cmp	r6, #14
  405318:	9007      	str	r0, [sp, #28]
  40531a:	6420      	str	r0, [r4, #64]	; 0x40
  40531c:	f63f ad5c 	bhi.w	404dd8 <_dtoa_r+0x220>
  405320:	2d00      	cmp	r5, #0
  405322:	f43f ad59 	beq.w	404dd8 <_dtoa_r+0x220>
  405326:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40532a:	9904      	ldr	r1, [sp, #16]
  40532c:	2900      	cmp	r1, #0
  40532e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  405332:	f340 8221 	ble.w	405778 <_dtoa_r+0xbc0>
  405336:	4bb7      	ldr	r3, [pc, #732]	; (405614 <_dtoa_r+0xa5c>)
  405338:	f001 020f 	and.w	r2, r1, #15
  40533c:	110d      	asrs	r5, r1, #4
  40533e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405342:	06e9      	lsls	r1, r5, #27
  405344:	e9d3 6700 	ldrd	r6, r7, [r3]
  405348:	f140 81db 	bpl.w	405702 <_dtoa_r+0xb4a>
  40534c:	4bb2      	ldr	r3, [pc, #712]	; (405618 <_dtoa_r+0xa60>)
  40534e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405352:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405356:	f7fd fe93 	bl	403080 <__aeabi_ddiv>
  40535a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40535e:	f005 050f 	and.w	r5, r5, #15
  405362:	f04f 0803 	mov.w	r8, #3
  405366:	b18d      	cbz	r5, 40538c <_dtoa_r+0x7d4>
  405368:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 405618 <_dtoa_r+0xa60>
  40536c:	4630      	mov	r0, r6
  40536e:	4639      	mov	r1, r7
  405370:	07ea      	lsls	r2, r5, #31
  405372:	d505      	bpl.n	405380 <_dtoa_r+0x7c8>
  405374:	e9d9 2300 	ldrd	r2, r3, [r9]
  405378:	f108 0801 	add.w	r8, r8, #1
  40537c:	f7fd fd56 	bl	402e2c <__aeabi_dmul>
  405380:	106d      	asrs	r5, r5, #1
  405382:	f109 0908 	add.w	r9, r9, #8
  405386:	d1f3      	bne.n	405370 <_dtoa_r+0x7b8>
  405388:	4606      	mov	r6, r0
  40538a:	460f      	mov	r7, r1
  40538c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405390:	4632      	mov	r2, r6
  405392:	463b      	mov	r3, r7
  405394:	f7fd fe74 	bl	403080 <__aeabi_ddiv>
  405398:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40539c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40539e:	b143      	cbz	r3, 4053b2 <_dtoa_r+0x7fa>
  4053a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4053a4:	2200      	movs	r2, #0
  4053a6:	4b9d      	ldr	r3, [pc, #628]	; (40561c <_dtoa_r+0xa64>)
  4053a8:	f7fd ffb2 	bl	403310 <__aeabi_dcmplt>
  4053ac:	2800      	cmp	r0, #0
  4053ae:	f040 82ac 	bne.w	40590a <_dtoa_r+0xd52>
  4053b2:	4640      	mov	r0, r8
  4053b4:	f7fd fcd4 	bl	402d60 <__aeabi_i2d>
  4053b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4053bc:	f7fd fd36 	bl	402e2c <__aeabi_dmul>
  4053c0:	4b97      	ldr	r3, [pc, #604]	; (405620 <_dtoa_r+0xa68>)
  4053c2:	2200      	movs	r2, #0
  4053c4:	f7fd fb80 	bl	402ac8 <__adddf3>
  4053c8:	9b06      	ldr	r3, [sp, #24]
  4053ca:	4606      	mov	r6, r0
  4053cc:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4053d0:	2b00      	cmp	r3, #0
  4053d2:	f000 8162 	beq.w	40569a <_dtoa_r+0xae2>
  4053d6:	9b04      	ldr	r3, [sp, #16]
  4053d8:	f8dd 9018 	ldr.w	r9, [sp, #24]
  4053dc:	9312      	str	r3, [sp, #72]	; 0x48
  4053de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4053e0:	2b00      	cmp	r3, #0
  4053e2:	f000 8221 	beq.w	405828 <_dtoa_r+0xc70>
  4053e6:	4b8b      	ldr	r3, [pc, #556]	; (405614 <_dtoa_r+0xa5c>)
  4053e8:	498e      	ldr	r1, [pc, #568]	; (405624 <_dtoa_r+0xa6c>)
  4053ea:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4053ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4053f2:	2000      	movs	r0, #0
  4053f4:	f7fd fe44 	bl	403080 <__aeabi_ddiv>
  4053f8:	4632      	mov	r2, r6
  4053fa:	463b      	mov	r3, r7
  4053fc:	f7fd fb62 	bl	402ac4 <__aeabi_dsub>
  405400:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405404:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405408:	4639      	mov	r1, r7
  40540a:	4630      	mov	r0, r6
  40540c:	f7fd ffa8 	bl	403360 <__aeabi_d2iz>
  405410:	4605      	mov	r5, r0
  405412:	f7fd fca5 	bl	402d60 <__aeabi_i2d>
  405416:	3530      	adds	r5, #48	; 0x30
  405418:	4602      	mov	r2, r0
  40541a:	460b      	mov	r3, r1
  40541c:	4630      	mov	r0, r6
  40541e:	4639      	mov	r1, r7
  405420:	f7fd fb50 	bl	402ac4 <__aeabi_dsub>
  405424:	fa5f f885 	uxtb.w	r8, r5
  405428:	9d07      	ldr	r5, [sp, #28]
  40542a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40542e:	f885 8000 	strb.w	r8, [r5]
  405432:	4606      	mov	r6, r0
  405434:	460f      	mov	r7, r1
  405436:	3501      	adds	r5, #1
  405438:	f7fd ff6a 	bl	403310 <__aeabi_dcmplt>
  40543c:	2800      	cmp	r0, #0
  40543e:	f040 82b2 	bne.w	4059a6 <_dtoa_r+0xdee>
  405442:	4632      	mov	r2, r6
  405444:	463b      	mov	r3, r7
  405446:	2000      	movs	r0, #0
  405448:	4974      	ldr	r1, [pc, #464]	; (40561c <_dtoa_r+0xa64>)
  40544a:	f7fd fb3b 	bl	402ac4 <__aeabi_dsub>
  40544e:	4602      	mov	r2, r0
  405450:	460b      	mov	r3, r1
  405452:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405456:	f7fd ff79 	bl	40334c <__aeabi_dcmpgt>
  40545a:	2800      	cmp	r0, #0
  40545c:	f040 82ac 	bne.w	4059b8 <_dtoa_r+0xe00>
  405460:	f1b9 0f01 	cmp.w	r9, #1
  405464:	f340 8138 	ble.w	4056d8 <_dtoa_r+0xb20>
  405468:	9b07      	ldr	r3, [sp, #28]
  40546a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  40546e:	f8cd b008 	str.w	fp, [sp, #8]
  405472:	4499      	add	r9, r3
  405474:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405478:	46a0      	mov	r8, r4
  40547a:	e00d      	b.n	405498 <_dtoa_r+0x8e0>
  40547c:	2000      	movs	r0, #0
  40547e:	4967      	ldr	r1, [pc, #412]	; (40561c <_dtoa_r+0xa64>)
  405480:	f7fd fb20 	bl	402ac4 <__aeabi_dsub>
  405484:	4652      	mov	r2, sl
  405486:	465b      	mov	r3, fp
  405488:	f7fd ff42 	bl	403310 <__aeabi_dcmplt>
  40548c:	2800      	cmp	r0, #0
  40548e:	f040 828e 	bne.w	4059ae <_dtoa_r+0xdf6>
  405492:	454d      	cmp	r5, r9
  405494:	f000 811b 	beq.w	4056ce <_dtoa_r+0xb16>
  405498:	4650      	mov	r0, sl
  40549a:	4659      	mov	r1, fp
  40549c:	2200      	movs	r2, #0
  40549e:	4b62      	ldr	r3, [pc, #392]	; (405628 <_dtoa_r+0xa70>)
  4054a0:	f7fd fcc4 	bl	402e2c <__aeabi_dmul>
  4054a4:	2200      	movs	r2, #0
  4054a6:	4b60      	ldr	r3, [pc, #384]	; (405628 <_dtoa_r+0xa70>)
  4054a8:	4682      	mov	sl, r0
  4054aa:	468b      	mov	fp, r1
  4054ac:	4630      	mov	r0, r6
  4054ae:	4639      	mov	r1, r7
  4054b0:	f7fd fcbc 	bl	402e2c <__aeabi_dmul>
  4054b4:	460f      	mov	r7, r1
  4054b6:	4606      	mov	r6, r0
  4054b8:	f7fd ff52 	bl	403360 <__aeabi_d2iz>
  4054bc:	4604      	mov	r4, r0
  4054be:	f7fd fc4f 	bl	402d60 <__aeabi_i2d>
  4054c2:	4602      	mov	r2, r0
  4054c4:	460b      	mov	r3, r1
  4054c6:	4630      	mov	r0, r6
  4054c8:	4639      	mov	r1, r7
  4054ca:	f7fd fafb 	bl	402ac4 <__aeabi_dsub>
  4054ce:	3430      	adds	r4, #48	; 0x30
  4054d0:	b2e4      	uxtb	r4, r4
  4054d2:	4652      	mov	r2, sl
  4054d4:	465b      	mov	r3, fp
  4054d6:	f805 4b01 	strb.w	r4, [r5], #1
  4054da:	4606      	mov	r6, r0
  4054dc:	460f      	mov	r7, r1
  4054de:	f7fd ff17 	bl	403310 <__aeabi_dcmplt>
  4054e2:	4632      	mov	r2, r6
  4054e4:	463b      	mov	r3, r7
  4054e6:	2800      	cmp	r0, #0
  4054e8:	d0c8      	beq.n	40547c <_dtoa_r+0x8c4>
  4054ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054ec:	f8dd b008 	ldr.w	fp, [sp, #8]
  4054f0:	9304      	str	r3, [sp, #16]
  4054f2:	4644      	mov	r4, r8
  4054f4:	e533      	b.n	404f5e <_dtoa_r+0x3a6>
  4054f6:	2300      	movs	r3, #0
  4054f8:	9309      	str	r3, [sp, #36]	; 0x24
  4054fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4054fc:	9a04      	ldr	r2, [sp, #16]
  4054fe:	4413      	add	r3, r2
  405500:	930c      	str	r3, [sp, #48]	; 0x30
  405502:	3301      	adds	r3, #1
  405504:	2b00      	cmp	r3, #0
  405506:	9306      	str	r3, [sp, #24]
  405508:	f340 8109 	ble.w	40571e <_dtoa_r+0xb66>
  40550c:	9e06      	ldr	r6, [sp, #24]
  40550e:	4637      	mov	r7, r6
  405510:	e6ef      	b.n	4052f2 <_dtoa_r+0x73a>
  405512:	2300      	movs	r3, #0
  405514:	9309      	str	r3, [sp, #36]	; 0x24
  405516:	e6e4      	b.n	4052e2 <_dtoa_r+0x72a>
  405518:	9b06      	ldr	r3, [sp, #24]
  40551a:	2b00      	cmp	r3, #0
  40551c:	f73f ac6d 	bgt.w	404dfa <_dtoa_r+0x242>
  405520:	f040 8262 	bne.w	4059e8 <_dtoa_r+0xe30>
  405524:	4640      	mov	r0, r8
  405526:	2200      	movs	r2, #0
  405528:	4b40      	ldr	r3, [pc, #256]	; (40562c <_dtoa_r+0xa74>)
  40552a:	4649      	mov	r1, r9
  40552c:	f7fd fc7e 	bl	402e2c <__aeabi_dmul>
  405530:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405534:	f7fd ff00 	bl	403338 <__aeabi_dcmpge>
  405538:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40553c:	4646      	mov	r6, r8
  40553e:	2800      	cmp	r0, #0
  405540:	f000 808a 	beq.w	405658 <_dtoa_r+0xaa0>
  405544:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405546:	9d07      	ldr	r5, [sp, #28]
  405548:	43db      	mvns	r3, r3
  40554a:	9304      	str	r3, [sp, #16]
  40554c:	4641      	mov	r1, r8
  40554e:	4620      	mov	r0, r4
  405550:	f000 ffc0 	bl	4064d4 <_Bfree>
  405554:	2e00      	cmp	r6, #0
  405556:	f47f ae2c 	bne.w	4051b2 <_dtoa_r+0x5fa>
  40555a:	e500      	b.n	404f5e <_dtoa_r+0x3a6>
  40555c:	4659      	mov	r1, fp
  40555e:	4620      	mov	r0, r4
  405560:	f001 f8f6 	bl	406750 <__pow5mult>
  405564:	4683      	mov	fp, r0
  405566:	e557      	b.n	405018 <_dtoa_r+0x460>
  405568:	9b02      	ldr	r3, [sp, #8]
  40556a:	2b00      	cmp	r3, #0
  40556c:	f47f ad66 	bne.w	40503c <_dtoa_r+0x484>
  405570:	9b03      	ldr	r3, [sp, #12]
  405572:	f3c3 0313 	ubfx	r3, r3, #0, #20
  405576:	2b00      	cmp	r3, #0
  405578:	f47f ad94 	bne.w	4050a4 <_dtoa_r+0x4ec>
  40557c:	9b03      	ldr	r3, [sp, #12]
  40557e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  405582:	0d3f      	lsrs	r7, r7, #20
  405584:	053f      	lsls	r7, r7, #20
  405586:	2f00      	cmp	r7, #0
  405588:	f000 821a 	beq.w	4059c0 <_dtoa_r+0xe08>
  40558c:	9b05      	ldr	r3, [sp, #20]
  40558e:	3301      	adds	r3, #1
  405590:	9305      	str	r3, [sp, #20]
  405592:	f10a 0a01 	add.w	sl, sl, #1
  405596:	f04f 0901 	mov.w	r9, #1
  40559a:	e585      	b.n	4050a8 <_dtoa_r+0x4f0>
  40559c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40559e:	2a00      	cmp	r2, #0
  4055a0:	f000 81a5 	beq.w	4058ee <_dtoa_r+0xd36>
  4055a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4055a8:	9f08      	ldr	r7, [sp, #32]
  4055aa:	9d05      	ldr	r5, [sp, #20]
  4055ac:	e4ff      	b.n	404fae <_dtoa_r+0x3f6>
  4055ae:	f000 ff9b 	bl	4064e8 <__multadd>
  4055b2:	4657      	mov	r7, sl
  4055b4:	4606      	mov	r6, r0
  4055b6:	4681      	mov	r9, r0
  4055b8:	e631      	b.n	40521e <_dtoa_r+0x666>
  4055ba:	4601      	mov	r1, r0
  4055bc:	4620      	mov	r0, r4
  4055be:	f8cd c008 	str.w	ip, [sp, #8]
  4055c2:	f000 ff87 	bl	4064d4 <_Bfree>
  4055c6:	2201      	movs	r2, #1
  4055c8:	f8dd c008 	ldr.w	ip, [sp, #8]
  4055cc:	e654      	b.n	405278 <_dtoa_r+0x6c0>
  4055ce:	4658      	mov	r0, fp
  4055d0:	4641      	mov	r1, r8
  4055d2:	f001 f963 	bl	40689c <__mcmp>
  4055d6:	2800      	cmp	r0, #0
  4055d8:	f6bf ad91 	bge.w	4050fe <_dtoa_r+0x546>
  4055dc:	9f04      	ldr	r7, [sp, #16]
  4055de:	4659      	mov	r1, fp
  4055e0:	2300      	movs	r3, #0
  4055e2:	4620      	mov	r0, r4
  4055e4:	220a      	movs	r2, #10
  4055e6:	3f01      	subs	r7, #1
  4055e8:	9704      	str	r7, [sp, #16]
  4055ea:	f000 ff7d 	bl	4064e8 <__multadd>
  4055ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055f0:	4683      	mov	fp, r0
  4055f2:	2b00      	cmp	r3, #0
  4055f4:	f47f adf0 	bne.w	4051d8 <_dtoa_r+0x620>
  4055f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4055fa:	2b00      	cmp	r3, #0
  4055fc:	f340 81f8 	ble.w	4059f0 <_dtoa_r+0xe38>
  405600:	9306      	str	r3, [sp, #24]
  405602:	e583      	b.n	40510c <_dtoa_r+0x554>
  405604:	9807      	ldr	r0, [sp, #28]
  405606:	f7ff bb0b 	b.w	404c20 <_dtoa_r+0x68>
  40560a:	9b02      	ldr	r3, [sp, #8]
  40560c:	2b00      	cmp	r3, #0
  40560e:	f47f ad49 	bne.w	4050a4 <_dtoa_r+0x4ec>
  405612:	e7ad      	b.n	405570 <_dtoa_r+0x9b8>
  405614:	00408060 	.word	0x00408060
  405618:	00408138 	.word	0x00408138
  40561c:	3ff00000 	.word	0x3ff00000
  405620:	401c0000 	.word	0x401c0000
  405624:	3fe00000 	.word	0x3fe00000
  405628:	40240000 	.word	0x40240000
  40562c:	40140000 	.word	0x40140000
  405630:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405632:	2b02      	cmp	r3, #2
  405634:	f77f ad67 	ble.w	405106 <_dtoa_r+0x54e>
  405638:	9b06      	ldr	r3, [sp, #24]
  40563a:	2b00      	cmp	r3, #0
  40563c:	d182      	bne.n	405544 <_dtoa_r+0x98c>
  40563e:	4641      	mov	r1, r8
  405640:	2205      	movs	r2, #5
  405642:	4620      	mov	r0, r4
  405644:	f000 ff50 	bl	4064e8 <__multadd>
  405648:	4680      	mov	r8, r0
  40564a:	4641      	mov	r1, r8
  40564c:	4658      	mov	r0, fp
  40564e:	f001 f925 	bl	40689c <__mcmp>
  405652:	2800      	cmp	r0, #0
  405654:	f77f af76 	ble.w	405544 <_dtoa_r+0x98c>
  405658:	9a04      	ldr	r2, [sp, #16]
  40565a:	9907      	ldr	r1, [sp, #28]
  40565c:	2331      	movs	r3, #49	; 0x31
  40565e:	3201      	adds	r2, #1
  405660:	9204      	str	r2, [sp, #16]
  405662:	700b      	strb	r3, [r1, #0]
  405664:	1c4d      	adds	r5, r1, #1
  405666:	e771      	b.n	40554c <_dtoa_r+0x994>
  405668:	9a04      	ldr	r2, [sp, #16]
  40566a:	3201      	adds	r2, #1
  40566c:	9204      	str	r2, [sp, #16]
  40566e:	9a07      	ldr	r2, [sp, #28]
  405670:	2331      	movs	r3, #49	; 0x31
  405672:	7013      	strb	r3, [r2, #0]
  405674:	e58d      	b.n	405192 <_dtoa_r+0x5da>
  405676:	f8dd b008 	ldr.w	fp, [sp, #8]
  40567a:	9c05      	ldr	r4, [sp, #20]
  40567c:	e46f      	b.n	404f5e <_dtoa_r+0x3a6>
  40567e:	4640      	mov	r0, r8
  405680:	f7fd fb6e 	bl	402d60 <__aeabi_i2d>
  405684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405688:	f7fd fbd0 	bl	402e2c <__aeabi_dmul>
  40568c:	2200      	movs	r2, #0
  40568e:	4bbc      	ldr	r3, [pc, #752]	; (405980 <_dtoa_r+0xdc8>)
  405690:	f7fd fa1a 	bl	402ac8 <__adddf3>
  405694:	4606      	mov	r6, r0
  405696:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40569a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40569e:	2200      	movs	r2, #0
  4056a0:	4bb8      	ldr	r3, [pc, #736]	; (405984 <_dtoa_r+0xdcc>)
  4056a2:	f7fd fa0f 	bl	402ac4 <__aeabi_dsub>
  4056a6:	4632      	mov	r2, r6
  4056a8:	463b      	mov	r3, r7
  4056aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4056ae:	f7fd fe4d 	bl	40334c <__aeabi_dcmpgt>
  4056b2:	4680      	mov	r8, r0
  4056b4:	2800      	cmp	r0, #0
  4056b6:	f040 80b3 	bne.w	405820 <_dtoa_r+0xc68>
  4056ba:	4632      	mov	r2, r6
  4056bc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4056c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4056c4:	f7fd fe24 	bl	403310 <__aeabi_dcmplt>
  4056c8:	b130      	cbz	r0, 4056d8 <_dtoa_r+0xb20>
  4056ca:	4646      	mov	r6, r8
  4056cc:	e73a      	b.n	405544 <_dtoa_r+0x98c>
  4056ce:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  4056d2:	f8dd b008 	ldr.w	fp, [sp, #8]
  4056d6:	4644      	mov	r4, r8
  4056d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4056dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4056e0:	f7ff bb7a 	b.w	404dd8 <_dtoa_r+0x220>
  4056e4:	4659      	mov	r1, fp
  4056e6:	9a08      	ldr	r2, [sp, #32]
  4056e8:	4620      	mov	r0, r4
  4056ea:	f001 f831 	bl	406750 <__pow5mult>
  4056ee:	4683      	mov	fp, r0
  4056f0:	e492      	b.n	405018 <_dtoa_r+0x460>
  4056f2:	9b08      	ldr	r3, [sp, #32]
  4056f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4056f6:	9708      	str	r7, [sp, #32]
  4056f8:	1afb      	subs	r3, r7, r3
  4056fa:	441a      	add	r2, r3
  4056fc:	920a      	str	r2, [sp, #40]	; 0x28
  4056fe:	2700      	movs	r7, #0
  405700:	e44f      	b.n	404fa2 <_dtoa_r+0x3ea>
  405702:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  405706:	f04f 0802 	mov.w	r8, #2
  40570a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40570e:	e62a      	b.n	405366 <_dtoa_r+0x7ae>
  405710:	2601      	movs	r6, #1
  405712:	9621      	str	r6, [sp, #132]	; 0x84
  405714:	960c      	str	r6, [sp, #48]	; 0x30
  405716:	9606      	str	r6, [sp, #24]
  405718:	2100      	movs	r1, #0
  40571a:	6461      	str	r1, [r4, #68]	; 0x44
  40571c:	e5f8      	b.n	405310 <_dtoa_r+0x758>
  40571e:	461e      	mov	r6, r3
  405720:	e7fa      	b.n	405718 <_dtoa_r+0xb60>
  405722:	2a00      	cmp	r2, #0
  405724:	dd15      	ble.n	405752 <_dtoa_r+0xb9a>
  405726:	4659      	mov	r1, fp
  405728:	2201      	movs	r2, #1
  40572a:	4620      	mov	r0, r4
  40572c:	f8cd c008 	str.w	ip, [sp, #8]
  405730:	f001 f85e 	bl	4067f0 <__lshift>
  405734:	4641      	mov	r1, r8
  405736:	4683      	mov	fp, r0
  405738:	f001 f8b0 	bl	40689c <__mcmp>
  40573c:	2800      	cmp	r0, #0
  40573e:	f8dd c008 	ldr.w	ip, [sp, #8]
  405742:	f340 814a 	ble.w	4059da <_dtoa_r+0xe22>
  405746:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40574a:	f000 8106 	beq.w	40595a <_dtoa_r+0xda2>
  40574e:	f10c 0c01 	add.w	ip, ip, #1
  405752:	46b2      	mov	sl, r6
  405754:	f887 c000 	strb.w	ip, [r7]
  405758:	1c7d      	adds	r5, r7, #1
  40575a:	464e      	mov	r6, r9
  40575c:	e519      	b.n	405192 <_dtoa_r+0x5da>
  40575e:	d104      	bne.n	40576a <_dtoa_r+0xbb2>
  405760:	f01c 0f01 	tst.w	ip, #1
  405764:	d001      	beq.n	40576a <_dtoa_r+0xbb2>
  405766:	e504      	b.n	405172 <_dtoa_r+0x5ba>
  405768:	4615      	mov	r5, r2
  40576a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40576e:	2b30      	cmp	r3, #48	; 0x30
  405770:	f105 32ff 	add.w	r2, r5, #4294967295
  405774:	d0f8      	beq.n	405768 <_dtoa_r+0xbb0>
  405776:	e50c      	b.n	405192 <_dtoa_r+0x5da>
  405778:	9b04      	ldr	r3, [sp, #16]
  40577a:	425d      	negs	r5, r3
  40577c:	2d00      	cmp	r5, #0
  40577e:	f000 80bd 	beq.w	4058fc <_dtoa_r+0xd44>
  405782:	4b81      	ldr	r3, [pc, #516]	; (405988 <_dtoa_r+0xdd0>)
  405784:	f005 020f 	and.w	r2, r5, #15
  405788:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40578c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405790:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405794:	f7fd fb4a 	bl	402e2c <__aeabi_dmul>
  405798:	112d      	asrs	r5, r5, #4
  40579a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40579e:	f000 812c 	beq.w	4059fa <_dtoa_r+0xe42>
  4057a2:	4e7a      	ldr	r6, [pc, #488]	; (40598c <_dtoa_r+0xdd4>)
  4057a4:	f04f 0802 	mov.w	r8, #2
  4057a8:	07eb      	lsls	r3, r5, #31
  4057aa:	d505      	bpl.n	4057b8 <_dtoa_r+0xc00>
  4057ac:	e9d6 2300 	ldrd	r2, r3, [r6]
  4057b0:	f108 0801 	add.w	r8, r8, #1
  4057b4:	f7fd fb3a 	bl	402e2c <__aeabi_dmul>
  4057b8:	106d      	asrs	r5, r5, #1
  4057ba:	f106 0608 	add.w	r6, r6, #8
  4057be:	d1f3      	bne.n	4057a8 <_dtoa_r+0xbf0>
  4057c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4057c4:	e5ea      	b.n	40539c <_dtoa_r+0x7e4>
  4057c6:	9a04      	ldr	r2, [sp, #16]
  4057c8:	3201      	adds	r2, #1
  4057ca:	9204      	str	r2, [sp, #16]
  4057cc:	9a07      	ldr	r2, [sp, #28]
  4057ce:	2330      	movs	r3, #48	; 0x30
  4057d0:	7013      	strb	r3, [r2, #0]
  4057d2:	2331      	movs	r3, #49	; 0x31
  4057d4:	7013      	strb	r3, [r2, #0]
  4057d6:	f7ff bbc2 	b.w	404f5e <_dtoa_r+0x3a6>
  4057da:	6871      	ldr	r1, [r6, #4]
  4057dc:	4620      	mov	r0, r4
  4057de:	f000 fe53 	bl	406488 <_Balloc>
  4057e2:	6933      	ldr	r3, [r6, #16]
  4057e4:	1c9a      	adds	r2, r3, #2
  4057e6:	4605      	mov	r5, r0
  4057e8:	0092      	lsls	r2, r2, #2
  4057ea:	f106 010c 	add.w	r1, r6, #12
  4057ee:	300c      	adds	r0, #12
  4057f0:	f000 fd48 	bl	406284 <memcpy>
  4057f4:	4620      	mov	r0, r4
  4057f6:	4629      	mov	r1, r5
  4057f8:	2201      	movs	r2, #1
  4057fa:	f000 fff9 	bl	4067f0 <__lshift>
  4057fe:	4681      	mov	r9, r0
  405800:	e503      	b.n	40520a <_dtoa_r+0x652>
  405802:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405806:	f000 80a8 	beq.w	40595a <_dtoa_r+0xda2>
  40580a:	f10c 0c01 	add.w	ip, ip, #1
  40580e:	46b2      	mov	sl, r6
  405810:	f887 c000 	strb.w	ip, [r7]
  405814:	1c7d      	adds	r5, r7, #1
  405816:	464e      	mov	r6, r9
  405818:	e4bb      	b.n	405192 <_dtoa_r+0x5da>
  40581a:	46b2      	mov	sl, r6
  40581c:	464e      	mov	r6, r9
  40581e:	e498      	b.n	405152 <_dtoa_r+0x59a>
  405820:	f04f 0800 	mov.w	r8, #0
  405824:	4646      	mov	r6, r8
  405826:	e717      	b.n	405658 <_dtoa_r+0xaa0>
  405828:	4957      	ldr	r1, [pc, #348]	; (405988 <_dtoa_r+0xdd0>)
  40582a:	f109 33ff 	add.w	r3, r9, #4294967295
  40582e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405832:	4632      	mov	r2, r6
  405834:	9313      	str	r3, [sp, #76]	; 0x4c
  405836:	e9d1 0100 	ldrd	r0, r1, [r1]
  40583a:	463b      	mov	r3, r7
  40583c:	f7fd faf6 	bl	402e2c <__aeabi_dmul>
  405840:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405844:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405848:	4639      	mov	r1, r7
  40584a:	4630      	mov	r0, r6
  40584c:	f7fd fd88 	bl	403360 <__aeabi_d2iz>
  405850:	4605      	mov	r5, r0
  405852:	f7fd fa85 	bl	402d60 <__aeabi_i2d>
  405856:	4602      	mov	r2, r0
  405858:	460b      	mov	r3, r1
  40585a:	4630      	mov	r0, r6
  40585c:	4639      	mov	r1, r7
  40585e:	f7fd f931 	bl	402ac4 <__aeabi_dsub>
  405862:	9a07      	ldr	r2, [sp, #28]
  405864:	3530      	adds	r5, #48	; 0x30
  405866:	f1b9 0f01 	cmp.w	r9, #1
  40586a:	7015      	strb	r5, [r2, #0]
  40586c:	4606      	mov	r6, r0
  40586e:	460f      	mov	r7, r1
  405870:	f102 0501 	add.w	r5, r2, #1
  405874:	d023      	beq.n	4058be <_dtoa_r+0xd06>
  405876:	9b07      	ldr	r3, [sp, #28]
  405878:	f8cd a008 	str.w	sl, [sp, #8]
  40587c:	444b      	add	r3, r9
  40587e:	465e      	mov	r6, fp
  405880:	469a      	mov	sl, r3
  405882:	46ab      	mov	fp, r5
  405884:	2200      	movs	r2, #0
  405886:	4b42      	ldr	r3, [pc, #264]	; (405990 <_dtoa_r+0xdd8>)
  405888:	f7fd fad0 	bl	402e2c <__aeabi_dmul>
  40588c:	4689      	mov	r9, r1
  40588e:	4680      	mov	r8, r0
  405890:	f7fd fd66 	bl	403360 <__aeabi_d2iz>
  405894:	4607      	mov	r7, r0
  405896:	f7fd fa63 	bl	402d60 <__aeabi_i2d>
  40589a:	3730      	adds	r7, #48	; 0x30
  40589c:	4602      	mov	r2, r0
  40589e:	460b      	mov	r3, r1
  4058a0:	4640      	mov	r0, r8
  4058a2:	4649      	mov	r1, r9
  4058a4:	f7fd f90e 	bl	402ac4 <__aeabi_dsub>
  4058a8:	f80b 7b01 	strb.w	r7, [fp], #1
  4058ac:	45d3      	cmp	fp, sl
  4058ae:	d1e9      	bne.n	405884 <_dtoa_r+0xccc>
  4058b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4058b2:	f8dd a008 	ldr.w	sl, [sp, #8]
  4058b6:	46b3      	mov	fp, r6
  4058b8:	460f      	mov	r7, r1
  4058ba:	4606      	mov	r6, r0
  4058bc:	441d      	add	r5, r3
  4058be:	2200      	movs	r2, #0
  4058c0:	4b34      	ldr	r3, [pc, #208]	; (405994 <_dtoa_r+0xddc>)
  4058c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4058c6:	f7fd f8ff 	bl	402ac8 <__adddf3>
  4058ca:	4632      	mov	r2, r6
  4058cc:	463b      	mov	r3, r7
  4058ce:	f7fd fd1f 	bl	403310 <__aeabi_dcmplt>
  4058d2:	2800      	cmp	r0, #0
  4058d4:	d047      	beq.n	405966 <_dtoa_r+0xdae>
  4058d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4058d8:	9304      	str	r3, [sp, #16]
  4058da:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4058de:	f7ff bb2c 	b.w	404f3a <_dtoa_r+0x382>
  4058e2:	9b05      	ldr	r3, [sp, #20]
  4058e4:	9a06      	ldr	r2, [sp, #24]
  4058e6:	1a9d      	subs	r5, r3, r2
  4058e8:	2300      	movs	r3, #0
  4058ea:	f7ff bb60 	b.w	404fae <_dtoa_r+0x3f6>
  4058ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4058f0:	9f08      	ldr	r7, [sp, #32]
  4058f2:	9d05      	ldr	r5, [sp, #20]
  4058f4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4058f8:	f7ff bb59 	b.w	404fae <_dtoa_r+0x3f6>
  4058fc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  405900:	f04f 0802 	mov.w	r8, #2
  405904:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405908:	e548      	b.n	40539c <_dtoa_r+0x7e4>
  40590a:	9b06      	ldr	r3, [sp, #24]
  40590c:	2b00      	cmp	r3, #0
  40590e:	f43f aeb6 	beq.w	40567e <_dtoa_r+0xac6>
  405912:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  405914:	2d00      	cmp	r5, #0
  405916:	f77f aedf 	ble.w	4056d8 <_dtoa_r+0xb20>
  40591a:	2200      	movs	r2, #0
  40591c:	4b1c      	ldr	r3, [pc, #112]	; (405990 <_dtoa_r+0xdd8>)
  40591e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405922:	f7fd fa83 	bl	402e2c <__aeabi_dmul>
  405926:	4606      	mov	r6, r0
  405928:	460f      	mov	r7, r1
  40592a:	f108 0001 	add.w	r0, r8, #1
  40592e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  405932:	f7fd fa15 	bl	402d60 <__aeabi_i2d>
  405936:	4602      	mov	r2, r0
  405938:	460b      	mov	r3, r1
  40593a:	4630      	mov	r0, r6
  40593c:	4639      	mov	r1, r7
  40593e:	f7fd fa75 	bl	402e2c <__aeabi_dmul>
  405942:	4b0f      	ldr	r3, [pc, #60]	; (405980 <_dtoa_r+0xdc8>)
  405944:	2200      	movs	r2, #0
  405946:	f7fd f8bf 	bl	402ac8 <__adddf3>
  40594a:	9b04      	ldr	r3, [sp, #16]
  40594c:	3b01      	subs	r3, #1
  40594e:	4606      	mov	r6, r0
  405950:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  405954:	9312      	str	r3, [sp, #72]	; 0x48
  405956:	46a9      	mov	r9, r5
  405958:	e541      	b.n	4053de <_dtoa_r+0x826>
  40595a:	2239      	movs	r2, #57	; 0x39
  40595c:	46b2      	mov	sl, r6
  40595e:	703a      	strb	r2, [r7, #0]
  405960:	464e      	mov	r6, r9
  405962:	1c7d      	adds	r5, r7, #1
  405964:	e407      	b.n	405176 <_dtoa_r+0x5be>
  405966:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40596a:	2000      	movs	r0, #0
  40596c:	4909      	ldr	r1, [pc, #36]	; (405994 <_dtoa_r+0xddc>)
  40596e:	f7fd f8a9 	bl	402ac4 <__aeabi_dsub>
  405972:	4632      	mov	r2, r6
  405974:	463b      	mov	r3, r7
  405976:	f7fd fce9 	bl	40334c <__aeabi_dcmpgt>
  40597a:	b970      	cbnz	r0, 40599a <_dtoa_r+0xde2>
  40597c:	e6ac      	b.n	4056d8 <_dtoa_r+0xb20>
  40597e:	bf00      	nop
  405980:	401c0000 	.word	0x401c0000
  405984:	40140000 	.word	0x40140000
  405988:	00408060 	.word	0x00408060
  40598c:	00408138 	.word	0x00408138
  405990:	40240000 	.word	0x40240000
  405994:	3fe00000 	.word	0x3fe00000
  405998:	4615      	mov	r5, r2
  40599a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40599e:	2b30      	cmp	r3, #48	; 0x30
  4059a0:	f105 32ff 	add.w	r2, r5, #4294967295
  4059a4:	d0f8      	beq.n	405998 <_dtoa_r+0xde0>
  4059a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4059a8:	9304      	str	r3, [sp, #16]
  4059aa:	f7ff bad8 	b.w	404f5e <_dtoa_r+0x3a6>
  4059ae:	4643      	mov	r3, r8
  4059b0:	f8dd b008 	ldr.w	fp, [sp, #8]
  4059b4:	46a0      	mov	r8, r4
  4059b6:	461c      	mov	r4, r3
  4059b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4059ba:	9304      	str	r3, [sp, #16]
  4059bc:	f7ff babd 	b.w	404f3a <_dtoa_r+0x382>
  4059c0:	46b9      	mov	r9, r7
  4059c2:	f7ff bb71 	b.w	4050a8 <_dtoa_r+0x4f0>
  4059c6:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4059ca:	d0c6      	beq.n	40595a <_dtoa_r+0xda2>
  4059cc:	f1ba 0f00 	cmp.w	sl, #0
  4059d0:	f77f aebf 	ble.w	405752 <_dtoa_r+0xb9a>
  4059d4:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  4059d8:	e6bb      	b.n	405752 <_dtoa_r+0xb9a>
  4059da:	f47f aeba 	bne.w	405752 <_dtoa_r+0xb9a>
  4059de:	f01c 0f01 	tst.w	ip, #1
  4059e2:	f43f aeb6 	beq.w	405752 <_dtoa_r+0xb9a>
  4059e6:	e6ae      	b.n	405746 <_dtoa_r+0xb8e>
  4059e8:	f04f 0800 	mov.w	r8, #0
  4059ec:	4646      	mov	r6, r8
  4059ee:	e5a9      	b.n	405544 <_dtoa_r+0x98c>
  4059f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4059f2:	2b02      	cmp	r3, #2
  4059f4:	dc04      	bgt.n	405a00 <_dtoa_r+0xe48>
  4059f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4059f8:	e602      	b.n	405600 <_dtoa_r+0xa48>
  4059fa:	f04f 0802 	mov.w	r8, #2
  4059fe:	e4cd      	b.n	40539c <_dtoa_r+0x7e4>
  405a00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405a02:	9306      	str	r3, [sp, #24]
  405a04:	e618      	b.n	405638 <_dtoa_r+0xa80>
  405a06:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405a08:	2b02      	cmp	r3, #2
  405a0a:	dcf9      	bgt.n	405a00 <_dtoa_r+0xe48>
  405a0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405a0e:	f7ff bbee 	b.w	4051ee <_dtoa_r+0x636>
  405a12:	2500      	movs	r5, #0
  405a14:	6465      	str	r5, [r4, #68]	; 0x44
  405a16:	4629      	mov	r1, r5
  405a18:	4620      	mov	r0, r4
  405a1a:	f000 fd35 	bl	406488 <_Balloc>
  405a1e:	f04f 33ff 	mov.w	r3, #4294967295
  405a22:	9306      	str	r3, [sp, #24]
  405a24:	930c      	str	r3, [sp, #48]	; 0x30
  405a26:	2301      	movs	r3, #1
  405a28:	9007      	str	r0, [sp, #28]
  405a2a:	9521      	str	r5, [sp, #132]	; 0x84
  405a2c:	6420      	str	r0, [r4, #64]	; 0x40
  405a2e:	9309      	str	r3, [sp, #36]	; 0x24
  405a30:	f7ff b9d2 	b.w	404dd8 <_dtoa_r+0x220>
  405a34:	f43f ab4d 	beq.w	4050d2 <_dtoa_r+0x51a>
  405a38:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405a3c:	f7ff bb44 	b.w	4050c8 <_dtoa_r+0x510>
  405a40:	2301      	movs	r3, #1
  405a42:	9309      	str	r3, [sp, #36]	; 0x24
  405a44:	e559      	b.n	4054fa <_dtoa_r+0x942>
  405a46:	2501      	movs	r5, #1
  405a48:	f7ff b990 	b.w	404d6c <_dtoa_r+0x1b4>

00405a4c <__libc_fini_array>:
  405a4c:	b538      	push	{r3, r4, r5, lr}
  405a4e:	4b08      	ldr	r3, [pc, #32]	; (405a70 <__libc_fini_array+0x24>)
  405a50:	4d08      	ldr	r5, [pc, #32]	; (405a74 <__libc_fini_array+0x28>)
  405a52:	1aed      	subs	r5, r5, r3
  405a54:	10ac      	asrs	r4, r5, #2
  405a56:	bf18      	it	ne
  405a58:	18ed      	addne	r5, r5, r3
  405a5a:	d005      	beq.n	405a68 <__libc_fini_array+0x1c>
  405a5c:	3c01      	subs	r4, #1
  405a5e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405a62:	4798      	blx	r3
  405a64:	2c00      	cmp	r4, #0
  405a66:	d1f9      	bne.n	405a5c <__libc_fini_array+0x10>
  405a68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405a6c:	f002 bb82 	b.w	408174 <_fini>
  405a70:	00408180 	.word	0x00408180
  405a74:	00408184 	.word	0x00408184

00405a78 <_malloc_trim_r>:
  405a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405a7a:	4f23      	ldr	r7, [pc, #140]	; (405b08 <_malloc_trim_r+0x90>)
  405a7c:	460c      	mov	r4, r1
  405a7e:	4606      	mov	r6, r0
  405a80:	f000 fcfe 	bl	406480 <__malloc_lock>
  405a84:	68bb      	ldr	r3, [r7, #8]
  405a86:	685d      	ldr	r5, [r3, #4]
  405a88:	f025 0503 	bic.w	r5, r5, #3
  405a8c:	1b29      	subs	r1, r5, r4
  405a8e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  405a92:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405a96:	f021 010f 	bic.w	r1, r1, #15
  405a9a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405a9e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405aa2:	db07      	blt.n	405ab4 <_malloc_trim_r+0x3c>
  405aa4:	4630      	mov	r0, r6
  405aa6:	2100      	movs	r1, #0
  405aa8:	f001 fa04 	bl	406eb4 <_sbrk_r>
  405aac:	68bb      	ldr	r3, [r7, #8]
  405aae:	442b      	add	r3, r5
  405ab0:	4298      	cmp	r0, r3
  405ab2:	d004      	beq.n	405abe <_malloc_trim_r+0x46>
  405ab4:	4630      	mov	r0, r6
  405ab6:	f000 fce5 	bl	406484 <__malloc_unlock>
  405aba:	2000      	movs	r0, #0
  405abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405abe:	4630      	mov	r0, r6
  405ac0:	4261      	negs	r1, r4
  405ac2:	f001 f9f7 	bl	406eb4 <_sbrk_r>
  405ac6:	3001      	adds	r0, #1
  405ac8:	d00d      	beq.n	405ae6 <_malloc_trim_r+0x6e>
  405aca:	4b10      	ldr	r3, [pc, #64]	; (405b0c <_malloc_trim_r+0x94>)
  405acc:	68ba      	ldr	r2, [r7, #8]
  405ace:	6819      	ldr	r1, [r3, #0]
  405ad0:	1b2d      	subs	r5, r5, r4
  405ad2:	f045 0501 	orr.w	r5, r5, #1
  405ad6:	4630      	mov	r0, r6
  405ad8:	1b09      	subs	r1, r1, r4
  405ada:	6055      	str	r5, [r2, #4]
  405adc:	6019      	str	r1, [r3, #0]
  405ade:	f000 fcd1 	bl	406484 <__malloc_unlock>
  405ae2:	2001      	movs	r0, #1
  405ae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405ae6:	4630      	mov	r0, r6
  405ae8:	2100      	movs	r1, #0
  405aea:	f001 f9e3 	bl	406eb4 <_sbrk_r>
  405aee:	68ba      	ldr	r2, [r7, #8]
  405af0:	1a83      	subs	r3, r0, r2
  405af2:	2b0f      	cmp	r3, #15
  405af4:	ddde      	ble.n	405ab4 <_malloc_trim_r+0x3c>
  405af6:	4c06      	ldr	r4, [pc, #24]	; (405b10 <_malloc_trim_r+0x98>)
  405af8:	4904      	ldr	r1, [pc, #16]	; (405b0c <_malloc_trim_r+0x94>)
  405afa:	6824      	ldr	r4, [r4, #0]
  405afc:	f043 0301 	orr.w	r3, r3, #1
  405b00:	1b00      	subs	r0, r0, r4
  405b02:	6053      	str	r3, [r2, #4]
  405b04:	6008      	str	r0, [r1, #0]
  405b06:	e7d5      	b.n	405ab4 <_malloc_trim_r+0x3c>
  405b08:	20000474 	.word	0x20000474
  405b0c:	20000ce8 	.word	0x20000ce8
  405b10:	20000880 	.word	0x20000880

00405b14 <_free_r>:
  405b14:	2900      	cmp	r1, #0
  405b16:	d04e      	beq.n	405bb6 <_free_r+0xa2>
  405b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b1c:	460c      	mov	r4, r1
  405b1e:	4680      	mov	r8, r0
  405b20:	f000 fcae 	bl	406480 <__malloc_lock>
  405b24:	f854 7c04 	ldr.w	r7, [r4, #-4]
  405b28:	4962      	ldr	r1, [pc, #392]	; (405cb4 <_free_r+0x1a0>)
  405b2a:	f027 0201 	bic.w	r2, r7, #1
  405b2e:	f1a4 0508 	sub.w	r5, r4, #8
  405b32:	18ab      	adds	r3, r5, r2
  405b34:	688e      	ldr	r6, [r1, #8]
  405b36:	6858      	ldr	r0, [r3, #4]
  405b38:	429e      	cmp	r6, r3
  405b3a:	f020 0003 	bic.w	r0, r0, #3
  405b3e:	d05a      	beq.n	405bf6 <_free_r+0xe2>
  405b40:	07fe      	lsls	r6, r7, #31
  405b42:	6058      	str	r0, [r3, #4]
  405b44:	d40b      	bmi.n	405b5e <_free_r+0x4a>
  405b46:	f854 7c08 	ldr.w	r7, [r4, #-8]
  405b4a:	1bed      	subs	r5, r5, r7
  405b4c:	f101 0e08 	add.w	lr, r1, #8
  405b50:	68ac      	ldr	r4, [r5, #8]
  405b52:	4574      	cmp	r4, lr
  405b54:	443a      	add	r2, r7
  405b56:	d067      	beq.n	405c28 <_free_r+0x114>
  405b58:	68ef      	ldr	r7, [r5, #12]
  405b5a:	60e7      	str	r7, [r4, #12]
  405b5c:	60bc      	str	r4, [r7, #8]
  405b5e:	181c      	adds	r4, r3, r0
  405b60:	6864      	ldr	r4, [r4, #4]
  405b62:	07e4      	lsls	r4, r4, #31
  405b64:	d40c      	bmi.n	405b80 <_free_r+0x6c>
  405b66:	4f54      	ldr	r7, [pc, #336]	; (405cb8 <_free_r+0x1a4>)
  405b68:	689c      	ldr	r4, [r3, #8]
  405b6a:	42bc      	cmp	r4, r7
  405b6c:	4402      	add	r2, r0
  405b6e:	d07c      	beq.n	405c6a <_free_r+0x156>
  405b70:	68d8      	ldr	r0, [r3, #12]
  405b72:	60e0      	str	r0, [r4, #12]
  405b74:	f042 0301 	orr.w	r3, r2, #1
  405b78:	6084      	str	r4, [r0, #8]
  405b7a:	606b      	str	r3, [r5, #4]
  405b7c:	50aa      	str	r2, [r5, r2]
  405b7e:	e003      	b.n	405b88 <_free_r+0x74>
  405b80:	f042 0301 	orr.w	r3, r2, #1
  405b84:	606b      	str	r3, [r5, #4]
  405b86:	50aa      	str	r2, [r5, r2]
  405b88:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405b8c:	d214      	bcs.n	405bb8 <_free_r+0xa4>
  405b8e:	08d2      	lsrs	r2, r2, #3
  405b90:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  405b94:	6848      	ldr	r0, [r1, #4]
  405b96:	689f      	ldr	r7, [r3, #8]
  405b98:	60af      	str	r7, [r5, #8]
  405b9a:	1092      	asrs	r2, r2, #2
  405b9c:	2401      	movs	r4, #1
  405b9e:	fa04 f202 	lsl.w	r2, r4, r2
  405ba2:	4310      	orrs	r0, r2
  405ba4:	60eb      	str	r3, [r5, #12]
  405ba6:	6048      	str	r0, [r1, #4]
  405ba8:	609d      	str	r5, [r3, #8]
  405baa:	60fd      	str	r5, [r7, #12]
  405bac:	4640      	mov	r0, r8
  405bae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405bb2:	f000 bc67 	b.w	406484 <__malloc_unlock>
  405bb6:	4770      	bx	lr
  405bb8:	0a53      	lsrs	r3, r2, #9
  405bba:	2b04      	cmp	r3, #4
  405bbc:	d847      	bhi.n	405c4e <_free_r+0x13a>
  405bbe:	0993      	lsrs	r3, r2, #6
  405bc0:	f103 0438 	add.w	r4, r3, #56	; 0x38
  405bc4:	0060      	lsls	r0, r4, #1
  405bc6:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  405bca:	493a      	ldr	r1, [pc, #232]	; (405cb4 <_free_r+0x1a0>)
  405bcc:	6883      	ldr	r3, [r0, #8]
  405bce:	4283      	cmp	r3, r0
  405bd0:	d043      	beq.n	405c5a <_free_r+0x146>
  405bd2:	6859      	ldr	r1, [r3, #4]
  405bd4:	f021 0103 	bic.w	r1, r1, #3
  405bd8:	4291      	cmp	r1, r2
  405bda:	d902      	bls.n	405be2 <_free_r+0xce>
  405bdc:	689b      	ldr	r3, [r3, #8]
  405bde:	4298      	cmp	r0, r3
  405be0:	d1f7      	bne.n	405bd2 <_free_r+0xbe>
  405be2:	68da      	ldr	r2, [r3, #12]
  405be4:	60ea      	str	r2, [r5, #12]
  405be6:	60ab      	str	r3, [r5, #8]
  405be8:	4640      	mov	r0, r8
  405bea:	6095      	str	r5, [r2, #8]
  405bec:	60dd      	str	r5, [r3, #12]
  405bee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405bf2:	f000 bc47 	b.w	406484 <__malloc_unlock>
  405bf6:	07ff      	lsls	r7, r7, #31
  405bf8:	4402      	add	r2, r0
  405bfa:	d407      	bmi.n	405c0c <_free_r+0xf8>
  405bfc:	f854 3c08 	ldr.w	r3, [r4, #-8]
  405c00:	1aed      	subs	r5, r5, r3
  405c02:	441a      	add	r2, r3
  405c04:	68a8      	ldr	r0, [r5, #8]
  405c06:	68eb      	ldr	r3, [r5, #12]
  405c08:	60c3      	str	r3, [r0, #12]
  405c0a:	6098      	str	r0, [r3, #8]
  405c0c:	4b2b      	ldr	r3, [pc, #172]	; (405cbc <_free_r+0x1a8>)
  405c0e:	681b      	ldr	r3, [r3, #0]
  405c10:	f042 0001 	orr.w	r0, r2, #1
  405c14:	429a      	cmp	r2, r3
  405c16:	6068      	str	r0, [r5, #4]
  405c18:	608d      	str	r5, [r1, #8]
  405c1a:	d3c7      	bcc.n	405bac <_free_r+0x98>
  405c1c:	4b28      	ldr	r3, [pc, #160]	; (405cc0 <_free_r+0x1ac>)
  405c1e:	4640      	mov	r0, r8
  405c20:	6819      	ldr	r1, [r3, #0]
  405c22:	f7ff ff29 	bl	405a78 <_malloc_trim_r>
  405c26:	e7c1      	b.n	405bac <_free_r+0x98>
  405c28:	1819      	adds	r1, r3, r0
  405c2a:	6849      	ldr	r1, [r1, #4]
  405c2c:	07c9      	lsls	r1, r1, #31
  405c2e:	d409      	bmi.n	405c44 <_free_r+0x130>
  405c30:	68d9      	ldr	r1, [r3, #12]
  405c32:	689b      	ldr	r3, [r3, #8]
  405c34:	4402      	add	r2, r0
  405c36:	f042 0001 	orr.w	r0, r2, #1
  405c3a:	60d9      	str	r1, [r3, #12]
  405c3c:	608b      	str	r3, [r1, #8]
  405c3e:	6068      	str	r0, [r5, #4]
  405c40:	50aa      	str	r2, [r5, r2]
  405c42:	e7b3      	b.n	405bac <_free_r+0x98>
  405c44:	f042 0301 	orr.w	r3, r2, #1
  405c48:	606b      	str	r3, [r5, #4]
  405c4a:	50aa      	str	r2, [r5, r2]
  405c4c:	e7ae      	b.n	405bac <_free_r+0x98>
  405c4e:	2b14      	cmp	r3, #20
  405c50:	d814      	bhi.n	405c7c <_free_r+0x168>
  405c52:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  405c56:	0060      	lsls	r0, r4, #1
  405c58:	e7b5      	b.n	405bc6 <_free_r+0xb2>
  405c5a:	684a      	ldr	r2, [r1, #4]
  405c5c:	10a4      	asrs	r4, r4, #2
  405c5e:	2001      	movs	r0, #1
  405c60:	40a0      	lsls	r0, r4
  405c62:	4302      	orrs	r2, r0
  405c64:	604a      	str	r2, [r1, #4]
  405c66:	461a      	mov	r2, r3
  405c68:	e7bc      	b.n	405be4 <_free_r+0xd0>
  405c6a:	f042 0301 	orr.w	r3, r2, #1
  405c6e:	614d      	str	r5, [r1, #20]
  405c70:	610d      	str	r5, [r1, #16]
  405c72:	60ec      	str	r4, [r5, #12]
  405c74:	60ac      	str	r4, [r5, #8]
  405c76:	606b      	str	r3, [r5, #4]
  405c78:	50aa      	str	r2, [r5, r2]
  405c7a:	e797      	b.n	405bac <_free_r+0x98>
  405c7c:	2b54      	cmp	r3, #84	; 0x54
  405c7e:	d804      	bhi.n	405c8a <_free_r+0x176>
  405c80:	0b13      	lsrs	r3, r2, #12
  405c82:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  405c86:	0060      	lsls	r0, r4, #1
  405c88:	e79d      	b.n	405bc6 <_free_r+0xb2>
  405c8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405c8e:	d804      	bhi.n	405c9a <_free_r+0x186>
  405c90:	0bd3      	lsrs	r3, r2, #15
  405c92:	f103 0477 	add.w	r4, r3, #119	; 0x77
  405c96:	0060      	lsls	r0, r4, #1
  405c98:	e795      	b.n	405bc6 <_free_r+0xb2>
  405c9a:	f240 5054 	movw	r0, #1364	; 0x554
  405c9e:	4283      	cmp	r3, r0
  405ca0:	d804      	bhi.n	405cac <_free_r+0x198>
  405ca2:	0c93      	lsrs	r3, r2, #18
  405ca4:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  405ca8:	0060      	lsls	r0, r4, #1
  405caa:	e78c      	b.n	405bc6 <_free_r+0xb2>
  405cac:	20fc      	movs	r0, #252	; 0xfc
  405cae:	247e      	movs	r4, #126	; 0x7e
  405cb0:	e789      	b.n	405bc6 <_free_r+0xb2>
  405cb2:	bf00      	nop
  405cb4:	20000474 	.word	0x20000474
  405cb8:	2000047c 	.word	0x2000047c
  405cbc:	2000087c 	.word	0x2000087c
  405cc0:	20000ce4 	.word	0x20000ce4

00405cc4 <_localeconv_r>:
  405cc4:	4800      	ldr	r0, [pc, #0]	; (405cc8 <_localeconv_r+0x4>)
  405cc6:	4770      	bx	lr
  405cc8:	2000043c 	.word	0x2000043c

00405ccc <_malloc_r>:
  405ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405cd0:	f101 050b 	add.w	r5, r1, #11
  405cd4:	2d16      	cmp	r5, #22
  405cd6:	b083      	sub	sp, #12
  405cd8:	4606      	mov	r6, r0
  405cda:	d927      	bls.n	405d2c <_malloc_r+0x60>
  405cdc:	f035 0507 	bics.w	r5, r5, #7
  405ce0:	f100 80b6 	bmi.w	405e50 <_malloc_r+0x184>
  405ce4:	42a9      	cmp	r1, r5
  405ce6:	f200 80b3 	bhi.w	405e50 <_malloc_r+0x184>
  405cea:	f000 fbc9 	bl	406480 <__malloc_lock>
  405cee:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  405cf2:	d222      	bcs.n	405d3a <_malloc_r+0x6e>
  405cf4:	4fc2      	ldr	r7, [pc, #776]	; (406000 <_malloc_r+0x334>)
  405cf6:	08e8      	lsrs	r0, r5, #3
  405cf8:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  405cfc:	68dc      	ldr	r4, [r3, #12]
  405cfe:	429c      	cmp	r4, r3
  405d00:	f000 81c8 	beq.w	406094 <_malloc_r+0x3c8>
  405d04:	6863      	ldr	r3, [r4, #4]
  405d06:	68e1      	ldr	r1, [r4, #12]
  405d08:	68a5      	ldr	r5, [r4, #8]
  405d0a:	f023 0303 	bic.w	r3, r3, #3
  405d0e:	4423      	add	r3, r4
  405d10:	4630      	mov	r0, r6
  405d12:	685a      	ldr	r2, [r3, #4]
  405d14:	60e9      	str	r1, [r5, #12]
  405d16:	f042 0201 	orr.w	r2, r2, #1
  405d1a:	608d      	str	r5, [r1, #8]
  405d1c:	605a      	str	r2, [r3, #4]
  405d1e:	f000 fbb1 	bl	406484 <__malloc_unlock>
  405d22:	3408      	adds	r4, #8
  405d24:	4620      	mov	r0, r4
  405d26:	b003      	add	sp, #12
  405d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d2c:	2910      	cmp	r1, #16
  405d2e:	f200 808f 	bhi.w	405e50 <_malloc_r+0x184>
  405d32:	f000 fba5 	bl	406480 <__malloc_lock>
  405d36:	2510      	movs	r5, #16
  405d38:	e7dc      	b.n	405cf4 <_malloc_r+0x28>
  405d3a:	0a68      	lsrs	r0, r5, #9
  405d3c:	f000 808f 	beq.w	405e5e <_malloc_r+0x192>
  405d40:	2804      	cmp	r0, #4
  405d42:	f200 8154 	bhi.w	405fee <_malloc_r+0x322>
  405d46:	09a8      	lsrs	r0, r5, #6
  405d48:	3038      	adds	r0, #56	; 0x38
  405d4a:	0041      	lsls	r1, r0, #1
  405d4c:	4fac      	ldr	r7, [pc, #688]	; (406000 <_malloc_r+0x334>)
  405d4e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  405d52:	68cc      	ldr	r4, [r1, #12]
  405d54:	42a1      	cmp	r1, r4
  405d56:	d106      	bne.n	405d66 <_malloc_r+0x9a>
  405d58:	e00c      	b.n	405d74 <_malloc_r+0xa8>
  405d5a:	2a00      	cmp	r2, #0
  405d5c:	f280 8082 	bge.w	405e64 <_malloc_r+0x198>
  405d60:	68e4      	ldr	r4, [r4, #12]
  405d62:	42a1      	cmp	r1, r4
  405d64:	d006      	beq.n	405d74 <_malloc_r+0xa8>
  405d66:	6863      	ldr	r3, [r4, #4]
  405d68:	f023 0303 	bic.w	r3, r3, #3
  405d6c:	1b5a      	subs	r2, r3, r5
  405d6e:	2a0f      	cmp	r2, #15
  405d70:	ddf3      	ble.n	405d5a <_malloc_r+0x8e>
  405d72:	3801      	subs	r0, #1
  405d74:	3001      	adds	r0, #1
  405d76:	49a2      	ldr	r1, [pc, #648]	; (406000 <_malloc_r+0x334>)
  405d78:	693c      	ldr	r4, [r7, #16]
  405d7a:	f101 0e08 	add.w	lr, r1, #8
  405d7e:	4574      	cmp	r4, lr
  405d80:	f000 817d 	beq.w	40607e <_malloc_r+0x3b2>
  405d84:	6863      	ldr	r3, [r4, #4]
  405d86:	f023 0303 	bic.w	r3, r3, #3
  405d8a:	1b5a      	subs	r2, r3, r5
  405d8c:	2a0f      	cmp	r2, #15
  405d8e:	f300 8163 	bgt.w	406058 <_malloc_r+0x38c>
  405d92:	2a00      	cmp	r2, #0
  405d94:	f8c1 e014 	str.w	lr, [r1, #20]
  405d98:	f8c1 e010 	str.w	lr, [r1, #16]
  405d9c:	da73      	bge.n	405e86 <_malloc_r+0x1ba>
  405d9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405da2:	f080 8139 	bcs.w	406018 <_malloc_r+0x34c>
  405da6:	08db      	lsrs	r3, r3, #3
  405da8:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  405dac:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  405db0:	684a      	ldr	r2, [r1, #4]
  405db2:	f8d8 9008 	ldr.w	r9, [r8, #8]
  405db6:	f8c4 9008 	str.w	r9, [r4, #8]
  405dba:	2301      	movs	r3, #1
  405dbc:	fa03 f30c 	lsl.w	r3, r3, ip
  405dc0:	4313      	orrs	r3, r2
  405dc2:	f8c4 800c 	str.w	r8, [r4, #12]
  405dc6:	604b      	str	r3, [r1, #4]
  405dc8:	f8c8 4008 	str.w	r4, [r8, #8]
  405dcc:	f8c9 400c 	str.w	r4, [r9, #12]
  405dd0:	1082      	asrs	r2, r0, #2
  405dd2:	2401      	movs	r4, #1
  405dd4:	4094      	lsls	r4, r2
  405dd6:	429c      	cmp	r4, r3
  405dd8:	d862      	bhi.n	405ea0 <_malloc_r+0x1d4>
  405dda:	4223      	tst	r3, r4
  405ddc:	d106      	bne.n	405dec <_malloc_r+0x120>
  405dde:	f020 0003 	bic.w	r0, r0, #3
  405de2:	0064      	lsls	r4, r4, #1
  405de4:	4223      	tst	r3, r4
  405de6:	f100 0004 	add.w	r0, r0, #4
  405dea:	d0fa      	beq.n	405de2 <_malloc_r+0x116>
  405dec:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  405df0:	46c4      	mov	ip, r8
  405df2:	4681      	mov	r9, r0
  405df4:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405df8:	459c      	cmp	ip, r3
  405dfa:	d107      	bne.n	405e0c <_malloc_r+0x140>
  405dfc:	e141      	b.n	406082 <_malloc_r+0x3b6>
  405dfe:	2900      	cmp	r1, #0
  405e00:	f280 8151 	bge.w	4060a6 <_malloc_r+0x3da>
  405e04:	68db      	ldr	r3, [r3, #12]
  405e06:	459c      	cmp	ip, r3
  405e08:	f000 813b 	beq.w	406082 <_malloc_r+0x3b6>
  405e0c:	685a      	ldr	r2, [r3, #4]
  405e0e:	f022 0203 	bic.w	r2, r2, #3
  405e12:	1b51      	subs	r1, r2, r5
  405e14:	290f      	cmp	r1, #15
  405e16:	ddf2      	ble.n	405dfe <_malloc_r+0x132>
  405e18:	461c      	mov	r4, r3
  405e1a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405e1e:	f854 8f08 	ldr.w	r8, [r4, #8]!
  405e22:	195a      	adds	r2, r3, r5
  405e24:	f045 0901 	orr.w	r9, r5, #1
  405e28:	f041 0501 	orr.w	r5, r1, #1
  405e2c:	f8c3 9004 	str.w	r9, [r3, #4]
  405e30:	4630      	mov	r0, r6
  405e32:	f8c8 c00c 	str.w	ip, [r8, #12]
  405e36:	f8cc 8008 	str.w	r8, [ip, #8]
  405e3a:	617a      	str	r2, [r7, #20]
  405e3c:	613a      	str	r2, [r7, #16]
  405e3e:	f8c2 e00c 	str.w	lr, [r2, #12]
  405e42:	f8c2 e008 	str.w	lr, [r2, #8]
  405e46:	6055      	str	r5, [r2, #4]
  405e48:	5051      	str	r1, [r2, r1]
  405e4a:	f000 fb1b 	bl	406484 <__malloc_unlock>
  405e4e:	e769      	b.n	405d24 <_malloc_r+0x58>
  405e50:	2400      	movs	r4, #0
  405e52:	230c      	movs	r3, #12
  405e54:	4620      	mov	r0, r4
  405e56:	6033      	str	r3, [r6, #0]
  405e58:	b003      	add	sp, #12
  405e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e5e:	217e      	movs	r1, #126	; 0x7e
  405e60:	203f      	movs	r0, #63	; 0x3f
  405e62:	e773      	b.n	405d4c <_malloc_r+0x80>
  405e64:	4423      	add	r3, r4
  405e66:	68e1      	ldr	r1, [r4, #12]
  405e68:	685a      	ldr	r2, [r3, #4]
  405e6a:	68a5      	ldr	r5, [r4, #8]
  405e6c:	f042 0201 	orr.w	r2, r2, #1
  405e70:	60e9      	str	r1, [r5, #12]
  405e72:	4630      	mov	r0, r6
  405e74:	608d      	str	r5, [r1, #8]
  405e76:	605a      	str	r2, [r3, #4]
  405e78:	f000 fb04 	bl	406484 <__malloc_unlock>
  405e7c:	3408      	adds	r4, #8
  405e7e:	4620      	mov	r0, r4
  405e80:	b003      	add	sp, #12
  405e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e86:	4423      	add	r3, r4
  405e88:	4630      	mov	r0, r6
  405e8a:	685a      	ldr	r2, [r3, #4]
  405e8c:	f042 0201 	orr.w	r2, r2, #1
  405e90:	605a      	str	r2, [r3, #4]
  405e92:	f000 faf7 	bl	406484 <__malloc_unlock>
  405e96:	3408      	adds	r4, #8
  405e98:	4620      	mov	r0, r4
  405e9a:	b003      	add	sp, #12
  405e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ea0:	68bc      	ldr	r4, [r7, #8]
  405ea2:	6863      	ldr	r3, [r4, #4]
  405ea4:	f023 0803 	bic.w	r8, r3, #3
  405ea8:	4545      	cmp	r5, r8
  405eaa:	d804      	bhi.n	405eb6 <_malloc_r+0x1ea>
  405eac:	ebc5 0308 	rsb	r3, r5, r8
  405eb0:	2b0f      	cmp	r3, #15
  405eb2:	f300 808c 	bgt.w	405fce <_malloc_r+0x302>
  405eb6:	4b53      	ldr	r3, [pc, #332]	; (406004 <_malloc_r+0x338>)
  405eb8:	f8df a158 	ldr.w	sl, [pc, #344]	; 406014 <_malloc_r+0x348>
  405ebc:	681a      	ldr	r2, [r3, #0]
  405ebe:	f8da 3000 	ldr.w	r3, [sl]
  405ec2:	3301      	adds	r3, #1
  405ec4:	442a      	add	r2, r5
  405ec6:	eb04 0b08 	add.w	fp, r4, r8
  405eca:	f000 8150 	beq.w	40616e <_malloc_r+0x4a2>
  405ece:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  405ed2:	320f      	adds	r2, #15
  405ed4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  405ed8:	f022 020f 	bic.w	r2, r2, #15
  405edc:	4611      	mov	r1, r2
  405ede:	4630      	mov	r0, r6
  405ee0:	9201      	str	r2, [sp, #4]
  405ee2:	f000 ffe7 	bl	406eb4 <_sbrk_r>
  405ee6:	f1b0 3fff 	cmp.w	r0, #4294967295
  405eea:	4681      	mov	r9, r0
  405eec:	9a01      	ldr	r2, [sp, #4]
  405eee:	f000 8147 	beq.w	406180 <_malloc_r+0x4b4>
  405ef2:	4583      	cmp	fp, r0
  405ef4:	f200 80ee 	bhi.w	4060d4 <_malloc_r+0x408>
  405ef8:	4b43      	ldr	r3, [pc, #268]	; (406008 <_malloc_r+0x33c>)
  405efa:	6819      	ldr	r1, [r3, #0]
  405efc:	45cb      	cmp	fp, r9
  405efe:	4411      	add	r1, r2
  405f00:	6019      	str	r1, [r3, #0]
  405f02:	f000 8142 	beq.w	40618a <_malloc_r+0x4be>
  405f06:	f8da 0000 	ldr.w	r0, [sl]
  405f0a:	f8df e108 	ldr.w	lr, [pc, #264]	; 406014 <_malloc_r+0x348>
  405f0e:	3001      	adds	r0, #1
  405f10:	bf1b      	ittet	ne
  405f12:	ebcb 0b09 	rsbne	fp, fp, r9
  405f16:	4459      	addne	r1, fp
  405f18:	f8ce 9000 	streq.w	r9, [lr]
  405f1c:	6019      	strne	r1, [r3, #0]
  405f1e:	f019 0107 	ands.w	r1, r9, #7
  405f22:	f000 8107 	beq.w	406134 <_malloc_r+0x468>
  405f26:	f1c1 0008 	rsb	r0, r1, #8
  405f2a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405f2e:	4481      	add	r9, r0
  405f30:	3108      	adds	r1, #8
  405f32:	444a      	add	r2, r9
  405f34:	f3c2 020b 	ubfx	r2, r2, #0, #12
  405f38:	ebc2 0a01 	rsb	sl, r2, r1
  405f3c:	4651      	mov	r1, sl
  405f3e:	4630      	mov	r0, r6
  405f40:	9301      	str	r3, [sp, #4]
  405f42:	f000 ffb7 	bl	406eb4 <_sbrk_r>
  405f46:	1c43      	adds	r3, r0, #1
  405f48:	9b01      	ldr	r3, [sp, #4]
  405f4a:	f000 812c 	beq.w	4061a6 <_malloc_r+0x4da>
  405f4e:	ebc9 0200 	rsb	r2, r9, r0
  405f52:	4452      	add	r2, sl
  405f54:	f042 0201 	orr.w	r2, r2, #1
  405f58:	6819      	ldr	r1, [r3, #0]
  405f5a:	f8c7 9008 	str.w	r9, [r7, #8]
  405f5e:	4451      	add	r1, sl
  405f60:	42bc      	cmp	r4, r7
  405f62:	f8c9 2004 	str.w	r2, [r9, #4]
  405f66:	6019      	str	r1, [r3, #0]
  405f68:	f8df a09c 	ldr.w	sl, [pc, #156]	; 406008 <_malloc_r+0x33c>
  405f6c:	d016      	beq.n	405f9c <_malloc_r+0x2d0>
  405f6e:	f1b8 0f0f 	cmp.w	r8, #15
  405f72:	f240 80ee 	bls.w	406152 <_malloc_r+0x486>
  405f76:	6862      	ldr	r2, [r4, #4]
  405f78:	f1a8 030c 	sub.w	r3, r8, #12
  405f7c:	f023 0307 	bic.w	r3, r3, #7
  405f80:	18e0      	adds	r0, r4, r3
  405f82:	f002 0201 	and.w	r2, r2, #1
  405f86:	f04f 0e05 	mov.w	lr, #5
  405f8a:	431a      	orrs	r2, r3
  405f8c:	2b0f      	cmp	r3, #15
  405f8e:	6062      	str	r2, [r4, #4]
  405f90:	f8c0 e004 	str.w	lr, [r0, #4]
  405f94:	f8c0 e008 	str.w	lr, [r0, #8]
  405f98:	f200 8109 	bhi.w	4061ae <_malloc_r+0x4e2>
  405f9c:	4b1b      	ldr	r3, [pc, #108]	; (40600c <_malloc_r+0x340>)
  405f9e:	68bc      	ldr	r4, [r7, #8]
  405fa0:	681a      	ldr	r2, [r3, #0]
  405fa2:	4291      	cmp	r1, r2
  405fa4:	bf88      	it	hi
  405fa6:	6019      	strhi	r1, [r3, #0]
  405fa8:	4b19      	ldr	r3, [pc, #100]	; (406010 <_malloc_r+0x344>)
  405faa:	681a      	ldr	r2, [r3, #0]
  405fac:	4291      	cmp	r1, r2
  405fae:	6862      	ldr	r2, [r4, #4]
  405fb0:	bf88      	it	hi
  405fb2:	6019      	strhi	r1, [r3, #0]
  405fb4:	f022 0203 	bic.w	r2, r2, #3
  405fb8:	4295      	cmp	r5, r2
  405fba:	eba2 0305 	sub.w	r3, r2, r5
  405fbe:	d801      	bhi.n	405fc4 <_malloc_r+0x2f8>
  405fc0:	2b0f      	cmp	r3, #15
  405fc2:	dc04      	bgt.n	405fce <_malloc_r+0x302>
  405fc4:	4630      	mov	r0, r6
  405fc6:	f000 fa5d 	bl	406484 <__malloc_unlock>
  405fca:	2400      	movs	r4, #0
  405fcc:	e6aa      	b.n	405d24 <_malloc_r+0x58>
  405fce:	1962      	adds	r2, r4, r5
  405fd0:	f043 0301 	orr.w	r3, r3, #1
  405fd4:	f045 0501 	orr.w	r5, r5, #1
  405fd8:	6065      	str	r5, [r4, #4]
  405fda:	4630      	mov	r0, r6
  405fdc:	60ba      	str	r2, [r7, #8]
  405fde:	6053      	str	r3, [r2, #4]
  405fe0:	f000 fa50 	bl	406484 <__malloc_unlock>
  405fe4:	3408      	adds	r4, #8
  405fe6:	4620      	mov	r0, r4
  405fe8:	b003      	add	sp, #12
  405fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405fee:	2814      	cmp	r0, #20
  405ff0:	d968      	bls.n	4060c4 <_malloc_r+0x3f8>
  405ff2:	2854      	cmp	r0, #84	; 0x54
  405ff4:	f200 8097 	bhi.w	406126 <_malloc_r+0x45a>
  405ff8:	0b28      	lsrs	r0, r5, #12
  405ffa:	306e      	adds	r0, #110	; 0x6e
  405ffc:	0041      	lsls	r1, r0, #1
  405ffe:	e6a5      	b.n	405d4c <_malloc_r+0x80>
  406000:	20000474 	.word	0x20000474
  406004:	20000ce4 	.word	0x20000ce4
  406008:	20000ce8 	.word	0x20000ce8
  40600c:	20000ce0 	.word	0x20000ce0
  406010:	20000cdc 	.word	0x20000cdc
  406014:	20000880 	.word	0x20000880
  406018:	0a5a      	lsrs	r2, r3, #9
  40601a:	2a04      	cmp	r2, #4
  40601c:	d955      	bls.n	4060ca <_malloc_r+0x3fe>
  40601e:	2a14      	cmp	r2, #20
  406020:	f200 80a7 	bhi.w	406172 <_malloc_r+0x4a6>
  406024:	325b      	adds	r2, #91	; 0x5b
  406026:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40602a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  40602e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4061ec <_malloc_r+0x520>
  406032:	f8dc 1008 	ldr.w	r1, [ip, #8]
  406036:	4561      	cmp	r1, ip
  406038:	d07f      	beq.n	40613a <_malloc_r+0x46e>
  40603a:	684a      	ldr	r2, [r1, #4]
  40603c:	f022 0203 	bic.w	r2, r2, #3
  406040:	4293      	cmp	r3, r2
  406042:	d202      	bcs.n	40604a <_malloc_r+0x37e>
  406044:	6889      	ldr	r1, [r1, #8]
  406046:	458c      	cmp	ip, r1
  406048:	d1f7      	bne.n	40603a <_malloc_r+0x36e>
  40604a:	68ca      	ldr	r2, [r1, #12]
  40604c:	687b      	ldr	r3, [r7, #4]
  40604e:	60e2      	str	r2, [r4, #12]
  406050:	60a1      	str	r1, [r4, #8]
  406052:	6094      	str	r4, [r2, #8]
  406054:	60cc      	str	r4, [r1, #12]
  406056:	e6bb      	b.n	405dd0 <_malloc_r+0x104>
  406058:	1963      	adds	r3, r4, r5
  40605a:	f042 0701 	orr.w	r7, r2, #1
  40605e:	f045 0501 	orr.w	r5, r5, #1
  406062:	6065      	str	r5, [r4, #4]
  406064:	4630      	mov	r0, r6
  406066:	614b      	str	r3, [r1, #20]
  406068:	610b      	str	r3, [r1, #16]
  40606a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40606e:	f8c3 e008 	str.w	lr, [r3, #8]
  406072:	605f      	str	r7, [r3, #4]
  406074:	509a      	str	r2, [r3, r2]
  406076:	3408      	adds	r4, #8
  406078:	f000 fa04 	bl	406484 <__malloc_unlock>
  40607c:	e652      	b.n	405d24 <_malloc_r+0x58>
  40607e:	684b      	ldr	r3, [r1, #4]
  406080:	e6a6      	b.n	405dd0 <_malloc_r+0x104>
  406082:	f109 0901 	add.w	r9, r9, #1
  406086:	f019 0f03 	tst.w	r9, #3
  40608a:	f10c 0c08 	add.w	ip, ip, #8
  40608e:	f47f aeb1 	bne.w	405df4 <_malloc_r+0x128>
  406092:	e02c      	b.n	4060ee <_malloc_r+0x422>
  406094:	f104 0308 	add.w	r3, r4, #8
  406098:	6964      	ldr	r4, [r4, #20]
  40609a:	42a3      	cmp	r3, r4
  40609c:	bf08      	it	eq
  40609e:	3002      	addeq	r0, #2
  4060a0:	f43f ae69 	beq.w	405d76 <_malloc_r+0xaa>
  4060a4:	e62e      	b.n	405d04 <_malloc_r+0x38>
  4060a6:	441a      	add	r2, r3
  4060a8:	461c      	mov	r4, r3
  4060aa:	6851      	ldr	r1, [r2, #4]
  4060ac:	68db      	ldr	r3, [r3, #12]
  4060ae:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4060b2:	f041 0101 	orr.w	r1, r1, #1
  4060b6:	6051      	str	r1, [r2, #4]
  4060b8:	4630      	mov	r0, r6
  4060ba:	60eb      	str	r3, [r5, #12]
  4060bc:	609d      	str	r5, [r3, #8]
  4060be:	f000 f9e1 	bl	406484 <__malloc_unlock>
  4060c2:	e62f      	b.n	405d24 <_malloc_r+0x58>
  4060c4:	305b      	adds	r0, #91	; 0x5b
  4060c6:	0041      	lsls	r1, r0, #1
  4060c8:	e640      	b.n	405d4c <_malloc_r+0x80>
  4060ca:	099a      	lsrs	r2, r3, #6
  4060cc:	3238      	adds	r2, #56	; 0x38
  4060ce:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4060d2:	e7aa      	b.n	40602a <_malloc_r+0x35e>
  4060d4:	42bc      	cmp	r4, r7
  4060d6:	4b45      	ldr	r3, [pc, #276]	; (4061ec <_malloc_r+0x520>)
  4060d8:	f43f af0e 	beq.w	405ef8 <_malloc_r+0x22c>
  4060dc:	689c      	ldr	r4, [r3, #8]
  4060de:	6862      	ldr	r2, [r4, #4]
  4060e0:	f022 0203 	bic.w	r2, r2, #3
  4060e4:	e768      	b.n	405fb8 <_malloc_r+0x2ec>
  4060e6:	f8d8 8000 	ldr.w	r8, [r8]
  4060ea:	4598      	cmp	r8, r3
  4060ec:	d17c      	bne.n	4061e8 <_malloc_r+0x51c>
  4060ee:	f010 0f03 	tst.w	r0, #3
  4060f2:	f1a8 0308 	sub.w	r3, r8, #8
  4060f6:	f100 30ff 	add.w	r0, r0, #4294967295
  4060fa:	d1f4      	bne.n	4060e6 <_malloc_r+0x41a>
  4060fc:	687b      	ldr	r3, [r7, #4]
  4060fe:	ea23 0304 	bic.w	r3, r3, r4
  406102:	607b      	str	r3, [r7, #4]
  406104:	0064      	lsls	r4, r4, #1
  406106:	429c      	cmp	r4, r3
  406108:	f63f aeca 	bhi.w	405ea0 <_malloc_r+0x1d4>
  40610c:	2c00      	cmp	r4, #0
  40610e:	f43f aec7 	beq.w	405ea0 <_malloc_r+0x1d4>
  406112:	4223      	tst	r3, r4
  406114:	4648      	mov	r0, r9
  406116:	f47f ae69 	bne.w	405dec <_malloc_r+0x120>
  40611a:	0064      	lsls	r4, r4, #1
  40611c:	4223      	tst	r3, r4
  40611e:	f100 0004 	add.w	r0, r0, #4
  406122:	d0fa      	beq.n	40611a <_malloc_r+0x44e>
  406124:	e662      	b.n	405dec <_malloc_r+0x120>
  406126:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40612a:	d818      	bhi.n	40615e <_malloc_r+0x492>
  40612c:	0be8      	lsrs	r0, r5, #15
  40612e:	3077      	adds	r0, #119	; 0x77
  406130:	0041      	lsls	r1, r0, #1
  406132:	e60b      	b.n	405d4c <_malloc_r+0x80>
  406134:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406138:	e6fb      	b.n	405f32 <_malloc_r+0x266>
  40613a:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40613e:	1092      	asrs	r2, r2, #2
  406140:	f04f 0c01 	mov.w	ip, #1
  406144:	fa0c f202 	lsl.w	r2, ip, r2
  406148:	4313      	orrs	r3, r2
  40614a:	f8c8 3004 	str.w	r3, [r8, #4]
  40614e:	460a      	mov	r2, r1
  406150:	e77d      	b.n	40604e <_malloc_r+0x382>
  406152:	2301      	movs	r3, #1
  406154:	f8c9 3004 	str.w	r3, [r9, #4]
  406158:	464c      	mov	r4, r9
  40615a:	2200      	movs	r2, #0
  40615c:	e72c      	b.n	405fb8 <_malloc_r+0x2ec>
  40615e:	f240 5354 	movw	r3, #1364	; 0x554
  406162:	4298      	cmp	r0, r3
  406164:	d81c      	bhi.n	4061a0 <_malloc_r+0x4d4>
  406166:	0ca8      	lsrs	r0, r5, #18
  406168:	307c      	adds	r0, #124	; 0x7c
  40616a:	0041      	lsls	r1, r0, #1
  40616c:	e5ee      	b.n	405d4c <_malloc_r+0x80>
  40616e:	3210      	adds	r2, #16
  406170:	e6b4      	b.n	405edc <_malloc_r+0x210>
  406172:	2a54      	cmp	r2, #84	; 0x54
  406174:	d823      	bhi.n	4061be <_malloc_r+0x4f2>
  406176:	0b1a      	lsrs	r2, r3, #12
  406178:	326e      	adds	r2, #110	; 0x6e
  40617a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40617e:	e754      	b.n	40602a <_malloc_r+0x35e>
  406180:	68bc      	ldr	r4, [r7, #8]
  406182:	6862      	ldr	r2, [r4, #4]
  406184:	f022 0203 	bic.w	r2, r2, #3
  406188:	e716      	b.n	405fb8 <_malloc_r+0x2ec>
  40618a:	f3cb 000b 	ubfx	r0, fp, #0, #12
  40618e:	2800      	cmp	r0, #0
  406190:	f47f aeb9 	bne.w	405f06 <_malloc_r+0x23a>
  406194:	4442      	add	r2, r8
  406196:	68bb      	ldr	r3, [r7, #8]
  406198:	f042 0201 	orr.w	r2, r2, #1
  40619c:	605a      	str	r2, [r3, #4]
  40619e:	e6fd      	b.n	405f9c <_malloc_r+0x2d0>
  4061a0:	21fc      	movs	r1, #252	; 0xfc
  4061a2:	207e      	movs	r0, #126	; 0x7e
  4061a4:	e5d2      	b.n	405d4c <_malloc_r+0x80>
  4061a6:	2201      	movs	r2, #1
  4061a8:	f04f 0a00 	mov.w	sl, #0
  4061ac:	e6d4      	b.n	405f58 <_malloc_r+0x28c>
  4061ae:	f104 0108 	add.w	r1, r4, #8
  4061b2:	4630      	mov	r0, r6
  4061b4:	f7ff fcae 	bl	405b14 <_free_r>
  4061b8:	f8da 1000 	ldr.w	r1, [sl]
  4061bc:	e6ee      	b.n	405f9c <_malloc_r+0x2d0>
  4061be:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4061c2:	d804      	bhi.n	4061ce <_malloc_r+0x502>
  4061c4:	0bda      	lsrs	r2, r3, #15
  4061c6:	3277      	adds	r2, #119	; 0x77
  4061c8:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4061cc:	e72d      	b.n	40602a <_malloc_r+0x35e>
  4061ce:	f240 5154 	movw	r1, #1364	; 0x554
  4061d2:	428a      	cmp	r2, r1
  4061d4:	d804      	bhi.n	4061e0 <_malloc_r+0x514>
  4061d6:	0c9a      	lsrs	r2, r3, #18
  4061d8:	327c      	adds	r2, #124	; 0x7c
  4061da:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4061de:	e724      	b.n	40602a <_malloc_r+0x35e>
  4061e0:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4061e4:	227e      	movs	r2, #126	; 0x7e
  4061e6:	e720      	b.n	40602a <_malloc_r+0x35e>
  4061e8:	687b      	ldr	r3, [r7, #4]
  4061ea:	e78b      	b.n	406104 <_malloc_r+0x438>
  4061ec:	20000474 	.word	0x20000474

004061f0 <memchr>:
  4061f0:	0783      	lsls	r3, r0, #30
  4061f2:	b470      	push	{r4, r5, r6}
  4061f4:	b2c9      	uxtb	r1, r1
  4061f6:	d040      	beq.n	40627a <memchr+0x8a>
  4061f8:	1e54      	subs	r4, r2, #1
  4061fa:	2a00      	cmp	r2, #0
  4061fc:	d03f      	beq.n	40627e <memchr+0x8e>
  4061fe:	7803      	ldrb	r3, [r0, #0]
  406200:	428b      	cmp	r3, r1
  406202:	bf18      	it	ne
  406204:	1c43      	addne	r3, r0, #1
  406206:	d106      	bne.n	406216 <memchr+0x26>
  406208:	e01d      	b.n	406246 <memchr+0x56>
  40620a:	b1f4      	cbz	r4, 40624a <memchr+0x5a>
  40620c:	7802      	ldrb	r2, [r0, #0]
  40620e:	428a      	cmp	r2, r1
  406210:	f104 34ff 	add.w	r4, r4, #4294967295
  406214:	d017      	beq.n	406246 <memchr+0x56>
  406216:	f013 0f03 	tst.w	r3, #3
  40621a:	4618      	mov	r0, r3
  40621c:	f103 0301 	add.w	r3, r3, #1
  406220:	d1f3      	bne.n	40620a <memchr+0x1a>
  406222:	2c03      	cmp	r4, #3
  406224:	d814      	bhi.n	406250 <memchr+0x60>
  406226:	b184      	cbz	r4, 40624a <memchr+0x5a>
  406228:	7803      	ldrb	r3, [r0, #0]
  40622a:	428b      	cmp	r3, r1
  40622c:	d00b      	beq.n	406246 <memchr+0x56>
  40622e:	1905      	adds	r5, r0, r4
  406230:	1c43      	adds	r3, r0, #1
  406232:	e002      	b.n	40623a <memchr+0x4a>
  406234:	7802      	ldrb	r2, [r0, #0]
  406236:	428a      	cmp	r2, r1
  406238:	d005      	beq.n	406246 <memchr+0x56>
  40623a:	42ab      	cmp	r3, r5
  40623c:	4618      	mov	r0, r3
  40623e:	f103 0301 	add.w	r3, r3, #1
  406242:	d1f7      	bne.n	406234 <memchr+0x44>
  406244:	2000      	movs	r0, #0
  406246:	bc70      	pop	{r4, r5, r6}
  406248:	4770      	bx	lr
  40624a:	4620      	mov	r0, r4
  40624c:	bc70      	pop	{r4, r5, r6}
  40624e:	4770      	bx	lr
  406250:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  406254:	4602      	mov	r2, r0
  406256:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40625a:	4610      	mov	r0, r2
  40625c:	3204      	adds	r2, #4
  40625e:	6803      	ldr	r3, [r0, #0]
  406260:	4073      	eors	r3, r6
  406262:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  406266:	ea25 0303 	bic.w	r3, r5, r3
  40626a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40626e:	d1da      	bne.n	406226 <memchr+0x36>
  406270:	3c04      	subs	r4, #4
  406272:	2c03      	cmp	r4, #3
  406274:	4610      	mov	r0, r2
  406276:	d8f0      	bhi.n	40625a <memchr+0x6a>
  406278:	e7d5      	b.n	406226 <memchr+0x36>
  40627a:	4614      	mov	r4, r2
  40627c:	e7d1      	b.n	406222 <memchr+0x32>
  40627e:	4610      	mov	r0, r2
  406280:	e7e1      	b.n	406246 <memchr+0x56>
  406282:	bf00      	nop

00406284 <memcpy>:
  406284:	4684      	mov	ip, r0
  406286:	ea41 0300 	orr.w	r3, r1, r0
  40628a:	f013 0303 	ands.w	r3, r3, #3
  40628e:	d16d      	bne.n	40636c <memcpy+0xe8>
  406290:	3a40      	subs	r2, #64	; 0x40
  406292:	d341      	bcc.n	406318 <memcpy+0x94>
  406294:	f851 3b04 	ldr.w	r3, [r1], #4
  406298:	f840 3b04 	str.w	r3, [r0], #4
  40629c:	f851 3b04 	ldr.w	r3, [r1], #4
  4062a0:	f840 3b04 	str.w	r3, [r0], #4
  4062a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4062a8:	f840 3b04 	str.w	r3, [r0], #4
  4062ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4062b0:	f840 3b04 	str.w	r3, [r0], #4
  4062b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4062b8:	f840 3b04 	str.w	r3, [r0], #4
  4062bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4062c0:	f840 3b04 	str.w	r3, [r0], #4
  4062c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4062c8:	f840 3b04 	str.w	r3, [r0], #4
  4062cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4062d0:	f840 3b04 	str.w	r3, [r0], #4
  4062d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4062d8:	f840 3b04 	str.w	r3, [r0], #4
  4062dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4062e0:	f840 3b04 	str.w	r3, [r0], #4
  4062e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4062e8:	f840 3b04 	str.w	r3, [r0], #4
  4062ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4062f0:	f840 3b04 	str.w	r3, [r0], #4
  4062f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4062f8:	f840 3b04 	str.w	r3, [r0], #4
  4062fc:	f851 3b04 	ldr.w	r3, [r1], #4
  406300:	f840 3b04 	str.w	r3, [r0], #4
  406304:	f851 3b04 	ldr.w	r3, [r1], #4
  406308:	f840 3b04 	str.w	r3, [r0], #4
  40630c:	f851 3b04 	ldr.w	r3, [r1], #4
  406310:	f840 3b04 	str.w	r3, [r0], #4
  406314:	3a40      	subs	r2, #64	; 0x40
  406316:	d2bd      	bcs.n	406294 <memcpy+0x10>
  406318:	3230      	adds	r2, #48	; 0x30
  40631a:	d311      	bcc.n	406340 <memcpy+0xbc>
  40631c:	f851 3b04 	ldr.w	r3, [r1], #4
  406320:	f840 3b04 	str.w	r3, [r0], #4
  406324:	f851 3b04 	ldr.w	r3, [r1], #4
  406328:	f840 3b04 	str.w	r3, [r0], #4
  40632c:	f851 3b04 	ldr.w	r3, [r1], #4
  406330:	f840 3b04 	str.w	r3, [r0], #4
  406334:	f851 3b04 	ldr.w	r3, [r1], #4
  406338:	f840 3b04 	str.w	r3, [r0], #4
  40633c:	3a10      	subs	r2, #16
  40633e:	d2ed      	bcs.n	40631c <memcpy+0x98>
  406340:	320c      	adds	r2, #12
  406342:	d305      	bcc.n	406350 <memcpy+0xcc>
  406344:	f851 3b04 	ldr.w	r3, [r1], #4
  406348:	f840 3b04 	str.w	r3, [r0], #4
  40634c:	3a04      	subs	r2, #4
  40634e:	d2f9      	bcs.n	406344 <memcpy+0xc0>
  406350:	3204      	adds	r2, #4
  406352:	d008      	beq.n	406366 <memcpy+0xe2>
  406354:	07d2      	lsls	r2, r2, #31
  406356:	bf1c      	itt	ne
  406358:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40635c:	f800 3b01 	strbne.w	r3, [r0], #1
  406360:	d301      	bcc.n	406366 <memcpy+0xe2>
  406362:	880b      	ldrh	r3, [r1, #0]
  406364:	8003      	strh	r3, [r0, #0]
  406366:	4660      	mov	r0, ip
  406368:	4770      	bx	lr
  40636a:	bf00      	nop
  40636c:	2a08      	cmp	r2, #8
  40636e:	d313      	bcc.n	406398 <memcpy+0x114>
  406370:	078b      	lsls	r3, r1, #30
  406372:	d08d      	beq.n	406290 <memcpy+0xc>
  406374:	f010 0303 	ands.w	r3, r0, #3
  406378:	d08a      	beq.n	406290 <memcpy+0xc>
  40637a:	f1c3 0304 	rsb	r3, r3, #4
  40637e:	1ad2      	subs	r2, r2, r3
  406380:	07db      	lsls	r3, r3, #31
  406382:	bf1c      	itt	ne
  406384:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406388:	f800 3b01 	strbne.w	r3, [r0], #1
  40638c:	d380      	bcc.n	406290 <memcpy+0xc>
  40638e:	f831 3b02 	ldrh.w	r3, [r1], #2
  406392:	f820 3b02 	strh.w	r3, [r0], #2
  406396:	e77b      	b.n	406290 <memcpy+0xc>
  406398:	3a04      	subs	r2, #4
  40639a:	d3d9      	bcc.n	406350 <memcpy+0xcc>
  40639c:	3a01      	subs	r2, #1
  40639e:	f811 3b01 	ldrb.w	r3, [r1], #1
  4063a2:	f800 3b01 	strb.w	r3, [r0], #1
  4063a6:	d2f9      	bcs.n	40639c <memcpy+0x118>
  4063a8:	780b      	ldrb	r3, [r1, #0]
  4063aa:	7003      	strb	r3, [r0, #0]
  4063ac:	784b      	ldrb	r3, [r1, #1]
  4063ae:	7043      	strb	r3, [r0, #1]
  4063b0:	788b      	ldrb	r3, [r1, #2]
  4063b2:	7083      	strb	r3, [r0, #2]
  4063b4:	4660      	mov	r0, ip
  4063b6:	4770      	bx	lr

004063b8 <memmove>:
  4063b8:	4288      	cmp	r0, r1
  4063ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  4063bc:	d90d      	bls.n	4063da <memmove+0x22>
  4063be:	188b      	adds	r3, r1, r2
  4063c0:	4298      	cmp	r0, r3
  4063c2:	d20a      	bcs.n	4063da <memmove+0x22>
  4063c4:	1881      	adds	r1, r0, r2
  4063c6:	2a00      	cmp	r2, #0
  4063c8:	d054      	beq.n	406474 <memmove+0xbc>
  4063ca:	1a9a      	subs	r2, r3, r2
  4063cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4063d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4063d4:	4293      	cmp	r3, r2
  4063d6:	d1f9      	bne.n	4063cc <memmove+0x14>
  4063d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4063da:	2a0f      	cmp	r2, #15
  4063dc:	d948      	bls.n	406470 <memmove+0xb8>
  4063de:	ea40 0301 	orr.w	r3, r0, r1
  4063e2:	079b      	lsls	r3, r3, #30
  4063e4:	d147      	bne.n	406476 <memmove+0xbe>
  4063e6:	f100 0410 	add.w	r4, r0, #16
  4063ea:	f101 0310 	add.w	r3, r1, #16
  4063ee:	4615      	mov	r5, r2
  4063f0:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4063f4:	f844 6c10 	str.w	r6, [r4, #-16]
  4063f8:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4063fc:	f844 6c0c 	str.w	r6, [r4, #-12]
  406400:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406404:	f844 6c08 	str.w	r6, [r4, #-8]
  406408:	3d10      	subs	r5, #16
  40640a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40640e:	f844 6c04 	str.w	r6, [r4, #-4]
  406412:	2d0f      	cmp	r5, #15
  406414:	f103 0310 	add.w	r3, r3, #16
  406418:	f104 0410 	add.w	r4, r4, #16
  40641c:	d8e8      	bhi.n	4063f0 <memmove+0x38>
  40641e:	f1a2 0310 	sub.w	r3, r2, #16
  406422:	f023 030f 	bic.w	r3, r3, #15
  406426:	f002 0e0f 	and.w	lr, r2, #15
  40642a:	3310      	adds	r3, #16
  40642c:	f1be 0f03 	cmp.w	lr, #3
  406430:	4419      	add	r1, r3
  406432:	4403      	add	r3, r0
  406434:	d921      	bls.n	40647a <memmove+0xc2>
  406436:	1f1e      	subs	r6, r3, #4
  406438:	460d      	mov	r5, r1
  40643a:	4674      	mov	r4, lr
  40643c:	3c04      	subs	r4, #4
  40643e:	f855 7b04 	ldr.w	r7, [r5], #4
  406442:	f846 7f04 	str.w	r7, [r6, #4]!
  406446:	2c03      	cmp	r4, #3
  406448:	d8f8      	bhi.n	40643c <memmove+0x84>
  40644a:	f1ae 0404 	sub.w	r4, lr, #4
  40644e:	f024 0403 	bic.w	r4, r4, #3
  406452:	3404      	adds	r4, #4
  406454:	4423      	add	r3, r4
  406456:	4421      	add	r1, r4
  406458:	f002 0203 	and.w	r2, r2, #3
  40645c:	b152      	cbz	r2, 406474 <memmove+0xbc>
  40645e:	3b01      	subs	r3, #1
  406460:	440a      	add	r2, r1
  406462:	f811 4b01 	ldrb.w	r4, [r1], #1
  406466:	f803 4f01 	strb.w	r4, [r3, #1]!
  40646a:	4291      	cmp	r1, r2
  40646c:	d1f9      	bne.n	406462 <memmove+0xaa>
  40646e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406470:	4603      	mov	r3, r0
  406472:	e7f3      	b.n	40645c <memmove+0xa4>
  406474:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406476:	4603      	mov	r3, r0
  406478:	e7f1      	b.n	40645e <memmove+0xa6>
  40647a:	4672      	mov	r2, lr
  40647c:	e7ee      	b.n	40645c <memmove+0xa4>
  40647e:	bf00      	nop

00406480 <__malloc_lock>:
  406480:	4770      	bx	lr
  406482:	bf00      	nop

00406484 <__malloc_unlock>:
  406484:	4770      	bx	lr
  406486:	bf00      	nop

00406488 <_Balloc>:
  406488:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40648a:	b570      	push	{r4, r5, r6, lr}
  40648c:	4605      	mov	r5, r0
  40648e:	460c      	mov	r4, r1
  406490:	b14b      	cbz	r3, 4064a6 <_Balloc+0x1e>
  406492:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406496:	b180      	cbz	r0, 4064ba <_Balloc+0x32>
  406498:	6802      	ldr	r2, [r0, #0]
  40649a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40649e:	2300      	movs	r3, #0
  4064a0:	6103      	str	r3, [r0, #16]
  4064a2:	60c3      	str	r3, [r0, #12]
  4064a4:	bd70      	pop	{r4, r5, r6, pc}
  4064a6:	2104      	movs	r1, #4
  4064a8:	2221      	movs	r2, #33	; 0x21
  4064aa:	f000 fde9 	bl	407080 <_calloc_r>
  4064ae:	64e8      	str	r0, [r5, #76]	; 0x4c
  4064b0:	4603      	mov	r3, r0
  4064b2:	2800      	cmp	r0, #0
  4064b4:	d1ed      	bne.n	406492 <_Balloc+0xa>
  4064b6:	2000      	movs	r0, #0
  4064b8:	bd70      	pop	{r4, r5, r6, pc}
  4064ba:	2101      	movs	r1, #1
  4064bc:	fa01 f604 	lsl.w	r6, r1, r4
  4064c0:	1d72      	adds	r2, r6, #5
  4064c2:	4628      	mov	r0, r5
  4064c4:	0092      	lsls	r2, r2, #2
  4064c6:	f000 fddb 	bl	407080 <_calloc_r>
  4064ca:	2800      	cmp	r0, #0
  4064cc:	d0f3      	beq.n	4064b6 <_Balloc+0x2e>
  4064ce:	6044      	str	r4, [r0, #4]
  4064d0:	6086      	str	r6, [r0, #8]
  4064d2:	e7e4      	b.n	40649e <_Balloc+0x16>

004064d4 <_Bfree>:
  4064d4:	b131      	cbz	r1, 4064e4 <_Bfree+0x10>
  4064d6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4064d8:	684a      	ldr	r2, [r1, #4]
  4064da:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4064de:	6008      	str	r0, [r1, #0]
  4064e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4064e4:	4770      	bx	lr
  4064e6:	bf00      	nop

004064e8 <__multadd>:
  4064e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4064ea:	690c      	ldr	r4, [r1, #16]
  4064ec:	b083      	sub	sp, #12
  4064ee:	460d      	mov	r5, r1
  4064f0:	4606      	mov	r6, r0
  4064f2:	f101 0e14 	add.w	lr, r1, #20
  4064f6:	2700      	movs	r7, #0
  4064f8:	f8de 1000 	ldr.w	r1, [lr]
  4064fc:	b288      	uxth	r0, r1
  4064fe:	0c09      	lsrs	r1, r1, #16
  406500:	fb02 3300 	mla	r3, r2, r0, r3
  406504:	fb02 f101 	mul.w	r1, r2, r1
  406508:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40650c:	3701      	adds	r7, #1
  40650e:	b29b      	uxth	r3, r3
  406510:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406514:	42bc      	cmp	r4, r7
  406516:	f84e 3b04 	str.w	r3, [lr], #4
  40651a:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40651e:	dceb      	bgt.n	4064f8 <__multadd+0x10>
  406520:	b13b      	cbz	r3, 406532 <__multadd+0x4a>
  406522:	68aa      	ldr	r2, [r5, #8]
  406524:	4294      	cmp	r4, r2
  406526:	da07      	bge.n	406538 <__multadd+0x50>
  406528:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40652c:	3401      	adds	r4, #1
  40652e:	6153      	str	r3, [r2, #20]
  406530:	612c      	str	r4, [r5, #16]
  406532:	4628      	mov	r0, r5
  406534:	b003      	add	sp, #12
  406536:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406538:	6869      	ldr	r1, [r5, #4]
  40653a:	9301      	str	r3, [sp, #4]
  40653c:	3101      	adds	r1, #1
  40653e:	4630      	mov	r0, r6
  406540:	f7ff ffa2 	bl	406488 <_Balloc>
  406544:	692a      	ldr	r2, [r5, #16]
  406546:	3202      	adds	r2, #2
  406548:	f105 010c 	add.w	r1, r5, #12
  40654c:	4607      	mov	r7, r0
  40654e:	0092      	lsls	r2, r2, #2
  406550:	300c      	adds	r0, #12
  406552:	f7ff fe97 	bl	406284 <memcpy>
  406556:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406558:	6869      	ldr	r1, [r5, #4]
  40655a:	9b01      	ldr	r3, [sp, #4]
  40655c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406560:	6028      	str	r0, [r5, #0]
  406562:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406566:	463d      	mov	r5, r7
  406568:	e7de      	b.n	406528 <__multadd+0x40>
  40656a:	bf00      	nop

0040656c <__hi0bits>:
  40656c:	0c03      	lsrs	r3, r0, #16
  40656e:	041b      	lsls	r3, r3, #16
  406570:	b9b3      	cbnz	r3, 4065a0 <__hi0bits+0x34>
  406572:	0400      	lsls	r0, r0, #16
  406574:	2310      	movs	r3, #16
  406576:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40657a:	bf04      	itt	eq
  40657c:	0200      	lsleq	r0, r0, #8
  40657e:	3308      	addeq	r3, #8
  406580:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406584:	bf04      	itt	eq
  406586:	0100      	lsleq	r0, r0, #4
  406588:	3304      	addeq	r3, #4
  40658a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40658e:	bf04      	itt	eq
  406590:	0080      	lsleq	r0, r0, #2
  406592:	3302      	addeq	r3, #2
  406594:	2800      	cmp	r0, #0
  406596:	db07      	blt.n	4065a8 <__hi0bits+0x3c>
  406598:	0042      	lsls	r2, r0, #1
  40659a:	d403      	bmi.n	4065a4 <__hi0bits+0x38>
  40659c:	2020      	movs	r0, #32
  40659e:	4770      	bx	lr
  4065a0:	2300      	movs	r3, #0
  4065a2:	e7e8      	b.n	406576 <__hi0bits+0xa>
  4065a4:	1c58      	adds	r0, r3, #1
  4065a6:	4770      	bx	lr
  4065a8:	4618      	mov	r0, r3
  4065aa:	4770      	bx	lr

004065ac <__lo0bits>:
  4065ac:	6803      	ldr	r3, [r0, #0]
  4065ae:	f013 0207 	ands.w	r2, r3, #7
  4065b2:	d007      	beq.n	4065c4 <__lo0bits+0x18>
  4065b4:	07d9      	lsls	r1, r3, #31
  4065b6:	d420      	bmi.n	4065fa <__lo0bits+0x4e>
  4065b8:	079a      	lsls	r2, r3, #30
  4065ba:	d420      	bmi.n	4065fe <__lo0bits+0x52>
  4065bc:	089b      	lsrs	r3, r3, #2
  4065be:	6003      	str	r3, [r0, #0]
  4065c0:	2002      	movs	r0, #2
  4065c2:	4770      	bx	lr
  4065c4:	b299      	uxth	r1, r3
  4065c6:	b909      	cbnz	r1, 4065cc <__lo0bits+0x20>
  4065c8:	0c1b      	lsrs	r3, r3, #16
  4065ca:	2210      	movs	r2, #16
  4065cc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4065d0:	bf04      	itt	eq
  4065d2:	0a1b      	lsreq	r3, r3, #8
  4065d4:	3208      	addeq	r2, #8
  4065d6:	0719      	lsls	r1, r3, #28
  4065d8:	bf04      	itt	eq
  4065da:	091b      	lsreq	r3, r3, #4
  4065dc:	3204      	addeq	r2, #4
  4065de:	0799      	lsls	r1, r3, #30
  4065e0:	bf04      	itt	eq
  4065e2:	089b      	lsreq	r3, r3, #2
  4065e4:	3202      	addeq	r2, #2
  4065e6:	07d9      	lsls	r1, r3, #31
  4065e8:	d404      	bmi.n	4065f4 <__lo0bits+0x48>
  4065ea:	085b      	lsrs	r3, r3, #1
  4065ec:	d101      	bne.n	4065f2 <__lo0bits+0x46>
  4065ee:	2020      	movs	r0, #32
  4065f0:	4770      	bx	lr
  4065f2:	3201      	adds	r2, #1
  4065f4:	6003      	str	r3, [r0, #0]
  4065f6:	4610      	mov	r0, r2
  4065f8:	4770      	bx	lr
  4065fa:	2000      	movs	r0, #0
  4065fc:	4770      	bx	lr
  4065fe:	085b      	lsrs	r3, r3, #1
  406600:	6003      	str	r3, [r0, #0]
  406602:	2001      	movs	r0, #1
  406604:	4770      	bx	lr
  406606:	bf00      	nop

00406608 <__i2b>:
  406608:	b510      	push	{r4, lr}
  40660a:	460c      	mov	r4, r1
  40660c:	2101      	movs	r1, #1
  40660e:	f7ff ff3b 	bl	406488 <_Balloc>
  406612:	2201      	movs	r2, #1
  406614:	6144      	str	r4, [r0, #20]
  406616:	6102      	str	r2, [r0, #16]
  406618:	bd10      	pop	{r4, pc}
  40661a:	bf00      	nop

0040661c <__multiply>:
  40661c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406620:	690f      	ldr	r7, [r1, #16]
  406622:	6916      	ldr	r6, [r2, #16]
  406624:	42b7      	cmp	r7, r6
  406626:	b083      	sub	sp, #12
  406628:	460d      	mov	r5, r1
  40662a:	4614      	mov	r4, r2
  40662c:	f2c0 808d 	blt.w	40674a <__multiply+0x12e>
  406630:	4633      	mov	r3, r6
  406632:	463e      	mov	r6, r7
  406634:	461f      	mov	r7, r3
  406636:	68ab      	ldr	r3, [r5, #8]
  406638:	6869      	ldr	r1, [r5, #4]
  40663a:	eb06 0807 	add.w	r8, r6, r7
  40663e:	4598      	cmp	r8, r3
  406640:	bfc8      	it	gt
  406642:	3101      	addgt	r1, #1
  406644:	f7ff ff20 	bl	406488 <_Balloc>
  406648:	f100 0c14 	add.w	ip, r0, #20
  40664c:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  406650:	45cc      	cmp	ip, r9
  406652:	9000      	str	r0, [sp, #0]
  406654:	d205      	bcs.n	406662 <__multiply+0x46>
  406656:	4663      	mov	r3, ip
  406658:	2100      	movs	r1, #0
  40665a:	f843 1b04 	str.w	r1, [r3], #4
  40665e:	4599      	cmp	r9, r3
  406660:	d8fb      	bhi.n	40665a <__multiply+0x3e>
  406662:	f104 0214 	add.w	r2, r4, #20
  406666:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  40666a:	f105 0314 	add.w	r3, r5, #20
  40666e:	4552      	cmp	r2, sl
  406670:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  406674:	d254      	bcs.n	406720 <__multiply+0x104>
  406676:	f8cd 9004 	str.w	r9, [sp, #4]
  40667a:	4699      	mov	r9, r3
  40667c:	f852 3b04 	ldr.w	r3, [r2], #4
  406680:	fa1f fb83 	uxth.w	fp, r3
  406684:	f1bb 0f00 	cmp.w	fp, #0
  406688:	d020      	beq.n	4066cc <__multiply+0xb0>
  40668a:	2000      	movs	r0, #0
  40668c:	464f      	mov	r7, r9
  40668e:	4666      	mov	r6, ip
  406690:	4605      	mov	r5, r0
  406692:	e000      	b.n	406696 <__multiply+0x7a>
  406694:	461e      	mov	r6, r3
  406696:	f857 4b04 	ldr.w	r4, [r7], #4
  40669a:	6830      	ldr	r0, [r6, #0]
  40669c:	b2a1      	uxth	r1, r4
  40669e:	b283      	uxth	r3, r0
  4066a0:	fb0b 3101 	mla	r1, fp, r1, r3
  4066a4:	0c24      	lsrs	r4, r4, #16
  4066a6:	0c00      	lsrs	r0, r0, #16
  4066a8:	194b      	adds	r3, r1, r5
  4066aa:	fb0b 0004 	mla	r0, fp, r4, r0
  4066ae:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  4066b2:	b299      	uxth	r1, r3
  4066b4:	4633      	mov	r3, r6
  4066b6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  4066ba:	45be      	cmp	lr, r7
  4066bc:	ea4f 4510 	mov.w	r5, r0, lsr #16
  4066c0:	f843 1b04 	str.w	r1, [r3], #4
  4066c4:	d8e6      	bhi.n	406694 <__multiply+0x78>
  4066c6:	6075      	str	r5, [r6, #4]
  4066c8:	f852 3c04 	ldr.w	r3, [r2, #-4]
  4066cc:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  4066d0:	d020      	beq.n	406714 <__multiply+0xf8>
  4066d2:	f8dc 3000 	ldr.w	r3, [ip]
  4066d6:	4667      	mov	r7, ip
  4066d8:	4618      	mov	r0, r3
  4066da:	464d      	mov	r5, r9
  4066dc:	2100      	movs	r1, #0
  4066de:	e000      	b.n	4066e2 <__multiply+0xc6>
  4066e0:	4637      	mov	r7, r6
  4066e2:	882c      	ldrh	r4, [r5, #0]
  4066e4:	0c00      	lsrs	r0, r0, #16
  4066e6:	fb0b 0004 	mla	r0, fp, r4, r0
  4066ea:	4401      	add	r1, r0
  4066ec:	b29c      	uxth	r4, r3
  4066ee:	463e      	mov	r6, r7
  4066f0:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  4066f4:	f846 3b04 	str.w	r3, [r6], #4
  4066f8:	6878      	ldr	r0, [r7, #4]
  4066fa:	f855 4b04 	ldr.w	r4, [r5], #4
  4066fe:	b283      	uxth	r3, r0
  406700:	0c24      	lsrs	r4, r4, #16
  406702:	fb0b 3404 	mla	r4, fp, r4, r3
  406706:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  40670a:	45ae      	cmp	lr, r5
  40670c:	ea4f 4113 	mov.w	r1, r3, lsr #16
  406710:	d8e6      	bhi.n	4066e0 <__multiply+0xc4>
  406712:	607b      	str	r3, [r7, #4]
  406714:	4592      	cmp	sl, r2
  406716:	f10c 0c04 	add.w	ip, ip, #4
  40671a:	d8af      	bhi.n	40667c <__multiply+0x60>
  40671c:	f8dd 9004 	ldr.w	r9, [sp, #4]
  406720:	f1b8 0f00 	cmp.w	r8, #0
  406724:	dd0b      	ble.n	40673e <__multiply+0x122>
  406726:	f859 3c04 	ldr.w	r3, [r9, #-4]
  40672a:	f1a9 0904 	sub.w	r9, r9, #4
  40672e:	b11b      	cbz	r3, 406738 <__multiply+0x11c>
  406730:	e005      	b.n	40673e <__multiply+0x122>
  406732:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  406736:	b913      	cbnz	r3, 40673e <__multiply+0x122>
  406738:	f1b8 0801 	subs.w	r8, r8, #1
  40673c:	d1f9      	bne.n	406732 <__multiply+0x116>
  40673e:	9800      	ldr	r0, [sp, #0]
  406740:	f8c0 8010 	str.w	r8, [r0, #16]
  406744:	b003      	add	sp, #12
  406746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40674a:	4615      	mov	r5, r2
  40674c:	460c      	mov	r4, r1
  40674e:	e772      	b.n	406636 <__multiply+0x1a>

00406750 <__pow5mult>:
  406750:	f012 0303 	ands.w	r3, r2, #3
  406754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406758:	4614      	mov	r4, r2
  40675a:	4607      	mov	r7, r0
  40675c:	460e      	mov	r6, r1
  40675e:	d12d      	bne.n	4067bc <__pow5mult+0x6c>
  406760:	10a4      	asrs	r4, r4, #2
  406762:	d01c      	beq.n	40679e <__pow5mult+0x4e>
  406764:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  406766:	b395      	cbz	r5, 4067ce <__pow5mult+0x7e>
  406768:	07e3      	lsls	r3, r4, #31
  40676a:	f04f 0800 	mov.w	r8, #0
  40676e:	d406      	bmi.n	40677e <__pow5mult+0x2e>
  406770:	1064      	asrs	r4, r4, #1
  406772:	d014      	beq.n	40679e <__pow5mult+0x4e>
  406774:	6828      	ldr	r0, [r5, #0]
  406776:	b1a8      	cbz	r0, 4067a4 <__pow5mult+0x54>
  406778:	4605      	mov	r5, r0
  40677a:	07e3      	lsls	r3, r4, #31
  40677c:	d5f8      	bpl.n	406770 <__pow5mult+0x20>
  40677e:	4638      	mov	r0, r7
  406780:	4631      	mov	r1, r6
  406782:	462a      	mov	r2, r5
  406784:	f7ff ff4a 	bl	40661c <__multiply>
  406788:	b1b6      	cbz	r6, 4067b8 <__pow5mult+0x68>
  40678a:	6872      	ldr	r2, [r6, #4]
  40678c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40678e:	1064      	asrs	r4, r4, #1
  406790:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406794:	6031      	str	r1, [r6, #0]
  406796:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40679a:	4606      	mov	r6, r0
  40679c:	d1ea      	bne.n	406774 <__pow5mult+0x24>
  40679e:	4630      	mov	r0, r6
  4067a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067a4:	4629      	mov	r1, r5
  4067a6:	462a      	mov	r2, r5
  4067a8:	4638      	mov	r0, r7
  4067aa:	f7ff ff37 	bl	40661c <__multiply>
  4067ae:	6028      	str	r0, [r5, #0]
  4067b0:	f8c0 8000 	str.w	r8, [r0]
  4067b4:	4605      	mov	r5, r0
  4067b6:	e7e0      	b.n	40677a <__pow5mult+0x2a>
  4067b8:	4606      	mov	r6, r0
  4067ba:	e7d9      	b.n	406770 <__pow5mult+0x20>
  4067bc:	1e5a      	subs	r2, r3, #1
  4067be:	4d0b      	ldr	r5, [pc, #44]	; (4067ec <__pow5mult+0x9c>)
  4067c0:	2300      	movs	r3, #0
  4067c2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4067c6:	f7ff fe8f 	bl	4064e8 <__multadd>
  4067ca:	4606      	mov	r6, r0
  4067cc:	e7c8      	b.n	406760 <__pow5mult+0x10>
  4067ce:	2101      	movs	r1, #1
  4067d0:	4638      	mov	r0, r7
  4067d2:	f7ff fe59 	bl	406488 <_Balloc>
  4067d6:	f240 2171 	movw	r1, #625	; 0x271
  4067da:	2201      	movs	r2, #1
  4067dc:	2300      	movs	r3, #0
  4067de:	6141      	str	r1, [r0, #20]
  4067e0:	6102      	str	r2, [r0, #16]
  4067e2:	4605      	mov	r5, r0
  4067e4:	64b8      	str	r0, [r7, #72]	; 0x48
  4067e6:	6003      	str	r3, [r0, #0]
  4067e8:	e7be      	b.n	406768 <__pow5mult+0x18>
  4067ea:	bf00      	nop
  4067ec:	00408128 	.word	0x00408128

004067f0 <__lshift>:
  4067f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4067f4:	690f      	ldr	r7, [r1, #16]
  4067f6:	688b      	ldr	r3, [r1, #8]
  4067f8:	ea4f 1962 	mov.w	r9, r2, asr #5
  4067fc:	444f      	add	r7, r9
  4067fe:	1c7d      	adds	r5, r7, #1
  406800:	429d      	cmp	r5, r3
  406802:	460e      	mov	r6, r1
  406804:	4614      	mov	r4, r2
  406806:	6849      	ldr	r1, [r1, #4]
  406808:	4680      	mov	r8, r0
  40680a:	dd04      	ble.n	406816 <__lshift+0x26>
  40680c:	005b      	lsls	r3, r3, #1
  40680e:	429d      	cmp	r5, r3
  406810:	f101 0101 	add.w	r1, r1, #1
  406814:	dcfa      	bgt.n	40680c <__lshift+0x1c>
  406816:	4640      	mov	r0, r8
  406818:	f7ff fe36 	bl	406488 <_Balloc>
  40681c:	f1b9 0f00 	cmp.w	r9, #0
  406820:	f100 0114 	add.w	r1, r0, #20
  406824:	dd09      	ble.n	40683a <__lshift+0x4a>
  406826:	2300      	movs	r3, #0
  406828:	469e      	mov	lr, r3
  40682a:	460a      	mov	r2, r1
  40682c:	3301      	adds	r3, #1
  40682e:	454b      	cmp	r3, r9
  406830:	f842 eb04 	str.w	lr, [r2], #4
  406834:	d1fa      	bne.n	40682c <__lshift+0x3c>
  406836:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  40683a:	6932      	ldr	r2, [r6, #16]
  40683c:	f106 0314 	add.w	r3, r6, #20
  406840:	f014 0c1f 	ands.w	ip, r4, #31
  406844:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  406848:	d01f      	beq.n	40688a <__lshift+0x9a>
  40684a:	f1cc 0920 	rsb	r9, ip, #32
  40684e:	2200      	movs	r2, #0
  406850:	681c      	ldr	r4, [r3, #0]
  406852:	fa04 f40c 	lsl.w	r4, r4, ip
  406856:	4314      	orrs	r4, r2
  406858:	468a      	mov	sl, r1
  40685a:	f841 4b04 	str.w	r4, [r1], #4
  40685e:	f853 4b04 	ldr.w	r4, [r3], #4
  406862:	459e      	cmp	lr, r3
  406864:	fa24 f209 	lsr.w	r2, r4, r9
  406868:	d8f2      	bhi.n	406850 <__lshift+0x60>
  40686a:	f8ca 2004 	str.w	r2, [sl, #4]
  40686e:	b102      	cbz	r2, 406872 <__lshift+0x82>
  406870:	1cbd      	adds	r5, r7, #2
  406872:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  406876:	6872      	ldr	r2, [r6, #4]
  406878:	3d01      	subs	r5, #1
  40687a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40687e:	6105      	str	r5, [r0, #16]
  406880:	6031      	str	r1, [r6, #0]
  406882:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40688a:	3904      	subs	r1, #4
  40688c:	f853 2b04 	ldr.w	r2, [r3], #4
  406890:	f841 2f04 	str.w	r2, [r1, #4]!
  406894:	459e      	cmp	lr, r3
  406896:	d8f9      	bhi.n	40688c <__lshift+0x9c>
  406898:	e7eb      	b.n	406872 <__lshift+0x82>
  40689a:	bf00      	nop

0040689c <__mcmp>:
  40689c:	6902      	ldr	r2, [r0, #16]
  40689e:	690b      	ldr	r3, [r1, #16]
  4068a0:	1ad2      	subs	r2, r2, r3
  4068a2:	d113      	bne.n	4068cc <__mcmp+0x30>
  4068a4:	009b      	lsls	r3, r3, #2
  4068a6:	3014      	adds	r0, #20
  4068a8:	3114      	adds	r1, #20
  4068aa:	4419      	add	r1, r3
  4068ac:	b410      	push	{r4}
  4068ae:	4403      	add	r3, r0
  4068b0:	e001      	b.n	4068b6 <__mcmp+0x1a>
  4068b2:	4298      	cmp	r0, r3
  4068b4:	d20c      	bcs.n	4068d0 <__mcmp+0x34>
  4068b6:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4068ba:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4068be:	4294      	cmp	r4, r2
  4068c0:	d0f7      	beq.n	4068b2 <__mcmp+0x16>
  4068c2:	d309      	bcc.n	4068d8 <__mcmp+0x3c>
  4068c4:	2001      	movs	r0, #1
  4068c6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4068ca:	4770      	bx	lr
  4068cc:	4610      	mov	r0, r2
  4068ce:	4770      	bx	lr
  4068d0:	2000      	movs	r0, #0
  4068d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4068d6:	4770      	bx	lr
  4068d8:	f04f 30ff 	mov.w	r0, #4294967295
  4068dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4068e0:	4770      	bx	lr
  4068e2:	bf00      	nop

004068e4 <__mdiff>:
  4068e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068e8:	460e      	mov	r6, r1
  4068ea:	4605      	mov	r5, r0
  4068ec:	4611      	mov	r1, r2
  4068ee:	4630      	mov	r0, r6
  4068f0:	4614      	mov	r4, r2
  4068f2:	f7ff ffd3 	bl	40689c <__mcmp>
  4068f6:	1e07      	subs	r7, r0, #0
  4068f8:	d054      	beq.n	4069a4 <__mdiff+0xc0>
  4068fa:	db4d      	blt.n	406998 <__mdiff+0xb4>
  4068fc:	f04f 0800 	mov.w	r8, #0
  406900:	6871      	ldr	r1, [r6, #4]
  406902:	4628      	mov	r0, r5
  406904:	f7ff fdc0 	bl	406488 <_Balloc>
  406908:	6937      	ldr	r7, [r6, #16]
  40690a:	6923      	ldr	r3, [r4, #16]
  40690c:	f8c0 800c 	str.w	r8, [r0, #12]
  406910:	3614      	adds	r6, #20
  406912:	f104 0214 	add.w	r2, r4, #20
  406916:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  40691a:	f100 0514 	add.w	r5, r0, #20
  40691e:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  406922:	2300      	movs	r3, #0
  406924:	f856 8b04 	ldr.w	r8, [r6], #4
  406928:	f852 4b04 	ldr.w	r4, [r2], #4
  40692c:	fa13 f388 	uxtah	r3, r3, r8
  406930:	b2a1      	uxth	r1, r4
  406932:	0c24      	lsrs	r4, r4, #16
  406934:	1a59      	subs	r1, r3, r1
  406936:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  40693a:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40693e:	b289      	uxth	r1, r1
  406940:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  406944:	4594      	cmp	ip, r2
  406946:	f845 1b04 	str.w	r1, [r5], #4
  40694a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40694e:	4634      	mov	r4, r6
  406950:	d8e8      	bhi.n	406924 <__mdiff+0x40>
  406952:	45b6      	cmp	lr, r6
  406954:	46ac      	mov	ip, r5
  406956:	d915      	bls.n	406984 <__mdiff+0xa0>
  406958:	f854 2b04 	ldr.w	r2, [r4], #4
  40695c:	fa13 f182 	uxtah	r1, r3, r2
  406960:	0c13      	lsrs	r3, r2, #16
  406962:	eb03 4321 	add.w	r3, r3, r1, asr #16
  406966:	b289      	uxth	r1, r1
  406968:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  40696c:	45a6      	cmp	lr, r4
  40696e:	f845 1b04 	str.w	r1, [r5], #4
  406972:	ea4f 4323 	mov.w	r3, r3, asr #16
  406976:	d8ef      	bhi.n	406958 <__mdiff+0x74>
  406978:	43f6      	mvns	r6, r6
  40697a:	4476      	add	r6, lr
  40697c:	f026 0503 	bic.w	r5, r6, #3
  406980:	3504      	adds	r5, #4
  406982:	4465      	add	r5, ip
  406984:	3d04      	subs	r5, #4
  406986:	b921      	cbnz	r1, 406992 <__mdiff+0xae>
  406988:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40698c:	3f01      	subs	r7, #1
  40698e:	2b00      	cmp	r3, #0
  406990:	d0fa      	beq.n	406988 <__mdiff+0xa4>
  406992:	6107      	str	r7, [r0, #16]
  406994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406998:	4633      	mov	r3, r6
  40699a:	f04f 0801 	mov.w	r8, #1
  40699e:	4626      	mov	r6, r4
  4069a0:	461c      	mov	r4, r3
  4069a2:	e7ad      	b.n	406900 <__mdiff+0x1c>
  4069a4:	4628      	mov	r0, r5
  4069a6:	4639      	mov	r1, r7
  4069a8:	f7ff fd6e 	bl	406488 <_Balloc>
  4069ac:	2301      	movs	r3, #1
  4069ae:	6147      	str	r7, [r0, #20]
  4069b0:	6103      	str	r3, [r0, #16]
  4069b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4069b6:	bf00      	nop

004069b8 <__d2b>:
  4069b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4069bc:	b082      	sub	sp, #8
  4069be:	2101      	movs	r1, #1
  4069c0:	461c      	mov	r4, r3
  4069c2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4069c6:	4615      	mov	r5, r2
  4069c8:	9e08      	ldr	r6, [sp, #32]
  4069ca:	f7ff fd5d 	bl	406488 <_Balloc>
  4069ce:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4069d2:	4680      	mov	r8, r0
  4069d4:	b10f      	cbz	r7, 4069da <__d2b+0x22>
  4069d6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4069da:	9401      	str	r4, [sp, #4]
  4069dc:	b31d      	cbz	r5, 406a26 <__d2b+0x6e>
  4069de:	a802      	add	r0, sp, #8
  4069e0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4069e4:	f7ff fde2 	bl	4065ac <__lo0bits>
  4069e8:	2800      	cmp	r0, #0
  4069ea:	d134      	bne.n	406a56 <__d2b+0x9e>
  4069ec:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4069f0:	f8c8 2014 	str.w	r2, [r8, #20]
  4069f4:	2b00      	cmp	r3, #0
  4069f6:	bf14      	ite	ne
  4069f8:	2402      	movne	r4, #2
  4069fa:	2401      	moveq	r4, #1
  4069fc:	f8c8 3018 	str.w	r3, [r8, #24]
  406a00:	f8c8 4010 	str.w	r4, [r8, #16]
  406a04:	b9df      	cbnz	r7, 406a3e <__d2b+0x86>
  406a06:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  406a0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406a0e:	6030      	str	r0, [r6, #0]
  406a10:	6918      	ldr	r0, [r3, #16]
  406a12:	f7ff fdab 	bl	40656c <__hi0bits>
  406a16:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406a18:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  406a1c:	6018      	str	r0, [r3, #0]
  406a1e:	4640      	mov	r0, r8
  406a20:	b002      	add	sp, #8
  406a22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a26:	a801      	add	r0, sp, #4
  406a28:	f7ff fdc0 	bl	4065ac <__lo0bits>
  406a2c:	2401      	movs	r4, #1
  406a2e:	9b01      	ldr	r3, [sp, #4]
  406a30:	f8c8 3014 	str.w	r3, [r8, #20]
  406a34:	3020      	adds	r0, #32
  406a36:	f8c8 4010 	str.w	r4, [r8, #16]
  406a3a:	2f00      	cmp	r7, #0
  406a3c:	d0e3      	beq.n	406a06 <__d2b+0x4e>
  406a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406a40:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406a44:	4407      	add	r7, r0
  406a46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406a4a:	6037      	str	r7, [r6, #0]
  406a4c:	6018      	str	r0, [r3, #0]
  406a4e:	4640      	mov	r0, r8
  406a50:	b002      	add	sp, #8
  406a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a56:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406a5a:	f1c0 0120 	rsb	r1, r0, #32
  406a5e:	fa03 f101 	lsl.w	r1, r3, r1
  406a62:	430a      	orrs	r2, r1
  406a64:	40c3      	lsrs	r3, r0
  406a66:	9301      	str	r3, [sp, #4]
  406a68:	f8c8 2014 	str.w	r2, [r8, #20]
  406a6c:	e7c2      	b.n	4069f4 <__d2b+0x3c>
  406a6e:	bf00      	nop

00406a70 <_realloc_r>:
  406a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a74:	4617      	mov	r7, r2
  406a76:	b083      	sub	sp, #12
  406a78:	460e      	mov	r6, r1
  406a7a:	2900      	cmp	r1, #0
  406a7c:	f000 80e7 	beq.w	406c4e <_realloc_r+0x1de>
  406a80:	4681      	mov	r9, r0
  406a82:	f107 050b 	add.w	r5, r7, #11
  406a86:	f7ff fcfb 	bl	406480 <__malloc_lock>
  406a8a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406a8e:	2d16      	cmp	r5, #22
  406a90:	f023 0403 	bic.w	r4, r3, #3
  406a94:	f1a6 0808 	sub.w	r8, r6, #8
  406a98:	d84c      	bhi.n	406b34 <_realloc_r+0xc4>
  406a9a:	2210      	movs	r2, #16
  406a9c:	4615      	mov	r5, r2
  406a9e:	42af      	cmp	r7, r5
  406aa0:	d84d      	bhi.n	406b3e <_realloc_r+0xce>
  406aa2:	4294      	cmp	r4, r2
  406aa4:	f280 8084 	bge.w	406bb0 <_realloc_r+0x140>
  406aa8:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 406e58 <_realloc_r+0x3e8>
  406aac:	f8db 0008 	ldr.w	r0, [fp, #8]
  406ab0:	eb08 0104 	add.w	r1, r8, r4
  406ab4:	4288      	cmp	r0, r1
  406ab6:	f000 80d6 	beq.w	406c66 <_realloc_r+0x1f6>
  406aba:	6848      	ldr	r0, [r1, #4]
  406abc:	f020 0e01 	bic.w	lr, r0, #1
  406ac0:	448e      	add	lr, r1
  406ac2:	f8de e004 	ldr.w	lr, [lr, #4]
  406ac6:	f01e 0f01 	tst.w	lr, #1
  406aca:	d13f      	bne.n	406b4c <_realloc_r+0xdc>
  406acc:	f020 0003 	bic.w	r0, r0, #3
  406ad0:	4420      	add	r0, r4
  406ad2:	4290      	cmp	r0, r2
  406ad4:	f280 80c1 	bge.w	406c5a <_realloc_r+0x1ea>
  406ad8:	07db      	lsls	r3, r3, #31
  406ada:	f100 808f 	bmi.w	406bfc <_realloc_r+0x18c>
  406ade:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406ae2:	ebc3 0a08 	rsb	sl, r3, r8
  406ae6:	f8da 3004 	ldr.w	r3, [sl, #4]
  406aea:	f023 0303 	bic.w	r3, r3, #3
  406aee:	eb00 0e03 	add.w	lr, r0, r3
  406af2:	4596      	cmp	lr, r2
  406af4:	db34      	blt.n	406b60 <_realloc_r+0xf0>
  406af6:	68cb      	ldr	r3, [r1, #12]
  406af8:	688a      	ldr	r2, [r1, #8]
  406afa:	4657      	mov	r7, sl
  406afc:	60d3      	str	r3, [r2, #12]
  406afe:	609a      	str	r2, [r3, #8]
  406b00:	f857 1f08 	ldr.w	r1, [r7, #8]!
  406b04:	f8da 300c 	ldr.w	r3, [sl, #12]
  406b08:	60cb      	str	r3, [r1, #12]
  406b0a:	1f22      	subs	r2, r4, #4
  406b0c:	2a24      	cmp	r2, #36	; 0x24
  406b0e:	6099      	str	r1, [r3, #8]
  406b10:	f200 8136 	bhi.w	406d80 <_realloc_r+0x310>
  406b14:	2a13      	cmp	r2, #19
  406b16:	f240 80fd 	bls.w	406d14 <_realloc_r+0x2a4>
  406b1a:	6833      	ldr	r3, [r6, #0]
  406b1c:	f8ca 3008 	str.w	r3, [sl, #8]
  406b20:	6873      	ldr	r3, [r6, #4]
  406b22:	f8ca 300c 	str.w	r3, [sl, #12]
  406b26:	2a1b      	cmp	r2, #27
  406b28:	f200 8140 	bhi.w	406dac <_realloc_r+0x33c>
  406b2c:	3608      	adds	r6, #8
  406b2e:	f10a 0310 	add.w	r3, sl, #16
  406b32:	e0f0      	b.n	406d16 <_realloc_r+0x2a6>
  406b34:	f025 0507 	bic.w	r5, r5, #7
  406b38:	2d00      	cmp	r5, #0
  406b3a:	462a      	mov	r2, r5
  406b3c:	daaf      	bge.n	406a9e <_realloc_r+0x2e>
  406b3e:	230c      	movs	r3, #12
  406b40:	2000      	movs	r0, #0
  406b42:	f8c9 3000 	str.w	r3, [r9]
  406b46:	b003      	add	sp, #12
  406b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b4c:	07d9      	lsls	r1, r3, #31
  406b4e:	d455      	bmi.n	406bfc <_realloc_r+0x18c>
  406b50:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406b54:	ebc3 0a08 	rsb	sl, r3, r8
  406b58:	f8da 3004 	ldr.w	r3, [sl, #4]
  406b5c:	f023 0303 	bic.w	r3, r3, #3
  406b60:	4423      	add	r3, r4
  406b62:	4293      	cmp	r3, r2
  406b64:	db4a      	blt.n	406bfc <_realloc_r+0x18c>
  406b66:	4657      	mov	r7, sl
  406b68:	f8da 100c 	ldr.w	r1, [sl, #12]
  406b6c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  406b70:	1f22      	subs	r2, r4, #4
  406b72:	2a24      	cmp	r2, #36	; 0x24
  406b74:	60c1      	str	r1, [r0, #12]
  406b76:	6088      	str	r0, [r1, #8]
  406b78:	f200 810e 	bhi.w	406d98 <_realloc_r+0x328>
  406b7c:	2a13      	cmp	r2, #19
  406b7e:	f240 8109 	bls.w	406d94 <_realloc_r+0x324>
  406b82:	6831      	ldr	r1, [r6, #0]
  406b84:	f8ca 1008 	str.w	r1, [sl, #8]
  406b88:	6871      	ldr	r1, [r6, #4]
  406b8a:	f8ca 100c 	str.w	r1, [sl, #12]
  406b8e:	2a1b      	cmp	r2, #27
  406b90:	f200 8121 	bhi.w	406dd6 <_realloc_r+0x366>
  406b94:	3608      	adds	r6, #8
  406b96:	f10a 0210 	add.w	r2, sl, #16
  406b9a:	6831      	ldr	r1, [r6, #0]
  406b9c:	6011      	str	r1, [r2, #0]
  406b9e:	6871      	ldr	r1, [r6, #4]
  406ba0:	6051      	str	r1, [r2, #4]
  406ba2:	68b1      	ldr	r1, [r6, #8]
  406ba4:	6091      	str	r1, [r2, #8]
  406ba6:	461c      	mov	r4, r3
  406ba8:	f8da 3004 	ldr.w	r3, [sl, #4]
  406bac:	463e      	mov	r6, r7
  406bae:	46d0      	mov	r8, sl
  406bb0:	1b62      	subs	r2, r4, r5
  406bb2:	2a0f      	cmp	r2, #15
  406bb4:	f003 0301 	and.w	r3, r3, #1
  406bb8:	d80e      	bhi.n	406bd8 <_realloc_r+0x168>
  406bba:	4323      	orrs	r3, r4
  406bbc:	4444      	add	r4, r8
  406bbe:	f8c8 3004 	str.w	r3, [r8, #4]
  406bc2:	6863      	ldr	r3, [r4, #4]
  406bc4:	f043 0301 	orr.w	r3, r3, #1
  406bc8:	6063      	str	r3, [r4, #4]
  406bca:	4648      	mov	r0, r9
  406bcc:	f7ff fc5a 	bl	406484 <__malloc_unlock>
  406bd0:	4630      	mov	r0, r6
  406bd2:	b003      	add	sp, #12
  406bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406bd8:	eb08 0105 	add.w	r1, r8, r5
  406bdc:	431d      	orrs	r5, r3
  406bde:	f042 0301 	orr.w	r3, r2, #1
  406be2:	440a      	add	r2, r1
  406be4:	f8c8 5004 	str.w	r5, [r8, #4]
  406be8:	604b      	str	r3, [r1, #4]
  406bea:	6853      	ldr	r3, [r2, #4]
  406bec:	f043 0301 	orr.w	r3, r3, #1
  406bf0:	3108      	adds	r1, #8
  406bf2:	6053      	str	r3, [r2, #4]
  406bf4:	4648      	mov	r0, r9
  406bf6:	f7fe ff8d 	bl	405b14 <_free_r>
  406bfa:	e7e6      	b.n	406bca <_realloc_r+0x15a>
  406bfc:	4639      	mov	r1, r7
  406bfe:	4648      	mov	r0, r9
  406c00:	f7ff f864 	bl	405ccc <_malloc_r>
  406c04:	4607      	mov	r7, r0
  406c06:	b1d8      	cbz	r0, 406c40 <_realloc_r+0x1d0>
  406c08:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406c0c:	f023 0201 	bic.w	r2, r3, #1
  406c10:	4442      	add	r2, r8
  406c12:	f1a0 0108 	sub.w	r1, r0, #8
  406c16:	4291      	cmp	r1, r2
  406c18:	f000 80ac 	beq.w	406d74 <_realloc_r+0x304>
  406c1c:	1f22      	subs	r2, r4, #4
  406c1e:	2a24      	cmp	r2, #36	; 0x24
  406c20:	f200 8099 	bhi.w	406d56 <_realloc_r+0x2e6>
  406c24:	2a13      	cmp	r2, #19
  406c26:	d86a      	bhi.n	406cfe <_realloc_r+0x28e>
  406c28:	4603      	mov	r3, r0
  406c2a:	4632      	mov	r2, r6
  406c2c:	6811      	ldr	r1, [r2, #0]
  406c2e:	6019      	str	r1, [r3, #0]
  406c30:	6851      	ldr	r1, [r2, #4]
  406c32:	6059      	str	r1, [r3, #4]
  406c34:	6892      	ldr	r2, [r2, #8]
  406c36:	609a      	str	r2, [r3, #8]
  406c38:	4631      	mov	r1, r6
  406c3a:	4648      	mov	r0, r9
  406c3c:	f7fe ff6a 	bl	405b14 <_free_r>
  406c40:	4648      	mov	r0, r9
  406c42:	f7ff fc1f 	bl	406484 <__malloc_unlock>
  406c46:	4638      	mov	r0, r7
  406c48:	b003      	add	sp, #12
  406c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c4e:	4611      	mov	r1, r2
  406c50:	b003      	add	sp, #12
  406c52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406c56:	f7ff b839 	b.w	405ccc <_malloc_r>
  406c5a:	68ca      	ldr	r2, [r1, #12]
  406c5c:	6889      	ldr	r1, [r1, #8]
  406c5e:	4604      	mov	r4, r0
  406c60:	60ca      	str	r2, [r1, #12]
  406c62:	6091      	str	r1, [r2, #8]
  406c64:	e7a4      	b.n	406bb0 <_realloc_r+0x140>
  406c66:	6841      	ldr	r1, [r0, #4]
  406c68:	f021 0103 	bic.w	r1, r1, #3
  406c6c:	4421      	add	r1, r4
  406c6e:	f105 0010 	add.w	r0, r5, #16
  406c72:	4281      	cmp	r1, r0
  406c74:	da5b      	bge.n	406d2e <_realloc_r+0x2be>
  406c76:	07db      	lsls	r3, r3, #31
  406c78:	d4c0      	bmi.n	406bfc <_realloc_r+0x18c>
  406c7a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406c7e:	ebc3 0a08 	rsb	sl, r3, r8
  406c82:	f8da 3004 	ldr.w	r3, [sl, #4]
  406c86:	f023 0303 	bic.w	r3, r3, #3
  406c8a:	eb01 0c03 	add.w	ip, r1, r3
  406c8e:	4560      	cmp	r0, ip
  406c90:	f73f af66 	bgt.w	406b60 <_realloc_r+0xf0>
  406c94:	4657      	mov	r7, sl
  406c96:	f8da 300c 	ldr.w	r3, [sl, #12]
  406c9a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  406c9e:	1f22      	subs	r2, r4, #4
  406ca0:	2a24      	cmp	r2, #36	; 0x24
  406ca2:	60cb      	str	r3, [r1, #12]
  406ca4:	6099      	str	r1, [r3, #8]
  406ca6:	f200 80b8 	bhi.w	406e1a <_realloc_r+0x3aa>
  406caa:	2a13      	cmp	r2, #19
  406cac:	f240 80a9 	bls.w	406e02 <_realloc_r+0x392>
  406cb0:	6833      	ldr	r3, [r6, #0]
  406cb2:	f8ca 3008 	str.w	r3, [sl, #8]
  406cb6:	6873      	ldr	r3, [r6, #4]
  406cb8:	f8ca 300c 	str.w	r3, [sl, #12]
  406cbc:	2a1b      	cmp	r2, #27
  406cbe:	f200 80b5 	bhi.w	406e2c <_realloc_r+0x3bc>
  406cc2:	3608      	adds	r6, #8
  406cc4:	f10a 0310 	add.w	r3, sl, #16
  406cc8:	6832      	ldr	r2, [r6, #0]
  406cca:	601a      	str	r2, [r3, #0]
  406ccc:	6872      	ldr	r2, [r6, #4]
  406cce:	605a      	str	r2, [r3, #4]
  406cd0:	68b2      	ldr	r2, [r6, #8]
  406cd2:	609a      	str	r2, [r3, #8]
  406cd4:	eb0a 0205 	add.w	r2, sl, r5
  406cd8:	ebc5 030c 	rsb	r3, r5, ip
  406cdc:	f043 0301 	orr.w	r3, r3, #1
  406ce0:	f8cb 2008 	str.w	r2, [fp, #8]
  406ce4:	6053      	str	r3, [r2, #4]
  406ce6:	f8da 3004 	ldr.w	r3, [sl, #4]
  406cea:	f003 0301 	and.w	r3, r3, #1
  406cee:	431d      	orrs	r5, r3
  406cf0:	4648      	mov	r0, r9
  406cf2:	f8ca 5004 	str.w	r5, [sl, #4]
  406cf6:	f7ff fbc5 	bl	406484 <__malloc_unlock>
  406cfa:	4638      	mov	r0, r7
  406cfc:	e769      	b.n	406bd2 <_realloc_r+0x162>
  406cfe:	6833      	ldr	r3, [r6, #0]
  406d00:	6003      	str	r3, [r0, #0]
  406d02:	6873      	ldr	r3, [r6, #4]
  406d04:	6043      	str	r3, [r0, #4]
  406d06:	2a1b      	cmp	r2, #27
  406d08:	d829      	bhi.n	406d5e <_realloc_r+0x2ee>
  406d0a:	f100 0308 	add.w	r3, r0, #8
  406d0e:	f106 0208 	add.w	r2, r6, #8
  406d12:	e78b      	b.n	406c2c <_realloc_r+0x1bc>
  406d14:	463b      	mov	r3, r7
  406d16:	6832      	ldr	r2, [r6, #0]
  406d18:	601a      	str	r2, [r3, #0]
  406d1a:	6872      	ldr	r2, [r6, #4]
  406d1c:	605a      	str	r2, [r3, #4]
  406d1e:	68b2      	ldr	r2, [r6, #8]
  406d20:	609a      	str	r2, [r3, #8]
  406d22:	463e      	mov	r6, r7
  406d24:	4674      	mov	r4, lr
  406d26:	f8da 3004 	ldr.w	r3, [sl, #4]
  406d2a:	46d0      	mov	r8, sl
  406d2c:	e740      	b.n	406bb0 <_realloc_r+0x140>
  406d2e:	eb08 0205 	add.w	r2, r8, r5
  406d32:	1b4b      	subs	r3, r1, r5
  406d34:	f043 0301 	orr.w	r3, r3, #1
  406d38:	f8cb 2008 	str.w	r2, [fp, #8]
  406d3c:	6053      	str	r3, [r2, #4]
  406d3e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406d42:	f003 0301 	and.w	r3, r3, #1
  406d46:	431d      	orrs	r5, r3
  406d48:	4648      	mov	r0, r9
  406d4a:	f846 5c04 	str.w	r5, [r6, #-4]
  406d4e:	f7ff fb99 	bl	406484 <__malloc_unlock>
  406d52:	4630      	mov	r0, r6
  406d54:	e73d      	b.n	406bd2 <_realloc_r+0x162>
  406d56:	4631      	mov	r1, r6
  406d58:	f7ff fb2e 	bl	4063b8 <memmove>
  406d5c:	e76c      	b.n	406c38 <_realloc_r+0x1c8>
  406d5e:	68b3      	ldr	r3, [r6, #8]
  406d60:	6083      	str	r3, [r0, #8]
  406d62:	68f3      	ldr	r3, [r6, #12]
  406d64:	60c3      	str	r3, [r0, #12]
  406d66:	2a24      	cmp	r2, #36	; 0x24
  406d68:	d02c      	beq.n	406dc4 <_realloc_r+0x354>
  406d6a:	f100 0310 	add.w	r3, r0, #16
  406d6e:	f106 0210 	add.w	r2, r6, #16
  406d72:	e75b      	b.n	406c2c <_realloc_r+0x1bc>
  406d74:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406d78:	f022 0203 	bic.w	r2, r2, #3
  406d7c:	4414      	add	r4, r2
  406d7e:	e717      	b.n	406bb0 <_realloc_r+0x140>
  406d80:	4631      	mov	r1, r6
  406d82:	4638      	mov	r0, r7
  406d84:	4674      	mov	r4, lr
  406d86:	463e      	mov	r6, r7
  406d88:	f7ff fb16 	bl	4063b8 <memmove>
  406d8c:	46d0      	mov	r8, sl
  406d8e:	f8da 3004 	ldr.w	r3, [sl, #4]
  406d92:	e70d      	b.n	406bb0 <_realloc_r+0x140>
  406d94:	463a      	mov	r2, r7
  406d96:	e700      	b.n	406b9a <_realloc_r+0x12a>
  406d98:	4631      	mov	r1, r6
  406d9a:	4638      	mov	r0, r7
  406d9c:	461c      	mov	r4, r3
  406d9e:	463e      	mov	r6, r7
  406da0:	f7ff fb0a 	bl	4063b8 <memmove>
  406da4:	46d0      	mov	r8, sl
  406da6:	f8da 3004 	ldr.w	r3, [sl, #4]
  406daa:	e701      	b.n	406bb0 <_realloc_r+0x140>
  406dac:	68b3      	ldr	r3, [r6, #8]
  406dae:	f8ca 3010 	str.w	r3, [sl, #16]
  406db2:	68f3      	ldr	r3, [r6, #12]
  406db4:	f8ca 3014 	str.w	r3, [sl, #20]
  406db8:	2a24      	cmp	r2, #36	; 0x24
  406dba:	d018      	beq.n	406dee <_realloc_r+0x37e>
  406dbc:	3610      	adds	r6, #16
  406dbe:	f10a 0318 	add.w	r3, sl, #24
  406dc2:	e7a8      	b.n	406d16 <_realloc_r+0x2a6>
  406dc4:	6933      	ldr	r3, [r6, #16]
  406dc6:	6103      	str	r3, [r0, #16]
  406dc8:	6973      	ldr	r3, [r6, #20]
  406dca:	6143      	str	r3, [r0, #20]
  406dcc:	f106 0218 	add.w	r2, r6, #24
  406dd0:	f100 0318 	add.w	r3, r0, #24
  406dd4:	e72a      	b.n	406c2c <_realloc_r+0x1bc>
  406dd6:	68b1      	ldr	r1, [r6, #8]
  406dd8:	f8ca 1010 	str.w	r1, [sl, #16]
  406ddc:	68f1      	ldr	r1, [r6, #12]
  406dde:	f8ca 1014 	str.w	r1, [sl, #20]
  406de2:	2a24      	cmp	r2, #36	; 0x24
  406de4:	d00f      	beq.n	406e06 <_realloc_r+0x396>
  406de6:	3610      	adds	r6, #16
  406de8:	f10a 0218 	add.w	r2, sl, #24
  406dec:	e6d5      	b.n	406b9a <_realloc_r+0x12a>
  406dee:	6933      	ldr	r3, [r6, #16]
  406df0:	f8ca 3018 	str.w	r3, [sl, #24]
  406df4:	6973      	ldr	r3, [r6, #20]
  406df6:	f8ca 301c 	str.w	r3, [sl, #28]
  406dfa:	3618      	adds	r6, #24
  406dfc:	f10a 0320 	add.w	r3, sl, #32
  406e00:	e789      	b.n	406d16 <_realloc_r+0x2a6>
  406e02:	463b      	mov	r3, r7
  406e04:	e760      	b.n	406cc8 <_realloc_r+0x258>
  406e06:	6932      	ldr	r2, [r6, #16]
  406e08:	f8ca 2018 	str.w	r2, [sl, #24]
  406e0c:	6972      	ldr	r2, [r6, #20]
  406e0e:	f8ca 201c 	str.w	r2, [sl, #28]
  406e12:	3618      	adds	r6, #24
  406e14:	f10a 0220 	add.w	r2, sl, #32
  406e18:	e6bf      	b.n	406b9a <_realloc_r+0x12a>
  406e1a:	4631      	mov	r1, r6
  406e1c:	4638      	mov	r0, r7
  406e1e:	f8cd c004 	str.w	ip, [sp, #4]
  406e22:	f7ff fac9 	bl	4063b8 <memmove>
  406e26:	f8dd c004 	ldr.w	ip, [sp, #4]
  406e2a:	e753      	b.n	406cd4 <_realloc_r+0x264>
  406e2c:	68b3      	ldr	r3, [r6, #8]
  406e2e:	f8ca 3010 	str.w	r3, [sl, #16]
  406e32:	68f3      	ldr	r3, [r6, #12]
  406e34:	f8ca 3014 	str.w	r3, [sl, #20]
  406e38:	2a24      	cmp	r2, #36	; 0x24
  406e3a:	d003      	beq.n	406e44 <_realloc_r+0x3d4>
  406e3c:	3610      	adds	r6, #16
  406e3e:	f10a 0318 	add.w	r3, sl, #24
  406e42:	e741      	b.n	406cc8 <_realloc_r+0x258>
  406e44:	6933      	ldr	r3, [r6, #16]
  406e46:	f8ca 3018 	str.w	r3, [sl, #24]
  406e4a:	6973      	ldr	r3, [r6, #20]
  406e4c:	f8ca 301c 	str.w	r3, [sl, #28]
  406e50:	3618      	adds	r6, #24
  406e52:	f10a 0320 	add.w	r3, sl, #32
  406e56:	e737      	b.n	406cc8 <_realloc_r+0x258>
  406e58:	20000474 	.word	0x20000474

00406e5c <__fpclassifyd>:
  406e5c:	b410      	push	{r4}
  406e5e:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  406e62:	d008      	beq.n	406e76 <__fpclassifyd+0x1a>
  406e64:	4b11      	ldr	r3, [pc, #68]	; (406eac <__fpclassifyd+0x50>)
  406e66:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  406e6a:	429a      	cmp	r2, r3
  406e6c:	d808      	bhi.n	406e80 <__fpclassifyd+0x24>
  406e6e:	2004      	movs	r0, #4
  406e70:	f85d 4b04 	ldr.w	r4, [sp], #4
  406e74:	4770      	bx	lr
  406e76:	b918      	cbnz	r0, 406e80 <__fpclassifyd+0x24>
  406e78:	2002      	movs	r0, #2
  406e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
  406e7e:	4770      	bx	lr
  406e80:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  406e84:	4b09      	ldr	r3, [pc, #36]	; (406eac <__fpclassifyd+0x50>)
  406e86:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  406e8a:	4299      	cmp	r1, r3
  406e8c:	d9ef      	bls.n	406e6e <__fpclassifyd+0x12>
  406e8e:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  406e92:	d201      	bcs.n	406e98 <__fpclassifyd+0x3c>
  406e94:	2003      	movs	r0, #3
  406e96:	e7eb      	b.n	406e70 <__fpclassifyd+0x14>
  406e98:	4b05      	ldr	r3, [pc, #20]	; (406eb0 <__fpclassifyd+0x54>)
  406e9a:	429c      	cmp	r4, r3
  406e9c:	d001      	beq.n	406ea2 <__fpclassifyd+0x46>
  406e9e:	2000      	movs	r0, #0
  406ea0:	e7e6      	b.n	406e70 <__fpclassifyd+0x14>
  406ea2:	fab0 f080 	clz	r0, r0
  406ea6:	0940      	lsrs	r0, r0, #5
  406ea8:	e7e2      	b.n	406e70 <__fpclassifyd+0x14>
  406eaa:	bf00      	nop
  406eac:	7fdfffff 	.word	0x7fdfffff
  406eb0:	7ff00000 	.word	0x7ff00000

00406eb4 <_sbrk_r>:
  406eb4:	b538      	push	{r3, r4, r5, lr}
  406eb6:	4c07      	ldr	r4, [pc, #28]	; (406ed4 <_sbrk_r+0x20>)
  406eb8:	2300      	movs	r3, #0
  406eba:	4605      	mov	r5, r0
  406ebc:	4608      	mov	r0, r1
  406ebe:	6023      	str	r3, [r4, #0]
  406ec0:	f7fa fab4 	bl	40142c <_sbrk>
  406ec4:	1c43      	adds	r3, r0, #1
  406ec6:	d000      	beq.n	406eca <_sbrk_r+0x16>
  406ec8:	bd38      	pop	{r3, r4, r5, pc}
  406eca:	6823      	ldr	r3, [r4, #0]
  406ecc:	2b00      	cmp	r3, #0
  406ece:	d0fb      	beq.n	406ec8 <_sbrk_r+0x14>
  406ed0:	602b      	str	r3, [r5, #0]
  406ed2:	bd38      	pop	{r3, r4, r5, pc}
  406ed4:	20000d24 	.word	0x20000d24

00406ed8 <__ssprint_r>:
  406ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406edc:	6893      	ldr	r3, [r2, #8]
  406ede:	f8d2 8000 	ldr.w	r8, [r2]
  406ee2:	b083      	sub	sp, #12
  406ee4:	4691      	mov	r9, r2
  406ee6:	2b00      	cmp	r3, #0
  406ee8:	d072      	beq.n	406fd0 <__ssprint_r+0xf8>
  406eea:	4607      	mov	r7, r0
  406eec:	f04f 0b00 	mov.w	fp, #0
  406ef0:	6808      	ldr	r0, [r1, #0]
  406ef2:	688b      	ldr	r3, [r1, #8]
  406ef4:	460d      	mov	r5, r1
  406ef6:	465c      	mov	r4, fp
  406ef8:	2c00      	cmp	r4, #0
  406efa:	d045      	beq.n	406f88 <__ssprint_r+0xb0>
  406efc:	429c      	cmp	r4, r3
  406efe:	461e      	mov	r6, r3
  406f00:	469a      	mov	sl, r3
  406f02:	d348      	bcc.n	406f96 <__ssprint_r+0xbe>
  406f04:	89ab      	ldrh	r3, [r5, #12]
  406f06:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406f0a:	d02d      	beq.n	406f68 <__ssprint_r+0x90>
  406f0c:	696e      	ldr	r6, [r5, #20]
  406f0e:	6929      	ldr	r1, [r5, #16]
  406f10:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  406f14:	ebc1 0a00 	rsb	sl, r1, r0
  406f18:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  406f1c:	1c60      	adds	r0, r4, #1
  406f1e:	1076      	asrs	r6, r6, #1
  406f20:	4450      	add	r0, sl
  406f22:	4286      	cmp	r6, r0
  406f24:	4632      	mov	r2, r6
  406f26:	bf3c      	itt	cc
  406f28:	4606      	movcc	r6, r0
  406f2a:	4632      	movcc	r2, r6
  406f2c:	055b      	lsls	r3, r3, #21
  406f2e:	d535      	bpl.n	406f9c <__ssprint_r+0xc4>
  406f30:	4611      	mov	r1, r2
  406f32:	4638      	mov	r0, r7
  406f34:	f7fe feca 	bl	405ccc <_malloc_r>
  406f38:	2800      	cmp	r0, #0
  406f3a:	d039      	beq.n	406fb0 <__ssprint_r+0xd8>
  406f3c:	4652      	mov	r2, sl
  406f3e:	6929      	ldr	r1, [r5, #16]
  406f40:	9001      	str	r0, [sp, #4]
  406f42:	f7ff f99f 	bl	406284 <memcpy>
  406f46:	89aa      	ldrh	r2, [r5, #12]
  406f48:	9b01      	ldr	r3, [sp, #4]
  406f4a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406f4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406f52:	81aa      	strh	r2, [r5, #12]
  406f54:	ebca 0206 	rsb	r2, sl, r6
  406f58:	eb03 000a 	add.w	r0, r3, sl
  406f5c:	616e      	str	r6, [r5, #20]
  406f5e:	612b      	str	r3, [r5, #16]
  406f60:	6028      	str	r0, [r5, #0]
  406f62:	60aa      	str	r2, [r5, #8]
  406f64:	4626      	mov	r6, r4
  406f66:	46a2      	mov	sl, r4
  406f68:	4652      	mov	r2, sl
  406f6a:	4659      	mov	r1, fp
  406f6c:	f7ff fa24 	bl	4063b8 <memmove>
  406f70:	f8d9 2008 	ldr.w	r2, [r9, #8]
  406f74:	68ab      	ldr	r3, [r5, #8]
  406f76:	6828      	ldr	r0, [r5, #0]
  406f78:	1b9b      	subs	r3, r3, r6
  406f7a:	4450      	add	r0, sl
  406f7c:	1b14      	subs	r4, r2, r4
  406f7e:	60ab      	str	r3, [r5, #8]
  406f80:	6028      	str	r0, [r5, #0]
  406f82:	f8c9 4008 	str.w	r4, [r9, #8]
  406f86:	b31c      	cbz	r4, 406fd0 <__ssprint_r+0xf8>
  406f88:	f8d8 b000 	ldr.w	fp, [r8]
  406f8c:	f8d8 4004 	ldr.w	r4, [r8, #4]
  406f90:	f108 0808 	add.w	r8, r8, #8
  406f94:	e7b0      	b.n	406ef8 <__ssprint_r+0x20>
  406f96:	4626      	mov	r6, r4
  406f98:	46a2      	mov	sl, r4
  406f9a:	e7e5      	b.n	406f68 <__ssprint_r+0x90>
  406f9c:	4638      	mov	r0, r7
  406f9e:	f7ff fd67 	bl	406a70 <_realloc_r>
  406fa2:	4603      	mov	r3, r0
  406fa4:	2800      	cmp	r0, #0
  406fa6:	d1d5      	bne.n	406f54 <__ssprint_r+0x7c>
  406fa8:	4638      	mov	r0, r7
  406faa:	6929      	ldr	r1, [r5, #16]
  406fac:	f7fe fdb2 	bl	405b14 <_free_r>
  406fb0:	230c      	movs	r3, #12
  406fb2:	603b      	str	r3, [r7, #0]
  406fb4:	89ab      	ldrh	r3, [r5, #12]
  406fb6:	2200      	movs	r2, #0
  406fb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406fbc:	f04f 30ff 	mov.w	r0, #4294967295
  406fc0:	81ab      	strh	r3, [r5, #12]
  406fc2:	f8c9 2008 	str.w	r2, [r9, #8]
  406fc6:	f8c9 2004 	str.w	r2, [r9, #4]
  406fca:	b003      	add	sp, #12
  406fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fd0:	2000      	movs	r0, #0
  406fd2:	f8c9 0004 	str.w	r0, [r9, #4]
  406fd6:	b003      	add	sp, #12
  406fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406fdc <__register_exitproc>:
  406fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406fe0:	4c25      	ldr	r4, [pc, #148]	; (407078 <__register_exitproc+0x9c>)
  406fe2:	6825      	ldr	r5, [r4, #0]
  406fe4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  406fe8:	4606      	mov	r6, r0
  406fea:	4688      	mov	r8, r1
  406fec:	4692      	mov	sl, r2
  406fee:	4699      	mov	r9, r3
  406ff0:	b3cc      	cbz	r4, 407066 <__register_exitproc+0x8a>
  406ff2:	6860      	ldr	r0, [r4, #4]
  406ff4:	281f      	cmp	r0, #31
  406ff6:	dc18      	bgt.n	40702a <__register_exitproc+0x4e>
  406ff8:	1c43      	adds	r3, r0, #1
  406ffa:	b17e      	cbz	r6, 40701c <__register_exitproc+0x40>
  406ffc:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  407000:	2101      	movs	r1, #1
  407002:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  407006:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  40700a:	fa01 f200 	lsl.w	r2, r1, r0
  40700e:	4317      	orrs	r7, r2
  407010:	2e02      	cmp	r6, #2
  407012:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  407016:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40701a:	d01e      	beq.n	40705a <__register_exitproc+0x7e>
  40701c:	3002      	adds	r0, #2
  40701e:	6063      	str	r3, [r4, #4]
  407020:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  407024:	2000      	movs	r0, #0
  407026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40702a:	4b14      	ldr	r3, [pc, #80]	; (40707c <__register_exitproc+0xa0>)
  40702c:	b303      	cbz	r3, 407070 <__register_exitproc+0x94>
  40702e:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407032:	f3af 8000 	nop.w
  407036:	4604      	mov	r4, r0
  407038:	b1d0      	cbz	r0, 407070 <__register_exitproc+0x94>
  40703a:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40703e:	2700      	movs	r7, #0
  407040:	e880 0088 	stmia.w	r0, {r3, r7}
  407044:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407048:	4638      	mov	r0, r7
  40704a:	2301      	movs	r3, #1
  40704c:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  407050:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  407054:	2e00      	cmp	r6, #0
  407056:	d0e1      	beq.n	40701c <__register_exitproc+0x40>
  407058:	e7d0      	b.n	406ffc <__register_exitproc+0x20>
  40705a:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40705e:	430a      	orrs	r2, r1
  407060:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  407064:	e7da      	b.n	40701c <__register_exitproc+0x40>
  407066:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40706a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40706e:	e7c0      	b.n	406ff2 <__register_exitproc+0x16>
  407070:	f04f 30ff 	mov.w	r0, #4294967295
  407074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407078:	00407fdc 	.word	0x00407fdc
  40707c:	00000000 	.word	0x00000000

00407080 <_calloc_r>:
  407080:	b510      	push	{r4, lr}
  407082:	fb02 f101 	mul.w	r1, r2, r1
  407086:	f7fe fe21 	bl	405ccc <_malloc_r>
  40708a:	4604      	mov	r4, r0
  40708c:	b168      	cbz	r0, 4070aa <_calloc_r+0x2a>
  40708e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407092:	f022 0203 	bic.w	r2, r2, #3
  407096:	3a04      	subs	r2, #4
  407098:	2a24      	cmp	r2, #36	; 0x24
  40709a:	d818      	bhi.n	4070ce <_calloc_r+0x4e>
  40709c:	2a13      	cmp	r2, #19
  40709e:	d806      	bhi.n	4070ae <_calloc_r+0x2e>
  4070a0:	4603      	mov	r3, r0
  4070a2:	2200      	movs	r2, #0
  4070a4:	601a      	str	r2, [r3, #0]
  4070a6:	605a      	str	r2, [r3, #4]
  4070a8:	609a      	str	r2, [r3, #8]
  4070aa:	4620      	mov	r0, r4
  4070ac:	bd10      	pop	{r4, pc}
  4070ae:	2300      	movs	r3, #0
  4070b0:	2a1b      	cmp	r2, #27
  4070b2:	6003      	str	r3, [r0, #0]
  4070b4:	6043      	str	r3, [r0, #4]
  4070b6:	d90f      	bls.n	4070d8 <_calloc_r+0x58>
  4070b8:	2a24      	cmp	r2, #36	; 0x24
  4070ba:	6083      	str	r3, [r0, #8]
  4070bc:	60c3      	str	r3, [r0, #12]
  4070be:	bf05      	ittet	eq
  4070c0:	6103      	streq	r3, [r0, #16]
  4070c2:	6143      	streq	r3, [r0, #20]
  4070c4:	f100 0310 	addne.w	r3, r0, #16
  4070c8:	f100 0318 	addeq.w	r3, r0, #24
  4070cc:	e7e9      	b.n	4070a2 <_calloc_r+0x22>
  4070ce:	2100      	movs	r1, #0
  4070d0:	f7fc f9b6 	bl	403440 <memset>
  4070d4:	4620      	mov	r0, r4
  4070d6:	bd10      	pop	{r4, pc}
  4070d8:	f100 0308 	add.w	r3, r0, #8
  4070dc:	e7e1      	b.n	4070a2 <_calloc_r+0x22>
  4070de:	bf00      	nop

004070e0 <__aeabi_uldivmod>:
  4070e0:	b953      	cbnz	r3, 4070f8 <__aeabi_uldivmod+0x18>
  4070e2:	b94a      	cbnz	r2, 4070f8 <__aeabi_uldivmod+0x18>
  4070e4:	2900      	cmp	r1, #0
  4070e6:	bf08      	it	eq
  4070e8:	2800      	cmpeq	r0, #0
  4070ea:	bf1c      	itt	ne
  4070ec:	f04f 31ff 	movne.w	r1, #4294967295
  4070f0:	f04f 30ff 	movne.w	r0, #4294967295
  4070f4:	f000 b83c 	b.w	407170 <__aeabi_idiv0>
  4070f8:	b082      	sub	sp, #8
  4070fa:	46ec      	mov	ip, sp
  4070fc:	e92d 5000 	stmdb	sp!, {ip, lr}
  407100:	f000 f81e 	bl	407140 <__gnu_uldivmod_helper>
  407104:	f8dd e004 	ldr.w	lr, [sp, #4]
  407108:	b002      	add	sp, #8
  40710a:	bc0c      	pop	{r2, r3}
  40710c:	4770      	bx	lr
  40710e:	bf00      	nop

00407110 <__gnu_ldivmod_helper>:
  407110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407114:	9c06      	ldr	r4, [sp, #24]
  407116:	4615      	mov	r5, r2
  407118:	4606      	mov	r6, r0
  40711a:	460f      	mov	r7, r1
  40711c:	4698      	mov	r8, r3
  40711e:	f000 f829 	bl	407174 <__divdi3>
  407122:	fb05 f301 	mul.w	r3, r5, r1
  407126:	fb00 3808 	mla	r8, r0, r8, r3
  40712a:	fba5 2300 	umull	r2, r3, r5, r0
  40712e:	1ab2      	subs	r2, r6, r2
  407130:	4443      	add	r3, r8
  407132:	eb67 0303 	sbc.w	r3, r7, r3
  407136:	e9c4 2300 	strd	r2, r3, [r4]
  40713a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40713e:	bf00      	nop

00407140 <__gnu_uldivmod_helper>:
  407140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407144:	9c06      	ldr	r4, [sp, #24]
  407146:	4690      	mov	r8, r2
  407148:	4606      	mov	r6, r0
  40714a:	460f      	mov	r7, r1
  40714c:	461d      	mov	r5, r3
  40714e:	f000 f95f 	bl	407410 <__udivdi3>
  407152:	fb00 f505 	mul.w	r5, r0, r5
  407156:	fba0 2308 	umull	r2, r3, r0, r8
  40715a:	fb08 5501 	mla	r5, r8, r1, r5
  40715e:	1ab2      	subs	r2, r6, r2
  407160:	442b      	add	r3, r5
  407162:	eb67 0303 	sbc.w	r3, r7, r3
  407166:	e9c4 2300 	strd	r2, r3, [r4]
  40716a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40716e:	bf00      	nop

00407170 <__aeabi_idiv0>:
  407170:	4770      	bx	lr
  407172:	bf00      	nop

00407174 <__divdi3>:
  407174:	2900      	cmp	r1, #0
  407176:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40717a:	f2c0 80a6 	blt.w	4072ca <__divdi3+0x156>
  40717e:	2600      	movs	r6, #0
  407180:	2b00      	cmp	r3, #0
  407182:	f2c0 809c 	blt.w	4072be <__divdi3+0x14a>
  407186:	4688      	mov	r8, r1
  407188:	4694      	mov	ip, r2
  40718a:	469e      	mov	lr, r3
  40718c:	4615      	mov	r5, r2
  40718e:	4604      	mov	r4, r0
  407190:	460f      	mov	r7, r1
  407192:	2b00      	cmp	r3, #0
  407194:	d13d      	bne.n	407212 <__divdi3+0x9e>
  407196:	428a      	cmp	r2, r1
  407198:	d959      	bls.n	40724e <__divdi3+0xda>
  40719a:	fab2 f382 	clz	r3, r2
  40719e:	b13b      	cbz	r3, 4071b0 <__divdi3+0x3c>
  4071a0:	f1c3 0220 	rsb	r2, r3, #32
  4071a4:	409f      	lsls	r7, r3
  4071a6:	fa20 f202 	lsr.w	r2, r0, r2
  4071aa:	409d      	lsls	r5, r3
  4071ac:	4317      	orrs	r7, r2
  4071ae:	409c      	lsls	r4, r3
  4071b0:	0c29      	lsrs	r1, r5, #16
  4071b2:	0c22      	lsrs	r2, r4, #16
  4071b4:	fbb7 fef1 	udiv	lr, r7, r1
  4071b8:	b2a8      	uxth	r0, r5
  4071ba:	fb01 771e 	mls	r7, r1, lr, r7
  4071be:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  4071c2:	fb00 f30e 	mul.w	r3, r0, lr
  4071c6:	42bb      	cmp	r3, r7
  4071c8:	d90a      	bls.n	4071e0 <__divdi3+0x6c>
  4071ca:	197f      	adds	r7, r7, r5
  4071cc:	f10e 32ff 	add.w	r2, lr, #4294967295
  4071d0:	f080 8105 	bcs.w	4073de <__divdi3+0x26a>
  4071d4:	42bb      	cmp	r3, r7
  4071d6:	f240 8102 	bls.w	4073de <__divdi3+0x26a>
  4071da:	f1ae 0e02 	sub.w	lr, lr, #2
  4071de:	442f      	add	r7, r5
  4071e0:	1aff      	subs	r7, r7, r3
  4071e2:	b2a4      	uxth	r4, r4
  4071e4:	fbb7 f3f1 	udiv	r3, r7, r1
  4071e8:	fb01 7713 	mls	r7, r1, r3, r7
  4071ec:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4071f0:	fb00 f003 	mul.w	r0, r0, r3
  4071f4:	42b8      	cmp	r0, r7
  4071f6:	d908      	bls.n	40720a <__divdi3+0x96>
  4071f8:	197f      	adds	r7, r7, r5
  4071fa:	f103 32ff 	add.w	r2, r3, #4294967295
  4071fe:	f080 80f0 	bcs.w	4073e2 <__divdi3+0x26e>
  407202:	42b8      	cmp	r0, r7
  407204:	f240 80ed 	bls.w	4073e2 <__divdi3+0x26e>
  407208:	3b02      	subs	r3, #2
  40720a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40720e:	2200      	movs	r2, #0
  407210:	e003      	b.n	40721a <__divdi3+0xa6>
  407212:	428b      	cmp	r3, r1
  407214:	d90f      	bls.n	407236 <__divdi3+0xc2>
  407216:	2200      	movs	r2, #0
  407218:	4613      	mov	r3, r2
  40721a:	1c34      	adds	r4, r6, #0
  40721c:	bf18      	it	ne
  40721e:	2401      	movne	r4, #1
  407220:	4260      	negs	r0, r4
  407222:	f04f 0500 	mov.w	r5, #0
  407226:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40722a:	4058      	eors	r0, r3
  40722c:	4051      	eors	r1, r2
  40722e:	1900      	adds	r0, r0, r4
  407230:	4169      	adcs	r1, r5
  407232:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407236:	fab3 f283 	clz	r2, r3
  40723a:	2a00      	cmp	r2, #0
  40723c:	f040 8086 	bne.w	40734c <__divdi3+0x1d8>
  407240:	428b      	cmp	r3, r1
  407242:	d302      	bcc.n	40724a <__divdi3+0xd6>
  407244:	4584      	cmp	ip, r0
  407246:	f200 80db 	bhi.w	407400 <__divdi3+0x28c>
  40724a:	2301      	movs	r3, #1
  40724c:	e7e5      	b.n	40721a <__divdi3+0xa6>
  40724e:	b912      	cbnz	r2, 407256 <__divdi3+0xe2>
  407250:	2301      	movs	r3, #1
  407252:	fbb3 f5f2 	udiv	r5, r3, r2
  407256:	fab5 f085 	clz	r0, r5
  40725a:	2800      	cmp	r0, #0
  40725c:	d13b      	bne.n	4072d6 <__divdi3+0x162>
  40725e:	1b78      	subs	r0, r7, r5
  407260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407264:	fa1f fc85 	uxth.w	ip, r5
  407268:	2201      	movs	r2, #1
  40726a:	fbb0 f8fe 	udiv	r8, r0, lr
  40726e:	0c21      	lsrs	r1, r4, #16
  407270:	fb0e 0718 	mls	r7, lr, r8, r0
  407274:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  407278:	fb0c f308 	mul.w	r3, ip, r8
  40727c:	42bb      	cmp	r3, r7
  40727e:	d907      	bls.n	407290 <__divdi3+0x11c>
  407280:	197f      	adds	r7, r7, r5
  407282:	f108 31ff 	add.w	r1, r8, #4294967295
  407286:	d202      	bcs.n	40728e <__divdi3+0x11a>
  407288:	42bb      	cmp	r3, r7
  40728a:	f200 80bd 	bhi.w	407408 <__divdi3+0x294>
  40728e:	4688      	mov	r8, r1
  407290:	1aff      	subs	r7, r7, r3
  407292:	b2a4      	uxth	r4, r4
  407294:	fbb7 f3fe 	udiv	r3, r7, lr
  407298:	fb0e 7713 	mls	r7, lr, r3, r7
  40729c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4072a0:	fb0c fc03 	mul.w	ip, ip, r3
  4072a4:	45bc      	cmp	ip, r7
  4072a6:	d907      	bls.n	4072b8 <__divdi3+0x144>
  4072a8:	197f      	adds	r7, r7, r5
  4072aa:	f103 31ff 	add.w	r1, r3, #4294967295
  4072ae:	d202      	bcs.n	4072b6 <__divdi3+0x142>
  4072b0:	45bc      	cmp	ip, r7
  4072b2:	f200 80a7 	bhi.w	407404 <__divdi3+0x290>
  4072b6:	460b      	mov	r3, r1
  4072b8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4072bc:	e7ad      	b.n	40721a <__divdi3+0xa6>
  4072be:	4252      	negs	r2, r2
  4072c0:	ea6f 0606 	mvn.w	r6, r6
  4072c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4072c8:	e75d      	b.n	407186 <__divdi3+0x12>
  4072ca:	4240      	negs	r0, r0
  4072cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4072d0:	f04f 36ff 	mov.w	r6, #4294967295
  4072d4:	e754      	b.n	407180 <__divdi3+0xc>
  4072d6:	f1c0 0220 	rsb	r2, r0, #32
  4072da:	fa24 f102 	lsr.w	r1, r4, r2
  4072de:	fa07 f300 	lsl.w	r3, r7, r0
  4072e2:	4085      	lsls	r5, r0
  4072e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4072e8:	40d7      	lsrs	r7, r2
  4072ea:	4319      	orrs	r1, r3
  4072ec:	fbb7 f2fe 	udiv	r2, r7, lr
  4072f0:	0c0b      	lsrs	r3, r1, #16
  4072f2:	fb0e 7712 	mls	r7, lr, r2, r7
  4072f6:	fa1f fc85 	uxth.w	ip, r5
  4072fa:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  4072fe:	fb0c f702 	mul.w	r7, ip, r2
  407302:	429f      	cmp	r7, r3
  407304:	fa04 f400 	lsl.w	r4, r4, r0
  407308:	d907      	bls.n	40731a <__divdi3+0x1a6>
  40730a:	195b      	adds	r3, r3, r5
  40730c:	f102 30ff 	add.w	r0, r2, #4294967295
  407310:	d274      	bcs.n	4073fc <__divdi3+0x288>
  407312:	429f      	cmp	r7, r3
  407314:	d972      	bls.n	4073fc <__divdi3+0x288>
  407316:	3a02      	subs	r2, #2
  407318:	442b      	add	r3, r5
  40731a:	1bdf      	subs	r7, r3, r7
  40731c:	b289      	uxth	r1, r1
  40731e:	fbb7 f8fe 	udiv	r8, r7, lr
  407322:	fb0e 7318 	mls	r3, lr, r8, r7
  407326:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40732a:	fb0c f708 	mul.w	r7, ip, r8
  40732e:	429f      	cmp	r7, r3
  407330:	d908      	bls.n	407344 <__divdi3+0x1d0>
  407332:	195b      	adds	r3, r3, r5
  407334:	f108 31ff 	add.w	r1, r8, #4294967295
  407338:	d25c      	bcs.n	4073f4 <__divdi3+0x280>
  40733a:	429f      	cmp	r7, r3
  40733c:	d95a      	bls.n	4073f4 <__divdi3+0x280>
  40733e:	f1a8 0802 	sub.w	r8, r8, #2
  407342:	442b      	add	r3, r5
  407344:	1bd8      	subs	r0, r3, r7
  407346:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40734a:	e78e      	b.n	40726a <__divdi3+0xf6>
  40734c:	f1c2 0320 	rsb	r3, r2, #32
  407350:	fa2c f103 	lsr.w	r1, ip, r3
  407354:	fa0e fe02 	lsl.w	lr, lr, r2
  407358:	fa20 f703 	lsr.w	r7, r0, r3
  40735c:	ea41 0e0e 	orr.w	lr, r1, lr
  407360:	fa08 f002 	lsl.w	r0, r8, r2
  407364:	fa28 f103 	lsr.w	r1, r8, r3
  407368:	ea4f 451e 	mov.w	r5, lr, lsr #16
  40736c:	4338      	orrs	r0, r7
  40736e:	fbb1 f8f5 	udiv	r8, r1, r5
  407372:	0c03      	lsrs	r3, r0, #16
  407374:	fb05 1118 	mls	r1, r5, r8, r1
  407378:	fa1f f78e 	uxth.w	r7, lr
  40737c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407380:	fb07 f308 	mul.w	r3, r7, r8
  407384:	428b      	cmp	r3, r1
  407386:	fa0c fc02 	lsl.w	ip, ip, r2
  40738a:	d909      	bls.n	4073a0 <__divdi3+0x22c>
  40738c:	eb11 010e 	adds.w	r1, r1, lr
  407390:	f108 39ff 	add.w	r9, r8, #4294967295
  407394:	d230      	bcs.n	4073f8 <__divdi3+0x284>
  407396:	428b      	cmp	r3, r1
  407398:	d92e      	bls.n	4073f8 <__divdi3+0x284>
  40739a:	f1a8 0802 	sub.w	r8, r8, #2
  40739e:	4471      	add	r1, lr
  4073a0:	1ac9      	subs	r1, r1, r3
  4073a2:	b280      	uxth	r0, r0
  4073a4:	fbb1 f3f5 	udiv	r3, r1, r5
  4073a8:	fb05 1113 	mls	r1, r5, r3, r1
  4073ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4073b0:	fb07 f703 	mul.w	r7, r7, r3
  4073b4:	428f      	cmp	r7, r1
  4073b6:	d908      	bls.n	4073ca <__divdi3+0x256>
  4073b8:	eb11 010e 	adds.w	r1, r1, lr
  4073bc:	f103 30ff 	add.w	r0, r3, #4294967295
  4073c0:	d216      	bcs.n	4073f0 <__divdi3+0x27c>
  4073c2:	428f      	cmp	r7, r1
  4073c4:	d914      	bls.n	4073f0 <__divdi3+0x27c>
  4073c6:	3b02      	subs	r3, #2
  4073c8:	4471      	add	r1, lr
  4073ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4073ce:	1bc9      	subs	r1, r1, r7
  4073d0:	fba3 890c 	umull	r8, r9, r3, ip
  4073d4:	4549      	cmp	r1, r9
  4073d6:	d309      	bcc.n	4073ec <__divdi3+0x278>
  4073d8:	d005      	beq.n	4073e6 <__divdi3+0x272>
  4073da:	2200      	movs	r2, #0
  4073dc:	e71d      	b.n	40721a <__divdi3+0xa6>
  4073de:	4696      	mov	lr, r2
  4073e0:	e6fe      	b.n	4071e0 <__divdi3+0x6c>
  4073e2:	4613      	mov	r3, r2
  4073e4:	e711      	b.n	40720a <__divdi3+0x96>
  4073e6:	4094      	lsls	r4, r2
  4073e8:	4544      	cmp	r4, r8
  4073ea:	d2f6      	bcs.n	4073da <__divdi3+0x266>
  4073ec:	3b01      	subs	r3, #1
  4073ee:	e7f4      	b.n	4073da <__divdi3+0x266>
  4073f0:	4603      	mov	r3, r0
  4073f2:	e7ea      	b.n	4073ca <__divdi3+0x256>
  4073f4:	4688      	mov	r8, r1
  4073f6:	e7a5      	b.n	407344 <__divdi3+0x1d0>
  4073f8:	46c8      	mov	r8, r9
  4073fa:	e7d1      	b.n	4073a0 <__divdi3+0x22c>
  4073fc:	4602      	mov	r2, r0
  4073fe:	e78c      	b.n	40731a <__divdi3+0x1a6>
  407400:	4613      	mov	r3, r2
  407402:	e70a      	b.n	40721a <__divdi3+0xa6>
  407404:	3b02      	subs	r3, #2
  407406:	e757      	b.n	4072b8 <__divdi3+0x144>
  407408:	f1a8 0802 	sub.w	r8, r8, #2
  40740c:	442f      	add	r7, r5
  40740e:	e73f      	b.n	407290 <__divdi3+0x11c>

00407410 <__udivdi3>:
  407410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407414:	2b00      	cmp	r3, #0
  407416:	d144      	bne.n	4074a2 <__udivdi3+0x92>
  407418:	428a      	cmp	r2, r1
  40741a:	4615      	mov	r5, r2
  40741c:	4604      	mov	r4, r0
  40741e:	d94f      	bls.n	4074c0 <__udivdi3+0xb0>
  407420:	fab2 f782 	clz	r7, r2
  407424:	460e      	mov	r6, r1
  407426:	b14f      	cbz	r7, 40743c <__udivdi3+0x2c>
  407428:	f1c7 0320 	rsb	r3, r7, #32
  40742c:	40b9      	lsls	r1, r7
  40742e:	fa20 f603 	lsr.w	r6, r0, r3
  407432:	fa02 f507 	lsl.w	r5, r2, r7
  407436:	430e      	orrs	r6, r1
  407438:	fa00 f407 	lsl.w	r4, r0, r7
  40743c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407440:	0c23      	lsrs	r3, r4, #16
  407442:	fbb6 f0fe 	udiv	r0, r6, lr
  407446:	b2af      	uxth	r7, r5
  407448:	fb0e 6110 	mls	r1, lr, r0, r6
  40744c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407450:	fb07 f100 	mul.w	r1, r7, r0
  407454:	4299      	cmp	r1, r3
  407456:	d909      	bls.n	40746c <__udivdi3+0x5c>
  407458:	195b      	adds	r3, r3, r5
  40745a:	f100 32ff 	add.w	r2, r0, #4294967295
  40745e:	f080 80ec 	bcs.w	40763a <__udivdi3+0x22a>
  407462:	4299      	cmp	r1, r3
  407464:	f240 80e9 	bls.w	40763a <__udivdi3+0x22a>
  407468:	3802      	subs	r0, #2
  40746a:	442b      	add	r3, r5
  40746c:	1a5a      	subs	r2, r3, r1
  40746e:	b2a4      	uxth	r4, r4
  407470:	fbb2 f3fe 	udiv	r3, r2, lr
  407474:	fb0e 2213 	mls	r2, lr, r3, r2
  407478:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40747c:	fb07 f703 	mul.w	r7, r7, r3
  407480:	4297      	cmp	r7, r2
  407482:	d908      	bls.n	407496 <__udivdi3+0x86>
  407484:	1952      	adds	r2, r2, r5
  407486:	f103 31ff 	add.w	r1, r3, #4294967295
  40748a:	f080 80d8 	bcs.w	40763e <__udivdi3+0x22e>
  40748e:	4297      	cmp	r7, r2
  407490:	f240 80d5 	bls.w	40763e <__udivdi3+0x22e>
  407494:	3b02      	subs	r3, #2
  407496:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40749a:	2600      	movs	r6, #0
  40749c:	4631      	mov	r1, r6
  40749e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4074a2:	428b      	cmp	r3, r1
  4074a4:	d847      	bhi.n	407536 <__udivdi3+0x126>
  4074a6:	fab3 f683 	clz	r6, r3
  4074aa:	2e00      	cmp	r6, #0
  4074ac:	d148      	bne.n	407540 <__udivdi3+0x130>
  4074ae:	428b      	cmp	r3, r1
  4074b0:	d302      	bcc.n	4074b8 <__udivdi3+0xa8>
  4074b2:	4282      	cmp	r2, r0
  4074b4:	f200 80cd 	bhi.w	407652 <__udivdi3+0x242>
  4074b8:	2001      	movs	r0, #1
  4074ba:	4631      	mov	r1, r6
  4074bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4074c0:	b912      	cbnz	r2, 4074c8 <__udivdi3+0xb8>
  4074c2:	2501      	movs	r5, #1
  4074c4:	fbb5 f5f2 	udiv	r5, r5, r2
  4074c8:	fab5 f885 	clz	r8, r5
  4074cc:	f1b8 0f00 	cmp.w	r8, #0
  4074d0:	d177      	bne.n	4075c2 <__udivdi3+0x1b2>
  4074d2:	1b4a      	subs	r2, r1, r5
  4074d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4074d8:	b2af      	uxth	r7, r5
  4074da:	2601      	movs	r6, #1
  4074dc:	fbb2 f0fe 	udiv	r0, r2, lr
  4074e0:	0c23      	lsrs	r3, r4, #16
  4074e2:	fb0e 2110 	mls	r1, lr, r0, r2
  4074e6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4074ea:	fb07 f300 	mul.w	r3, r7, r0
  4074ee:	428b      	cmp	r3, r1
  4074f0:	d907      	bls.n	407502 <__udivdi3+0xf2>
  4074f2:	1949      	adds	r1, r1, r5
  4074f4:	f100 32ff 	add.w	r2, r0, #4294967295
  4074f8:	d202      	bcs.n	407500 <__udivdi3+0xf0>
  4074fa:	428b      	cmp	r3, r1
  4074fc:	f200 80ba 	bhi.w	407674 <__udivdi3+0x264>
  407500:	4610      	mov	r0, r2
  407502:	1ac9      	subs	r1, r1, r3
  407504:	b2a4      	uxth	r4, r4
  407506:	fbb1 f3fe 	udiv	r3, r1, lr
  40750a:	fb0e 1113 	mls	r1, lr, r3, r1
  40750e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  407512:	fb07 f703 	mul.w	r7, r7, r3
  407516:	42a7      	cmp	r7, r4
  407518:	d908      	bls.n	40752c <__udivdi3+0x11c>
  40751a:	1964      	adds	r4, r4, r5
  40751c:	f103 32ff 	add.w	r2, r3, #4294967295
  407520:	f080 808f 	bcs.w	407642 <__udivdi3+0x232>
  407524:	42a7      	cmp	r7, r4
  407526:	f240 808c 	bls.w	407642 <__udivdi3+0x232>
  40752a:	3b02      	subs	r3, #2
  40752c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407530:	4631      	mov	r1, r6
  407532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407536:	2600      	movs	r6, #0
  407538:	4630      	mov	r0, r6
  40753a:	4631      	mov	r1, r6
  40753c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407540:	f1c6 0420 	rsb	r4, r6, #32
  407544:	fa22 f504 	lsr.w	r5, r2, r4
  407548:	40b3      	lsls	r3, r6
  40754a:	432b      	orrs	r3, r5
  40754c:	fa20 fc04 	lsr.w	ip, r0, r4
  407550:	fa01 f706 	lsl.w	r7, r1, r6
  407554:	fa21 f504 	lsr.w	r5, r1, r4
  407558:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40755c:	ea4c 0707 	orr.w	r7, ip, r7
  407560:	fbb5 f8fe 	udiv	r8, r5, lr
  407564:	0c39      	lsrs	r1, r7, #16
  407566:	fb0e 5518 	mls	r5, lr, r8, r5
  40756a:	fa1f fc83 	uxth.w	ip, r3
  40756e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  407572:	fb0c f108 	mul.w	r1, ip, r8
  407576:	42a9      	cmp	r1, r5
  407578:	fa02 f206 	lsl.w	r2, r2, r6
  40757c:	d904      	bls.n	407588 <__udivdi3+0x178>
  40757e:	18ed      	adds	r5, r5, r3
  407580:	f108 34ff 	add.w	r4, r8, #4294967295
  407584:	d367      	bcc.n	407656 <__udivdi3+0x246>
  407586:	46a0      	mov	r8, r4
  407588:	1a6d      	subs	r5, r5, r1
  40758a:	b2bf      	uxth	r7, r7
  40758c:	fbb5 f4fe 	udiv	r4, r5, lr
  407590:	fb0e 5514 	mls	r5, lr, r4, r5
  407594:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  407598:	fb0c fc04 	mul.w	ip, ip, r4
  40759c:	458c      	cmp	ip, r1
  40759e:	d904      	bls.n	4075aa <__udivdi3+0x19a>
  4075a0:	18c9      	adds	r1, r1, r3
  4075a2:	f104 35ff 	add.w	r5, r4, #4294967295
  4075a6:	d35c      	bcc.n	407662 <__udivdi3+0x252>
  4075a8:	462c      	mov	r4, r5
  4075aa:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  4075ae:	ebcc 0101 	rsb	r1, ip, r1
  4075b2:	fba4 2302 	umull	r2, r3, r4, r2
  4075b6:	4299      	cmp	r1, r3
  4075b8:	d348      	bcc.n	40764c <__udivdi3+0x23c>
  4075ba:	d044      	beq.n	407646 <__udivdi3+0x236>
  4075bc:	4620      	mov	r0, r4
  4075be:	2600      	movs	r6, #0
  4075c0:	e76c      	b.n	40749c <__udivdi3+0x8c>
  4075c2:	f1c8 0420 	rsb	r4, r8, #32
  4075c6:	fa01 f308 	lsl.w	r3, r1, r8
  4075ca:	fa05 f508 	lsl.w	r5, r5, r8
  4075ce:	fa20 f704 	lsr.w	r7, r0, r4
  4075d2:	40e1      	lsrs	r1, r4
  4075d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4075d8:	431f      	orrs	r7, r3
  4075da:	fbb1 f6fe 	udiv	r6, r1, lr
  4075de:	0c3a      	lsrs	r2, r7, #16
  4075e0:	fb0e 1116 	mls	r1, lr, r6, r1
  4075e4:	fa1f fc85 	uxth.w	ip, r5
  4075e8:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  4075ec:	fb0c f206 	mul.w	r2, ip, r6
  4075f0:	429a      	cmp	r2, r3
  4075f2:	fa00 f408 	lsl.w	r4, r0, r8
  4075f6:	d907      	bls.n	407608 <__udivdi3+0x1f8>
  4075f8:	195b      	adds	r3, r3, r5
  4075fa:	f106 31ff 	add.w	r1, r6, #4294967295
  4075fe:	d237      	bcs.n	407670 <__udivdi3+0x260>
  407600:	429a      	cmp	r2, r3
  407602:	d935      	bls.n	407670 <__udivdi3+0x260>
  407604:	3e02      	subs	r6, #2
  407606:	442b      	add	r3, r5
  407608:	1a9b      	subs	r3, r3, r2
  40760a:	b2bf      	uxth	r7, r7
  40760c:	fbb3 f0fe 	udiv	r0, r3, lr
  407610:	fb0e 3310 	mls	r3, lr, r0, r3
  407614:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  407618:	fb0c f100 	mul.w	r1, ip, r0
  40761c:	4299      	cmp	r1, r3
  40761e:	d907      	bls.n	407630 <__udivdi3+0x220>
  407620:	195b      	adds	r3, r3, r5
  407622:	f100 32ff 	add.w	r2, r0, #4294967295
  407626:	d221      	bcs.n	40766c <__udivdi3+0x25c>
  407628:	4299      	cmp	r1, r3
  40762a:	d91f      	bls.n	40766c <__udivdi3+0x25c>
  40762c:	3802      	subs	r0, #2
  40762e:	442b      	add	r3, r5
  407630:	1a5a      	subs	r2, r3, r1
  407632:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  407636:	4667      	mov	r7, ip
  407638:	e750      	b.n	4074dc <__udivdi3+0xcc>
  40763a:	4610      	mov	r0, r2
  40763c:	e716      	b.n	40746c <__udivdi3+0x5c>
  40763e:	460b      	mov	r3, r1
  407640:	e729      	b.n	407496 <__udivdi3+0x86>
  407642:	4613      	mov	r3, r2
  407644:	e772      	b.n	40752c <__udivdi3+0x11c>
  407646:	40b0      	lsls	r0, r6
  407648:	4290      	cmp	r0, r2
  40764a:	d2b7      	bcs.n	4075bc <__udivdi3+0x1ac>
  40764c:	1e60      	subs	r0, r4, #1
  40764e:	2600      	movs	r6, #0
  407650:	e724      	b.n	40749c <__udivdi3+0x8c>
  407652:	4630      	mov	r0, r6
  407654:	e722      	b.n	40749c <__udivdi3+0x8c>
  407656:	42a9      	cmp	r1, r5
  407658:	d995      	bls.n	407586 <__udivdi3+0x176>
  40765a:	f1a8 0802 	sub.w	r8, r8, #2
  40765e:	441d      	add	r5, r3
  407660:	e792      	b.n	407588 <__udivdi3+0x178>
  407662:	458c      	cmp	ip, r1
  407664:	d9a0      	bls.n	4075a8 <__udivdi3+0x198>
  407666:	3c02      	subs	r4, #2
  407668:	4419      	add	r1, r3
  40766a:	e79e      	b.n	4075aa <__udivdi3+0x19a>
  40766c:	4610      	mov	r0, r2
  40766e:	e7df      	b.n	407630 <__udivdi3+0x220>
  407670:	460e      	mov	r6, r1
  407672:	e7c9      	b.n	407608 <__udivdi3+0x1f8>
  407674:	3802      	subs	r0, #2
  407676:	4429      	add	r1, r5
  407678:	e743      	b.n	407502 <__udivdi3+0xf2>
  40767a:	bf00      	nop

0040767c <p_uc_charset10x14>:
	...
  407698:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4076a8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4076b8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4076c8:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  4076d8:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4076e8:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  4076f8:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407708:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407720:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407730:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  407740:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  407750:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  407760:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  407770:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  407780:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  407790:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4077a8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4077b8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4077c8:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4077d8:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4077e8:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4077f8:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  407808:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  407818:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  407828:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  407838:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  407848:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  407858:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  407868:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  407878:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  407888:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  407898:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4078a8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4078b8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4078c8:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4078d8:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4078e8:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4078f8:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  407908:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  407918:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  407928:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  407938:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407948:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  407958:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  407968:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  407978:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  407988:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407998:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4079a8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4079b8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4079c8:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4079d8:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4079e8:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4079f8:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407a08:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407a18:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  407a28:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407a38:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  407a48:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  407a58:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  407a68:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  407a78:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  407a88:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407a98:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407aa8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407ab8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407ac8:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407ad8:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407ae8:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407af8:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407b08:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407b18:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  407b28:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  407b38:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  407b48:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  407b58:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  407b68:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  407b78:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  407b88:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407b98:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407ba8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407bb8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407bc8:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407bd8:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407be8:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407bf8:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407c08:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407c18:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407c28:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  407c38:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  407c48:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  407c58:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  407c68:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  407c78:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  407c88:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  407c98:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407ca8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407cb8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  407cc8:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407cd8:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407ce8:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407cf8:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407d08:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407d18:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407d28:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  407d38:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  407d48:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  407d58:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  407d68:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  407d78:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  407d88:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  407d98:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407da8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407db8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407dc8:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407dd8:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407de8:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407df8:	fcff fcff 6625 0000                         ....%f..

00407e00 <npio2_hw>:
  407e00:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  407e10:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  407e20:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  407e30:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  407e40:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  407e50:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  407e60:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  407e70:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

00407e80 <two_over_pi>:
  407e80:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  407e90:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  407ea0:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  407eb0:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  407ec0:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  407ed0:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  407ee0:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  407ef0:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  407f00:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  407f10:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  407f20:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  407f30:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  407f40:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  407f50:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  407f60:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  407f70:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  407f80:	e27b 0060 8c6b 00c0                         {.`.k...

00407f88 <init_jk>:
  407f88:	0002 0000 0003 0000 0004 0000 0006 0000     ................

00407f98 <PIo2>:
  407f98:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  407fa8:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  407fb8:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  407fc8:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5
  407fd8:	0043 0000                                   C...

00407fdc <_global_impure_ptr>:
  407fdc:	0010 2000                                   ... 

00407fe0 <zeroes.6911>:
  407fe0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00407ff0 <blanks.6910>:
  407ff0:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408000:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  408010:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  408020:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  408030:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  408040:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  408050:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

00408060 <__mprec_tens>:
  408060:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408070:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408080:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408090:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4080a0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4080b0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4080c0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4080d0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4080e0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4080f0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408100:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408110:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408120:	9db4 79d9 7843 44ea                         ...yCx.D

00408128 <p05.5302>:
  408128:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00408138 <__mprec_bigtens>:
  408138:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408148:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408158:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408160 <_init>:
  408160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408162:	bf00      	nop
  408164:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408166:	bc08      	pop	{r3}
  408168:	469e      	mov	lr, r3
  40816a:	4770      	bx	lr

0040816c <__init_array_start>:
  40816c:	00404a69 	.word	0x00404a69

00408170 <__frame_dummy_init_array_entry>:
  408170:	004000f1                                ..@.

00408174 <_fini>:
  408174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408176:	bf00      	nop
  408178:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40817a:	bc08      	pop	{r3}
  40817c:	469e      	mov	lr, r3
  40817e:	4770      	bx	lr

00408180 <__fini_array_start>:
  408180:	004000cd 	.word	0x004000cd
