{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499395902019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499395902019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:51:41 2017 " "Processing started: Thu Jul 06 21:51:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499395902019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499395902019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499395902019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499395902427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499395902486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499395902486 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "registers.sv(15) " "Verilog HDL Event Control warning at registers.sv(15): Event Control contains a complex event expression" {  } { { "registers.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/registers.sv" 15 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1499395902489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499395902489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499395902489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "sprites.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprites.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499395902491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499395902491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_driver.sv 2 2 " "Found 2 design units, including 2 entities, in source file display_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_driver " "Found entity 1: display_driver" {  } { { "display_driver.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/display_driver.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499395902493 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_timer " "Found entity 2: display_timer" {  } { { "display_driver.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/display_driver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499395902493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499395902493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499395902522 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RD main.sv(10) " "Output port \"RD\" at main.sv(10) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902523 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GD main.sv(10) " "Output port \"GD\" at main.sv(10) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902523 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BD main.sv(10) " "Output port \"BD\" at main.sv(10) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902524 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status main.sv(8) " "Output port \"status\" at main.sv(8) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902524 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEN main.sv(11) " "Output port \"DEN\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902524 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VSYNC main.sv(11) " "Output port \"VSYNC\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902524 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSYNC main.sv(11) " "Output port \"HSYNC\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902524 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DISP_CLK main.sv(11) " "Output port \"DISP_CLK\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902524 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DISP_EN main.sv(11) " "Output port \"DISP_EN\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499395902524 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:r " "Elaborating entity \"registers\" for hierarchy \"registers:r\"" {  } { { "main.sv" "r" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499395902557 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "status GND " "Pin \"status\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|status"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[0\] GND " "Pin \"RD\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|RD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[1\] GND " "Pin \"RD\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|RD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[2\] GND " "Pin \"RD\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|RD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[3\] GND " "Pin \"RD\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|RD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[4\] GND " "Pin \"RD\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|RD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[5\] GND " "Pin \"RD\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|RD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[6\] GND " "Pin \"RD\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|RD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[7\] GND " "Pin \"RD\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|RD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[0\] GND " "Pin \"GD\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|GD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[1\] GND " "Pin \"GD\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|GD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[2\] GND " "Pin \"GD\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|GD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[3\] GND " "Pin \"GD\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|GD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[4\] GND " "Pin \"GD\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|GD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[5\] GND " "Pin \"GD\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|GD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[6\] GND " "Pin \"GD\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|GD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[7\] GND " "Pin \"GD\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|GD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[0\] GND " "Pin \"BD\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|BD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[1\] GND " "Pin \"BD\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|BD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[2\] GND " "Pin \"BD\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|BD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[3\] GND " "Pin \"BD\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|BD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[4\] GND " "Pin \"BD\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|BD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[5\] GND " "Pin \"BD\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|BD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[6\] GND " "Pin \"BD\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|BD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[7\] GND " "Pin \"BD\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|BD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEN GND " "Pin \"DEN\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|DEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VSYNC GND " "Pin \"VSYNC\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|VSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSYNC GND " "Pin \"HSYNC\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|HSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_CLK GND " "Pin \"DISP_CLK\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|DISP_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_EN GND " "Pin \"DISP_EN\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499395902896 "|top|DISP_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499395902896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499395903095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903095 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[0\] " "No output dependent on input pin \"port_in\[0\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|port_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[1\] " "No output dependent on input pin \"port_in\[1\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|port_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[2\] " "No output dependent on input pin \"port_in\[2\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|port_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[3\] " "No output dependent on input pin \"port_in\[3\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|port_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[4\] " "No output dependent on input pin \"port_in\[4\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|port_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[5\] " "No output dependent on input pin \"port_in\[5\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|port_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[6\] " "No output dependent on input pin \"port_in\[6\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|port_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[7\] " "No output dependent on input pin \"port_in\[7\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|port_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write " "No output dependent on input pin \"write\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499395903152 "|top|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499395903152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499395903153 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499395903153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499395903153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499395903193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:51:43 2017 " "Processing ended: Thu Jul 06 21:51:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499395903193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499395903193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499395903193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499395903193 ""}
