/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [20:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [19:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [11:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [11:0] celloutsig_0_57z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_13z ? celloutsig_0_4z[8] : celloutsig_0_19z);
  assign celloutsig_0_37z = !(celloutsig_0_33z ? celloutsig_0_36z : celloutsig_0_29z);
  assign celloutsig_0_40z = !(celloutsig_0_24z ? celloutsig_0_4z[2] : celloutsig_0_21z[8]);
  assign celloutsig_0_6z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[30]);
  assign celloutsig_0_56z = !(celloutsig_0_55z ? celloutsig_0_12z : celloutsig_0_18z[11]);
  assign celloutsig_0_9z = !(celloutsig_0_5z[1] ? celloutsig_0_4z[10] : celloutsig_0_0z);
  assign celloutsig_0_11z = !(celloutsig_0_2z ? celloutsig_0_7z : celloutsig_0_6z);
  assign celloutsig_0_13z = !(celloutsig_0_1z ? celloutsig_0_6z : celloutsig_0_10z);
  assign celloutsig_0_22z = !(in_data[74] ? celloutsig_0_2z : celloutsig_0_11z);
  assign celloutsig_0_24z = !(celloutsig_0_9z ? celloutsig_0_11z : _00_);
  assign celloutsig_0_26z = !(celloutsig_0_17z[0] ? celloutsig_0_14z : celloutsig_0_11z);
  assign celloutsig_0_30z = !(celloutsig_0_17z[0] ? _00_ : celloutsig_0_2z);
  assign celloutsig_1_19z = ~((celloutsig_1_16z[0] | celloutsig_1_17z[3]) & celloutsig_1_3z[11]);
  assign celloutsig_0_19z = ~((in_data[63] | celloutsig_0_17z[0]) & celloutsig_0_4z[10]);
  assign celloutsig_0_33z = celloutsig_0_4z[4] | celloutsig_0_13z;
  assign celloutsig_0_39z = celloutsig_0_31z | celloutsig_0_17z[2];
  assign celloutsig_0_45z = celloutsig_0_36z | celloutsig_0_30z;
  assign celloutsig_1_1z = _01_ | in_data[134];
  assign celloutsig_1_6z = celloutsig_1_1z | celloutsig_1_3z[8];
  assign celloutsig_1_8z = _02_ | celloutsig_1_2z;
  assign celloutsig_1_11z = celloutsig_1_3z[2] | celloutsig_1_8z;
  assign celloutsig_0_16z = celloutsig_0_15z | in_data[81];
  assign celloutsig_0_2z = celloutsig_0_0z | in_data[54];
  assign celloutsig_0_31z = celloutsig_0_1z | celloutsig_0_30z;
  assign celloutsig_0_32z = celloutsig_0_24z | celloutsig_0_4z[9];
  reg [4:0] _30_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 5'h00;
    else _30_ <= in_data[165:161];
  assign { _03_[4:3], _02_, _03_[1], _01_ } = _30_;
  reg [20:0] _31_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 21'h000000;
    else _31_ <= { celloutsig_0_18z[11:7], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_3z };
  assign { _04_[20:5], _00_, _04_[3:0] } = _31_;
  assign celloutsig_0_8z = { celloutsig_0_4z[6:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z } === { in_data[74:62], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_43z = in_data[34:28] >= { celloutsig_0_17z[1:0], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_34z };
  assign celloutsig_1_4z = { celloutsig_1_3z[7:4], celloutsig_1_1z } >= celloutsig_1_3z[10:6];
  assign celloutsig_1_9z = celloutsig_1_3z[9:3] >= { _02_, _03_[1], _01_, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_3z[12:9] > { celloutsig_1_3z[10:8], celloutsig_1_4z };
  assign celloutsig_0_29z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_22z } && { celloutsig_0_28z[13:12], celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_0_0z = ! in_data[75:71];
  assign celloutsig_0_34z = ! { celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_0_48z = ! { celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_7z };
  assign celloutsig_0_55z = ! celloutsig_0_52z;
  assign celloutsig_0_10z = ! { in_data[23:13], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_1z = ! { in_data[73:50], celloutsig_0_0z };
  assign celloutsig_0_12z = ! { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_15z = ! { celloutsig_0_4z[3:2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_25z = ! { in_data[67], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_4z = in_data[58:47] * { in_data[35:27], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[169:162], _03_[4:3], _02_, _03_[1], _01_ } * { in_data[134:124], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[119:117] * in_data[120:118];
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_12z } * celloutsig_1_3z[7:2];
  assign celloutsig_0_57z = { celloutsig_0_28z[12:6], celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_45z, celloutsig_0_24z, celloutsig_0_39z } | { _04_[14:7], celloutsig_0_45z, celloutsig_0_55z, celloutsig_0_33z, celloutsig_0_43z };
  assign celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z } | { celloutsig_1_16z[3:1], celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_0_17z = in_data[6:4] | celloutsig_0_4z[9:7];
  assign celloutsig_0_18z = in_data[77:60] | { celloutsig_0_4z[8:5], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = & in_data[109:101];
  assign celloutsig_1_7z = & { _02_, _01_, celloutsig_1_1z, _03_[4:3], _03_[1] };
  assign celloutsig_0_3z = & { in_data[59:57], celloutsig_0_0z };
  assign celloutsig_1_15z = celloutsig_1_3z[7] & _02_;
  assign celloutsig_0_27z = celloutsig_0_24z & celloutsig_0_5z[0];
  assign celloutsig_0_7z = ~^ celloutsig_0_4z[8:1];
  assign celloutsig_0_14z = ~^ { celloutsig_0_4z[11], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_16z = in_data[129:120] >> { celloutsig_1_3z[4:2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_5z[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_5z } >> { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_35z = { celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_26z } <<< { celloutsig_0_18z[1], celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_7z };
  assign celloutsig_0_52z = celloutsig_0_5z <<< { celloutsig_0_38z[2], celloutsig_0_40z, celloutsig_0_48z };
  assign celloutsig_0_5z = in_data[80:78] ^ { in_data[70:69], celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_18z[1], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_17z } ^ { _04_[12:8], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_38z[2:0] = celloutsig_0_35z[2:0] ^ { celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_24z };
  assign { _03_[2], _03_[0] } = { _02_, _01_ };
  assign _04_[4] = _00_;
  assign celloutsig_0_38z[3] = 1'h0;
  assign { out_data[133:128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
