Paper,Methodology,Link,Tools,Year,"PIM ",Journal/Conference,Authors,Name
SmartDIMM: In-Memory Acceleration of Upper Layer Protocols,"FPGA implementation using AxDIMM, a DIMM-based near memory processing product from Samsung. Also used emulation approach",https://alian-eecs.ku.edu/papers/smartdimm-hpca24.pdf,FPGA/Synthesis,2024,PNM,HPCA,"N. Patel, A. Mamandipoor, M. Nouri, M. Alian",SmartDIMM
StreamPIM: Streaming Matrix Computation in Racetrack Memory,"Replace existing main memory system in full system simulator like gem5 with RM latency model derived from NVM modeling tools (RTSim and NVSim). From scratch cycle-accurate simulator to simulate PIM latency in RM. ",https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10476415,"In-house Simulator, NVSim, RTSim, gem5",2024,PUM,HPCA,"Y. An, Y. Tang, S. Yi, L. Peng, X. Pan, G. Sun, Z. Luo, Q. Li, J. Zhang",StreamPIM
Understanding Bulk-Bitwise Processing-In-Memory Through Database Analytics,Evaluate PIMDB using gem5 full-system simulator.,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10255629,gem5,2024,PUM,IEEE,"Ben Perach, Ronny Ronen, Benny Kimelfeld, and Shahar Kvatinsky",PIMDB
CHOPPER: A Compiler Infrastructure for Programmable Bit-serial SIMD Processing Using Memory in DRAM,Gem5 with integrated Ramulator,https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=10071070,"Ramulator, gem5",2023,PUM,HPCA,"X. Peng, Y. Wang, M. Yang",CHOPPER
DIMM-Link: Enabling Efficient Inter-DIMM Communication for Near-Memory Processing,"FPGA prototype. Simulate DIMM-Link and baseline architectures using modified MultiPIM simulator developed on Zsim, Ramulator, and BookSim. CPU forwarding latency profiled using gem5. ",https://www.cs.cmu.edu/~18742/papers/Zhou2023.pdf,"BookSim, FPGA/Synthesis, MultiPIM, Ramulator, ZSim, gem5",2023,PNM,HPCA,"Zhe Zhou, Cong Li, Fan Yang, and Guangyu Sun",DIMM-Link
Accelerating Personalized Recommendation with Cross-level Near-Memory Processing,"Implement ReCross on modified Ramulator to evaluate performance and effectiveness. Subarray parallelism modeled by adjusting parts of DRAM timing constraints. Synthesize PEs using 40nm CMOS technology, area and power of PEs from Synopsys Design Compiler. DRAM energy of DDR5 from MICRON DDR4 power calculator. Off-chip I/O data from CACTI-IO",https://dl.acm.org/doi/pdf/10.1145/3579371.3589101,"CACTI-IO, FPGA/Synthesis, Micron DRAM Power Calculator, Ramulator",2023,PNM,ISCA,"Haifeng Liu, Long Zheng, Yu Huang, Chaoqiang Liu, Xiangyu Ye, Jingrui
Yuan, Xiaofei Liao, Hai Jin, and Jingling Xue",ReCross
MetaNMP: Leveraging Cartesian-Like Product to Accelerate HGNNs with Near-Memory Processing,"Evaluate MetaNMP performance using modified Ramulator and trace-driven Zsim. Generate traces by simulating HGNNs at behavioral level. Estimate cache area, energy consumption, access latency using Cacti. Area, energy consumption, latency of special hardware units evaluated using Synopsys Design Compiler. Cacti-3DD to evaluate DRAM energy consumption, Cacti-IO for energy consumption of off-chip I/O at DIMM-level.",https://dl.acm.org/doi/pdf/10.1145/3579371.3589091,"CACTI, CACTI-3DD, CACTI-IO, Ramulator, Synopsys, ZSim",2023,PNM,ISCA,"Dan Chen, Haiheng He, Hai Jin, Long Zheng, Yu Huang, Xinyang Shen, and Xiaofei Liao",MetaNMP
"Analysis of Conventional, Near-Memory, and In-Memory DNN Accelerators","Extend Timeloop to model architectures with hardware values. Use 45nm model and CACTI for buffers. ",https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=10158207,"CACTI, Timeloop",2023,"PNM, PUM",IEEE/ISPASS,"T. Glint, C. Jha, M. Awasthi, J. Mekie",
Evaluating Machine Learning Workloads on Memory-Centric Computing Systems,Implement ML workloads on real-world PIM system (UPMEM),https://ieeexplore.ieee.org/document/10158216,,2023,PNM,IEEE/ISPASS,"J. Gomez-Luna, Y. Guo, S. Brocard, J. Legriel, R. Cimadomo, G. Oliveira, G. Singh, O. Mutlo",
"RAELLA: Reforming the Arithmetic for Efficient, Low-Resolution, and Low-Loss Analog PIM: No Retraining Required!",Create RAELLA model using Accelergy/Timeloop. Model SRAM in CACTI. Model ISAAC DAC/crossbars using modified NeuroSim,https://dl.acm.org/doi/pdf/10.1145/3579371.3589062#page=10.71,"Accelergy, CACTI, NeuroSim, Timeloop",2023,PUM,ISCA,"T. Andrulis, J. Emer, V. Sze",RAELLA
CORUSCANT: Fast Efficient Processing-in-Racetrack Memories,Modified NVSim for DWM energy. Synthesized PIM logic. custom sensing circuit. System-level simulation including PIM acceleration using extended RTSim with cycle-level simulation model of CORUSCANT PIM memory,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9923783,"FPGA/Synthesis, NVSim, RTSim",2022,PUM,MICRO,"S. Ollivier, S. Longofono, P. Dutta, J. Hu, S. Bhanja, A. Jones",CORUSCANT
PIMCloud: QoS-Aware Resource Management of Latency-Critical Applications in Clouds with Processing-in-Memory,Modified ZSim,https://www.csl.cornell.edu/~delimitrou/papers/2022.hpca.pimcloud.pdf,ZSim,2022,PNM,HPCA,"S. Chen, Y. Jiang, C. Delimitrou, J. Martinez",PIMCloud
TransPIM: A Memory-based Acceleration via Software-Hardware Co-Design for Transformer,"Implement using Verilog and synthesize using Synopsys compiler. In-house simulator to model performance and energy characteristics for TransPIM and PIM baselines. Front-end uses TensorFlow interface which extracts workload formation for the simulation. Backend is modified Ramulator. ",https://par.nsf.gov/servlets/purl/10345536,"FPGA/Synthesis, In-house Simulator, Ramulator, TensorFlow",2022,PNM,HPCA,"M. Zhou, W. Xu, J. Kang, T. Rosing",TransPIM
Accelerating Graph Convolutional Networks Using Crossbar-based Processing-In-Memory Architectures,"Model on-chip microarchitectural behaviors by implementing on homegrown cycle-accurate simulator. Memory traces go to Ramulator to simulate off-chip access behaviors. CACTI 6.5 to model energy and area for all PE buffers. CU voltage buffer, current buffer, current reductor take Cadence-simulated results. Reductor controller implemented in Verilog, power consumption and area from RTL synthesis. ",https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9773267,"CACTI 6.5, Cadence Spectre, FPGA/Synthesis, In-house Simulator, Ramulator",2022,PUM,HPCA,"Y. Huang, L. Zheng, P. Yao, Q. Wang, X. Liao, H. Jin, J. Xue",ReFlip
MeNDA: A Near-Memory Multi-way Merge Solution for Sparse Transposition and Dataflows,"Model performance by designing cycle-accurate simulator and connect memory interface to Ramulator. Area and power estimations based on synthesis of model using Synopsys design compiler. ",https://dl.acm.org/doi/pdf/10.1145/3470496.3527432,"FPGA/Synthesis, In-house Simulator, Ramulator",2022,PNM,ISCA,"Siying Feng, Xin He, Kuan-Yu Chen, Liu Ke, Xuan Zhang, David Blaauw, Trevor Mudge, and Ronald Dreslinski",MeNDA
To PIM or Not for Emerging General Purpose Processing in DDR Memory Systems,Simulate BLIMP and BLIMP-V using riscvOVPsim (runtimes) and DRAMSim2 (time to access bank-level memory from bank-level-core),https://dl.acm.org/doi/pdf/10.1145/3470496.3527431,"DRAMSim2, riscvOVPsim",2022,PNM,ISCA,"Alexandar Devic, Siddhartha Balakrishna Rai, Anand Sivasubramaniam,
Ameen Akel, Sean Eilert, and Justin Eno",BLIMP-V
DIMMining: Pruning-Efficient and Parallel Graph Mining on Near-Memory-Computing,"Design behavior-level BCSR-based graph mining simulator, which also generates physical memory access trace. Build trace-based cache simulator to simulate cache behavior in DIMMining. Latency, area, power data of the cache from CACTI. Ramulator to generate cycle-level evaluation results of each DDR4 rank. DRAM energy data from DRAMPower. Estimate latency, area, and power using Synopsys Design Compiler with TSMC 65nm library, scale performance results to 32nm technology node.",https://dl.acm.org/doi/pdf/10.1145/3470496.3527388,"CACTI, DRAMPower, In-house Simulator, Ramulator, Synopsys",2022,PNM,ISCA,"Guohao Dai, Zhenhua Zhu, Tianyu Fu, Chiyue Wei, Bangyan Wang, Xiangyu Li, Yuan Xie, Huazhong Yang, and Yu Wang.",DIMMining
"A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning",,https://doi.org/10.1109/ISSCC42614.2022.9731711,,2022,PUM,IEEE/ISSCC,"S. Lee, K. Kim, S. Oh, J. Park, G. Hong, D. Ka, K. Hwang, J. Park, et. al",AiM
RACER: Bit-Pipelined Processing Using Resistive Memory,"Model RACER at device, circuit, and architecture levels. Develop Verilog model of ReRAM cell. Synthesize CMOS domain components using Synopsis Design Compiler to estimate area, power, and critical path latency of components as well as delay and power models for wires. Evaluate microbenchmarks using RACER-sim (https://github.com/ARCANA-Research/RACER-Artifacts in-house simulator which models execution and data movement)",https://dl.acm.org/doi/pdf/10.1145/3466752.3480071,"FPGA/Synthesis, In-house Simulator, Verilog-A",2021,PUM,MICRO,"Minh S. Q. Truong, Eric Chen, Deanyone Su, Alexander Glass, Liting Shen, L. Richard Carley, James A. Bain, and Saugata Ghose.",RACER
TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory,"Modified Ramulator to evaluate performance and energy consumption. Analyze power and area for NDP architectures by estimating power consumption of DDR5 DRAM with DDR4 datasheets from industry (Micron, Samsung) and off-chip I/O with CACTI. DRAM read power by scaling from https://scholar.google.com/scholar_url?url=https://dl.acm.org/doi/abs/10.1145/3123939.3124545&hl=en&sa=T&oi=gsr-r&ct=res&cd=0&d=456589981979722916&ei=lTWEZp_8OaOuy9YPp9CV6A4&scisig=AFWwaeY7Zc0goPfeUgTCa3vBHF7i. Synthesized IPR and NPR units using Synopsys Design Compiler then scaled result. ",https://dl.acm.org/doi/pdf/10.1145/3466752.3480080,"CACTI, FPGA/Synthesis, Micron DRAM Power Calculator, Ramulator",2021,PNM,MICRO,"Jaehyun Park, Byeongho Kim, Sungmin Yun, Eojin Lee, Minsoo Rhu, and Jung Ho Ahn.",TRiM
GIRAF: General Purpose In- Storage Resistive Associative Framework,,https://ieeexplore.ieee.org/document/8891629,,2021,PUM,IEEE TPDS,"L. Yavits, R. Kaplan, R. Ginosar",GIRAF
PiDRAM: A Holistic End-to- end FPGA-based Framework for Processing-in-DRAM,Verilog/FPGA,https://arxiv.org/pdf/2111.00082,FPGA/Synthesis,2021,PUM,,"A. Olgun, J. Gomez-Luna, K. Kanellopoulos, B. Salami,  ́ H. Hassan, O. Ergin, O. Mutlu",PiDRAM
SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM,,,,2021,PUM,ASPLOS,"N. Hajinazar, G. F. Oliveira, S. Gregorio, J. D. Ferreira, N. M. Ghiasi, M. Patel, M. Alser, S. Ghose, J. Gomez-Luna, O. Mutlu",
Accelerating Weather Prediction using Near-Memory Reconfigurable Fabric,Evaluate accelerator designs on two FPGAs. AMESTER tool to measure active power consumption,https://arxiv.org/pdf/2107.08716,"AMESTER, FPGA/Synthesis",2021,PNM,ACM TRETS,"G. Singh, D. Diamantopoulos, J. Gomez-Luna, C. Hagleitner, ´ S. Stuijk, H. Corporaal, O. Mutlu",NERO
FPGA-based Near-memory Acceleration of Modern Data-intensive Applications,FPGA,https://arxiv.org/pdf/2106.06433,FPGA/Synthesis,2021,PNM,IEEE Micro,"G. Singh, M. Alser, D. S. Cali, D. Diamantopoulos, J. Gomez- ´ Luna, H. Corporaal, O. Mutlu",
"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine
Learning Inference Bottlenecks",looked at performance and energy using Edge TPU as baseline accelerator,https://arxiv.org/pdf/2109.14320,,2021,PNM,,"A. Boroumand, S. Ghose, B. Akin, R. Narayanaswami, G. F. Oliveira, X. Ma, E. Shiu, O. Mutlu",Mensa
MOUSE: Inference in Non-volatile Memory for Energy Harvesting Applications,Simulate benchmarks on MOUSE with in-house simulator. Latency and energy cost due to peripheral circuitry using data from NVSim,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9251938&tag=1,"In-house Simulator, NVSim",2020,PUM,MICRO,"S. Resch, S. Khatamifard, Z. Chowdhury, M. Zabihi, Z. Zhao, H. Cilasun, J. Wang, S. Sapatnekar, U. Karpuzcu",MOUSE
ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM,"H-spice for circuit-level simulation. Parameters from Rambus power model. Power consumption from spice simulation and Micron DDR3 DRAM power datasheet. In-house simulator to calculate latency, throughput, power consumption on several applications",https://people.cs.pitt.edu/~zhangyt/research/hpca2020.pdf,"HSPICE, In-house Simulator, Micron DRAM Power Calculator, Rambus power model, SPICE",2020,PUM,HPCA,"X. Xin, Y. Zhang, J. Yang",ELP2IM
NoM: Network- on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories,"Evaluate effectiveness using Ramulator. Measure performance using IPC. Circuit-level / memory timing parameters from DDR3 DRAM (Micron). Evaluate energy consumption using DRAMPower simulator and Micron 3D energy model. ",https://arxiv.org/pdf/2004.09923,"DRAMPower, Micron DRAM Power Calculator, Ramulator",2020,PUM,CAL,"S. H. S. Rezaei, M. Modarressi, R. Ausavarungnirun, M. Sadrosadati, O. Mutlu, M. Daneshtalab",NoM
FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,"Evaluate using modified Ramulator together with in-house processor simulator. User-level application traces from Pin. Fast subarray design using LISA’s SPICE model. Evaluate energy consumption using McPAT for CPU cores, CACTI 6.5 for caches, Orion 3.0 for the interconnect, modified DRAMPower for DRAM. ",https://arxiv.org/pdf/2009.08437,"CACTI 6.5, DRAMPower, In-house Simulator, McPAT, Orion, Pin, Ramulator, SPICE",2020,PUM,MICRO,"Y. Wang, L. Orosa, X. Peng, Y. Guo, S. Ghose, M. Patel, J. S. Kim, J. G. Luna, M. Sadrosadati, N. M. Ghiasi, et al.",FIGARO/FIGCache
In-DRAM Bulk Bitwise Execution Engine,[ambit methodology],https://arxiv.org/pdf/1905.09822,,2020,PUM,,"V. Seshadri, O. Mutlu",
A Heterogeneous PIM Hardware-Software Co-Design for EnergyEfficient Graph Processing,"Implement cycle-accurate simulator. DRAMSim2 to simulate DRAM layer. PU modeled using PrimeTime, RFU simulated with NVSim. CACTI 6.5 to model buffers and estimate area, power, latency. On-chip-network modeled with Booksim 2.0",https://ieeexplore.ieee.org/abstract/document/9139839,"BookSim, CACTI 6.5, DRAMSim2, In-house Simulator, NVSim, PrimeTime",2020,PNM,IPDPS,"Y. Huang, L. Zheng, P. Yao, J. Zhao, X. Liao, H. Jin, J. Xue",Hetraph
NERO: A Near HighBandwidth Memory Stencil Accelerator for Weather Prediction Modeling,,https://arxiv.org/pdf/2009.08241,,2020,PNM,FPL,"G. Singh, D. Diamantopoulos, C. Hagleitner, J. Gomez-Luna, S. Stuijk, O. Mutlu, H. Corporaal",NERO
NATSA: A Near-Data Processing Accelerator for Time Series Analysis,"Simulate general purpose cores using in-house integration of ZSim, whose front-end is Pin, with Ramulator. McPAT for power estimations. For NATSA accelerator, use gem5 and Aladdin integration. Power consumption of memory system using Micron Power Calculator.",https://arxiv.org/pdf/2010.02079,"Aladdin, McPAT, Micron DRAM Power Calculator, Pin, Ramulator, ZSim, gem5",2020,PNM,ICCD,"I. Fernandez, R. Quislant, C. Giannoula, M. Alser, J. GomezLuna, E. Gutierrez, O. Plata, O. Mutlu",NATSA
"GenASM: A High-Performance, LowPower Approximate String Matching Acceleration Framework for Genome Sequence Analysis",performance and power analysis using in-house simulator parametrized with synthesis and memory estimations (from compilers),https://arxiv.org/pdf/2009.07692,In-house Simulator,2020,PNM,MICRO,"D. S. Cali, G. S. Kalsi, Z. Bingol, C. Firtina, L. Subramanian, J. S. Kim, R. Ausavarungnirun, M. Alser, J. Gomez-Luna, A. Boroumand, et al.",GenASM
CONCEPT: A Column-Oriented Memory Controller for Efficient Memory and PIM Operations in RRAM,"Estimate array-level latency and energy of read, write, and MAGIC operations using SPICE. NVSim to determine latency and energy of peripheral circuit. Evaluate memory operations using NVMain. SniperSim for main memory traces. Evaluate PIM operations using bitmap indices. In-house simulator to compare performance and model latency of PIM operations and data transfer between CPU and main memory.",https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8600341,"In-house Simulator, NVMain, NVSim, SPICE, Sniper",2019,PUM,"IEEE ","N. Talati, R. Ronen, H. Ha, S. Kvatinsky, B. Perach",CONCEPT
FloatPIM: In-Memory Acceleration of Deep Neural Network Training with High Precision,"Cycle-accurate simulator based on Tensorflow to emulate memory functionality. HSPICE for accelerator circuit-level simulations to measure energy consumption and performance of operations, cross-validated using NVsim. System Verilog and Synopsys Design Compiler to implement and synthesize controller. ",https://dl.acm.org/doi/pdf/10.1145/3307650.3322237,"FPGA/Synthesis, HSPICE, In-house Simulator, NVSim, TensorFlow",2019,PUM,ISCA,"Mohsen Imani, Saransh Gupta, Yeseong Kim, and Tajana Rosing.",FloatPIM
PUMA: A Programmable Ultra- Efficient Memristor-Based Accelerator for Machine Learning Inference,"Implemented a detailed architectural simulator (PUMAsim) to evaluate performance and energy consumption. Datapath designed at RTL in Verilog HTL and mapped to IBM tech using Synopsys Design Compiler which was used to measure area and power consumption. Those area and power numbers added to PUMAsim for system-level workload evaluation. Memory modules modeled in Cacti 6.0 for area, power, latency. On-chip network modeled in cycle-level Booksim 2.0 interconnection network simulator, Orion 3.0 for energy and area models. Chip-to-chip interconnect model similar to DaDianNao’s. MVMU power and area models adapted from ISAAC.",https://dl.acm.org/doi/pdf/10.1145/3297858.3304049,"BookSim, CACTI 6.5, FPGA/Synthesis, In-house Simulator, Orion",2019,PUM,ASPLOS,"A. Ankit, I. E. Hajj, S. R. Chalamalasetti, G. Ndu, M. Foltin, R. S. Williams, P. Faraboschi, W.-m. W. Hwu, J. P. Strachan, K. Roy, D. S. Milojicic",PUMA
AlignS: A Processing-in- Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM,"Comprehensive device-to-architecture evaluation along with two in-house simulators. NEGF and LLG with spin Hall effect equations to model SOT-MRAM bit-cell. Circuit-level simulation: Verilog-A model developed to co-simulate with interface CMOS circuits in Cadence Spectre and SPICE. Architectural-level simulator built based on NVSim. Controllers and add-on circuits synthesized by Design Compiler. Behavior-level simulator developed in Matlab. ",https://safari.ethz.ch/architecture_seminar/fall2020/lib/exe/fetch.php?media=dac19-aligns.pdf,"Cadence Spectre, In-house Simulator, NVSim, SPICE, Verilog-A",2019,PUM,DAC,"S. Angizi, J. Sun, W. Zhang, D. Fan",AlignS
Duality Cache for Data Parallel Acceleration,Energy and power model from Neural Cache. Synthesize controller and state machine using Synopsis Design Compiler. CACTI to model energy and area for SRAM,https://web.tecnico.ulisboa.pt/~joaomiguelvieira/public/PTDC/EEI-HAC/5215/2020/DF19a.pdf,"CACTI-P, FPGA/Synthesis",2019,PUM,ISCA,"D. Fujiki, S. Mahlke, R. Das",Duality Cache
The Processing-in-Memory Paradigm: Mechanisms to Enable Adoption,"IMPICA: gem5 full-system simulator with DRAMSim2. McPAT for energy consumption of CPU, caches, memory controllers, IMPICA. DRAMSim2 for DRAM energy. LazyPIM: modified gem5, DRAMSim2 for DRAM timing. ",https://link.springer.com/chapter/10.1007/978-3-319-90385-9_5,"DRAMSim2, McPAT, gem5",2019,PUM,Beyond-CMOS Technologies for Next Generation Computer Design,"S. Ghose, K. Hsieh, A. Boroumand, R. Ausavarungnirun, O. Mutlu","IMPICA, LazyPIM"
ComputeDRAM: In- Memory Compute Using Off-the-Shelf DRAMs,Evaluate work on set of testbeds (host system and FPGA board),https://parallel.princeton.edu/papers/micro19-gao.pdf,FPGA/Synthesis,2019,PUM,MICRO,"F. Gao, G. Tziantzioulis, D. Wentzlaff",ComputeDRAM
GraphQ: Scalable PIM-based Graph Processing,Evaluate with zSim with inserted NOC layer between LLC and memory.,https://dl.acm.org/doi/pdf/10.1145/3352460.3358256,ZSim,2019,PNM,MICRO,"Y. Zhuo, C. Wang, M. Zhang, R. Wang, D. Niu, Y. Wang, X. Qian",GraphQ
CoNDA: Efficient Cache Coherence Support for near-Data Accelerators,"Implement in gem5 simulator. Perform sims in full-system mode with x86 ISA, modify integrated DRAMSim2 DRAM timing simulator to model 3D HMC DRAM. Model coherence mechanisms with Ruby memory model in gem5. Estimate cache energy consumption using CACTI-P 6.5",https://ghose.cs.illinois.edu/papers/19isca_conda.pdf,"CACTI 6.5, CACTI-P, DRAMSim2, gem5",2019,PNM,ISCA,"A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, R. Ausavarungnirun, K. Hsieh, N. Hajinazar, K. T. Malladi, H. Zheng, O. Mutlu",CoNDA
NAPEL: Near-memory Computing Application Performance Prediction via Ensemble Learning,"Evaluate performance on real system and NMC performance on Ramulator, extended with 3D-stacked memory model.",https://people.inf.ethz.ch/omutlu/pub/NAPEL-near-memory-computing-performance-prediction-via-ML_dac19.pdf,Ramulator,2019,PNM,DAC,"G. Singh, J. Gomez-Luna, G. Mariani, G. F. Oliveira, S. Corda, S. Stujik, O. Mutlu, H. Corporaal",NAPEL
Memristive Devices for Computation-in-Memory,HSPICE simulation,https://arxiv.org/pdf/1907.07898,HSPICE,2018,PUM,DATE,"J. Yu, H. A. D. Nguyen, L. Xie, et al.",
CMP-PIM: An Energy-efficient Comparator-based Processing-in-Memory Neural Network Accelerator,"Evaluate performance of algorithm accuracy and hardware implementation using data-sets. Simulation on Torch, a Matlab-like deep learning framework. Circuit-level simulation initially in Cadence Spectre. ‘Massively modified’ NVSim to simulate real-time resistance in memory read/write paths. Control unit Verilog/Synopsys Design Compiler",https://dl.acm.org/doi/pdf/10.1145/3195970.3196009,"Cadence Spectre, FPGA/Synthesis, NVSim, Torch",2018,PUM,DAC,"S. Angizi, A. S. Rakin, D. Fan",CMP-PIM/CMPNET
PIMA-Logic: A Novel Processing-in- Memory Architecture for Highly Flexible and Energy-efficient Logic Computation,"Simulation in Cadence Spectre. Logic netlist fed to ThrEshold Logic Synthesizer to obtain synthesized logic networks, which are mapped to PIMA-Logic. Evaluate performance for data encryption application using gem5, power dissipation from McPAT.",https://par.nsf.gov/servlets/purl/10094193#page=1.00&gsr=0,"Cadence Spectre, FPGA/Synthesis, McPAT, gem5",2018,PUM,DAC,"S. Angizi, Z. He, D. Fan",PIMA-Logic
Neural Cache: Bit-serial In-cache Acceleration of Deep Neural Networks,Power and delay of SRAM using simulated SPICE model. Developed cycle-accurate simulator for in-cache computation,https://arxiv.org/pdf/1805.03718,"In-house Simulator, SPICE",2018,PUM,ISCA,"C. Eckert, X. Wang, J. Wang, A. Subramaniyan, R. Iyer, D. Sylvester, D. Blaaauw, R. Das",Neural Cache
DrAcc: a DRAM Based Accelerator for Accurate CNN Inference,"Design Compiler and H-spice for hardware simulation, CACTI to simulate DRAM structure",https://dl.acm.org/doi/pdf/10.1145/3195970.3196029,"CACTI-P, HSPICE, Synopsys",2018,PUM,DAC,"Q. Deng, L. Jiang, Y. Zhang, M. Zhang, J. Yang",DrAcc
"Enabling the Adoption of Processing-in- Memory: Challenges, Mechanisms, Future Research Directions",,https://arxiv.org/pdf/1802.00320,,2018,PUM,,"S. Ghose, K. Hsieh, A. Boroumand, R. Ausavarung- nirun, O. Mutlu","IMPICA, LazyPIM"
Scope: A Stochastic Computing Engine for DRAM-based In-situ Accelerator,"Evaluate circuit using heavily-modified CACTI-3DD to model DRAM architecture. FreePDK45 for computational unit parameters. Synthesize unit for power, performance, area parameters. ",https://dl.acm.org/doi/pdf/10.1109/MICRO.2018.00062,"CACTI-3DD, FPGA/Synthesis, FreePDK45",2018,PUM,MICRO,"S. Li, A. O. Glova, X. Hu, P. Gu, D. Niu, K. T. Malladi, H. Zheng, B. Brennan, Y. Xie",SCOPE
GraphP: Reducing Communication for PIM-based Graph Processing with Efficient Data Partition,Build HMC simulator called hmc-zSim. Estimate unit energy cost with ORION 3.0. McPAT to check power results.,https://alchem.usc.edu/~youwei/publications/2018.hpca.graphp.pdf,"In-house Simulator, McPAT, Orion, ZSim",2018,PNM,HPCA,"M. Zhang, Y. Zhuo, C. Wang, M. Gao, Y. Wu, K. Chen, C. Kozyrakis, X. Qian",GraphP
GraphH: A Processing-in-Memory Architecture for Large-scale Graph Processing,"In-house simulator. Trace files of graph data access patterns from DynamoRIO. Apply to timing model from Cacti 6.5 and DRAMSim2 for execution time. ",https://ieeexplore-ieee-org.amherst.idm.oclc.org/document/8328836,"CACTI 6.5, DRAMSim2, DynamoRIO, In-house Simulator",2018,PNM,IEEE TCAD,"G. Dai, T. Huang, Y. Chi, J. Zhao, G. Sun, Y. Liu, Y. Wang, Y. Xie, H. Yang",GraphH
GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-inMemory Technologies,"Mapper, execution time",https://bmcgenomics.biomedcentral.com/articles/10.1186/s12864-018-4460-0,,2018,PNM,BMC Genomics,"J. S. Kim, D. Senol, H. Xin, D. Lee, S. Ghose, M. Alser, H. Hassan, O. Ergin, C. Alkan, O. Mutlu",GRIM-Filter
"Google Workloads for Consumer Devices: Mitigating
Data Movement Bottlenecks",evaluated workloads by looking at hardware performance counters within Chromebook SoC (system on a chip),https://dl.acm.org/doi/10.1145/3173162.3173177,,2018,PNM,ASPLOS,"A. Boroumand, S. Ghose, Y. Kim, R. Ausavarungnirun, E. Shiu, R. Thakur, D. Kim, A. Kuusela, A. Knies, P. Ranganathan, O. Mutlu",
Memristor for Computing: Myth or Reality?,,https://past.date-conference.com/proceedings-archive/2017/pdf/7095.pdf,,2017,PUM,DATE,"S. Hamdioui, S. Kvatinsky, e. a. G. Cauwenberghs",
ReVAMP: ReRAM based VLIW Architecture for In-memory Computing,Algorithm evaluated using EPFL benchmarks and computation time,https://past.date-conference.com/proceedings-archive/2017/pdf/0112.pdf,,2017,PUM,DATE,"D. Bhattacharjee, R. Devadoss, A. Chattopadhyay",ReVAMP
Simple Operations in Memory to Reduce Data Movement,"Estimate latency from DDR3-1600 timing parameters. Energy using Rambus power models. RowClone: in-house cycle-level multicore simulator similar to memsim, and cycle-accurate command-level DDR3 DRAM simulator, similar to Ramulator. Instruction traces using Bochs. Traces also from Wind River Simics full system simulator. Analyze IDAO performance using bitmap index library FastBit. ",https://pdf.sciencedirectassets.com/277250/1-s2.0-S0065245817X0003X/1-s2.0-S0065245817300165/main.pdf?X-Amz-Security-Token=IQoJb3JpZ2luX2VjEGEaCXVzLWVhc3QtMSJIMEYCIQD6dSO1gGfr9EDhksjKJBq3tgzY%2FrhpePmpIzHN3WCyRAIhAKdsjrBhKtGrHjVC9sx0EaJKdTbixC7oBIoz3ZJ9CdILKrMFCBoQBRoMMDU5MDAzNTQ2ODY1IgxA0xh9%2FWyrJ%2BfamUoqkAVn6889f5kFkaFSHTheItXiR5TuEki3yguLUJCN9FNiHdyImuP2Gc1dKp53eFHwtFp%2Fq9x0CiTUwOqatbgT9AcG06jodimC3TXKs6Z3In8Mg7M9HXxIy8LohPVWGc8sK7jtI4NRB%2Bxlo7UEQdxFrZGtXCcC2TdmYpMgEznfvmT49wB1bjrjaBApQKo%2FlHzk7m75bynBuIjvUhPT3liRNN%2BBSKl8sxVfqLtUxaTHzKzdO4gWRxLCCIEmpXeYTRVgadeM92TjjD5LmTp%2BqDyTfrgVKxqmgeYLpRmVXg9CwnLPfikAw4L%2FqbYdj%2FxRdn%2F%2Bb1ZGMnzDByW1iI679wKOLfqGlvPVk1ngD0yU4SAK4WfoX4YcHD0cjpFfr4hLm9np4Hy0BUA28owC7NEC%2F7doAnqDohFLHdWMLN%2BpuxOhvndAb32u82NV66Oq%2BAHOChmojPumythYwPQxwoj8dwHs0S1%2Fqj4ZgEhhJJHAuuVHTCV4e%2F%2Bz52Nzr9Oq8rk2uixjlPveAjH0qYsLUrFx6kbs%2BM47kiHHTZqfkU%2FAKH%2BC6WEZ5HP0RacxvVWz59IcKA6IMw8trZwFV5uDqDnJrOGuC7Lkl%2FLrH%2F0zpexIAdtPLwdn9iX0AmMDJqkgwae9k2n9%2B%2FeaEjJP5Jzl%2F%2Bsexbm5dFM94gBHFcQb59BKKT8xasN7NSN%2BdrapbBRB6zLGdtvUYrzbK6UUEAL0smVuNAQyT6LUi4xPCFi%2FuPAjk76SbvWjczpYI9hKfcAh6SJ7B74Ye%2BI3VczYiy8OUgd0GBhI8zDzPx3hixBvGWpL72%2Bo%2FHhO%2B677UNlkyNsjNDpUwSHroggUudpaVadZOUrVsGc8R9UTNU1m1KG9217Oms%2BVnWB%2FEDCyyPuzBjqwAUHC6A3VxV1eljdyDbz3JEDJda2llHaJj6ukvxgvL9qpoJcmB1ozLrCo5jCPtdDYOs71wdb2zGg2mGX00F2e%2BLmOdyqF%2BneFdrmziBdWCDnK%2Bawze5EvezVnq6nv7hU3SrA3E6uTX7E5iLevVtsv1f1qrT4FsgTitw3ECaIv8J6rkOZNYzIrsHJeaL5bq1yZKA3ve217wzluXpNtU%2FwrhlZaluW0u835mV6usl73bncf&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Date=20240628T172119Z&X-Amz-SignedHeaders=host&X-Amz-Expires=300&X-Amz-Credential=ASIAQ3PHCVTY5EBTKAGJ%2F20240628%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Signature=1cb26edab4a9eb8ed47ee7478bdb9afcdc2d6c59756e12b8e1ad84ed2418c8b0&hash=c666c44597d874ca43195e923430ec7469ddb0bdd9be9b04249e1cd4572db606&host=68042c943591013ac2b2430a89b270f6af2c76d8dfd086a07176afe7c76c2c61&pii=S0065245817300165&tid=spdf-2171007e-acb9-4021-8344-786c76289e3c&sid=7ff8a7829577b3462c18ab30a4ef0e45c18bgxrqa&type=client&tsoh=d3d3LnNjaWVuY2VkaXJlY3QuY29t&ua=17155c5e06005a0651&rr=89af5a42c9543b9f&cc=us,"Bochs, In-house Simulator, Rambus power model, Ramulator, Simics, memsim",2017,PUM,Advances in Computers,"V. Seshadri, O. Mutlu","RowClone, IDAO"
DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator,Evaluate hardware using two in-house simulators. First: circuit-level simulator based on CACTI-3DD (modify  config files and add circuits). Synthesized controllers and adders. Behavior-level simulator developed from scratch.,https://dl.acm.org/doi/pdf/10.1145/3123939.3123977,"CACTI-3DD, FPGA/Synthesis, In-house Simulator",2017,PUM,MICRO,"S. Li, D. Niu, K. T. Malladi, H. Zheng, B. Brennan, Y. Xie",DRISA
Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology,Circuit-level SPICE simulations to confirm reliability and study effect of process variation. Estimate energy using Rambus power model. Evaluate benefits on real-world applications using Gem5 full-system simulator.,https://people.inf.ethz.ch/omutlu/pub/ambit-bulk-bitwise-dram_micro17.pdf,"Rambus power model, SPICE, gem5",2017,PUM,MICRO,"V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch, O. Mutlu, P. B. Gibbons, T. C. Mowry",Ambit
Compute Caches,"Model multi-core processor using Sniper, a Pin-based simulator. McPAT to model power consumption in cores and caches. Compute cache delay and energy estimates using SPICE simulations. Energy per access from McPat",https://blaauw.engin.umich.edu/wp-content/uploads/sites/342/2018/03/Aga-Compute-Caches.pdf,"McPAT, SPICE, Sniper",2017,PUM,HPCA,"S. Aga, S. Jeloka, A. Subramaniyan, S. Narayanasamy, D. Blaauw, R. Das",Compute Caches
The Mondrian Data Engine,"Simulate using Flexus, a full-system cycle-accurate simulator, combined with DRAMSim2. Estimate power using CACTI 6.5",https://dl.acm.org/doi/pdf/10.1145/3079856.3080233,"CACTI 6.5, DRAMSim2, Flexus",2017,PNM,ISCA,"M. P. Drumond Lages De Oliveira, A. Daglis, N. Mirzadeh, D. Ustiugov, J. Picorel Obando, B. Falsafi, B. Grot, D. Pnevmatikatos",Mondrian Data Engine
Tetris: Scalable and Efficient Neural Network Acceleration with 3D Memory,Area and power of register files and global buffers using CACTI-P. NoC power estimated with ORION 2.0. Extended version of zsim to evaluate performance.,https://web.stanford.edu/~mgao12/pubs/tetris.asplos17.pdf,"CACTI 6.5, CACTI-P, Orion, ZSim",2017,PNM,ASPLOS,"M. Gao, J. Pu, X. Yang, M. Horowitz, C. Kozyrakis",Tetris
LazyPIM: Efficient Support for Cache Coherence in Processingin-Memory Architectures,full-system gem5 to implement coherence mechanism. DRAMSim2 within gem5 for DRAM timing. Energy with CACTI-P 6.5,https://arxiv.org/pdf/1706.03162,"CACTI 6.5, CACTI-P, DRAMSim2, gem5",2017,PNM,,"A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, N. Hajinazar, K. Hsieh, K. T. Malladi, H. Zheng, O. Mutlu",LazyPIM
Toward Standardized Near-Data Processing with Unrestricted Data Placement for GPUs,"Modified GPGPU-sim to evaluate performance. Modified GPUWattch to model system power. Power from Rambus model. ",https://kevinhsieh.github.io/pub/toward-standardized-ndp-gpu_sc17.pdf,"GPGPU-Sim, GPUWattch, Rambus power model",2017,PNM,SC,"G. Kim, N. Chatterjee, M. O’Connor, K. Hsieh",
GRIM-Filter: Fast Seed Filtering in Read Mapping Using Emerging Memory Technologies,Execution time,,,2017,PNM,,"J. S. Kim, D. Senol, H. Xin, D. Lee, S. Ghose, M. Alser, H. Hassan, O. Ergin, C. Alkan, O. Mutlu",GRIM-Filter
GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks,Evaluation using Structural Simulation Toolkit (SST) with MacSim (cycle-level architecture simulator). HMC simulated by VaultSim (3D stacked memory simulator) extended with timing models based on DRAMSim2,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7920847&tag=1,"DRAMSim2, MacSim, SST, VaultSim",2017,PNM,HPCA,"L. Nai, R. Hadidi, J. Sim, H. Kim, P. Kumar, H. Kim",GraphPIM
Concurrent Data Structures for Near-Memory Computing,Propose model for analyzing performance of PIM/concurrent data structures,https://people.inf.ethz.ch/omutlu/pub/concurrent-data-structures-for-PIM_spaa17.pdf,,2017,PNM,SPAA,"Z. Liu, I. Calciu, M. Herlihy, O. Mutlu",
ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars,"CACTI 6.5 to model energy and area for buffers and on-chip interconnects. ",https://dl.acm.org/doi/pdf/10.1145/3007787.3001139,CACTI 6.5,2016,PUM,ACM/IEEE,"A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. Strachan, M. Hu, R. Williams, V. Srikumar",ISAAC
"The Processing Using Memory Paradigm: In-DRAM Bulk Copy, Initialization, Bitwise AND and OR",Estimate latency using DDR3-1600 timing parameters. Estimate energy using Rambus power model.,https://arxiv.org/pdf/1610.09603,Rambus power model,2016,PUM,arXiv,"V. Seshadri, O. Mutlu","RowClone, IDAO"
The Pro- grammable Logic-in-Memory (PLiM) Computer,,https://infoscience.epfl.ch/record/213465/files/PEG_DATE16.pdf,,2016,PUM,DATE,"P.-E. Gaillardon, L. Amaru, A. Siemon, et al.",PLiM
Simple DRAM and Virtual Memory Abstractions to Enable Highly Efficient Memory Systems,"RowClone: in-house simulator. Rambus, Micron energy/power models. Instruction traces from Bochs. Buddy: implement on Gem5. GS-DRAM: implement in Gem5, McPAT, DRAMPower",https://arxiv.org/pdf/1605.06483,"DRAMPower, In-house Simulator, McPAT, Micron DRAM Power Calculator, Rambus power model, gem5",2016,PUM,"Ph.D. thesis, Carnegie Mellon University",V. Seshadri,"RowClone, Buddy RAM, GS-DRAM, DBI (dirty-block index)"
Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM,"Energy estimate from Rambus power model (include only DRAM and channel energy). Evaluate benefits on real-world applications using Gem5. ",https://arxiv.org/pdf/1611.09988,"Rambus power model, gem5",2016,PUM,arXiv,"V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch, O. Mutlu, P. B. Gibbons, T. C. Mowry",Buddy-RAM
Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,"Evaluate LISA using variant of Ramulator, driven by traces generated from Pin. Single-core and multi-core performance from IP and Weighted Speedup. DRAM energy consumption using Micron power calculator. SPICE simulation for timing parameters.",https://users.ece.cmu.edu/~omutlu/pub/lisa-dram_hpca16.pdf,"Micron DRAM Power Calculator, Pin, Ramulator, SPICE",2016,PUM,HPCA,"K. K. Chang, P. J. Nair, D. Lee, S. Ghose, M. K. Qureshi, O. Mutlu",LISA
ISAAC: A Con- volutional Neural Network Accelerator with In-situ Analog Arithmetic in Crossbars,"Use CACTI 6.5 to model energy and area for buffers and on-chip interconnects. Refer to DaDianNao analysis for other figures. Manually mapped benchmark applications to IMAs, tiles, nodes in ISAAC.",https://dl.acm.org/doi/pdf/10.1145/3007787.3001139,CACTI 6.5,2016,PUM,ISCA,"A. Shafiee, A. Nag, N. Muralimanohar, et al.",ISAAC
Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Opera- tions in Emerging Non-Volatile Memories,"S-DRAM parameters scaled from existing work. Pinatubo parameters from HSPICE and synthesis tool. Modified NVsim for NVM circuit modeling, CACTI-3DD for main memory modeling. (Modified) PIN-based simulator Sniper for SIMD processor and NVM-based system. In-house simulator for AC-PIM, S-DRAM, Pinatubo.",https://cseweb.ucsd.edu/~jzhao/files/Pinatubo-dac2016.pdf,"CACTI-3DD, FPGA/Synthesis, HSPICE, In-house Simulator, NVSim, Sniper",2016,PUM,DAC,"S. Li, C. Xu, Q. Zou, J. Zhao, Y. Lu, Y. Xie",Pinatubo
Chameleon: Versatile and Practical Near-DRAM Acceleration Architecture for Large Memory Systems,"Model processors using gem5. Evaluate area and power consumption of FUs and switches using Verilog/Synopsys. Memory controller dynamic power consumption from McPAT. ",https://dl.acm.org/doi/pdf/10.5555/3195638.3195699,"FPGA/Synthesis, McPAT, gem5",2016,PNM,MICRO,"H. Asghari-Moghaddam, Y. H. Son, J. H. Ahn, N. S. Kim",Chameleon
Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory,Developed cycle-level Neurocube simulator for performance evaluation,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7551408,In-house Simulator,2016,PNM,ISCA,"D. Kim, J. Kung, S. Chai, S. Yalamanchili, S. Mukhopadhyay",Neurocube
Biscuit: A Framework for Near-Data Processing of Big Data Workloads,Experiments on target platform (Dell PowerEdge R720 server system and target SSD),https://www.cs.virginia.edu/~smk9u/CS6501F16/p153-gu.pdf,,2016,PNM,ISCA,"B. Gu, A. S. Yoon, D.-H. Bae, I. Jo, J. Lee, J. Yoon, J.-U. Kang, M. Kwon, C. Yoon, S. Cho, J. Jeong, D. Chang",Biscuit
PRIME: A Novel Processing-In-Memory Architecture for Neural Network Computation In ReRAM-Based Main Memory,,,,2016,PNM,ISCA,"P. Chi, S. Li, C. Xu, T. Zhang, J. Zhao, Y. Liu, Y. Wang, Y. Xie",PRIME
HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing,"Simulate system performance using zsim extended with detailed DDRx memory model validated with DRAMSim2. Model FPGA arrays using Xilinx Virtex6, power numbers from Xilinx Power Estimator (XPE). Synthesize with Synopsys compiler. Calculate memory power using Micron DRAM power calculator. Programmable cores modeled with McPAT, scratchpad buffers and output queues with CACTI 6.5, routers and interconnect with Orion 2.0, DMA and load/store units with Syopsys IP blocks",https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7446059,"CACTI 6.5, DRAMSim2, FPGA/Synthesis, McPAT, Micron DRAM Power Calculator, Orion, Xilinx, ZSim",2016,PNM,HPCA,"M. Gao, C. Kozyrakis",HRL
"Accelerating Pointer Chasing in 3DStacked Memory: Challenges, Mechanisms, Evaluation",Evaluate design using gem5 full-system simulator with DRAMSim2.,https://ghose.cs.illinois.edu/papers/16iccd_impica.pdf,"DRAMSim2, gem5",2016,PNM,ICCD,"K. Hsieh, S. Khan, N. Vijaykumar, K. K. Chang, A. Boroumand, S. Ghose, O. Mutlu",IMPICA
Scheduling Techniques for GPU Architectures with Processing-in-Memory Capabilities,Simulate PIM GPU architecture using modified cycle-accurate GPGPU-Sim. Concurrent kernel execution using CUDA Streams. GPUWattch for power analysis.,https://dl.acm.org/doi/pdf/10.1145/2967938.2967940,"CUDA Streams, GPGPU-Sim, GPUWattch",2016,PNM,PACT,"A. Pattnaik, X. Tang, A. Jog, O. Kayiran, A. K. Mishra, M. T. Kandemir, O. Mutlu, C. R. Das",
Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent NearData Processing in GPU Systems,Model proposed GPU architecture using modified GPGPU-Sim 3.2.0. Model links using BookSim (interconnection network simulator). Model power consumption of SMs using GPUWattch. Calculate power of stacked memory using Rambus power model,https://dl.acm.org/doi/pdf/10.1145/3007787.3001159,"BookSim, GPGPU-Sim, GPUWattch, Rambus power model",2016,PNM,ISCA,"K. Hsieh, E. Ebrahimi, G. Kim, N. Chatterjee, M. O’Conner, N. Vijaykumar, O. Mutlu, S. Keckler",TOM
LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory,"Evaluate using modified gem5 simulator. Use x86-64 architecture in full-system mode, use DRAM Sim2 for detailed timing simulation of DRAM.",https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7485993,"DRAMSim2, gem5",2016,PNM,CAL,"A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, K. Hsieh, K. T. Malladi, H. Zheng, O. Mutlu",LazyPIM
Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads,"Simulate proposal on x86 simulator. Front end based on Multi2Sim [49]. Model chip energy with McPAT 1.3, and DRAM power with CACTI 6.5",https://hps.ece.utexas.edu/pub/hashemi_micro16.pdf#:~:text=What%20hardware%20should%EE%80%80%20Continuous%EE%80%80%EE%80%81%20Runahead,"CACTI 6.5, In-house Simulator, McPAT, Multi2Sim",2016,PNM,MICRO,"M. Hashemi, O. Mutlu, Y. N. Patt",Continuous Runahead
Accelerating Dependent Cache Misses with an Enhanced Memory Controller,"Model core microarchitecture, cache hierarchy, etc using in-house cycle accurate x86 simulator",https://dl.acm.org/doi/pdf/10.1109/ISCA.2016.46,In-house Simulator,2016,PNM,ISCA,"M. Hashemi, Khubaib, E. Ebrahimi, O. Mutlu, Y. N. Patt",
Fast Boolean Logic Papped on Memristor Crossbar,SPICE simulations. Verilog,http://ce-publications.et.tudelft.nl/publications/1505_fast_boolean_logic_mapped_on_memristor_crossbar.pdf,"SPICE, Verilog-A",2015,PUM,ICCD,"L. Xie, H. A. D. Nguyen, M. Taouil, et al.",
Memristor Based Computation-in-Memory Architecture for Data-intensive Ap- plications,,https://ieeexplore.ieee.org/document/7092668,,2015,PUM,DATE,"S. Hamdioui, L. Xie, H. A. D. Nguyen, et al.",
Fast Bulk Bitwise AND and OR in DRAM,"Rambus power model for energy consumption. ",https://users.ece.cmu.edu/~omutlu/pub/in-DRAM-bulk-AND-OR-ieee_cal15.pdf,Rambus power model,2015,PUM,CAL,"V. Seshadri, K. Hsieh, A. Boroumand, D. Lee, M. A. Kozuch, O. Mutlu, P. B. Gibbons, T. C. Mowry",
Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial Locality of Non- Unit Strided Accesses,"Evaluate benefits of GS-DRAM by implementing framework in Gem5 on top of x86 architecture. Estimate processor and DRAM energy consumption using McPAT and DRAMPower (integrated with gem5). ",https://people.inf.ethz.ch/omutlu/pub/GSDRAM-gather-scatter-dram_micro15.pdf,"DRAMPower, McPAT, gem5",2015,PUM,MICRO,"V. Seshadri, T. Mullins, A. Boroumand, O. Mutli, P. B. Gibbons, M. A. Kozuch, T. C. Mowry",GS-DRAM
Beyond the Wall: Near-Data Processing for Databases,"Simulate JAFAR using Aladdin (accelerator modeling tool), surrounding system with gem5",https://event.cwi.nl/damon2015/papers/damon15-xi.pdf,"Aladdin, gem5",2015,PNM,DaMoN,"S. L. Xi, O. Babarinsa, M. Athanassoulis, S. Idreos",JAFAR
Near Data Processing: Impact and Optimization of 3D Memory System Architecture on the Uncore,"Manifold multicore simulation infrastructure as simulation environment. Front-end multiore emulator called Qsim. mcp model for cache simulations, Iris network timing model",https://dl.acm.org/doi/pdf/10.1145/2818950.2818952,Manifold,2015,PNM,MEMSYS,"S. M. Hassan, S. Yalamanchili, S. Mukhopadhyay",
GP-SIMD Processing-inMemory,Home-grown cycle-accurate simulator for design and performance evaluation of real workload,https://dl.acm.org/doi/pdf/10.1145/2686875,,2015,PNM,ACM TACO,"Morad, L. Yavits, R. Ginosar",GP-SIMD
Data Access Optimization in a Processing-in-Memory System,Simulator,https://dl.acm.org/doi/pdf/10.1145/2742854.2742863,In-house Simulator,2015,PNM,CF,"Z. Sura, A. Jacob, T. Chen, B. Rosenburg, O. Sallenave, C. Bertolli, S. Antao, J. Brunheroto, Y. Park, K. O’Brien, R. Nair",AMC
Practical Near-Data Processing for In-Memory Analytics Frameworks,,,,2015,PNM,PACT,"M. Gao, G. Ayers, C. Kozyrakis",
BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models,"Evaluate hardware mechanism using ZSIM. ",https://hparch.gatech.edu/papers/lee_pact15.pdf,ZSim,2015,PNM,PACT,"J. H. Lee, J. Sim, H. Kim",BSSync
JAFAR: Near-Data Processing for Databases,Simulate with gem5,https://stratos.seas.harvard.edu/sites/scholar.harvard.edu/files/stratos/files/jafar.pdf,gem5,2015,PNM,SIGMOD,"O. O. Babarinsa, S. Idreos",JAFAR
Data Reorganization in Memory Using 3D-Stacked DRAM,"Custom trace based, cycle accurate, command level simulator for 3D DRAM, CPU frontend similar to USIMM DRAM simulator. Timing and energy parameters modeled using CACTI-3DD. Logic layer MC performance and power using McPAT. Measure performance/power consumption of CPU and DRAM using PAPI Running Average Power Limit interface",https://dl.acm.org/doi/pdf/10.1145/2749469.2750397,"CACTI-3DD, In-house Simulator, McPAT, PAPI, USIMM",2015,PNM,ISCA,"Akin, F. Franchetti, J. C. Hoe",
NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules,Evaluate area and power consumption of functional units and switches using by developing and sythesizing Verilog models using Synopsys DesignWare building block IPs and compiler. McPAT estimate MC area,https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7056040,"FPGA/Synthesis, McPAT",2015,PNM,HPCA,"A. Farmahini-Farahani, J. H. Ahn, K. Morrow, N. S. Kim",NDA
"PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture","In-house x86-64 simulator, frontend based on Pin. Simulator models microarchitectural components in a cycle-level manner.",https://dl.acm.org/doi/pdf/10.1145/2872887.2750385,"In-house Simulator, Pin",2015,PNM,ISCA,"J. Ahn, S. Yoo, O. Mutlu, K. Choi",PEI
A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing,Evaluate using in-house cycle-accurate x86-64 simulator whose frontend is Pin[38],https://www.cs.cmu.edu/~18742/papers/Ahn2015.pdf,"In-house Simulator, Pin",2015,PNM,ISCA,"J. Ahn, S. Hong, S. Yoo, O. Mutlu, K. Choi",Tesseract
Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies,,https://asic2.group/wp-content/uploads/2017/05/IMPLY-journal-v19.pdf,,2014,PUM,TVLSI,"S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, U. C. Weiser",
MAGIC—Memristor- Aided Logic,Speed evaluated in SPICE,https://www.hajim.rochester.edu/ece/sites/friedman/papers/TCASII_14.pdf,SPICE,2014,PUM,IEEE TCAS II: Express Briefs,"S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, U. C. Weiser",MAGIC
Logic Operations in Memory Using a Memristive Akers Array,Evaluated with CMOS and simulated in SPICE. Verilog-A model used to simulate memristor behavior,https://asic2.group/wp-content/uploads/2017/05/Akers-array-Microelectronics-Elsevier-online-ver.pdf,"SPICE, Verilog-A",2014,PUM,Microelectronics Journal,"Y. Levy, J. Bruck, Y. Cassuto, E. G. Friedman, A. Kolodny, E. Yaakobi, S. Kvatinsky",
An Energy-Efficient VLSI Architecture for Pattern Recognition via Deep Embedding of Computation in SRAM,,https://ieeexplore.ieee.org/document/6855225,,2014,PUM,ICASSP,"M. Kang, M.-S. Keel, N. R. Shanbhag, S. Eilert, K. Curewitz",
3D-Stacked Memory-Side Acceleration: Accelerator and System Design,"Synopsis Design Compiler, DesignWare, McPAT for power/performance/area of MSA logic. 3D DRAM model built from CACTI-3DD. Accelerator specific 3D MSA",https://ris.utwente.nl/ws/portalfiles/portal/350889899/guo.pdf,"CACTI-3DD, FPGA/Synthesis, In-house Simulator, McPAT",2014,PNM,WoNDP,"Q. Guo, N. Alachiotis, B. Akin, F. Sadi, G. Xu, T. M. Low, L. Pileggi, J. C. Hoe, F. Franchetti",3D-stacked MSA
TOP-PIM: Throughput-Oriented Programmable Processing in Memory,Predict performance of application on future GPU configurations / in-memory implementations by analyzing its behavior on existing GPU hardware.,https://www.eecis.udel.edu/~lxu//resources/TOP-PIM.pdf,,2014,PNM,HPDC,"D. P. Zhang, N. Jayasena, A. Lyashevsky, J. L. Greathouse, L. Xu, M. Ignatowski",TOP-PIM
NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads,Simulate CPU cores using Simics full system simulator. Simulate DRAM using USIMM DRAM simulator modified to model HMC architecture,https://users.cs.utah.edu/~rajeev/pubs/ispass14.pdf,"Simics, USIMM",2014,PNM,ISPASS,"H. Pugsley, J. Jestes, H. Zhang, R. Balasubramonian, V. Srinivasan, A. Buyuktosunoglu, A. Davis, F. Li",NDC
RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization,"In-house cycle-level multicore simulator along with a cycle-accurate command level DDR3 DRAM simulator. Energy evaluations from Rambus and Micron. Instruction traces for workloads using Bochs, a full-system x86-64 emulator. ",https://users.ece.cmu.edu/~omutlu/pub/rowclone_micro13.pdf,"Bochs, In-house Simulator, Micron DRAM Power Calculator, Rambus power model",2013,PUM,MICRO,"V. Seshadri, Y. Kim, C. Fallin, D. Lee, R. Ausavarungnirun, G. Pekhimenko, Y. Luo, O. Mutlu, M. A. Kozuch, P. B. Gibbons, T. C. Mowry",RowClone
Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware,CACTI-3DD (3D die-stacked DRAM modeling tool) to explore 3D DRAM design space. Sniper multi-core simulator integrated with McPAT and modified USIMM DRAM simulator for power system evaluation.,https://ieee-hpec.org/2013/index_htm_files/36-Accelerating-Sparse-Zhu-2884251.pdf,"CACTI-3DD, McPAT, Sniper, USIMM",2013,PNM,HPEC,"Q. Zhu, T. Graf, H. E. Sumbul, L. Pileggi, F. Franchetti",
Memristor-Based IMPLY Logic Design Procedure,models,https://www.researchgate.net/publication/221634559_Memristor-based_IMPLY_logic_design_procedure,,2011,PUM,ICCD,"S. Kvatinsky, A. Kolodny, U. C. Weiser, E. G. Friedman",
,,,,,,,,
,,,,,,,,