Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr  1 18:02:50 2024
| Host         : LAPTOP-9MCJAFV3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file opt_report_control_sets_0.rpt
| Design       : func
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            0 |
| Yes          | No                    | No                     |             103 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             110 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+
|   Clock Signal   |                  Enable Signal                  |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | root1/FSM_sequential_state[1]_i_1_n_0           | rst_i_IBUF                                        |                0 |              2 |
|  clk_i_IBUF_BUFG |                                                 | rst_i_IBUF                                        |                0 |              4 |
|  clk_i_IBUF_BUFG | b_squared                                       | rst_i_IBUF                                        |                0 |              4 |
|  clk_i_IBUF_BUFG | cuberoot_inst/y_bo[3]_i_1__1_n_0                | rst_i_IBUF                                        |                0 |              4 |
|  clk_i_IBUF_BUFG | cuberoot_inst/E[0]                              |                                                   |                0 |              4 |
|  clk_i_IBUF_BUFG | root1/m[6]_i_1_n_0                              |                                                   |                0 |              4 |
|  clk_i_IBUF_BUFG | root1/y_bo[3]_i_1_n_0                           | rst_i_IBUF                                        |                0 |              4 |
|  clk_i_IBUF_BUFG | cuberoot_inst/FSM_onehot_state_reg[2]_0[0]      | rst_i_IBUF                                        |                0 |              5 |
|  clk_i_IBUF_BUFG | cuberoot_inst/tmp1[7]_i_1_n_0                   |                                                   |                0 |              7 |
|  clk_i_IBUF_BUFG | root1/part_result[6]_i_1_n_0                    |                                                   |                0 |              7 |
|  clk_i_IBUF_BUFG | root1/FSM_sequential_state[1]_i_2_n_0           | rst_i_IBUF                                        |                0 |              7 |
|  clk_i_IBUF_BUFG | x_r                                             | rst_i_IBUF                                        |                0 |              8 |
|  clk_i_IBUF_BUFG | cuberoot_inst/mul1_inst/FSM_onehot_state_reg[5] | cuberoot_inst/mul1_inst/FSM_onehot_state_reg[5]_0 |                0 |              8 |
|  clk_i_IBUF_BUFG | cuberoot_inst/mul1_inst/E[0]                    | rst_i_IBUF                                        |                0 |              8 |
|  clk_i_IBUF_BUFG | cuberoot_inst/y[7]_i_1_n_0                      |                                                   |                0 |              8 |
|  clk_i_IBUF_BUFG | root1/x[7]_i_1_n_0                              |                                                   |                0 |              8 |
|  clk_i_IBUF_BUFG | a_i_cr                                          | rst_i_IBUF                                        |                0 |              9 |
|  clk_i_IBUF_BUFG | cuberoot_inst/x[8]_i_1_n_0                      |                                                   |                0 |              9 |
|  clk_i_IBUF_BUFG | cuberoot_inst/mul1_inst/a                       |                                                   |                0 |             16 |
|  clk_i_IBUF_BUFG | cuberoot_inst/mul1_inst/y_bo[15]_i_1_n_0        | cuberoot_inst/mul1_inst/ctr[2]_i_1_n_0            |                0 |             16 |
|  clk_i_IBUF_BUFG | cuberoot_inst/mul1_inst/start_i_cr_reg[0]       | rst_i_IBUF                                        |                0 |             16 |
|  clk_i_IBUF_BUFG | cuberoot_inst/mult1_b[7]_i_1_n_0                |                                                   |                0 |             16 |
|  clk_i_IBUF_BUFG | cuberoot_inst/mul1_inst/mult1_busy              | cuberoot_inst/mul1_inst/ctr[2]_i_1_n_0            |                0 |             19 |
|  clk_i_IBUF_BUFG | cuberoot_inst/mul1_inst/FSM_onehot_state_reg[5] |                                                   |                0 |             24 |
+------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+


