<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › iommu › dmar.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>dmar.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2006, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc., 59 Temple</span>
<span class="cm"> * Place - Suite 330, Boston, MA 02111-1307 USA.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2008 Intel Corporation</span>
<span class="cm"> * Author: Ashok Raj &lt;ashok.raj@intel.com&gt;</span>
<span class="cm"> * Author: Shaohua Li &lt;shaohua.li@intel.com&gt;</span>
<span class="cm"> * Author: Anil S Keshavamurthy &lt;anil.s.keshavamurthy@intel.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file implements early detection/parsing of Remapping Devices</span>
<span class="cm"> * reported to OS through BIOS via DMA remapping reporting (DMAR) ACPI</span>
<span class="cm"> * tables.</span>
<span class="cm"> *</span>
<span class="cm"> * These routines are used by both DMA-remapping and Interrupt-remapping</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/dmar.h&gt;</span>
<span class="cp">#include &lt;linux/iova.h&gt;</span>
<span class="cp">#include &lt;linux/intel-iommu.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/tboot.h&gt;</span>
<span class="cp">#include &lt;linux/dmi.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;asm/irq_remapping.h&gt;</span>
<span class="cp">#include &lt;asm/iommu_table.h&gt;</span>

<span class="cp">#define PREFIX &quot;DMAR: &quot;</span>

<span class="cm">/* No locks are needed as DMA remapping hardware unit</span>
<span class="cm"> * list is constructed at boot time and hotplug of</span>
<span class="cm"> * these units are not supported by the architecture.</span>
<span class="cm"> */</span>
<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">dmar_drhd_units</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">acpi_table_header</span> <span class="o">*</span> <span class="n">__initdata</span> <span class="n">dmar_tbl</span><span class="p">;</span>
<span class="k">static</span> <span class="n">acpi_size</span> <span class="n">dmar_tbl_size</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dmar_register_drhd_unit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * add INCLUDE_ALL at the tail, so scan the list will find it at</span>
<span class="cm">	 * the very end.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">include_all</span><span class="p">)</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmar_drhd_units</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmar_drhd_units</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dmar_parse_one_dev_scope</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_device_scope</span> <span class="o">*</span><span class="n">scope</span><span class="p">,</span>
					   <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">**</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">segment</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span> <span class="o">*</span><span class="n">path</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>

	<span class="n">bus</span> <span class="o">=</span> <span class="n">pci_find_bus</span><span class="p">(</span><span class="n">segment</span><span class="p">,</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">);</span>
	<span class="n">path</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span> <span class="o">*</span><span class="p">)(</span><span class="n">scope</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">length</span> <span class="o">-</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_device_scope</span><span class="p">))</span>
		<span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">count</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="p">)</span>
			<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Some BIOSes list non-exist devices in DMAR table, just</span>
<span class="cm">		 * ignore it</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bus</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="n">PREFIX</span> <span class="s">&quot;Device scope bus [%d] not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">scope</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pdev</span> <span class="o">=</span> <span class="n">pci_get_slot</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="n">path</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">fn</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span>
			<span class="s">&quot;Device scope device [%04x:%02x:%02x.%02x] not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">segment</span><span class="p">,</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">fn</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">path</span> <span class="o">++</span><span class="p">;</span>
		<span class="n">count</span> <span class="o">--</span><span class="p">;</span>
		<span class="n">bus</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span>
		<span class="s">&quot;Device scope device [%04x:%02x:%02x.%02x] not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">segment</span><span class="p">,</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">fn</span><span class="p">);</span>
		<span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">==</span> <span class="n">ACPI_DMAR_SCOPE_TYPE_ENDPOINT</span> <span class="o">&amp;&amp;</span> \
			<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">==</span> \
			<span class="n">ACPI_DMAR_SCOPE_TYPE_BRIDGE</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span>
			<span class="s">&quot;Device scope type does not match for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">pci_name</span><span class="p">(</span><span class="n">pdev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">dmar_parse_dev_scope</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">start</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">end</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">cnt</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">***</span><span class="n">devices</span><span class="p">,</span> <span class="n">u16</span> <span class="n">segment</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_device_scope</span> <span class="o">*</span><span class="n">scope</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="o">*</span><span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">scope</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">==</span> <span class="n">ACPI_DMAR_SCOPE_TYPE_ENDPOINT</span> <span class="o">||</span>
		    <span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">==</span> <span class="n">ACPI_DMAR_SCOPE_TYPE_BRIDGE</span><span class="p">)</span>
			<span class="p">(</span><span class="o">*</span><span class="n">cnt</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">!=</span> <span class="n">ACPI_DMAR_SCOPE_TYPE_IOAPIC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span>
			       <span class="s">&quot;Unsupported device scope</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">cnt</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="o">*</span><span class="n">devices</span> <span class="o">=</span> <span class="n">kcalloc</span><span class="p">(</span><span class="o">*</span><span class="n">cnt</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!*</span><span class="n">devices</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">start</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">scope</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">==</span> <span class="n">ACPI_DMAR_SCOPE_TYPE_ENDPOINT</span> <span class="o">||</span>
		    <span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">==</span> <span class="n">ACPI_DMAR_SCOPE_TYPE_BRIDGE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_parse_one_dev_scope</span><span class="p">(</span><span class="n">scope</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="p">(</span><span class="o">*</span><span class="n">devices</span><span class="p">)[</span><span class="n">index</span><span class="p">],</span> <span class="n">segment</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">kfree</span><span class="p">(</span><span class="o">*</span><span class="n">devices</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">index</span> <span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * dmar_parse_one_drhd - parses exactly one DMA remapping hardware definition</span>
<span class="cm"> * structure which uniquely represent one DMA remapping hardware unit</span>
<span class="cm"> * present in the platform</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">dmar_parse_one_drhd</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">dmaru</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">drhd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="p">)</span><span class="n">header</span><span class="p">;</span>
	<span class="n">dmaru</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">dmaru</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dmaru</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">hdr</span> <span class="o">=</span> <span class="n">header</span><span class="p">;</span>
	<span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">;</span>
	<span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">segment</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">segment</span><span class="p">;</span>
	<span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">include_all</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span> <span class="cm">/* BIT0: INCLUDE_ALL */</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">alloc_iommu</span><span class="p">(</span><span class="n">dmaru</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">dmaru</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dmar_register_drhd_unit</span><span class="p">(</span><span class="n">dmaru</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dmar_parse_dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">dmaru</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">drhd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="p">)</span> <span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">include_all</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_parse_dev_scope</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">drhd</span> <span class="o">+</span> <span class="mi">1</span><span class="p">),</span>
				<span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">drhd</span><span class="p">)</span> <span class="o">+</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">header</span><span class="p">.</span><span class="n">length</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">devices_cnt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span>
				<span class="n">drhd</span><span class="o">-&gt;</span><span class="n">segment</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">dmaru</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ACPI_NUMA</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">dmar_parse_one_rhsa</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_rhsa</span> <span class="o">*</span><span class="n">rhsa</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>

	<span class="n">rhsa</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_rhsa</span> <span class="o">*</span><span class="p">)</span><span class="n">header</span><span class="p">;</span>
	<span class="n">for_each_drhd_unit</span><span class="p">(</span><span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span> <span class="o">==</span> <span class="n">rhsa</span><span class="o">-&gt;</span><span class="n">base_address</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">node</span> <span class="o">=</span> <span class="n">acpi_map_pxm_to_node</span><span class="p">(</span><span class="n">rhsa</span><span class="o">-&gt;</span><span class="n">proximity_domain</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">node_online</span><span class="p">(</span><span class="n">node</span><span class="p">))</span>
				<span class="n">node</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">node</span> <span class="o">=</span> <span class="n">node</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">WARN_TAINT</span><span class="p">(</span>
		<span class="mi">1</span><span class="p">,</span> <span class="n">TAINT_FIRMWARE_WORKAROUND</span><span class="p">,</span>
		<span class="s">&quot;Your BIOS is broken; RHSA refers to non-existent DMAR unit at %llx</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;BIOS vendor: %s; Ver: %s; Product Version: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">,</span>
		<span class="n">dmi_get_system_info</span><span class="p">(</span><span class="n">DMI_BIOS_VENDOR</span><span class="p">),</span>
		<span class="n">dmi_get_system_info</span><span class="p">(</span><span class="n">DMI_BIOS_VERSION</span><span class="p">),</span>
		<span class="n">dmi_get_system_info</span><span class="p">(</span><span class="n">DMI_PRODUCT_VERSION</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">dmar_table_print_dmar_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">header</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_reserved_memory</span> <span class="o">*</span><span class="n">rmrr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_atsr</span> <span class="o">*</span><span class="n">atsr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_rhsa</span> <span class="o">*</span><span class="n">rhsa</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">header</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ACPI_DMAR_TYPE_HARDWARE_UNIT</span>:
		<span class="n">drhd</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">header</span><span class="p">,</span> <span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span><span class="p">,</span>
				    <span class="n">header</span><span class="p">);</span>
		<span class="n">printk</span> <span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PREFIX</span>
			<span class="s">&quot;DRHD base: %#016Lx flags: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">,</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ACPI_DMAR_TYPE_RESERVED_MEMORY</span>:
		<span class="n">rmrr</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">header</span><span class="p">,</span> <span class="k">struct</span> <span class="n">acpi_dmar_reserved_memory</span><span class="p">,</span>
				    <span class="n">header</span><span class="p">);</span>
		<span class="n">printk</span> <span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PREFIX</span>
			<span class="s">&quot;RMRR base: %#016Lx end: %#016Lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rmrr</span><span class="o">-&gt;</span><span class="n">base_address</span><span class="p">,</span>
			<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rmrr</span><span class="o">-&gt;</span><span class="n">end_address</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ACPI_DMAR_TYPE_ATSR</span>:
		<span class="n">atsr</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">header</span><span class="p">,</span> <span class="k">struct</span> <span class="n">acpi_dmar_atsr</span><span class="p">,</span> <span class="n">header</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PREFIX</span> <span class="s">&quot;ATSR flags: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">atsr</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ACPI_DMAR_HARDWARE_AFFINITY</span>:
		<span class="n">rhsa</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">header</span><span class="p">,</span> <span class="k">struct</span> <span class="n">acpi_dmar_rhsa</span><span class="p">,</span> <span class="n">header</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PREFIX</span> <span class="s">&quot;RHSA base: %#016Lx proximity domain: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rhsa</span><span class="o">-&gt;</span><span class="n">base_address</span><span class="p">,</span>
		       <span class="n">rhsa</span><span class="o">-&gt;</span><span class="n">proximity_domain</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * dmar_table_detect - checks to see if the platform supports DMAR devices</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dmar_table_detect</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">acpi_status</span> <span class="n">status</span> <span class="o">=</span> <span class="n">AE_OK</span><span class="p">;</span>

	<span class="cm">/* if we could find DMAR table, then there are DMAR devices */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">acpi_get_table_with_size</span><span class="p">(</span><span class="n">ACPI_SIG_DMAR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				<span class="p">(</span><span class="k">struct</span> <span class="n">acpi_table_header</span> <span class="o">**</span><span class="p">)</span><span class="o">&amp;</span><span class="n">dmar_tbl</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">dmar_tbl_size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ACPI_SUCCESS</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dmar_tbl</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span> <span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span> <span class="s">&quot;Unable to map DMAR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">AE_NOT_FOUND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">ACPI_SUCCESS</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * parse_dmar_table - parses the DMA reporting table</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">parse_dmar_table</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="n">dmar</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">entry_header</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Do it again, earlier dmar_tbl mapping could be mapped with</span>
<span class="cm">	 * fixed map.</span>
<span class="cm">	 */</span>
	<span class="n">dmar_table_detect</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * ACPI tables may not be DMA protected by tboot, so use DMAR copy</span>
<span class="cm">	 * SINIT saved in SinitMleData in TXT heap (which is DMA protected)</span>
<span class="cm">	 */</span>
	<span class="n">dmar_tbl</span> <span class="o">=</span> <span class="n">tboot_get_dmar_table</span><span class="p">(</span><span class="n">dmar_tbl</span><span class="p">);</span>

	<span class="n">dmar</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="p">)</span><span class="n">dmar_tbl</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dmar</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmar</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">&lt;</span> <span class="n">PAGE_SHIFT</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span> <span class="s">&quot;Invalid DMAR haw</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span> <span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PREFIX</span> <span class="s">&quot;Host address width %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">dmar</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">entry_header</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="p">)(</span><span class="n">dmar</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">entry_header</span><span class="p">)</span> <span class="o">&lt;</span>
			<span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dmar</span><span class="p">)</span> <span class="o">+</span> <span class="n">dmar_tbl</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Avoid looping forever on bad ACPI tables */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">entry_header</span><span class="o">-&gt;</span><span class="n">length</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span>
				<span class="s">&quot;Invalid 0-length structure</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">dmar_table_print_dmar_entry</span><span class="p">(</span><span class="n">entry_header</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">entry_header</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ACPI_DMAR_TYPE_HARDWARE_UNIT</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_parse_one_drhd</span><span class="p">(</span><span class="n">entry_header</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ACPI_DMAR_TYPE_RESERVED_MEMORY</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_parse_one_rmrr</span><span class="p">(</span><span class="n">entry_header</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ACPI_DMAR_TYPE_ATSR</span>:
			<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_parse_one_atsr</span><span class="p">(</span><span class="n">entry_header</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ACPI_DMAR_HARDWARE_AFFINITY</span>:
<span class="cp">#ifdef CONFIG_ACPI_NUMA</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_parse_one_rhsa</span><span class="p">(</span><span class="n">entry_header</span><span class="p">);</span>
<span class="cp">#endif</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span>
				<span class="s">&quot;Unknown DMAR structure type %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">entry_header</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* for forward compatibility */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">entry_header</span> <span class="o">=</span> <span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">entry_header</span> <span class="o">+</span> <span class="n">entry_header</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dmar_pci_device_match</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">devices</span><span class="p">[],</span> <span class="kt">int</span> <span class="n">cnt</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="n">cnt</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">==</span> <span class="n">devices</span><span class="p">[</span><span class="n">index</span><span class="p">])</span>
				<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* Check our parent */</span>
		<span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span>
<span class="nf">dmar_find_matched_drhd_unit</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">dmaru</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">pci_physfn</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">dmaru</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmar_drhd_units</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drhd</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span><span class="p">,</span>
				    <span class="n">header</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">include_all</span> <span class="o">&amp;&amp;</span>
		    <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">segment</span> <span class="o">==</span> <span class="n">pci_domain_nr</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">dmaru</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dmar_pci_device_match</span><span class="p">(</span><span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span>
					  <span class="n">dmaru</span><span class="o">-&gt;</span><span class="n">devices_cnt</span><span class="p">,</span> <span class="n">dev</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">dmaru</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">dmar_dev_scope_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">dmar_dev_scope_initialized</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">,</span> <span class="o">*</span><span class="n">drhd_n</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmar_dev_scope_initialized</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">dmar_dev_scope_initialized</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dmar_drhd_units</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">drhd</span><span class="p">,</span> <span class="n">drhd_n</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmar_drhd_units</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_parse_dev</span><span class="p">(</span><span class="n">drhd</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_parse_rmrr_atsr_dev</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="n">dmar_dev_scope_initialized</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail:</span>
	<span class="n">dmar_dev_scope_initialized</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>


<span class="kt">int</span> <span class="n">__init</span> <span class="nf">dmar_table_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">dmar_table_initialized</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmar_table_initialized</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dmar_table_initialized</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">parse_dmar_table</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PREFIX</span> <span class="s">&quot;parse DMAR table failure.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dmar_drhd_units</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PREFIX</span> <span class="s">&quot;No DMAR devices found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">warn_invalid_dmar</span><span class="p">(</span><span class="n">u64</span> <span class="n">addr</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">message</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WARN_TAINT_ONCE</span><span class="p">(</span>
		<span class="mi">1</span><span class="p">,</span> <span class="n">TAINT_FIRMWARE_WORKAROUND</span><span class="p">,</span>
		<span class="s">&quot;Your BIOS is broken; DMAR reported at address %llx%s!</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;BIOS vendor: %s; Ver: %s; Product Version: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">addr</span><span class="p">,</span> <span class="n">message</span><span class="p">,</span>
		<span class="n">dmi_get_system_info</span><span class="p">(</span><span class="n">DMI_BIOS_VENDOR</span><span class="p">),</span>
		<span class="n">dmi_get_system_info</span><span class="p">(</span><span class="n">DMI_BIOS_VERSION</span><span class="p">),</span>
		<span class="n">dmi_get_system_info</span><span class="p">(</span><span class="n">DMI_PRODUCT_VERSION</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">check_zero_address</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="n">dmar</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">entry_header</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>

	<span class="n">dmar</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="p">)</span><span class="n">dmar_tbl</span><span class="p">;</span>
	<span class="n">entry_header</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="p">)(</span><span class="n">dmar</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">entry_header</span><span class="p">)</span> <span class="o">&lt;</span>
			<span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dmar</span><span class="p">)</span> <span class="o">+</span> <span class="n">dmar_tbl</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Avoid looping forever on bad ACPI tables */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">entry_header</span><span class="o">-&gt;</span><span class="n">length</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">PREFIX</span>
				<span class="s">&quot;Invalid 0-length structure</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">entry_header</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">ACPI_DMAR_TYPE_HARDWARE_UNIT</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
			<span class="n">u64</span> <span class="n">cap</span><span class="p">,</span> <span class="n">ecap</span><span class="p">;</span>

			<span class="n">drhd</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">entry_header</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">warn_invalid_dmar</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">failed</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">addr</span> <span class="o">=</span> <span class="n">early_ioremap</span><span class="p">(</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">,</span> <span class="n">VTD_PAGE_SIZE</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">addr</span> <span class="p">)</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="s">&quot;IOMMU: can&#39;t validate: %llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">failed</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">cap</span> <span class="o">=</span> <span class="n">dmar_readq</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">DMAR_CAP_REG</span><span class="p">);</span>
			<span class="n">ecap</span> <span class="o">=</span> <span class="n">dmar_readq</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">DMAR_ECAP_REG</span><span class="p">);</span>
			<span class="n">early_iounmap</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">VTD_PAGE_SIZE</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cap</span> <span class="o">==</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">ecap</span> <span class="o">==</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">warn_invalid_dmar</span><span class="p">(</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">,</span>
						  <span class="s">&quot; returns all ones&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">failed</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">entry_header</span> <span class="o">=</span> <span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">entry_header</span> <span class="o">+</span> <span class="n">entry_header</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

<span class="nl">failed:</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">detect_intel_iommu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_table_detect</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">check_zero_address</span><span class="p">();</span>
	<span class="p">{</span>
		<span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="n">dmar</span><span class="p">;</span>

		<span class="n">dmar</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="p">)</span> <span class="n">dmar_tbl</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="n">irq_remapping_enabled</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_has_x2apic</span> <span class="o">&amp;&amp;</span>
		    <span class="n">dmar</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span>
			       <span class="s">&quot;Queued invalidation will be enabled to support x2apic and Intr-remapping.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">no_iommu</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">iommu_detected</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dmar_disabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iommu_detected</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="cm">/* Make sure ACS will be enabled */</span>
			<span class="n">pci_request_acs</span><span class="p">();</span>
		<span class="p">}</span>

<span class="cp">#ifdef CONFIG_X86</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">x86_init</span><span class="p">.</span><span class="n">iommu</span><span class="p">.</span><span class="n">iommu_init</span> <span class="o">=</span> <span class="n">intel_iommu_init</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span>
	<span class="n">early_acpi_os_unmap_memory</span><span class="p">(</span><span class="n">dmar_tbl</span><span class="p">,</span> <span class="n">dmar_tbl_size</span><span class="p">);</span>
	<span class="n">dmar_tbl</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>


<span class="kt">int</span> <span class="nf">alloc_iommu</span><span class="p">(</span><span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">map_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ver</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">iommu_allocated</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">agaw</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">msagaw</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">warn_invalid_dmar</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iommu</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">iommu</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">seq_id</span> <span class="o">=</span> <span class="n">iommu_allocated</span><span class="o">++</span><span class="p">;</span>
	<span class="n">sprintf</span> <span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;dmar%d&quot;</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">seq_id</span><span class="p">);</span>

	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">,</span> <span class="n">VTD_PAGE_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;IOMMU: can&#39;t map the region</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">cap</span> <span class="o">=</span> <span class="n">dmar_readq</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_CAP_REG</span><span class="p">);</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span> <span class="o">=</span> <span class="n">dmar_readq</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_ECAP_REG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">cap</span> <span class="o">==</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span> <span class="o">==</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">warn_invalid_dmar</span><span class="p">(</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">,</span> <span class="s">&quot; returns all ones&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">agaw</span> <span class="o">=</span> <span class="n">iommu_calculate_agaw</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">agaw</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;Cannot get a valid agaw for iommu (seq_id = %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">seq_id</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_unmap</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">msagaw</span> <span class="o">=</span> <span class="n">iommu_calculate_max_sagaw</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msagaw</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
			<span class="s">&quot;Cannot get a valid max agaw for iommu (seq_id = %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">seq_id</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_unmap</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">agaw</span> <span class="o">=</span> <span class="n">agaw</span><span class="p">;</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">msagaw</span> <span class="o">=</span> <span class="n">msagaw</span><span class="p">;</span>

	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">node</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* the registers might be more than one page */</span>
	<span class="n">map_size</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">ecap_max_iotlb_offset</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">),</span>
		<span class="n">cap_max_fault_reg_offset</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">cap</span><span class="p">));</span>
	<span class="n">map_size</span> <span class="o">=</span> <span class="n">VTD_PAGE_ALIGN</span><span class="p">(</span><span class="n">map_size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">map_size</span> <span class="o">&gt;</span> <span class="n">VTD_PAGE_SIZE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">,</span> <span class="n">map_size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;IOMMU: can&#39;t map the region</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ver</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_VER_REG</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;IOMMU %d: reg_base_addr %llx ver %d:%d cap %llx ecap %llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">seq_id</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">,</span>
		<span class="n">DMAR_VER_MAJOR</span><span class="p">(</span><span class="n">ver</span><span class="p">),</span> <span class="n">DMAR_VER_MINOR</span><span class="p">(</span><span class="n">ver</span><span class="p">),</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">cap</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">);</span>

	<span class="n">raw_spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>

	<span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">iommu</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">err_unmap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
 <span class="nl">error:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">free_iommu</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">free_dmar_iommu</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Reclaim all the submitted descriptors which have completed its work.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">reclaim_free_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">q_inval</span> <span class="o">*</span><span class="n">qi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_tail</span><span class="p">]</span> <span class="o">==</span> <span class="n">QI_DONE</span> <span class="o">||</span>
	       <span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_tail</span><span class="p">]</span> <span class="o">==</span> <span class="n">QI_ABORT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_tail</span><span class="p">]</span> <span class="o">=</span> <span class="n">QI_FREE</span><span class="p">;</span>
		<span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_tail</span> <span class="o">=</span> <span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_tail</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">QI_LENGTH</span><span class="p">;</span>
		<span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_cnt</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qi_check_fault</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">fault</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">head</span><span class="p">,</span> <span class="n">tail</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">q_inval</span> <span class="o">*</span><span class="n">qi</span> <span class="o">=</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">wait_index</span> <span class="o">=</span> <span class="p">(</span><span class="n">index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">QI_LENGTH</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">wait_index</span><span class="p">]</span> <span class="o">==</span> <span class="n">QI_ABORT</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

	<span class="n">fault</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FSTS_REG</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If IQE happens, the head points to the descriptor associated</span>
<span class="cm">	 * with the error. No new descriptors are fetched until the IQE</span>
<span class="cm">	 * is cleared.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fault</span> <span class="o">&amp;</span> <span class="n">DMA_FSTS_IQE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">head</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IQH_REG</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">head</span> <span class="o">&gt;&gt;</span> <span class="n">DMAR_IQ_SHIFT</span><span class="p">)</span> <span class="o">==</span> <span class="n">index</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;VT-d detected invalid descriptor: &quot;</span>
				<span class="s">&quot;low=%llx, high=%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">low</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">high</span><span class="p">);</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">index</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">wait_index</span><span class="p">],</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">qi_desc</span><span class="p">));</span>
			<span class="n">__iommu_flush_cache</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">[</span><span class="n">index</span><span class="p">],</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">qi_desc</span><span class="p">));</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">DMA_FSTS_IQE</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FSTS_REG</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * If ITE happens, all pending wait_desc commands are aborted.</span>
<span class="cm">	 * No new descriptors are fetched until the ITE is cleared.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fault</span> <span class="o">&amp;</span> <span class="n">DMA_FSTS_ITE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">head</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IQH_REG</span><span class="p">);</span>
		<span class="n">head</span> <span class="o">=</span> <span class="p">((</span><span class="n">head</span> <span class="o">&gt;&gt;</span> <span class="n">DMAR_IQ_SHIFT</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">QI_LENGTH</span><span class="p">)</span> <span class="o">%</span> <span class="n">QI_LENGTH</span><span class="p">;</span>
		<span class="n">head</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">tail</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IQT_REG</span><span class="p">);</span>
		<span class="n">tail</span> <span class="o">=</span> <span class="p">((</span><span class="n">tail</span> <span class="o">&gt;&gt;</span> <span class="n">DMAR_IQ_SHIFT</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">QI_LENGTH</span><span class="p">)</span> <span class="o">%</span> <span class="n">QI_LENGTH</span><span class="p">;</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">DMA_FSTS_ITE</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FSTS_REG</span><span class="p">);</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">head</span><span class="p">]</span> <span class="o">==</span> <span class="n">QI_IN_USE</span><span class="p">)</span>
				<span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">head</span><span class="p">]</span> <span class="o">=</span> <span class="n">QI_ABORT</span><span class="p">;</span>
			<span class="n">head</span> <span class="o">=</span> <span class="p">(</span><span class="n">head</span> <span class="o">-</span> <span class="mi">2</span> <span class="o">+</span> <span class="n">QI_LENGTH</span><span class="p">)</span> <span class="o">%</span> <span class="n">QI_LENGTH</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">head</span> <span class="o">!=</span> <span class="n">tail</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">wait_index</span><span class="p">]</span> <span class="o">==</span> <span class="n">QI_ABORT</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fault</span> <span class="o">&amp;</span> <span class="n">DMA_FSTS_ICE</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">DMA_FSTS_ICE</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FSTS_REG</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Submit the queued invalidation descriptor to the remapping</span>
<span class="cm"> * hardware unit and wait for its completion.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">qi_submit_sync</span><span class="p">(</span><span class="k">struct</span> <span class="n">qi_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">q_inval</span> <span class="o">*</span><span class="n">qi</span> <span class="o">=</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">qi_desc</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">wait_desc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">wait_index</span><span class="p">,</span> <span class="n">index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">qi</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">hw</span> <span class="o">=</span> <span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">;</span>

<span class="nl">restart:</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">q_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_cnt</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">q_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">q_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_head</span><span class="p">;</span>
	<span class="n">wait_index</span> <span class="o">=</span> <span class="p">(</span><span class="n">index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">QI_LENGTH</span><span class="p">;</span>

	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">=</span> <span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">wait_index</span><span class="p">]</span> <span class="o">=</span> <span class="n">QI_IN_USE</span><span class="p">;</span>

	<span class="n">hw</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">=</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>

	<span class="n">wait_desc</span><span class="p">.</span><span class="n">low</span> <span class="o">=</span> <span class="n">QI_IWD_STATUS_DATA</span><span class="p">(</span><span class="n">QI_DONE</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">QI_IWD_STATUS_WRITE</span> <span class="o">|</span> <span class="n">QI_IWD_TYPE</span><span class="p">;</span>
	<span class="n">wait_desc</span><span class="p">.</span><span class="n">high</span> <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">wait_index</span><span class="p">]);</span>

	<span class="n">hw</span><span class="p">[</span><span class="n">wait_index</span><span class="p">]</span> <span class="o">=</span> <span class="n">wait_desc</span><span class="p">;</span>

	<span class="n">__iommu_flush_cache</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hw</span><span class="p">[</span><span class="n">index</span><span class="p">],</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">qi_desc</span><span class="p">));</span>
	<span class="n">__iommu_flush_cache</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hw</span><span class="p">[</span><span class="n">wait_index</span><span class="p">],</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">qi_desc</span><span class="p">));</span>

	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_head</span> <span class="o">=</span> <span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_head</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">%</span> <span class="n">QI_LENGTH</span><span class="p">;</span>
	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_cnt</span> <span class="o">-=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * update the HW tail register indicating the presence of</span>
<span class="cm">	 * new descriptors.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_head</span> <span class="o">&lt;&lt;</span> <span class="n">DMAR_IQ_SHIFT</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IQT_REG</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">wait_index</span><span class="p">]</span> <span class="o">!=</span> <span class="n">QI_DONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * We will leave the interrupts disabled, to prevent interrupt</span>
<span class="cm">		 * context to queue another cmd while a cmd is already submitted</span>
<span class="cm">		 * and waiting for completion on this cpu. This is to avoid</span>
<span class="cm">		 * a deadlock where the interrupt context can wait indefinitely</span>
<span class="cm">		 * for free slots in the queue.</span>
<span class="cm">		 */</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">qi_check_fault</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">q_lock</span><span class="p">);</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">q_lock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">=</span> <span class="n">QI_DONE</span><span class="p">;</span>

	<span class="n">reclaim_free_desc</span><span class="p">(</span><span class="n">qi</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">q_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">restart</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Flush the global interrupt entry cache.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">qi_global_iec</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qi_desc</span> <span class="n">desc</span><span class="p">;</span>

	<span class="n">desc</span><span class="p">.</span><span class="n">low</span> <span class="o">=</span> <span class="n">QI_IEC_TYPE</span><span class="p">;</span>
	<span class="n">desc</span><span class="p">.</span><span class="n">high</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* should never fail */</span>
	<span class="n">qi_submit_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">qi_flush_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="n">u16</span> <span class="n">did</span><span class="p">,</span> <span class="n">u16</span> <span class="n">sid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">fm</span><span class="p">,</span>
		      <span class="n">u64</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qi_desc</span> <span class="n">desc</span><span class="p">;</span>

	<span class="n">desc</span><span class="p">.</span><span class="n">low</span> <span class="o">=</span> <span class="n">QI_CC_FM</span><span class="p">(</span><span class="n">fm</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_CC_SID</span><span class="p">(</span><span class="n">sid</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_CC_DID</span><span class="p">(</span><span class="n">did</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">QI_CC_GRAN</span><span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_CC_TYPE</span><span class="p">;</span>
	<span class="n">desc</span><span class="p">.</span><span class="n">high</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">qi_submit_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">qi_flush_iotlb</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="n">u16</span> <span class="n">did</span><span class="p">,</span> <span class="n">u64</span> <span class="n">addr</span><span class="p">,</span>
		    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size_order</span><span class="p">,</span> <span class="n">u64</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">dw</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">qi_desc</span> <span class="n">desc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ih</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cap_write_drain</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">cap</span><span class="p">))</span>
		<span class="n">dw</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cap_read_drain</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">cap</span><span class="p">))</span>
		<span class="n">dr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">desc</span><span class="p">.</span><span class="n">low</span> <span class="o">=</span> <span class="n">QI_IOTLB_DID</span><span class="p">(</span><span class="n">did</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_IOTLB_DR</span><span class="p">(</span><span class="n">dr</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_IOTLB_DW</span><span class="p">(</span><span class="n">dw</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">QI_IOTLB_GRAN</span><span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_IOTLB_TYPE</span><span class="p">;</span>
	<span class="n">desc</span><span class="p">.</span><span class="n">high</span> <span class="o">=</span> <span class="n">QI_IOTLB_ADDR</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_IOTLB_IH</span><span class="p">(</span><span class="n">ih</span><span class="p">)</span>
		<span class="o">|</span> <span class="n">QI_IOTLB_AM</span><span class="p">(</span><span class="n">size_order</span><span class="p">);</span>

	<span class="n">qi_submit_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">qi_flush_dev_iotlb</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="n">u16</span> <span class="n">sid</span><span class="p">,</span> <span class="n">u16</span> <span class="n">qdep</span><span class="p">,</span>
			<span class="n">u64</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qi_desc</span> <span class="n">desc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">VTD_PAGE_SHIFT</span> <span class="o">+</span> <span class="n">mask</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">VTD_PAGE_SHIFT</span> <span class="o">+</span> <span class="n">mask</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">desc</span><span class="p">.</span><span class="n">high</span> <span class="o">=</span> <span class="n">QI_DEV_IOTLB_ADDR</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_DEV_IOTLB_SIZE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">desc</span><span class="p">.</span><span class="n">high</span> <span class="o">=</span> <span class="n">QI_DEV_IOTLB_ADDR</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qdep</span> <span class="o">&gt;=</span> <span class="n">QI_DEV_IOTLB_MAX_INVS</span><span class="p">)</span>
		<span class="n">qdep</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">desc</span><span class="p">.</span><span class="n">low</span> <span class="o">=</span> <span class="n">QI_DEV_IOTLB_SID</span><span class="p">(</span><span class="n">sid</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_DEV_IOTLB_QDEP</span><span class="p">(</span><span class="n">qdep</span><span class="p">)</span> <span class="o">|</span>
		   <span class="n">QI_DIOTLB_TYPE</span><span class="p">;</span>

	<span class="n">qi_submit_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Disable Queued Invalidation interface.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">dmar_disable_qi</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sts</span><span class="p">;</span>
	<span class="n">cycles_t</span> <span class="n">start_time</span> <span class="o">=</span> <span class="n">get_cycles</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_qis</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">sts</span> <span class="o">=</span>  <span class="n">dmar_readq</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_GSTS_REG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">DMA_GSTS_QIES</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Give a chance to HW to complete the pending invalidation requests.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IQT_REG</span><span class="p">)</span> <span class="o">!=</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IQH_REG</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">DMAR_OPERATION_TIMEOUT</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">get_cycles</span><span class="p">()</span> <span class="o">-</span> <span class="n">start_time</span><span class="p">)))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DMA_GCMD_QIE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_GCMD_REG</span><span class="p">);</span>

	<span class="n">IOMMU_WAIT_OP</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">DMAR_GSTS_REG</span><span class="p">,</span> <span class="n">readl</span><span class="p">,</span>
		      <span class="o">!</span><span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">DMA_GSTS_QIES</span><span class="p">),</span> <span class="n">sts</span><span class="p">);</span>
<span class="nl">end:</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable queued invalidation.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__dmar_enable_qi</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">sts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">q_inval</span> <span class="o">*</span><span class="n">qi</span> <span class="o">=</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">;</span>

	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_head</span> <span class="o">=</span> <span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_cnt</span> <span class="o">=</span> <span class="n">QI_LENGTH</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* write zero to the tail reg */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IQT_REG</span><span class="p">);</span>

	<span class="n">dmar_writeq</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IQA_REG</span><span class="p">,</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">));</span>

	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span> <span class="o">|=</span> <span class="n">DMA_GCMD_QIE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_GCMD_REG</span><span class="p">);</span>

	<span class="cm">/* Make sure hardware complete it */</span>
	<span class="n">IOMMU_WAIT_OP</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">DMAR_GSTS_REG</span><span class="p">,</span> <span class="n">readl</span><span class="p">,</span> <span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">DMA_GSTS_QIES</span><span class="p">),</span> <span class="n">sts</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable Queued Invalidation interface. This is a must to support</span>
<span class="cm"> * interrupt-remapping. Also used by DMA-remapping, which replaces</span>
<span class="cm"> * register based IOTLB invalidation.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">dmar_enable_qi</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">q_inval</span> <span class="o">*</span><span class="n">qi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">desc_page</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_qis</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * queued invalidation is already setup and enabled.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">qi</span><span class="p">),</span> <span class="n">GFP_ATOMIC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">qi</span> <span class="o">=</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">;</span>


	<span class="n">desc_page</span> <span class="o">=</span> <span class="n">alloc_pages_node</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="n">GFP_ATOMIC</span> <span class="o">|</span> <span class="n">__GFP_ZERO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc_page</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">qi</span><span class="p">);</span>
		<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">=</span> <span class="n">page_address</span><span class="p">(</span><span class="n">desc_page</span><span class="p">);</span>

	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">QI_LENGTH</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">),</span> <span class="n">GFP_ATOMIC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc_status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">free_page</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">qi</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">qi</span><span class="p">);</span>
		<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_head</span> <span class="o">=</span> <span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">qi</span><span class="o">-&gt;</span><span class="n">free_cnt</span> <span class="o">=</span> <span class="n">QI_LENGTH</span><span class="p">;</span>

	<span class="n">raw_spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qi</span><span class="o">-&gt;</span><span class="n">q_lock</span><span class="p">);</span>

	<span class="n">__dmar_enable_qi</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* iommu interrupt handling. Most stuff are MSI-like. */</span>

<span class="k">enum</span> <span class="n">faulttype</span> <span class="p">{</span>
	<span class="n">DMA_REMAP</span><span class="p">,</span>
	<span class="n">INTR_REMAP</span><span class="p">,</span>
	<span class="n">UNKNOWN</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dma_remap_fault_reasons</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="s">&quot;Software&quot;</span><span class="p">,</span>
	<span class="s">&quot;Present bit in root entry is clear&quot;</span><span class="p">,</span>
	<span class="s">&quot;Present bit in context entry is clear&quot;</span><span class="p">,</span>
	<span class="s">&quot;Invalid context entry&quot;</span><span class="p">,</span>
	<span class="s">&quot;Access beyond MGAW&quot;</span><span class="p">,</span>
	<span class="s">&quot;PTE Write access is not set&quot;</span><span class="p">,</span>
	<span class="s">&quot;PTE Read access is not set&quot;</span><span class="p">,</span>
	<span class="s">&quot;Next page table ptr is invalid&quot;</span><span class="p">,</span>
	<span class="s">&quot;Root table address invalid&quot;</span><span class="p">,</span>
	<span class="s">&quot;Context table ptr is invalid&quot;</span><span class="p">,</span>
	<span class="s">&quot;non-zero reserved fields in RTP&quot;</span><span class="p">,</span>
	<span class="s">&quot;non-zero reserved fields in CTP&quot;</span><span class="p">,</span>
	<span class="s">&quot;non-zero reserved fields in PTE&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">irq_remap_fault_reasons</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="s">&quot;Detected reserved fields in the decoded interrupt-remapped request&quot;</span><span class="p">,</span>
	<span class="s">&quot;Interrupt index exceeded the interrupt-remapping table size&quot;</span><span class="p">,</span>
	<span class="s">&quot;Present field in the IRTE entry is clear&quot;</span><span class="p">,</span>
	<span class="s">&quot;Error accessing interrupt-remapping table pointed by IRTA_REG&quot;</span><span class="p">,</span>
	<span class="s">&quot;Detected reserved fields in the IRTE entry&quot;</span><span class="p">,</span>
	<span class="s">&quot;Blocked a compatibility format interrupt request&quot;</span><span class="p">,</span>
	<span class="s">&quot;Blocked an interrupt request due to source-id verification failure&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define MAX_FAULT_REASON_IDX 	(ARRAY_SIZE(fault_reason_strings) - 1)</span>

<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">dmar_get_fault_reason</span><span class="p">(</span><span class="n">u8</span> <span class="n">fault_reason</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">fault_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fault_reason</span> <span class="o">&gt;=</span> <span class="mh">0x20</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">fault_reason</span> <span class="o">-</span> <span class="mh">0x20</span> <span class="o">&lt;</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">irq_remap_fault_reasons</span><span class="p">)))</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">fault_type</span> <span class="o">=</span> <span class="n">INTR_REMAP</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">irq_remap_fault_reasons</span><span class="p">[</span><span class="n">fault_reason</span> <span class="o">-</span> <span class="mh">0x20</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fault_reason</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dma_remap_fault_reasons</span><span class="p">))</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">fault_type</span> <span class="o">=</span> <span class="n">DMA_REMAP</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">dma_remap_fault_reasons</span><span class="p">[</span><span class="n">fault_reason</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">fault_type</span> <span class="o">=</span> <span class="n">UNKNOWN</span><span class="p">;</span>
		<span class="k">return</span> <span class="s">&quot;Unknown&quot;</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dmar_msi_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">irq_data_get_irq_handler_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span><span class="p">;</span>

	<span class="cm">/* unmask it */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FECTL_REG</span><span class="p">);</span>
	<span class="cm">/* Read a reg to force flush the post write */</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FECTL_REG</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dmar_msi_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">irq_data_get_irq_handler_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="cm">/* mask it */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_FECTL_IM</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FECTL_REG</span><span class="p">);</span>
	<span class="cm">/* Read a reg to force flush the post write */</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FECTL_REG</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dmar_msi_write</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msi_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FEDATA_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_lo</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FEADDR_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_hi</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FEUADDR_REG</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dmar_msi_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msi_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FEDATA_REG</span><span class="p">);</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_lo</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FEADDR_REG</span><span class="p">);</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_hi</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FEUADDR_REG</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dmar_fault_do_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">fault_reason</span><span class="p">,</span> <span class="n">u16</span> <span class="n">source_id</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">reason</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fault_type</span><span class="p">;</span>

	<span class="n">reason</span> <span class="o">=</span> <span class="n">dmar_get_fault_reason</span><span class="p">(</span><span class="n">fault_reason</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fault_type</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fault_type</span> <span class="o">==</span> <span class="n">INTR_REMAP</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;INTR-REMAP: Request device [[%02x:%02x.%d] &quot;</span>
		       <span class="s">&quot;fault index %llx</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;INTR-REMAP:[fault reason %02d] %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">source_id</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">),</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">source_id</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">),</span>
			<span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">source_id</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">),</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">48</span><span class="p">,</span>
			<span class="n">fault_reason</span><span class="p">,</span> <span class="n">reason</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;DMAR:[%s] Request device [%02x:%02x.%d] &quot;</span>
		       <span class="s">&quot;fault addr %llx </span><span class="se">\n</span><span class="s">&quot;</span>
		       <span class="s">&quot;DMAR:[fault reason %02d] %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">type</span> <span class="o">?</span> <span class="s">&quot;DMA Read&quot;</span> <span class="o">:</span> <span class="s">&quot;DMA Write&quot;</span><span class="p">),</span>
		       <span class="p">(</span><span class="n">source_id</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">),</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">source_id</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">),</span>
		       <span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">source_id</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">),</span> <span class="n">addr</span><span class="p">,</span> <span class="n">fault_reason</span><span class="p">,</span> <span class="n">reason</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define PRIMARY_FAULT_REG_LEN (16)</span>
<span class="n">irqreturn_t</span> <span class="nf">dmar_fault</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">fault_index</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fault_status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="n">fault_status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FSTS_REG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fault_status</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;DRHD: handling fault status reg %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">fault_status</span><span class="p">);</span>

	<span class="cm">/* TBD: ignore advanced fault log currently */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">fault_status</span> <span class="o">&amp;</span> <span class="n">DMA_FSTS_PPF</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">clear_rest</span><span class="p">;</span>

	<span class="n">fault_index</span> <span class="o">=</span> <span class="n">dma_fsts_fault_record_index</span><span class="p">(</span><span class="n">fault_status</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">cap_fault_reg_offset</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">cap</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">fault_reason</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">source_id</span><span class="p">;</span>
		<span class="n">u64</span> <span class="n">guest_addr</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>

		<span class="cm">/* highest 32 bits */</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">reg</span> <span class="o">+</span>
				<span class="n">fault_index</span> <span class="o">*</span> <span class="n">PRIMARY_FAULT_REG_LEN</span> <span class="o">+</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">DMA_FRCD_F</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">fault_reason</span> <span class="o">=</span> <span class="n">dma_frcd_fault_reason</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">dma_frcd_type</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

		<span class="n">data</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">reg</span> <span class="o">+</span>
				<span class="n">fault_index</span> <span class="o">*</span> <span class="n">PRIMARY_FAULT_REG_LEN</span> <span class="o">+</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">source_id</span> <span class="o">=</span> <span class="n">dma_frcd_source_id</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

		<span class="n">guest_addr</span> <span class="o">=</span> <span class="n">dmar_readq</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">reg</span> <span class="o">+</span>
				<span class="n">fault_index</span> <span class="o">*</span> <span class="n">PRIMARY_FAULT_REG_LEN</span><span class="p">);</span>
		<span class="n">guest_addr</span> <span class="o">=</span> <span class="n">dma_frcd_page_addr</span><span class="p">(</span><span class="n">guest_addr</span><span class="p">);</span>
		<span class="cm">/* clear the fault */</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">DMA_FRCD_F</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">reg</span> <span class="o">+</span>
			<span class="n">fault_index</span> <span class="o">*</span> <span class="n">PRIMARY_FAULT_REG_LEN</span> <span class="o">+</span> <span class="mi">12</span><span class="p">);</span>

		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>

		<span class="n">dmar_fault_do_one</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="n">fault_reason</span><span class="p">,</span>
				<span class="n">source_id</span><span class="p">,</span> <span class="n">guest_addr</span><span class="p">);</span>

		<span class="n">fault_index</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fault_index</span> <span class="o">&gt;=</span> <span class="n">cap_num_fault_regs</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">cap</span><span class="p">))</span>
			<span class="n">fault_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">clear_rest:</span>
	<span class="cm">/* clear all the other faults */</span>
	<span class="n">fault_status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FSTS_REG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">fault_status</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_FSTS_REG</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">dmar_set_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check if the fault interrupt is already initialized.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">create_irq</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;IOMMU: no free vectors</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">arch_setup_dmar_msi</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">destroy_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">dmar_fault</span><span class="p">,</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;IOMMU: can&#39;t request irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">enable_drhd_fault_handling</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable fault control interrupt.</span>
<span class="cm">	 */</span>
	<span class="n">for_each_drhd_unit</span><span class="p">(</span><span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_set_interrupt</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;DRHD %Lx: failed to enable fault, &quot;</span>
			       <span class="s">&quot; interrupt, ret %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Clear any previous faults.</span>
<span class="cm">		 */</span>
		<span class="n">dmar_fault</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Re-enable Queued Invalidation interface.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">dmar_reenable_qi</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_qis</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * First disable queued invalidation.</span>
<span class="cm">	 */</span>
	<span class="n">dmar_disable_qi</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Then enable queued invalidation again. Since there is no pending</span>
<span class="cm">	 * invalidation requests now, it&#39;s safe to re-enable queued</span>
<span class="cm">	 * invalidation.</span>
<span class="cm">	 */</span>
	<span class="n">__dmar_enable_qi</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Check interrupt remapping support in DMAR table description.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">dmar_ir_support</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="n">dmar</span><span class="p">;</span>
	<span class="n">dmar</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="p">)</span><span class="n">dmar_tbl</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dmar</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">dmar</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">IOMMU_INIT_POST</span><span class="p">(</span><span class="n">detect_intel_iommu</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
