INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arya2/SR_FF/SR_FF.srcs/sources_1/new/SR_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arya2/SR_FF/SR_FF.srcs/sim_1/new/SR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_tb
