/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Oct  7 09:58:43 2016
 *                 Full Compile MD5 Checksum  5cb26230737d0bcd479d552dccc3ad90
 *                     (minus title and desc)
 *                 MD5 Checksum               1900306b860a4790a41d2145717e7f67
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_SCPU_PM_H__
#define BCHP_SCPU_PM_H__

/***************************************************************************
 *SCPU_PM - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_SCPU_PM_CONFIG                      0x00312980 /* [RW][32] PERIPHERAL MODULE CONFIGURATION REGISTER */
#define BCHP_SCPU_PM_CLK_CTRL                    0x00312984 /* [RW][32] UPG Clock control register */
#define BCHP_SCPU_PM_RST_CTRL                    0x00312988 /* [RW][32] UPG reset control register */

/***************************************************************************
 *CONFIG - PERIPHERAL MODULE CONFIGURATION REGISTER
 ***************************************************************************/
/* SCPU_PM :: CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco0_MASK                 0xffff0000
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco0_SHIFT                16
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco0_DEFAULT              0x00000000

/* SCPU_PM :: CONFIG :: uart_clk_sel [15:15] */
#define BCHP_SCPU_PM_CONFIG_uart_clk_sel_MASK                      0x00008000
#define BCHP_SCPU_PM_CONFIG_uart_clk_sel_SHIFT                     15
#define BCHP_SCPU_PM_CONFIG_uart_clk_sel_DEFAULT                   0x00000000

/* SCPU_PM :: CONFIG :: uart_sw_reset [14:14] */
#define BCHP_SCPU_PM_CONFIG_uart_sw_reset_MASK                     0x00004000
#define BCHP_SCPU_PM_CONFIG_uart_sw_reset_SHIFT                    14
#define BCHP_SCPU_PM_CONFIG_uart_sw_reset_DEFAULT                  0x00000000

/* SCPU_PM :: CONFIG :: reserved_for_eco1 [13:00] */
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco1_MASK                 0x00003fff
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco1_SHIFT                0
#define BCHP_SCPU_PM_CONFIG_reserved_for_eco1_DEFAULT              0x00000000

/***************************************************************************
 *CLK_CTRL - UPG Clock control register
 ***************************************************************************/
/* SCPU_PM :: CLK_CTRL :: reserved0 [31:18] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved0_MASK                       0xfffc0000
#define BCHP_SCPU_PM_CLK_CTRL_reserved0_SHIFT                      18

/* SCPU_PM :: CLK_CTRL :: reserved_for_eco1 [17:17] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_MASK               0x00020000
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_SHIFT              17
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco1_DEFAULT            0x00000000

/* SCPU_PM :: CLK_CTRL :: timer [16:16] */
#define BCHP_SCPU_PM_CLK_CTRL_timer_MASK                           0x00010000
#define BCHP_SCPU_PM_CLK_CTRL_timer_SHIFT                          16
#define BCHP_SCPU_PM_CLK_CTRL_timer_DEFAULT                        0x00000001

/* SCPU_PM :: CLK_CTRL :: reserved_for_eco2 [15:00] */
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_MASK               0x0000ffff
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_SHIFT              0
#define BCHP_SCPU_PM_CLK_CTRL_reserved_for_eco2_DEFAULT            0x00000000

/***************************************************************************
 *RST_CTRL - UPG reset control register
 ***************************************************************************/
/* SCPU_PM :: RST_CTRL :: reserved0 [31:18] */
#define BCHP_SCPU_PM_RST_CTRL_reserved0_MASK                       0xfffc0000
#define BCHP_SCPU_PM_RST_CTRL_reserved0_SHIFT                      18

/* SCPU_PM :: RST_CTRL :: reserved_for_eco1 [17:17] */
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_MASK               0x00020000
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_SHIFT              17
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco1_DEFAULT            0x00000000

/* SCPU_PM :: RST_CTRL :: timer [16:16] */
#define BCHP_SCPU_PM_RST_CTRL_timer_MASK                           0x00010000
#define BCHP_SCPU_PM_RST_CTRL_timer_SHIFT                          16
#define BCHP_SCPU_PM_RST_CTRL_timer_DEFAULT                        0x00000000

/* SCPU_PM :: RST_CTRL :: reserved_for_eco2 [15:00] */
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_MASK               0x0000ffff
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_SHIFT              0
#define BCHP_SCPU_PM_RST_CTRL_reserved_for_eco2_DEFAULT            0x00000000

#endif /* #ifndef BCHP_SCPU_PM_H__ */

/* End of File */
