v 20091004 2
C 40000 40000 0 0 0 title-B.sym
C 53100 46900 1 180 0 coax.sym
{
T 52300 46800 5 10 1 1 180 0 1
refdes=M6
T 52700 46900 5 10 1 1 0 0 1
value=OUT1/OUT0
T 53100 46900 5 10 0 0 0 0 1
footprint=SMA_EDGE
}
C 46400 47300 1 270 0 resistor-1.sym
{
T 46800 47000 5 10 0 0 270 0 1
device=RESISTOR
T 46000 46800 5 10 1 1 0 0 1
refdes=R7
T 46000 47000 5 10 1 1 0 0 1
value=200
T 46400 47300 5 10 0 0 0 0 1
footprint=0402
}
N 46500 47500 46500 47300 4
{
T 46300 47600 5 10 1 1 0 0 1
netname=GND
}
N 46200 46200 47500 46200 4
N 46200 45700 46200 45500 4
N 46200 45500 47500 45500 4
N 46500 46200 46500 46400 4
C 47500 46000 1 0 0 capacitor-1.sym
{
T 47700 46700 5 8 0 0 0 0 1
device=CAPACITOR
T 48100 46300 5 8 1 1 0 0 1
refdes=C16
T 47700 46900 5 8 0 0 0 0 1
symversion=0.1
T 47500 46300 5 8 1 1 0 0 1
value=0.1uF
T 47500 46000 5 10 0 0 0 0 1
footprint=0402
}
C 47500 45300 1 0 0 capacitor-1.sym
{
T 47700 46000 5 8 0 0 0 0 1
device=CAPACITOR
T 48100 45600 5 8 1 1 0 0 1
refdes=C18
T 47700 46200 5 8 0 0 0 0 1
symversion=0.1
T 47500 45600 5 8 1 1 0 0 1
value=0.1uF
T 47500 45300 5 10 0 0 0 0 1
footprint=0402
}
N 47100 47500 47100 47300 4
{
T 46900 47600 5 10 1 1 0 0 1
netname=GND
}
C 47000 47300 1 270 0 resistor-1.sym
{
T 47300 46800 5 10 1 1 0 0 1
refdes=R8
T 47300 47000 5 10 1 1 0 0 1
value=200
T 47400 47000 5 10 0 0 270 0 1
device=RESISTOR
T 47000 47300 5 10 0 0 0 0 1
footprint=0402
}
N 47100 46400 47100 45500 4
N 46200 45900 46200 46200 4
N 49000 46500 49600 46500 4
N 49000 46500 49000 46200 4
N 49000 46200 48400 46200 4
N 49600 45200 49000 45200 4
N 49000 45200 49000 45500 4
N 49000 45500 48400 45500 4
C 49500 46300 1 270 0 resistor-1.sym
{
T 49100 45800 5 10 1 1 0 0 1
refdes=R10
T 49100 46000 5 10 1 1 0 0 1
value=200
T 49900 46000 5 10 0 0 270 0 1
device=RESISTOR
T 49500 46300 5 10 0 0 0 0 1
footprint=0402
}
N 49600 46300 49600 46700 4
N 49600 45000 49600 45400 4
N 49600 47900 49600 47600 4
{
T 49400 48000 5 10 1 1 0 0 1
netname=GND
}
C 49800 46700 1 90 0 capacitor-1.sym
{
T 49100 46900 5 8 0 0 90 0 1
device=CAPACITOR
T 49400 47400 5 8 1 1 180 0 1
refdes=C17
T 48900 46900 5 8 0 0 90 0 1
symversion=0.1
T 49400 47200 5 8 1 1 180 0 1
value=0.1uF
T 49800 46700 5 10 0 0 0 0 1
footprint=0402
}
N 49600 46500 52200 46500 4
C 50400 47800 1 270 0 resistor-1.sym
{
T 50100 47400 5 10 1 1 0 0 1
refdes=R9
T 50000 47200 5 10 1 1 0 0 1
value=127
T 50800 47500 5 10 0 0 270 0 1
device=RESISTOR
T 50400 47800 5 10 0 0 0 0 1
footprint=0402
}
C 51100 47800 1 270 0 resistor-1.sym
{
T 51400 47400 5 10 1 1 0 0 1
refdes=R11
T 51400 47200 5 10 1 1 0 0 1
value=83
T 51500 47500 5 10 0 0 270 0 1
device=RESISTOR
T 51100 47800 5 10 0 0 0 0 1
footprint=0402
}
N 51200 48000 51200 47800 4
{
T 51000 48100 5 10 1 1 0 0 1
netname=GND
}
N 50500 48000 50500 47800 4
{
T 50600 48200 5 10 1 1 180 0 1
netname=VS
}
N 51200 46900 51200 46500 4
N 51200 46500 50500 46500 4
N 50500 46900 50500 46500 4
B 50000 46900 1700 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
N 52600 45800 52600 46000 4
{
T 52800 45700 5 10 1 1 180 0 1
netname=GND
}
C 49400 45000 1 270 0 capacitor-1.sym
{
T 50100 44800 5 8 0 0 270 0 1
device=CAPACITOR
T 49100 44400 5 8 1 1 0 0 1
refdes=C19
T 50300 44800 5 8 0 0 270 0 1
symversion=0.1
T 49000 44600 5 8 1 1 0 0 1
value=0.1uF
T 49400 45000 5 10 0 0 0 0 1
footprint=0402
}
N 49600 43800 49600 44100 4
{
T 49800 43700 5 10 1 1 180 0 1
netname=GND
}
C 50600 43900 1 90 0 resistor-1.sym
{
T 50400 44600 5 10 1 1 180 0 1
refdes=R12
T 50400 44400 5 10 1 1 180 0 1
value=127
T 50200 44200 5 10 0 0 90 0 1
device=RESISTOR
T 50600 43900 5 10 0 0 0 0 1
footprint=0402
}
C 51300 43900 1 90 0 resistor-1.sym
{
T 51600 44600 5 10 1 1 180 0 1
refdes=R13
T 51600 44400 5 10 1 1 180 0 1
value=83
T 50900 44200 5 10 0 0 90 0 1
device=RESISTOR
T 51300 43900 5 10 0 0 0 0 1
footprint=0402
}
N 51200 43700 51200 43900 4
{
T 51400 43600 5 10 1 1 180 0 1
netname=GND
}
N 50500 43700 50500 43900 4
{
T 50400 43500 5 10 1 1 0 0 1
netname=VS
}
B 50000 43900 1700 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
N 52600 44100 52600 44300 4
{
T 52800 44000 5 10 1 1 180 0 1
netname=GND
}
N 52200 44800 51900 44800 4
C 53100 45200 1 180 0 coax.sym
{
T 52500 45200 5 10 1 1 0 0 1
value=OUT1B/OUT0B
T 52300 45100 5 10 1 1 180 0 1
refdes=M7
T 53100 45200 5 10 0 0 0 0 1
footprint=SMA_EDGE
}
N 51900 44800 51900 45200 4
N 51200 44800 51200 45200 4
N 50500 44800 50500 45200 4
N 49600 45200 51900 45200 4
N 44500 45900 46200 45900 4
{
T 45100 46000 5 10 1 1 0 0 1
netname=OUT10
}
N 44500 45700 46200 45700 4
{
T 45000 45500 5 10 1 1 0 0 1
netname=OUT10B
}
C 43700 46000 1 0 0 input-1.sym
{
T 43700 46300 5 10 0 0 0 0 1
device=INPUT
T 43100 46100 5 10 1 1 0 0 1
refdes=OUT10
}
N 44500 45900 44500 46100 4
C 43700 45400 1 0 0 input-1.sym
{
T 43700 45700 5 10 0 0 0 0 1
device=INPUT
T 42400 45500 5 10 1 1 0 0 1
refdes=OUT1B/OUT0B
}
N 44500 45700 44500 45500 4
T 50100 40700 9 10 1 0 0 0 2
PORT1 circuitry
 - subsheet of clock-divider.sch
T 50000 40400 9 10 1 0 0 0 1
clock-divider-port1.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 53900 40100 9 10 1 0 0 0 1
John Williams
