/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [34:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  reg [7:0] celloutsig_0_43z;
  reg [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_60z;
  wire [4:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_23z[19] ^ in_data[30];
  assign celloutsig_0_35z = celloutsig_0_23z[13] ^ celloutsig_0_2z;
  assign celloutsig_1_2z = celloutsig_1_0z[6] ^ celloutsig_1_0z[5];
  assign celloutsig_1_3z = in_data[130] ^ in_data[150];
  assign celloutsig_0_6z = celloutsig_0_2z ^ celloutsig_0_5z[0];
  assign celloutsig_1_8z = celloutsig_1_2z ^ celloutsig_1_7z[4];
  assign celloutsig_1_9z = celloutsig_1_8z ^ celloutsig_1_0z[0];
  assign celloutsig_1_19z = celloutsig_1_16z ^ celloutsig_1_18z[2];
  assign celloutsig_0_16z = celloutsig_0_4z ^ celloutsig_0_15z;
  assign celloutsig_0_19z = celloutsig_0_5z[1] ^ celloutsig_0_10z;
  assign celloutsig_0_62z = celloutsig_0_43z[4:0] % { 1'h1, celloutsig_0_28z[3:0] };
  assign celloutsig_1_7z = celloutsig_1_1z[4:0] % { 1'h1, celloutsig_1_1z[6:3] };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z } % { 1'h1, in_data[105:100] };
  assign celloutsig_1_18z = { celloutsig_1_0z[2:0], celloutsig_1_10z, celloutsig_1_2z } % { 1'h1, celloutsig_1_12z[14:12], celloutsig_1_10z };
  assign celloutsig_0_1z = celloutsig_0_0z[11:5] % { 1'h1, celloutsig_0_0z[6:1] };
  assign celloutsig_0_17z = { celloutsig_0_0z[6:5], celloutsig_0_1z } % { 1'h1, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_7z[3:1], celloutsig_0_7z[1], celloutsig_0_15z };
  assign celloutsig_0_21z = { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_14z } % { 1'h1, in_data[17:12], celloutsig_0_19z };
  assign celloutsig_0_24z = { celloutsig_0_21z[6:5], celloutsig_0_3z, celloutsig_0_15z } % { 1'h1, celloutsig_0_11z[1:0], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[183:175] % { 1'h1, in_data[139:132] };
  assign celloutsig_1_5z = { in_data[143], celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[7:6] };
  assign celloutsig_1_11z = celloutsig_1_1z[8:3] % { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_1z[6:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[15:8] };
  assign celloutsig_0_13z = in_data[33:17] % { 1'h1, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_20z = celloutsig_0_9z[4:1] % { 1'h1, celloutsig_0_9z[7:5] };
  assign celloutsig_0_23z = { celloutsig_0_8z[2:0], celloutsig_0_7z[3:1], celloutsig_0_7z[1], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_7z[3:1], celloutsig_0_7z[1], celloutsig_0_10z } % { 1'h1, celloutsig_0_0z[11:4], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_0z = ~ in_data[20:4];
  assign celloutsig_0_60z = ~ celloutsig_0_28z[6:1];
  assign celloutsig_0_5z = ~ celloutsig_0_0z[5:2];
  assign celloutsig_1_1z = ~ celloutsig_1_0z;
  assign celloutsig_1_12z = ~ { celloutsig_1_4z[11:6], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z = ~ { celloutsig_1_12z[5:4], celloutsig_1_9z };
  assign celloutsig_0_8z = ~ { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_11z = ~ { celloutsig_0_0z[13:12], celloutsig_0_10z };
  assign celloutsig_0_28z = ~ { celloutsig_0_17z[8:5], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_18z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_43z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_43z = { celloutsig_0_1z[5:0], celloutsig_0_35z, celloutsig_0_32z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_49z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_49z = { celloutsig_0_17z[6:5], celloutsig_0_4z, celloutsig_0_26z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z[13] & celloutsig_0_1z[1]) | (celloutsig_0_0z[15] & celloutsig_0_1z[6]));
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_2z) | (celloutsig_0_0z[11] & celloutsig_0_3z));
  assign celloutsig_0_63z = ~((celloutsig_0_16z & celloutsig_0_26z) | (celloutsig_0_49z[1] & celloutsig_0_60z[2]));
  assign celloutsig_1_10z = ~((celloutsig_1_8z & in_data[186]) | (celloutsig_1_3z & celloutsig_1_2z));
  assign celloutsig_1_16z = ~((celloutsig_1_11z[5] & celloutsig_1_4z[7]) | (celloutsig_1_14z[2] & celloutsig_1_2z));
  assign celloutsig_0_10z = ~((celloutsig_0_5z[2] & celloutsig_0_9z[0]) | (celloutsig_0_6z & celloutsig_0_8z[3]));
  assign celloutsig_0_14z = ~((celloutsig_0_11z[2] & celloutsig_0_6z) | (celloutsig_0_6z & celloutsig_0_1z[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_6z & celloutsig_0_10z) | (celloutsig_0_11z[2] & celloutsig_0_0z[11]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[2] & in_data[6]) | (celloutsig_0_0z[4] & celloutsig_0_0z[2]));
  assign celloutsig_0_18z = ~((celloutsig_0_16z & celloutsig_0_7z[2]) | (celloutsig_0_8z[0] & celloutsig_0_13z[3]));
  assign celloutsig_0_26z = ~((celloutsig_0_23z[19] & celloutsig_0_17z[1]) | (celloutsig_0_20z[3] & celloutsig_0_15z));
  assign { celloutsig_0_7z[1], celloutsig_0_7z[2], celloutsig_0_7z[3] } = ~ { celloutsig_0_6z, celloutsig_0_2z, in_data[27] };
  assign { celloutsig_1_4z[1], celloutsig_1_4z[10:2], celloutsig_1_4z[18:11] } = ~ { celloutsig_1_3z, celloutsig_1_0z, in_data[172:165] };
  assign celloutsig_0_7z[0] = celloutsig_0_7z[1];
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[132:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
