Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 22 12:26:26 2024
| Host         : DESKTOP-DO77H1P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.152        0.000                      0                 1113        0.177        0.000                      0                 1113        3.750        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.152        0.000                      0                 1082        0.177        0.000                      0                 1082        3.750        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.459        0.000                      0                   31        0.830        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 4.849ns (49.213%)  route 5.004ns (50.787%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  execute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.650    execute/plusOp_carry__4_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.764 r  execute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.764    execute/plusOp_carry__5_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.098 r  execute/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    15.098    instr/D[29]
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.524    14.947    instr/CLK
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[30]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X13Y93         FDCE (Setup_fdce_C_D)        0.062    15.250    instr/adress_reg[30]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 4.754ns (48.718%)  route 5.004ns (51.282%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  execute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.650    execute/plusOp_carry__4_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.764 r  execute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.764    execute/plusOp_carry__5_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.003 r  execute/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    15.003    instr/D[30]
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.524    14.947    instr/CLK
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[31]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X13Y93         FDCE (Setup_fdce_C_D)        0.062    15.250    instr/adress_reg[31]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -15.003    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 4.738ns (48.634%)  route 5.004ns (51.366%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  execute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.650    execute/plusOp_carry__4_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.764 r  execute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.764    execute/plusOp_carry__5_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.987 r  execute/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.987    instr/D[28]
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.524    14.947    instr/CLK
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[29]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X13Y93         FDCE (Setup_fdce_C_D)        0.062    15.250    instr/adress_reg[29]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 4.735ns (48.618%)  route 5.004ns (51.382%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  execute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.650    execute/plusOp_carry__4_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.984 r  execute/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    14.984    instr/D[25]
    SLICE_X13Y92         FDCE                                         r  instr/adress_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.523    14.946    instr/CLK
    SLICE_X13Y92         FDCE                                         r  instr/adress_reg[26]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y92         FDCE (Setup_fdce_C_D)        0.062    15.249    instr/adress_reg[26]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 4.714ns (48.507%)  route 5.004ns (51.493%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  execute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.650    execute/plusOp_carry__4_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.963 r  execute/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    14.963    instr/D[27]
    SLICE_X13Y92         FDCE                                         r  instr/adress_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.523    14.946    instr/CLK
    SLICE_X13Y92         FDCE                                         r  instr/adress_reg[28]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y92         FDCE (Setup_fdce_C_D)        0.062    15.249    instr/adress_reg[28]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.963    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 4.053ns (43.154%)  route 5.339ns (56.846%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.302 r  execute/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.335    14.637    instr/D[4]
    SLICE_X13Y85         FDCE                                         r  instr/adress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    instr/CLK
    SLICE_X13Y85         FDCE                                         r  instr/adress_reg[5]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y85         FDCE (Setup_fdce_C_D)       -0.236    14.947    instr/adress_reg[5]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 4.640ns (48.112%)  route 5.004ns (51.888%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  execute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.650    execute/plusOp_carry__4_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.889 r  execute/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    14.889    instr/D[26]
    SLICE_X13Y92         FDCE                                         r  instr/adress_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.523    14.946    instr/CLK
    SLICE_X13Y92         FDCE                                         r  instr/adress_reg[27]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y92         FDCE (Setup_fdce_C_D)        0.062    15.249    instr/adress_reg[27]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 4.624ns (48.026%)  route 5.004ns (51.974%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  execute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.650    execute/plusOp_carry__4_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.873 r  execute/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    14.873    instr/D[24]
    SLICE_X13Y92         FDCE                                         r  instr/adress_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.523    14.946    instr/CLK
    SLICE_X13Y92         FDCE                                         r  instr/adress_reg[25]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y92         FDCE (Setup_fdce_C_D)        0.062    15.249    instr/adress_reg[25]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.873    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 4.621ns (48.010%)  route 5.004ns (51.990%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.870 r  execute/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    14.870    instr/D[21]
    SLICE_X13Y91         FDCE                                         r  instr/adress_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.523    14.946    instr/CLK
    SLICE_X13Y91         FDCE                                         r  instr/adress_reg[22]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y91         FDCE (Setup_fdce_C_D)        0.062    15.249    instr/adress_reg[22]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 instr/adress_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 4.600ns (47.896%)  route 5.004ns (52.104%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.456     5.701 f  instr/adress_reg[6]/Q
                         net (fo=26, routed)          0.927     6.627    instr/CONV_INTEGER[4]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.751 r  instr/regArray_reg_r1_0_31_0_5_i_15/O
                         net (fo=133, routed)         1.074     7.825    decode/regArray_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y85         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.978 r  decode/regArray_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.677     8.655    instr/RD2[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.331     8.986 r  instr/ramArray_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.299     9.285    instr/execute/scndIn[4]
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.409 r  instr/ramArray_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     9.409    decode/plusOp_carry_i_8[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.941 r  decode/ramArray_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.941    decode/ramArray_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  decode/regArray_reg_r1_0_31_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.055    decode/regArray_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  decode/regArray_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.169    decode/regArray_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  decode/regArray_reg_r1_0_31_12_17_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.283    decode/regArray_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.397 r  decode/regArray_reg_r1_0_31_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.397    decode/regArray_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.511 r  decode/regArray_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.511    decode/regArray_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.824 r  decode/regArray_reg_r1_0_31_24_29_i_8/O[3]
                         net (fo=3, routed)           0.870    11.694    instr/data0[31]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.000 r  instr/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.162    12.162    instr/plusOp_carry_i_14_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    12.286 r  instr/plusOp_carry_i_10/O
                         net (fo=1, routed)           0.465    12.751    instr/plusOp_carry_i_10_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  instr/plusOp_carry_i_4/O
                         net (fo=31, routed)          0.531    13.406    instr/plusOp_carry_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.530 r  instr/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.530    execute/S[0]
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.080 r  execute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.080    execute/plusOp_carry_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  execute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.194    execute/plusOp_carry__0_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  execute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.308    execute/plusOp_carry__1_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  execute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.422    execute/plusOp_carry__2_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  execute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.536    execute/plusOp_carry__3_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.849 r  execute/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000    14.849    instr/D[23]
    SLICE_X13Y91         FDCE                                         r  instr/adress_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.523    14.946    instr/CLK
    SLICE_X13Y91         FDCE                                         r  instr/adress_reg[24]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y91         FDCE (Setup_fdce_C_D)        0.062    15.249    instr/adress_reg[24]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 monomimpulse/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monomimpulse/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.603     1.522    monomimpulse/CLK
    SLICE_X7Y93          FDRE                                         r  monomimpulse/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  monomimpulse/Q2_reg/Q
                         net (fo=2, routed)           0.121     1.784    monomimpulse/Q2
    SLICE_X7Y92          FDRE                                         r  monomimpulse/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    monomimpulse/CLK
    SLICE_X7Y92          FDRE                                         r  monomimpulse/Q3_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.070     1.607    monomimpulse/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 monoimpulse1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monoimpulse1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X5Y92          FDRE                                         r  monoimpulse1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  monoimpulse1/Q1_reg/Q
                         net (fo=1, routed)           0.153     1.815    monoimpulse1/Q1_reg_n_0
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.070     1.607    monoimpulse1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 afisare/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisare/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.566     1.485    afisare/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  afisare/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.735    afisare/cnt_reg_n_0_[11]
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  afisare/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    afisare/cnt_reg[8]_i_1_n_4
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.835     2.000    afisare/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[11]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.105     1.590    afisare/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 afisare/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisare/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.565     1.484    afisare/clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  afisare/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    afisare/cnt_reg_n_0_[7]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  afisare/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    afisare/cnt_reg[4]_i_1_n_4
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    afisare/clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[7]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.105     1.589    afisare/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 afisare/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisare/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.565     1.484    afisare/clk_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  afisare/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  afisare/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    afisare/cnt_reg_n_0_[3]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  afisare/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    afisare/cnt_reg[0]_i_1_n_4
    SLICE_X13Y77         FDRE                                         r  afisare/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.833     1.998    afisare/clk_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  afisare/cnt_reg[3]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.105     1.589    afisare/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 afisare/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisare/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.566     1.485    afisare/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  afisare/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.732    afisare/cnt_reg_n_0_[8]
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  afisare/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    afisare/cnt_reg[8]_i_1_n_7
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.835     2.000    afisare/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[8]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.105     1.590    afisare/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 afisare/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisare/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.567     1.486    afisare/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  afisare/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  afisare/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.733    afisare/cnt_reg_n_0_[12]
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  afisare/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    afisare/cnt_reg[12]_i_1_n_7
    SLICE_X13Y80         FDRE                                         r  afisare/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.836     2.001    afisare/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  afisare/cnt_reg[12]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.105     1.591    afisare/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 afisare/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisare/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.565     1.484    afisare/clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  afisare/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.731    afisare/cnt_reg_n_0_[4]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  afisare/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    afisare/cnt_reg[4]_i_1_n_7
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    afisare/clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[4]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.105     1.589    afisare/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 afisare/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisare/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.566     1.485    afisare/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  afisare/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.736    afisare/cnt_reg_n_0_[10]
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  afisare/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    afisare/cnt_reg[8]_i_1_n_5
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.835     2.000    afisare/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  afisare/cnt_reg[10]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.105     1.590    afisare/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 afisare/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisare/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.565     1.484    afisare/clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  afisare/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.735    afisare/cnt_reg_n_0_[6]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  afisare/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    afisare/cnt_reg[4]_i_1_n_5
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    afisare/clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  afisare/cnt_reg[6]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.105     1.589    afisare/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y77    afisare/cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y79    afisare/cnt_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y79    afisare/cnt_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y80    afisare/cnt_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y88    instr/adress_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y88    instr/adress_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y88    instr/adress_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y89    instr/adress_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y89    instr/adress_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    decode/regArray_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    decode/regArray_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    decode/regArray_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    decode/regArray_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    decode/regArray_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    decode/regArray_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    decode/regArray_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    decode/regArray_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    decode/regArray_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    decode/regArray_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y84    decode/regArray_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y84    decode/regArray_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y84    decode/regArray_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y84    decode/regArray_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y84    decode/regArray_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y84    decode/regArray_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y87    decode/regArray_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y87    decode/regArray_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y87    decode/regArray_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y87    decode/regArray_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.580ns (19.489%)  route 2.396ns (80.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.740     8.302    instr/AR[0]
    SLICE_X13Y85         FDCE                                         f  instr/adress_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    instr/CLK
    SLICE_X13Y85         FDCE                                         r  instr/adress_reg[5]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X13Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    instr/adress_reg[5]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.580ns (20.458%)  route 2.255ns (79.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.599     8.161    instr/AR[0]
    SLICE_X13Y86         FDCE                                         f  instr/adress_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    instr/CLK
    SLICE_X13Y86         FDCE                                         r  instr/adress_reg[1]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X13Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    instr/adress_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.580ns (20.458%)  route 2.255ns (79.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.599     8.161    instr/AR[0]
    SLICE_X13Y86         FDCE                                         f  instr/adress_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    instr/CLK
    SLICE_X13Y86         FDCE                                         r  instr/adress_reg[3]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X13Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    instr/adress_reg[3]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.580ns (21.606%)  route 2.104ns (78.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.448     8.010    instr/AR[0]
    SLICE_X13Y87         FDCE                                         f  instr/adress_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.520    14.943    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[6]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X13Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    instr/adress_reg[6]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.580ns (21.606%)  route 2.104ns (78.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.448     8.010    instr/AR[0]
    SLICE_X13Y87         FDCE                                         f  instr/adress_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.520    14.943    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[7]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X13Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    instr/adress_reg[7]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.580ns (21.606%)  route 2.104ns (78.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.448     8.010    instr/AR[0]
    SLICE_X13Y87         FDCE                                         f  instr/adress_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.520    14.943    instr/CLK
    SLICE_X13Y87         FDCE                                         r  instr/adress_reg[8]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X13Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    instr/adress_reg[8]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.580ns (23.734%)  route 1.864ns (76.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.208     7.769    instr/AR[0]
    SLICE_X15Y86         FDCE                                         f  instr/adress_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    instr/CLK
    SLICE_X15Y86         FDCE                                         r  instr/adress_reg[2]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X15Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    instr/adress_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.580ns (23.734%)  route 1.864ns (76.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.208     7.769    instr/AR[0]
    SLICE_X15Y86         FDCE                                         f  instr/adress_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    instr/CLK
    SLICE_X15Y86         FDCE                                         r  instr/adress_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X15Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    instr/adress_reg[4]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.580ns (24.215%)  route 1.815ns (75.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.159     7.721    instr/AR[0]
    SLICE_X13Y89         FDCE                                         f  instr/adress_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    instr/CLK
    SLICE_X13Y89         FDCE                                         r  instr/adress_reg[13]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X13Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.763    instr/adress_reg[13]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 monoimpulse1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.580ns (24.215%)  route 1.815ns (75.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.723     5.326    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  monoimpulse1/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.438    monoimpulse1/Q3
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.562 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          1.159     7.721    instr/AR[0]
    SLICE_X13Y89         FDCE                                         f  instr/adress_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    instr/CLK
    SLICE_X13Y89         FDCE                                         r  instr/adress_reg[14]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X13Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.763    instr/adress_reg[14]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.393     2.269    instr/AR[0]
    SLICE_X13Y91         FDCE                                         f  instr/adress_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.845     2.010    instr/CLK
    SLICE_X13Y91         FDCE                                         r  instr/adress_reg[21]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instr/adress_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.393     2.269    instr/AR[0]
    SLICE_X13Y91         FDCE                                         f  instr/adress_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.845     2.010    instr/CLK
    SLICE_X13Y91         FDCE                                         r  instr/adress_reg[22]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instr/adress_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.393     2.269    instr/AR[0]
    SLICE_X13Y91         FDCE                                         f  instr/adress_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.845     2.010    instr/CLK
    SLICE_X13Y91         FDCE                                         r  instr/adress_reg[23]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instr/adress_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.393     2.269    instr/AR[0]
    SLICE_X13Y91         FDCE                                         f  instr/adress_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.845     2.010    instr/CLK
    SLICE_X13Y91         FDCE                                         r  instr/adress_reg[24]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instr/adress_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.974%)  route 0.590ns (76.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.422     2.297    instr/AR[0]
    SLICE_X13Y93         FDCE                                         f  instr/adress_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.846     2.011    instr/CLK
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[29]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X13Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    instr/adress_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.974%)  route 0.590ns (76.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.422     2.297    instr/AR[0]
    SLICE_X13Y93         FDCE                                         f  instr/adress_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.846     2.011    instr/CLK
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[30]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X13Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    instr/adress_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.974%)  route 0.590ns (76.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.422     2.297    instr/AR[0]
    SLICE_X13Y93         FDCE                                         f  instr/adress_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.846     2.011    instr/CLK
    SLICE_X13Y93         FDCE                                         r  instr/adress_reg[31]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X13Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    instr/adress_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.242%)  route 0.614ns (76.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.446     2.322    instr/AR[0]
    SLICE_X13Y90         FDCE                                         f  instr/adress_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.845     2.010    instr/CLK
    SLICE_X13Y90         FDCE                                         r  instr/adress_reg[17]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X13Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instr/adress_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.242%)  route 0.614ns (76.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.446     2.322    instr/AR[0]
    SLICE_X13Y90         FDCE                                         f  instr/adress_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.845     2.010    instr/CLK
    SLICE_X13Y90         FDCE                                         r  instr/adress_reg[18]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X13Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instr/adress_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 monoimpulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr/adress_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.242%)  route 0.614ns (76.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    monoimpulse1/CLK
    SLICE_X7Y92          FDRE                                         r  monoimpulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  monoimpulse1/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.831    monoimpulse1/Q2
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  monoimpulse1/adress[31]_i_2/O
                         net (fo=31, routed)          0.446     2.322    instr/AR[0]
    SLICE_X13Y90         FDCE                                         f  instr/adress_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.845     2.010    instr/CLK
    SLICE_X13Y90         FDCE                                         r  instr/adress_reg[19]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X13Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instr/adress_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.883    





