INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bertr/digel/W10/W10.sim/sim_1/synth/timing/xsim/s1r1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-311] analyzing module lfsr_0
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module r1
INFO: [VRFC 10-311] analyzing module r2
INFO: [VRFC 10-311] analyzing module reg
INFO: [VRFC 10-311] analyzing module reg_1
INFO: [VRFC 10-311] analyzing module reg_2
INFO: [VRFC 10-311] analyzing module s1
INFO: [VRFC 10-311] analyzing module s1r1_board
INFO: [VRFC 10-311] analyzing module s2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bertr/digel/W10/W10.srcs/sources_1/imports/Downloads/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
