Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

No return from procedure observed 1 time.  Unmatched entries are ignored!
Unterminated calls:
  ..tick() : 1 invocation
End of report for procedures not returned from.  Unmatched entries are ignored!

===========================================================================
..tick():::ENTER
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARADDR
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARPROT
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARREADY
S_AXI_CTRL_AWADDR == M_AXI_WUSER
S_AXI_CTRL_AWADDR == M_AXI_BID
S_AXI_CTRL_AWADDR == M_AXI_BRESP
S_AXI_CTRL_AWADDR == M_AXI_BUSER
S_AXI_CTRL_AWADDR == M_AXI_RID
S_AXI_CTRL_AWADDR == M_AXI_RDATA
S_AXI_CTRL_AWADDR == M_AXI_RUSER
S_AXI_CTRL_AWADDR == M_AXI_AWID_wire
S_AXI_CTRL_AWADDR == M_AXI_AWCACHE_wire
S_AXI_CTRL_AWADDR == M_AXI_AWQOS_wire
S_AXI_CTRL_AWADDR == M_AXI_AWUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_WUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_BID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARCACHE_wire
S_AXI_CTRL_AWADDR == M_AXI_ARQOS_wire
S_AXI_CTRL_AWADDR == M_AXI_ARUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_RID_wire
S_AXI_CTRL_AWADDR == M_AXI_RDATA_wire
S_AXI_CTRL_AWADDR == M_AXI_RUSER_wire
S_AXI_CTRL_AWADDR == shadow_o_data
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_WDATA
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_AWPROT
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_AWADDR
S_AXI_CTRL_AWADDR == shadow_w_burst_len_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWADDR
S_AXI_CTRL_AWADDR == shadow_reg16_r_config
S_AXI_CTRL_AWADDR == shadow_reg17_r_config
S_AXI_CTRL_AWADDR == shadow_r_burst_len_wire
S_AXI_CTRL_AWADDR == shadow_w_num_trans_wire
S_AXI_CTRL_AWADDR == shadow_r_num_trans_wire
S_AXI_CTRL_AWADDR == shadow_w_base_addr_wire
S_AXI_CTRL_AWADDR == shadow_r_base_addr_wire
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_RRESP
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_RDATA
S_AXI_CTRL_AWADDR == shadow_M_AXI_RUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_RRESP
S_AXI_CTRL_AWADDR == shadow_M_AXI_RDATA
S_AXI_CTRL_AWADDR == shadow_M_AXI_RID
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARQOS
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARPROT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARCACHE
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARBURST
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARSIZE
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLEN
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARADDR
S_AXI_CTRL_AWADDR == shadow_internal_data
S_AXI_CTRL_AWADDR == shadow_reg0_config
S_AXI_CTRL_AWADDR == shadow_AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARQOS_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARPROT_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARCACHE_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARBURST_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARSIZE_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLEN_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARADDR_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARID_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWUSER_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_RUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RRESP_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RDATA_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARQOS_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARPROT_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARCACHE_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARBURST_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARSIZE_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLEN_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARADDR_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_BUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_BID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_WUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_WSTRB_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_WDATA_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWQOS_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWPROT_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWCACHE_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWBURST_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWSIZE_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLEN_wire
S_AXI_CTRL_AWADDR == shadow_reg36_w_config
S_AXI_CTRL_AWADDR == shadow_reg35_w_config
S_AXI_CTRL_AWADDR == shadow_reg34_w_config
S_AXI_CTRL_AWADDR == shadow_reg33_w_config
S_AXI_CTRL_AWADDR == shadow_reg32_w_config
S_AXI_CTRL_AWADDR == shadow_reg31_w_config
S_AXI_CTRL_AWADDR == shadow_reg30_w_config
S_AXI_CTRL_AWADDR == shadow_reg29_w_config
S_AXI_CTRL_AWADDR == shadow_reg28_w_config
S_AXI_CTRL_AWADDR == shadow_reg27_w_config
S_AXI_CTRL_AWADDR == shadow_reg26_w_config
S_AXI_CTRL_AWADDR == shadow_reg25_w_config
S_AXI_CTRL_AWADDR == shadow_reg24_w_config
S_AXI_CTRL_AWADDR == shadow_reg23_w_config
S_AXI_CTRL_AWADDR == shadow_reg22_w_config
S_AXI_CTRL_AWADDR == shadow_reg21_r_config
S_AXI_CTRL_AWADDR == shadow_reg20_r_config
S_AXI_CTRL_AWADDR == shadow_reg19_r_config
S_AXI_CTRL_AWADDR == shadow_reg18_r_config
S_AXI_CTRL_AWADDR == shadow_axi_awaddr
S_AXI_CTRL_AWADDR == shadow_axi_bresp
S_AXI_CTRL_AWADDR == shadow_axi_araddr
S_AXI_CTRL_AWADDR == shadow_axi_rdata
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_ARPROT
S_AXI_CTRL_AWADDR == shadow_reg14_r_config
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARID
S_AXI_CTRL_AWADDR == shadow_M_AXI_BUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_BRESP
S_AXI_CTRL_AWADDR == shadow_M_AXI_BID
S_AXI_CTRL_AWADDR == shadow_M_AXI_WUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_WSTRB
S_AXI_CTRL_AWADDR == shadow_reg06_r_config
S_AXI_CTRL_AWADDR == shadow_reg10_r_config
S_AXI_CTRL_AWADDR == shadow_reg09_r_config
S_AXI_CTRL_AWADDR == shadow_reg08_r_config
S_AXI_CTRL_AWADDR == shadow_w_displ_wire
S_AXI_CTRL_AWADDR == shadow_r_displ_wire
S_AXI_CTRL_AWADDR == shadow_AR_HIGH_ADDR
S_AXI_CTRL_AWADDR == shadow_reg13_r_config
S_AXI_CTRL_AWADDR == shadow_M_AXI_WDATA
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_BRESP
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWADDR == shadow_reg11_r_config
S_AXI_CTRL_AWADDR == shadow_reg07_r_config
S_AXI_CTRL_AWADDR == shadow_w_phase_wire
S_AXI_CTRL_AWADDR == shadow_r_phase_wire
S_AXI_CTRL_AWADDR == shadow_w_max_outs_wire
S_AXI_CTRL_AWADDR == shadow_r_max_outs_wire
S_AXI_CTRL_AWADDR == shadow_reg00_config
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWQOS
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWPROT
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWCACHE
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWBURST
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWSIZE
S_AXI_CTRL_AWADDR == shadow_reg15_r_config
S_AXI_CTRL_AWADDR == shadow_reg12_r_config
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLEN
S_AXI_CTRL_AWADDR == shadow_axi_rresp
S_AXI_CTRL_AWADDR == shadow_ACLK
S_AXI_CTRL_AWADDR == shadow_ARESETN
S_AXI_CTRL_AWADDR == shadow_INTR_LINE_R
S_AXI_CTRL_AWADDR == shadow_INTR_LINE_W
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_WREADY
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_BVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_BREADY
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_ARREADY
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_RVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_RREADY
S_AXI_CTRL_AWADDR == shadow_r_start_wire
S_AXI_CTRL_AWADDR == shadow_w_start_wire
S_AXI_CTRL_AWADDR == shadow_reset_wire
S_AXI_CTRL_AWADDR == shadow_data_val_wire
S_AXI_CTRL_AWADDR == shadow_w_done_wire
S_AXI_CTRL_AWADDR == shadow_r_done_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLOCK
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWREADY
S_AXI_CTRL_AWADDR == shadow_M_AXI_WLAST
S_AXI_CTRL_AWADDR == shadow_M_AXI_WVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_WREADY
S_AXI_CTRL_AWADDR == shadow_M_AXI_BVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_BREADY
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLOCK
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARREADY
S_AXI_CTRL_AWADDR == shadow_M_AXI_RLAST
S_AXI_CTRL_AWADDR == shadow_M_AXI_RVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_RREADY
S_AXI_CTRL_AWADDR == shadow_i_config
S_AXI_CTRL_AWADDR == shadow_axi_awready
S_AXI_CTRL_AWADDR == shadow_axi_wready
S_AXI_CTRL_AWADDR == shadow_axi_bvalid
S_AXI_CTRL_AWADDR == shadow_axi_arready
S_AXI_CTRL_AWADDR == shadow_axi_rvalid
S_AXI_CTRL_AWADDR == shadow_regXX_rden
S_AXI_CTRL_AWADDR == shadow_regXX_wren
S_AXI_CTRL_AWADDR == shadow_aw_en
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLOCK_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_WREADY_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_BREADY_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLOCK_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARVALID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARREADY_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RLAST_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RVALID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RREADY_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLOCK_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLOCK_INT
S_AXI_CTRL_AWADDR == shadow_AR_STATE
S_AXI_CTRL_AWADDR == shadow_R_STATE
S_AXI_CTRL_AWADDR == shadow_AR_ILLEGAL_REQ
S_AXI_CTRL_AWADDR == shadow_AR_CH_EN
S_AXI_CTRL_AWADDR == shadow_AR_CH_DIS
S_AXI_CTRL_AWADDR == shadow_AW_EN_RST
S_AXI_CTRL_AWADDR == shadow_AR_EN_RST
S_AXI_CTRL_AWADDR == shadow_AR_ADDR_VALID_FLAG
S_AXI_CTRL_AWREADY == S_AXI_CTRL_WREADY
S_AXI_CTRL_BRESP == S_AXI_CTRL_RDATA
S_AXI_CTRL_BRESP == S_AXI_CTRL_RRESP
S_AXI_CTRL_BRESP == S_AXI_CTRL_RVALID
S_AXI_CTRL_BRESP == M_AXI_AWID
S_AXI_CTRL_BRESP == M_AXI_AWCACHE
S_AXI_CTRL_BRESP == M_AXI_AWQOS
S_AXI_CTRL_BRESP == M_AXI_AWUSER
S_AXI_CTRL_BRESP == M_AXI_WDATA
S_AXI_CTRL_BRESP == M_AXI_ARID
S_AXI_CTRL_BRESP == M_AXI_ARCACHE
S_AXI_CTRL_BRESP == M_AXI_ARQOS
S_AXI_CTRL_BRESP == M_AXI_ARUSER
S_AXI_CTRL_BRESP == M_AXI_WDATA_wire
S_AXI_CTRL_BREADY == S_AXI_CTRL_RREADY
S_AXI_CTRL_BREADY == M_AXI_AWREADY
S_AXI_CTRL_BREADY == M_AXI_WREADY
S_AXI_CTRL_BREADY == M_AXI_ARREADY
S_AXI_CTRL_BREADY == M_AXI_WREADY_wire
S_AXI_CTRL_BREADY == M_AXI_BREADY_wire
S_AXI_CTRL_BREADY == shadow_M_AXI_AWADDR_wire
S_AXI_CTRL_BREADY == shadow_AW_HIGH_ADDR
M_AXI_AWSIZE_wire == M_AXI_ARSIZE_wire
M_AXI_AWBURST_wire == M_AXI_ARBURST_wire
M_AXI_AWLOCK_wire == M_AXI_ARLOCK_wire
M_AXI_AWPROT_wire == M_AXI_ARPROT_wire
shadow_AW_ADDR_VALID == shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_AWQOS_INT == shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWID_INT == shadow_reg03_r_anomaly
shadow_reg04_w_anomaly == shadow_AW_ILLEGAL_REQ
shadow_reg04_w_anomaly == shadow_AW_CH_EN
shadow_W_DATA_TO_SERVE == shadow_W_B_TO_SERVE
S_AXI_CTRL_AWADDR == 0
S_AXI_CTRL_AWPROT >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA one of { 0, 1 }
S_AXI_CTRL_WSTRB >= 0
S_AXI_CTRL_WVALID one of { 0, 14, 15 }
S_AXI_CTRL_BRESP one of { -1, 0 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
S_AXI_CTRL_BREADY == 1
M_AXI_AWADDR one of { -1, 0, 1 }
M_AXI_AWLEN >= -1
M_AXI_AWSIZE one of { -1, 0, 16 }
M_AXI_AWBURST one of { -1, 0, 4 }
M_AXI_AWLOCK one of { -1, 0, 2 }
M_AXI_AWPROT one of { -1, 0, 6 }
M_AXI_AWVALID one of { -1, 0, 1 }
M_AXI_WVALID one of { 0, 1 }
M_AXI_BVALID one of { 0, 1 }
M_AXI_BREADY one of { 0, 1 }
M_AXI_ARADDR one of { -1, 0, 1 }
M_AXI_ARLEN >= -1
M_AXI_ARSIZE one of { -1, 0, 16 }
M_AXI_ARBURST one of { -1, 0, 4 }
M_AXI_ARLOCK one of { -1, 0, 2 }
M_AXI_ARPROT one of { -1, 0, 6 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RRESP >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
M_AXI_AWADDR_wire one of { -1, 0, 1 }
M_AXI_AWLEN_wire >= -1
M_AXI_AWSIZE_wire one of { 0, 16 }
M_AXI_AWBURST_wire == 4
M_AXI_AWLOCK_wire == 2
M_AXI_AWPROT_wire == 6
M_AXI_AWVALID_wire one of { -1, 0, 1 }
M_AXI_AWREADY_wire one of { -1, 0, 1 }
M_AXI_WSTRB_wire != 0
M_AXI_WLAST_wire one of { -1, 14, 15 }
M_AXI_WLAST_wire != 0
M_AXI_WVALID_wire one of { 0, 1 }
M_AXI_BRESP_wire one of { 0, 1 }
M_AXI_BUSER_wire one of { 0, 2 }
M_AXI_BVALID_wire one of { 0, 1 }
M_AXI_ARADDR_wire one of { -1, 0, 1 }
M_AXI_ARLEN_wire >= -1
M_AXI_ARVALID_wire one of { -1, 0, 1 }
M_AXI_ARREADY_wire one of { -1, 0, 1 }
M_AXI_RVALID_wire one of { -1, 0, 1 }
M_AXI_RREADY_wire one of { -1, 1 }
M_AXI_RREADY_wire != 0
shadow_AW_ADDR_VALID one of { 0, 1 }
shadow_AR_ILL_TRANS_SRV_PTR one of { 0, 65534 }
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 1 }
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= 0
shadow_AW_ILL_TRANS_FIL_PTR >= 0
shadow_M_AXI_ARUSER_INT >= 0
shadow_M_AXI_AWQOS_INT one of { 0, 1 }
shadow_M_AXI_AWPROT_INT one of { 0, 15 }
shadow_M_AXI_AWCACHE_INT one of { 0, 7 }
shadow_M_AXI_AWBURST_INT one of { 0, 6, 14 }
shadow_M_AXI_AWLEN_INT >= 0
shadow_M_AXI_AWADDR_INT one of { 0, 17, 255 }
shadow_M_AXI_AWID_INT one of { 0, 4294967294L }
shadow_M_AXI_AWID_wire == 4294967294L
shadow_reg_data_out one of { 0, 1 }
shadow_reg37_w_config one of { 0, 4294967294L }
shadow_reg05_w_anomaly one of { 0, 1 }
shadow_S_AXI_CTRL_ARADDR one of { 0, 25165840, 4290773502L }
shadow_reg04_w_anomaly one of { 0, 1 }
shadow_AR_ADDR_VALID == 65534
shadow_reg02_r_anomaly one of { 0, 1 }
shadow_reg01_config one of { 0, 4294967294L }
shadow_M_AXI_AWVALID_wire one of { 0, 1 }
shadow_M_AXI_AWREADY_wire one of { 0, 1 }
shadow_M_AXI_WLAST_wire one of { 0, 1 }
shadow_M_AXI_WVALID_wire one of { 0, 1 }
shadow_M_AXI_BVALID_wire one of { 0, 1 }
shadow_AW_STATE one of { 0, 1 }
shadow_B_STATE one of { 0, 1 }
shadow_W_DATA_TO_SERVE one of { 0, 1 }
shadow_W_CH_EN one of { 0, 1 }
shadow_AW_CH_DIS one of { 0, 1 }
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWPROT
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWADDR <= M_AXI_WVALID
S_AXI_CTRL_AWADDR <= M_AXI_BVALID
S_AXI_CTRL_AWADDR <= M_AXI_BREADY
S_AXI_CTRL_AWADDR <= M_AXI_RRESP
S_AXI_CTRL_AWADDR <= M_AXI_RLAST
S_AXI_CTRL_AWADDR <= M_AXI_RVALID
S_AXI_CTRL_AWADDR <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWADDR != M_AXI_WSTRB_wire
S_AXI_CTRL_AWADDR != M_AXI_WLAST_wire
S_AXI_CTRL_AWADDR <= M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR <= M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR <= M_AXI_BUSER_wire
S_AXI_CTRL_AWADDR <= M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR != M_AXI_RREADY_wire
S_AXI_CTRL_AWADDR <= shadow_AW_ADDR_VALID
S_AXI_CTRL_AWADDR <= shadow_AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_AWADDR <= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_AWADDR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_AWADDR <= shadow_AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWADDR <= shadow_M_AXI_ARUSER_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWQOS_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWPROT_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWCACHE_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWBURST_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWLEN_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWADDR_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWID_INT
S_AXI_CTRL_AWADDR <= shadow_reg_data_out
S_AXI_CTRL_AWADDR <= shadow_reg37_w_config
S_AXI_CTRL_AWADDR <= shadow_reg05_w_anomaly
S_AXI_CTRL_AWADDR <= shadow_S_AXI_CTRL_ARADDR
S_AXI_CTRL_AWADDR <= shadow_reg04_w_anomaly
S_AXI_CTRL_AWADDR <= shadow_reg02_r_anomaly
S_AXI_CTRL_AWADDR <= shadow_reg01_config
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWVALID_wire
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWREADY_wire
S_AXI_CTRL_AWADDR <= shadow_M_AXI_WLAST_wire
S_AXI_CTRL_AWADDR <= shadow_M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR <= shadow_M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR <= shadow_AW_STATE
S_AXI_CTRL_AWADDR <= shadow_B_STATE
S_AXI_CTRL_AWADDR <= shadow_W_DATA_TO_SERVE
S_AXI_CTRL_AWADDR <= shadow_W_CH_EN
S_AXI_CTRL_AWADDR <= shadow_AW_CH_DIS
S_AXI_CTRL_AWPROT >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWPROT != S_AXI_CTRL_BREADY
S_AXI_CTRL_AWPROT != M_AXI_BREADY
S_AXI_CTRL_AWPROT != M_AXI_AWBURST_wire
S_AXI_CTRL_AWPROT % M_AXI_AWBURST_wire == 0
S_AXI_CTRL_AWPROT != M_AXI_AWLOCK_wire
S_AXI_CTRL_AWPROT % M_AXI_AWLOCK_wire == 0
S_AXI_CTRL_AWPROT != M_AXI_AWPROT_wire
S_AXI_CTRL_AWPROT != M_AXI_WSTRB_wire
S_AXI_CTRL_AWPROT != M_AXI_WLAST_wire
S_AXI_CTRL_AWPROT >= M_AXI_BRESP_wire
S_AXI_CTRL_AWPROT >= M_AXI_BUSER_wire
S_AXI_CTRL_AWPROT != M_AXI_RREADY_wire
S_AXI_CTRL_AWPROT % M_AXI_RREADY_wire == 0
S_AXI_CTRL_AWPROT < shadow_M_AXI_AWID_wire
S_AXI_CTRL_AWPROT < shadow_AR_ADDR_VALID
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWVALID <= S_AXI_CTRL_BREADY
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWVALID < M_AXI_AWBURST_wire
S_AXI_CTRL_AWVALID < M_AXI_AWLOCK_wire
S_AXI_CTRL_AWVALID < M_AXI_AWPROT_wire
S_AXI_CTRL_AWVALID % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_AWVALID != M_AXI_WLAST_wire
S_AXI_CTRL_AWVALID < shadow_M_AXI_AWID_wire
S_AXI_CTRL_AWVALID < shadow_AR_ADDR_VALID
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_BREADY
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWREADY < M_AXI_AWBURST_wire
S_AXI_CTRL_AWREADY < M_AXI_AWLOCK_wire
S_AXI_CTRL_AWREADY < M_AXI_AWPROT_wire
S_AXI_CTRL_AWREADY % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_AWREADY != M_AXI_WLAST_wire
S_AXI_CTRL_AWREADY < shadow_M_AXI_AWID_wire
S_AXI_CTRL_AWREADY < shadow_AR_ADDR_VALID
S_AXI_CTRL_WDATA <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_WDATA <= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WDATA <= S_AXI_CTRL_BREADY
S_AXI_CTRL_WDATA <= M_AXI_BREADY
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA < M_AXI_AWBURST_wire
S_AXI_CTRL_WDATA < M_AXI_AWLOCK_wire
S_AXI_CTRL_WDATA < M_AXI_AWPROT_wire
S_AXI_CTRL_WDATA != M_AXI_WLAST_wire
S_AXI_CTRL_WDATA < shadow_M_AXI_AWID_wire
S_AXI_CTRL_WDATA < shadow_AR_ADDR_VALID
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB != S_AXI_CTRL_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR
S_AXI_CTRL_WSTRB >= M_AXI_AWLOCK
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB >= M_AXI_BVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARADDR
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARLOCK
S_AXI_CTRL_WSTRB >= M_AXI_ARPROT
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RRESP
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR_wire
S_AXI_CTRL_WSTRB != M_AXI_AWBURST_wire
S_AXI_CTRL_WSTRB != M_AXI_AWLOCK_wire
S_AXI_CTRL_WSTRB != M_AXI_AWPROT_wire
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_AWREADY_wire
S_AXI_CTRL_WSTRB != M_AXI_WLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_WVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_BRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_BUSER_wire
S_AXI_CTRL_WSTRB >= M_AXI_BVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARADDR_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_ARREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_RRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_RLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_RVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_RREADY_wire
S_AXI_CTRL_WSTRB % M_AXI_RREADY_wire == 0
S_AXI_CTRL_WSTRB >= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB != shadow_M_AXI_AWID_wire
S_AXI_CTRL_WSTRB != shadow_AR_ADDR_VALID
S_AXI_CTRL_WVALID >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WVALID >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WVALID != S_AXI_CTRL_BREADY
S_AXI_CTRL_WVALID >= M_AXI_AWADDR
S_AXI_CTRL_WVALID >= M_AXI_AWBURST
S_AXI_CTRL_WVALID >= M_AXI_AWLOCK
S_AXI_CTRL_WVALID >= M_AXI_AWPROT
S_AXI_CTRL_WVALID >= M_AXI_AWVALID
S_AXI_CTRL_WVALID >= M_AXI_WVALID
S_AXI_CTRL_WVALID >= M_AXI_BVALID
S_AXI_CTRL_WVALID != M_AXI_BREADY
S_AXI_CTRL_WVALID >= M_AXI_ARADDR
S_AXI_CTRL_WVALID >= M_AXI_ARBURST
S_AXI_CTRL_WVALID >= M_AXI_ARLOCK
S_AXI_CTRL_WVALID >= M_AXI_ARPROT
S_AXI_CTRL_WVALID >= M_AXI_ARVALID
S_AXI_CTRL_WVALID >= M_AXI_RRESP
S_AXI_CTRL_WVALID >= M_AXI_RLAST
S_AXI_CTRL_WVALID >= M_AXI_RVALID
S_AXI_CTRL_WVALID != M_AXI_RREADY
S_AXI_CTRL_WVALID >= M_AXI_AWADDR_wire
S_AXI_CTRL_WVALID != M_AXI_AWBURST_wire
S_AXI_CTRL_WVALID != M_AXI_AWLOCK_wire
S_AXI_CTRL_WVALID != M_AXI_AWPROT_wire
S_AXI_CTRL_WVALID >= M_AXI_AWVALID_wire
S_AXI_CTRL_WVALID != M_AXI_AWREADY_wire
S_AXI_CTRL_WVALID != M_AXI_WSTRB_wire
S_AXI_CTRL_WVALID >= M_AXI_WVALID_wire
S_AXI_CTRL_WVALID >= M_AXI_BRESP_wire
S_AXI_CTRL_WVALID >= M_AXI_BUSER_wire
S_AXI_CTRL_WVALID >= M_AXI_BVALID_wire
S_AXI_CTRL_WVALID >= M_AXI_ARADDR_wire
S_AXI_CTRL_WVALID >= M_AXI_ARVALID_wire
S_AXI_CTRL_WVALID != M_AXI_ARREADY_wire
S_AXI_CTRL_WVALID >= M_AXI_RRESP_wire
S_AXI_CTRL_WVALID >= M_AXI_RLAST_wire
S_AXI_CTRL_WVALID >= M_AXI_RVALID_wire
S_AXI_CTRL_WVALID != M_AXI_RREADY_wire
S_AXI_CTRL_WVALID % M_AXI_RREADY_wire == 0
S_AXI_CTRL_WVALID >= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WVALID < shadow_M_AXI_AWID_wire
S_AXI_CTRL_WVALID < shadow_AR_ADDR_VALID
S_AXI_CTRL_BRESP <= S_AXI_CTRL_BVALID
S_AXI_CTRL_BRESP < S_AXI_CTRL_BREADY
S_AXI_CTRL_BRESP <= M_AXI_AWADDR
S_AXI_CTRL_BRESP <= M_AXI_AWLEN
S_AXI_CTRL_BRESP <= M_AXI_AWSIZE
S_AXI_CTRL_BRESP <= M_AXI_AWBURST
S_AXI_CTRL_BRESP <= M_AXI_AWLOCK
S_AXI_CTRL_BRESP <= M_AXI_AWPROT
S_AXI_CTRL_BRESP <= M_AXI_AWVALID
S_AXI_CTRL_BRESP <= M_AXI_WSTRB
S_AXI_CTRL_BRESP <= M_AXI_WLAST
S_AXI_CTRL_BRESP <= M_AXI_WVALID
S_AXI_CTRL_BRESP <= M_AXI_BVALID
S_AXI_CTRL_BRESP <= M_AXI_BREADY
S_AXI_CTRL_BRESP <= M_AXI_ARADDR
S_AXI_CTRL_BRESP <= M_AXI_ARLEN
S_AXI_CTRL_BRESP <= M_AXI_ARSIZE
S_AXI_CTRL_BRESP <= M_AXI_ARBURST
S_AXI_CTRL_BRESP <= M_AXI_ARLOCK
S_AXI_CTRL_BRESP <= M_AXI_ARPROT
S_AXI_CTRL_BRESP <= M_AXI_ARVALID
S_AXI_CTRL_BRESP <= M_AXI_RRESP
S_AXI_CTRL_BRESP <= M_AXI_RLAST
S_AXI_CTRL_BRESP <= M_AXI_RVALID
S_AXI_CTRL_BRESP <= M_AXI_RREADY
S_AXI_CTRL_BRESP <= M_AXI_AWADDR_wire
S_AXI_CTRL_BRESP <= M_AXI_AWLEN_wire
S_AXI_CTRL_BRESP <= M_AXI_AWSIZE_wire
S_AXI_CTRL_BRESP < M_AXI_AWBURST_wire
S_AXI_CTRL_BRESP < M_AXI_AWLOCK_wire
S_AXI_CTRL_BRESP < M_AXI_AWPROT_wire
S_AXI_CTRL_BRESP <= M_AXI_AWVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_AWREADY_wire
S_AXI_CTRL_BRESP % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_BRESP <= M_AXI_WSTRB_wire
S_AXI_CTRL_BRESP % M_AXI_WLAST_wire == 0
S_AXI_CTRL_BRESP <= M_AXI_WLAST_wire
S_AXI_CTRL_BRESP <= M_AXI_WVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_BRESP_wire
S_AXI_CTRL_BRESP <= M_AXI_BUSER_wire
S_AXI_CTRL_BRESP <= M_AXI_BVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_ARADDR_wire
S_AXI_CTRL_BRESP <= M_AXI_ARLEN_wire
S_AXI_CTRL_BRESP <= M_AXI_ARVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_ARREADY_wire
S_AXI_CTRL_BRESP <= M_AXI_RRESP_wire
S_AXI_CTRL_BRESP <= M_AXI_RLAST_wire
S_AXI_CTRL_BRESP <= M_AXI_RVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_RREADY_wire
S_AXI_CTRL_BRESP <= shadow_AW_ADDR_VALID
S_AXI_CTRL_BRESP <= shadow_AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BRESP <= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BRESP <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_BRESP <= shadow_AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_BRESP <= shadow_M_AXI_ARUSER_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWQOS_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWPROT_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWCACHE_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWBURST_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWLEN_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWADDR_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWID_INT
S_AXI_CTRL_BRESP < shadow_M_AXI_AWID_wire
S_AXI_CTRL_BRESP <= shadow_reg_data_out
S_AXI_CTRL_BRESP <= shadow_reg37_w_config
S_AXI_CTRL_BRESP <= shadow_reg05_w_anomaly
S_AXI_CTRL_BRESP <= shadow_S_AXI_CTRL_ARADDR
S_AXI_CTRL_BRESP <= shadow_reg04_w_anomaly
S_AXI_CTRL_BRESP < shadow_AR_ADDR_VALID
S_AXI_CTRL_BRESP <= shadow_reg02_r_anomaly
S_AXI_CTRL_BRESP <= shadow_reg01_config
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWVALID_wire
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWREADY_wire
S_AXI_CTRL_BRESP <= shadow_M_AXI_WLAST_wire
S_AXI_CTRL_BRESP <= shadow_M_AXI_WVALID_wire
S_AXI_CTRL_BRESP <= shadow_M_AXI_BVALID_wire
S_AXI_CTRL_BRESP <= shadow_AW_STATE
S_AXI_CTRL_BRESP <= shadow_B_STATE
S_AXI_CTRL_BRESP <= shadow_W_DATA_TO_SERVE
S_AXI_CTRL_BRESP <= shadow_W_CH_EN
S_AXI_CTRL_BRESP <= shadow_AW_CH_DIS
S_AXI_CTRL_BVALID <= S_AXI_CTRL_BREADY
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= M_AXI_AWSIZE_wire
S_AXI_CTRL_BVALID < M_AXI_AWBURST_wire
S_AXI_CTRL_BVALID < M_AXI_AWLOCK_wire
S_AXI_CTRL_BVALID < M_AXI_AWPROT_wire
S_AXI_CTRL_BVALID % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_WSTRB_wire
S_AXI_CTRL_BVALID <= M_AXI_WLAST_wire
S_AXI_CTRL_BVALID % M_AXI_RREADY_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_RREADY_wire
S_AXI_CTRL_BVALID < shadow_M_AXI_AWID_wire
S_AXI_CTRL_BVALID < shadow_AR_ADDR_VALID
S_AXI_CTRL_BREADY >= M_AXI_AWADDR
S_AXI_CTRL_BREADY != M_AXI_AWLEN
S_AXI_CTRL_BREADY != M_AXI_AWSIZE
S_AXI_CTRL_BREADY != M_AXI_AWBURST
S_AXI_CTRL_BREADY != M_AXI_AWLOCK
S_AXI_CTRL_BREADY != M_AXI_AWPROT
S_AXI_CTRL_BREADY >= M_AXI_AWVALID
S_AXI_CTRL_BREADY != M_AXI_WLAST
S_AXI_CTRL_BREADY >= M_AXI_WVALID
S_AXI_CTRL_BREADY >= M_AXI_BVALID
S_AXI_CTRL_BREADY >= M_AXI_BREADY
S_AXI_CTRL_BREADY >= M_AXI_ARADDR
S_AXI_CTRL_BREADY != M_AXI_ARLEN
S_AXI_CTRL_BREADY != M_AXI_ARSIZE
S_AXI_CTRL_BREADY != M_AXI_ARBURST
S_AXI_CTRL_BREADY != M_AXI_ARLOCK
S_AXI_CTRL_BREADY != M_AXI_ARPROT
S_AXI_CTRL_BREADY >= M_AXI_ARVALID
S_AXI_CTRL_BREADY != M_AXI_RRESP
S_AXI_CTRL_BREADY >= M_AXI_RLAST
S_AXI_CTRL_BREADY >= M_AXI_RVALID
S_AXI_CTRL_BREADY >= M_AXI_RREADY
S_AXI_CTRL_BREADY >= M_AXI_AWADDR_wire
S_AXI_CTRL_BREADY != M_AXI_AWLEN_wire
S_AXI_CTRL_BREADY != M_AXI_AWSIZE_wire
S_AXI_CTRL_BREADY >= M_AXI_AWVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_AWREADY_wire
S_AXI_CTRL_BREADY != M_AXI_WLAST_wire
S_AXI_CTRL_BREADY >= M_AXI_WVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_BRESP_wire
S_AXI_CTRL_BREADY != M_AXI_BUSER_wire
S_AXI_CTRL_BREADY >= M_AXI_BVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_ARADDR_wire
S_AXI_CTRL_BREADY != M_AXI_ARLEN_wire
S_AXI_CTRL_BREADY >= M_AXI_ARVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_ARREADY_wire
S_AXI_CTRL_BREADY >= M_AXI_RVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_RREADY_wire
S_AXI_CTRL_BREADY >= shadow_AW_ADDR_VALID
S_AXI_CTRL_BREADY != shadow_AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BREADY >= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BREADY != shadow_M_AXI_ARUSER_INT
S_AXI_CTRL_BREADY >= shadow_M_AXI_AWQOS_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWPROT_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWCACHE_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWBURST_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWLEN_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWADDR_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWID_INT
S_AXI_CTRL_BREADY >= shadow_reg_data_out
S_AXI_CTRL_BREADY != shadow_reg37_w_config
S_AXI_CTRL_BREADY >= shadow_reg05_w_anomaly
S_AXI_CTRL_BREADY != shadow_S_AXI_CTRL_ARADDR
S_AXI_CTRL_BREADY >= shadow_reg04_w_anomaly
S_AXI_CTRL_BREADY >= shadow_reg02_r_anomaly
S_AXI_CTRL_BREADY != shadow_reg01_config
S_AXI_CTRL_BREADY >= shadow_M_AXI_AWVALID_wire
S_AXI_CTRL_BREADY >= shadow_M_AXI_AWREADY_wire
S_AXI_CTRL_BREADY >= shadow_M_AXI_WLAST_wire
S_AXI_CTRL_BREADY >= shadow_M_AXI_WVALID_wire
S_AXI_CTRL_BREADY >= shadow_M_AXI_BVALID_wire
S_AXI_CTRL_BREADY >= shadow_AW_STATE
S_AXI_CTRL_BREADY >= shadow_B_STATE
S_AXI_CTRL_BREADY >= shadow_W_DATA_TO_SERVE
S_AXI_CTRL_BREADY >= shadow_W_CH_EN
S_AXI_CTRL_BREADY >= shadow_AW_CH_DIS
M_AXI_AWADDR <= M_AXI_AWLEN
M_AXI_AWADDR <= M_AXI_AWSIZE
M_AXI_AWADDR <= M_AXI_AWBURST
M_AXI_AWADDR <= M_AXI_AWLOCK
M_AXI_AWADDR <= M_AXI_AWPROT
M_AXI_AWADDR <= M_AXI_BREADY
M_AXI_AWADDR <= M_AXI_RREADY
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR <= M_AXI_AWLEN_wire
M_AXI_AWADDR <= M_AXI_AWSIZE_wire
M_AXI_AWADDR < M_AXI_AWBURST_wire
M_AXI_AWADDR < M_AXI_AWLOCK_wire
M_AXI_AWADDR < M_AXI_AWPROT_wire
M_AXI_AWADDR <= M_AXI_WSTRB_wire
M_AXI_AWADDR <= M_AXI_WLAST_wire
M_AXI_AWADDR <= M_AXI_ARLEN_wire
M_AXI_AWADDR % M_AXI_RREADY_wire == 0
M_AXI_AWADDR <= M_AXI_RREADY_wire
M_AXI_AWADDR <= shadow_AW_ADDR_VALID
M_AXI_AWADDR <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWADDR <= shadow_M_AXI_AWBURST_INT
M_AXI_AWADDR <= shadow_M_AXI_AWLEN_INT
M_AXI_AWADDR <= shadow_M_AXI_AWADDR_INT
M_AXI_AWADDR <= shadow_M_AXI_AWID_INT
M_AXI_AWADDR < shadow_M_AXI_AWID_wire
M_AXI_AWADDR <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWADDR <= shadow_reg04_w_anomaly
M_AXI_AWADDR < shadow_AR_ADDR_VALID
M_AXI_AWADDR <= shadow_W_CH_EN
M_AXI_AWLEN >= M_AXI_AWSIZE
M_AXI_AWLEN >= M_AXI_AWBURST
M_AXI_AWLEN >= M_AXI_AWLOCK
M_AXI_AWLEN >= M_AXI_AWPROT
M_AXI_AWLEN >= M_AXI_AWVALID
M_AXI_AWLEN >= M_AXI_WSTRB
M_AXI_AWLEN >= M_AXI_WLAST
M_AXI_AWLEN <= M_AXI_AWLEN_wire
M_AXI_AWLEN != M_AXI_AWBURST_wire
M_AXI_AWLEN != M_AXI_AWLOCK_wire
M_AXI_AWLEN != M_AXI_AWPROT_wire
M_AXI_AWLEN % M_AXI_RREADY_wire == 0
M_AXI_AWLEN <= shadow_M_AXI_AWID_INT
M_AXI_AWLEN < shadow_M_AXI_AWID_wire
M_AXI_AWLEN != shadow_AR_ADDR_VALID
M_AXI_AWSIZE >= M_AXI_AWBURST
M_AXI_AWSIZE >= M_AXI_AWLOCK
M_AXI_AWSIZE >= M_AXI_AWPROT
M_AXI_AWSIZE >= M_AXI_AWVALID
M_AXI_AWSIZE >= M_AXI_WLAST
M_AXI_AWSIZE <= M_AXI_AWLEN_wire
M_AXI_AWSIZE <= M_AXI_AWSIZE_wire
M_AXI_AWSIZE != M_AXI_AWBURST_wire
M_AXI_AWSIZE != M_AXI_AWLOCK_wire
M_AXI_AWSIZE != M_AXI_AWPROT_wire
M_AXI_AWSIZE <= M_AXI_ARLEN_wire
M_AXI_AWSIZE % M_AXI_RREADY_wire == 0
M_AXI_AWSIZE <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWSIZE <= shadow_M_AXI_AWADDR_INT
M_AXI_AWSIZE <= shadow_M_AXI_AWID_INT
M_AXI_AWSIZE < shadow_M_AXI_AWID_wire
M_AXI_AWSIZE <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWSIZE < shadow_AR_ADDR_VALID
M_AXI_AWBURST >= M_AXI_AWLOCK
M_AXI_AWBURST <= M_AXI_AWPROT
M_AXI_AWBURST >= M_AXI_AWVALID
M_AXI_AWBURST <= M_AXI_AWLEN_wire
M_AXI_AWBURST <= M_AXI_AWSIZE_wire
M_AXI_AWBURST <= M_AXI_AWBURST_wire
M_AXI_AWBURST != M_AXI_AWLOCK_wire
M_AXI_AWBURST < M_AXI_AWPROT_wire
M_AXI_AWBURST <= M_AXI_WLAST_wire
M_AXI_AWBURST <= M_AXI_ARLEN_wire
M_AXI_AWBURST % M_AXI_RREADY_wire == 0
M_AXI_AWBURST <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWBURST <= shadow_M_AXI_AWBURST_INT
M_AXI_AWBURST <= shadow_M_AXI_AWLEN_INT
M_AXI_AWBURST <= shadow_M_AXI_AWADDR_INT
M_AXI_AWBURST <= shadow_M_AXI_AWID_INT
M_AXI_AWBURST < shadow_M_AXI_AWID_wire
M_AXI_AWBURST <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWBURST < shadow_AR_ADDR_VALID
M_AXI_AWLOCK <= M_AXI_AWPROT
M_AXI_AWLOCK >= M_AXI_AWVALID
M_AXI_AWLOCK <= M_AXI_AWLEN_wire
M_AXI_AWLOCK <= M_AXI_AWSIZE_wire
M_AXI_AWLOCK < M_AXI_AWBURST_wire
M_AXI_AWLOCK <= M_AXI_AWLOCK_wire
M_AXI_AWLOCK < M_AXI_AWPROT_wire
M_AXI_AWLOCK <= M_AXI_WLAST_wire
M_AXI_AWLOCK <= M_AXI_ARLEN_wire
M_AXI_AWLOCK % M_AXI_RREADY_wire == 0
M_AXI_AWLOCK <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWLOCK <= shadow_M_AXI_AWBURST_INT
M_AXI_AWLOCK <= shadow_M_AXI_AWLEN_INT
M_AXI_AWLOCK <= shadow_M_AXI_AWADDR_INT
M_AXI_AWLOCK <= shadow_M_AXI_AWID_INT
M_AXI_AWLOCK < shadow_M_AXI_AWID_wire
M_AXI_AWLOCK <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWLOCK < shadow_AR_ADDR_VALID
M_AXI_AWPROT >= M_AXI_AWVALID
M_AXI_AWPROT <= M_AXI_AWLEN_wire
M_AXI_AWPROT <= M_AXI_AWSIZE_wire
M_AXI_AWPROT != M_AXI_AWBURST_wire
M_AXI_AWPROT != M_AXI_AWLOCK_wire
M_AXI_AWPROT <= M_AXI_AWPROT_wire
M_AXI_AWPROT <= M_AXI_WLAST_wire
M_AXI_AWPROT <= M_AXI_ARLEN_wire
M_AXI_AWPROT % M_AXI_RREADY_wire == 0
M_AXI_AWPROT <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWPROT <= shadow_M_AXI_AWBURST_INT
M_AXI_AWPROT <= shadow_M_AXI_AWADDR_INT
M_AXI_AWPROT <= shadow_M_AXI_AWID_INT
M_AXI_AWPROT < shadow_M_AXI_AWID_wire
M_AXI_AWPROT <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWPROT < shadow_AR_ADDR_VALID
M_AXI_AWVALID <= M_AXI_WSTRB
M_AXI_AWVALID <= M_AXI_WLAST
M_AXI_AWVALID <= M_AXI_BREADY
M_AXI_AWVALID <= M_AXI_RREADY
M_AXI_AWVALID <= M_AXI_AWLEN_wire
M_AXI_AWVALID <= M_AXI_AWSIZE_wire
M_AXI_AWVALID < M_AXI_AWBURST_wire
M_AXI_AWVALID < M_AXI_AWLOCK_wire
M_AXI_AWVALID < M_AXI_AWPROT_wire
M_AXI_AWVALID <= M_AXI_WSTRB_wire
M_AXI_AWVALID <= M_AXI_WLAST_wire
M_AXI_AWVALID <= M_AXI_ARLEN_wire
M_AXI_AWVALID % M_AXI_RREADY_wire == 0
M_AXI_AWVALID <= M_AXI_RREADY_wire
M_AXI_AWVALID <= shadow_AW_ADDR_VALID
M_AXI_AWVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWVALID <= shadow_M_AXI_AWBURST_INT
M_AXI_AWVALID <= shadow_M_AXI_AWLEN_INT
M_AXI_AWVALID <= shadow_M_AXI_AWADDR_INT
M_AXI_AWVALID <= shadow_M_AXI_AWID_INT
M_AXI_AWVALID < shadow_M_AXI_AWID_wire
M_AXI_AWVALID <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWVALID <= shadow_reg04_w_anomaly
M_AXI_AWVALID < shadow_AR_ADDR_VALID
M_AXI_AWVALID <= shadow_W_CH_EN
M_AXI_WSTRB <= M_AXI_AWLEN_wire
M_AXI_WSTRB != M_AXI_AWBURST_wire
M_AXI_WSTRB != M_AXI_AWLOCK_wire
M_AXI_WSTRB != M_AXI_AWPROT_wire
M_AXI_WSTRB % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB <= M_AXI_WSTRB_wire
M_AXI_WSTRB <= M_AXI_ARLEN_wire
M_AXI_WSTRB % M_AXI_RREADY_wire == 0
M_AXI_WSTRB <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WSTRB <= shadow_M_AXI_AWADDR_INT
M_AXI_WSTRB <= shadow_M_AXI_AWID_INT
M_AXI_WSTRB < shadow_M_AXI_AWID_wire
M_AXI_WSTRB <= shadow_S_AXI_CTRL_ARADDR
M_AXI_WSTRB < shadow_AR_ADDR_VALID
M_AXI_WLAST <= M_AXI_AWLEN_wire
M_AXI_WLAST <= M_AXI_AWSIZE_wire
M_AXI_WLAST != M_AXI_AWBURST_wire
M_AXI_WLAST != M_AXI_AWLOCK_wire
M_AXI_WLAST != M_AXI_AWPROT_wire
M_AXI_WLAST % M_AXI_WLAST_wire == 0
M_AXI_WLAST <= M_AXI_WLAST_wire
M_AXI_WLAST <= M_AXI_ARLEN_wire
M_AXI_WLAST % M_AXI_RREADY_wire == 0
M_AXI_WLAST <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WLAST <= shadow_M_AXI_AWADDR_INT
M_AXI_WLAST <= shadow_M_AXI_AWID_INT
M_AXI_WLAST < shadow_M_AXI_AWID_wire
M_AXI_WLAST <= shadow_S_AXI_CTRL_ARADDR
M_AXI_WLAST < shadow_AR_ADDR_VALID
M_AXI_WVALID <= M_AXI_BREADY
M_AXI_WVALID <= M_AXI_AWSIZE_wire
M_AXI_WVALID < M_AXI_AWBURST_wire
M_AXI_WVALID < M_AXI_AWLOCK_wire
M_AXI_WVALID < M_AXI_AWPROT_wire
M_AXI_WVALID != M_AXI_WLAST_wire
M_AXI_WVALID <= M_AXI_WVALID_wire
M_AXI_WVALID <= shadow_AW_ADDR_VALID
M_AXI_WVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WVALID <= shadow_M_AXI_AWBURST_INT
M_AXI_WVALID <= shadow_M_AXI_AWLEN_INT
M_AXI_WVALID <= shadow_M_AXI_AWADDR_INT
M_AXI_WVALID <= shadow_M_AXI_AWID_INT
M_AXI_WVALID < shadow_M_AXI_AWID_wire
M_AXI_WVALID <= shadow_S_AXI_CTRL_ARADDR
M_AXI_WVALID <= shadow_reg04_w_anomaly
M_AXI_WVALID < shadow_AR_ADDR_VALID
M_AXI_WVALID <= shadow_M_AXI_AWREADY_wire
M_AXI_WVALID <= shadow_AW_STATE
M_AXI_WVALID <= shadow_W_CH_EN
M_AXI_WVALID <= shadow_AW_CH_DIS
M_AXI_BVALID <= M_AXI_BREADY
M_AXI_BVALID <= M_AXI_AWSIZE_wire
M_AXI_BVALID < M_AXI_AWBURST_wire
M_AXI_BVALID < M_AXI_AWLOCK_wire
M_AXI_BVALID < M_AXI_AWPROT_wire
M_AXI_BVALID != M_AXI_WLAST_wire
M_AXI_BVALID <= M_AXI_BVALID_wire
M_AXI_BVALID <= shadow_AW_ADDR_VALID
M_AXI_BVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BVALID <= shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_BVALID <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_BVALID <= shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_BVALID <= shadow_M_AXI_ARUSER_INT
M_AXI_BVALID <= shadow_M_AXI_AWBURST_INT
M_AXI_BVALID <= shadow_M_AXI_AWLEN_INT
M_AXI_BVALID <= shadow_M_AXI_AWADDR_INT
M_AXI_BVALID <= shadow_M_AXI_AWID_INT
M_AXI_BVALID < shadow_M_AXI_AWID_wire
M_AXI_BVALID <= shadow_S_AXI_CTRL_ARADDR
M_AXI_BVALID <= shadow_reg04_w_anomaly
M_AXI_BVALID < shadow_AR_ADDR_VALID
M_AXI_BVALID <= shadow_M_AXI_AWVALID_wire
M_AXI_BVALID <= shadow_M_AXI_AWREADY_wire
M_AXI_BVALID <= shadow_M_AXI_WLAST_wire
M_AXI_BVALID <= shadow_M_AXI_WVALID_wire
M_AXI_BVALID <= shadow_AW_STATE
M_AXI_BVALID <= shadow_B_STATE
M_AXI_BVALID <= shadow_W_DATA_TO_SERVE
M_AXI_BVALID <= shadow_W_CH_EN
M_AXI_BVALID <= shadow_AW_CH_DIS
M_AXI_BREADY >= M_AXI_ARADDR
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY >= M_AXI_AWADDR_wire
M_AXI_BREADY != M_AXI_AWLEN_wire
M_AXI_BREADY != M_AXI_AWSIZE_wire
M_AXI_BREADY < M_AXI_AWBURST_wire
M_AXI_BREADY < M_AXI_AWLOCK_wire
M_AXI_BREADY < M_AXI_AWPROT_wire
M_AXI_BREADY >= M_AXI_AWREADY_wire
M_AXI_BREADY != M_AXI_WLAST_wire
M_AXI_BREADY >= M_AXI_WVALID_wire
M_AXI_BREADY != M_AXI_BRESP_wire
M_AXI_BREADY != M_AXI_BUSER_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARREADY_wire
M_AXI_BREADY >= M_AXI_RVALID_wire
M_AXI_BREADY != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BREADY != shadow_M_AXI_ARUSER_INT
M_AXI_BREADY >= shadow_M_AXI_AWQOS_INT
M_AXI_BREADY != shadow_M_AXI_AWBURST_INT
M_AXI_BREADY != shadow_M_AXI_AWLEN_INT
M_AXI_BREADY != shadow_M_AXI_AWADDR_INT
M_AXI_BREADY != shadow_M_AXI_AWID_INT
M_AXI_BREADY < shadow_M_AXI_AWID_wire
M_AXI_BREADY >= shadow_reg_data_out
M_AXI_BREADY >= shadow_reg05_w_anomaly
M_AXI_BREADY != shadow_S_AXI_CTRL_ARADDR
M_AXI_BREADY < shadow_AR_ADDR_VALID
M_AXI_BREADY != shadow_reg01_config
M_AXI_ARADDR <= M_AXI_ARLEN
M_AXI_ARADDR <= M_AXI_ARSIZE
M_AXI_ARADDR <= M_AXI_ARBURST
M_AXI_ARADDR <= M_AXI_ARLOCK
M_AXI_ARADDR <= M_AXI_ARPROT
M_AXI_ARADDR <= M_AXI_RREADY
M_AXI_ARADDR <= M_AXI_AWSIZE_wire
M_AXI_ARADDR < M_AXI_AWBURST_wire
M_AXI_ARADDR < M_AXI_AWLOCK_wire
M_AXI_ARADDR < M_AXI_AWPROT_wire
M_AXI_ARADDR <= M_AXI_WSTRB_wire
M_AXI_ARADDR <= M_AXI_WLAST_wire
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR <= M_AXI_ARLEN_wire
M_AXI_ARADDR % M_AXI_RREADY_wire == 0
M_AXI_ARADDR <= M_AXI_RREADY_wire
M_AXI_ARADDR <= shadow_AW_ADDR_VALID
M_AXI_ARADDR <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARADDR < shadow_M_AXI_AWID_wire
M_AXI_ARADDR < shadow_AR_ADDR_VALID
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARLOCK
M_AXI_ARLEN >= M_AXI_ARPROT
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN != M_AXI_AWBURST_wire
M_AXI_ARLEN != M_AXI_AWLOCK_wire
M_AXI_ARLEN != M_AXI_AWPROT_wire
M_AXI_ARLEN <= M_AXI_ARLEN_wire
M_AXI_ARLEN % M_AXI_RREADY_wire == 0
M_AXI_ARLEN < shadow_M_AXI_AWID_wire
M_AXI_ARLEN != shadow_AR_ADDR_VALID
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE >= M_AXI_ARLOCK
M_AXI_ARSIZE >= M_AXI_ARPROT
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= M_AXI_AWSIZE_wire
M_AXI_ARSIZE != M_AXI_AWBURST_wire
M_AXI_ARSIZE != M_AXI_AWLOCK_wire
M_AXI_ARSIZE != M_AXI_AWPROT_wire
M_AXI_ARSIZE <= M_AXI_ARLEN_wire
M_AXI_ARSIZE % M_AXI_RREADY_wire == 0
M_AXI_ARSIZE <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARSIZE < shadow_M_AXI_AWID_wire
M_AXI_ARSIZE < shadow_AR_ADDR_VALID
M_AXI_ARBURST >= M_AXI_ARLOCK
M_AXI_ARBURST <= M_AXI_ARPROT
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_AWSIZE_wire
M_AXI_ARBURST <= M_AXI_AWBURST_wire
M_AXI_ARBURST != M_AXI_AWLOCK_wire
M_AXI_ARBURST < M_AXI_AWPROT_wire
M_AXI_ARBURST <= M_AXI_WLAST_wire
M_AXI_ARBURST <= M_AXI_ARLEN_wire
M_AXI_ARBURST % M_AXI_RREADY_wire == 0
M_AXI_ARBURST <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARBURST < shadow_M_AXI_AWID_wire
M_AXI_ARBURST < shadow_AR_ADDR_VALID
M_AXI_ARLOCK <= M_AXI_ARPROT
M_AXI_ARLOCK >= M_AXI_ARVALID
M_AXI_ARLOCK <= M_AXI_AWSIZE_wire
M_AXI_ARLOCK < M_AXI_AWBURST_wire
M_AXI_ARLOCK <= M_AXI_AWLOCK_wire
M_AXI_ARLOCK < M_AXI_AWPROT_wire
M_AXI_ARLOCK <= M_AXI_WLAST_wire
M_AXI_ARLOCK <= M_AXI_ARLEN_wire
M_AXI_ARLOCK % M_AXI_RREADY_wire == 0
M_AXI_ARLOCK <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARLOCK < shadow_M_AXI_AWID_wire
M_AXI_ARLOCK < shadow_AR_ADDR_VALID
M_AXI_ARPROT >= M_AXI_ARVALID
M_AXI_ARPROT <= M_AXI_AWSIZE_wire
M_AXI_ARPROT != M_AXI_AWBURST_wire
M_AXI_ARPROT != M_AXI_AWLOCK_wire
M_AXI_ARPROT <= M_AXI_AWPROT_wire
M_AXI_ARPROT <= M_AXI_WLAST_wire
M_AXI_ARPROT <= M_AXI_ARLEN_wire
M_AXI_ARPROT % M_AXI_RREADY_wire == 0
M_AXI_ARPROT <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARPROT < shadow_M_AXI_AWID_wire
M_AXI_ARPROT < shadow_AR_ADDR_VALID
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= M_AXI_AWSIZE_wire
M_AXI_ARVALID < M_AXI_AWBURST_wire
M_AXI_ARVALID < M_AXI_AWLOCK_wire
M_AXI_ARVALID < M_AXI_AWPROT_wire
M_AXI_ARVALID <= M_AXI_AWREADY_wire
M_AXI_ARVALID % M_AXI_WSTRB_wire == 0
M_AXI_ARVALID <= M_AXI_WSTRB_wire
M_AXI_ARVALID <= M_AXI_WLAST_wire
M_AXI_ARVALID <= M_AXI_ARLEN_wire
M_AXI_ARVALID % M_AXI_RREADY_wire == 0
M_AXI_ARVALID <= M_AXI_RREADY_wire
M_AXI_ARVALID <= shadow_AW_ADDR_VALID
M_AXI_ARVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARVALID < shadow_M_AXI_AWID_wire
M_AXI_ARVALID < shadow_AR_ADDR_VALID
M_AXI_RRESP <= M_AXI_AWPROT_wire
M_AXI_RRESP != M_AXI_WSTRB_wire
M_AXI_RRESP != M_AXI_WLAST_wire
M_AXI_RRESP != M_AXI_RREADY_wire
M_AXI_RRESP % M_AXI_RREADY_wire == 0
M_AXI_RRESP < shadow_M_AXI_AWID_wire
M_AXI_RRESP < shadow_AR_ADDR_VALID
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST <= M_AXI_AWSIZE_wire
M_AXI_RLAST < M_AXI_AWBURST_wire
M_AXI_RLAST < M_AXI_AWLOCK_wire
M_AXI_RLAST < M_AXI_AWPROT_wire
M_AXI_RLAST % M_AXI_WSTRB_wire == 0
M_AXI_RLAST != M_AXI_WLAST_wire
M_AXI_RLAST <= shadow_AW_ADDR_VALID
M_AXI_RLAST <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RLAST < shadow_M_AXI_AWID_wire
M_AXI_RLAST < shadow_AR_ADDR_VALID
M_AXI_RVALID <= M_AXI_AWSIZE_wire
M_AXI_RVALID < M_AXI_AWBURST_wire
M_AXI_RVALID < M_AXI_AWLOCK_wire
M_AXI_RVALID < M_AXI_AWPROT_wire
M_AXI_RVALID % M_AXI_WSTRB_wire == 0
M_AXI_RVALID != M_AXI_WLAST_wire
M_AXI_RVALID <= shadow_AW_ADDR_VALID
M_AXI_RVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RVALID < shadow_M_AXI_AWID_wire
M_AXI_RVALID < shadow_AR_ADDR_VALID
M_AXI_RREADY >= M_AXI_AWADDR_wire
M_AXI_RREADY != M_AXI_AWSIZE_wire
M_AXI_RREADY < M_AXI_AWBURST_wire
M_AXI_RREADY < M_AXI_AWLOCK_wire
M_AXI_RREADY < M_AXI_AWPROT_wire
M_AXI_RREADY <= M_AXI_WSTRB_wire
M_AXI_RREADY <= M_AXI_WLAST_wire
M_AXI_RREADY >= M_AXI_ARVALID_wire
M_AXI_RREADY >= M_AXI_ARREADY_wire
M_AXI_RREADY % M_AXI_RREADY_wire == 0
M_AXI_RREADY <= M_AXI_RREADY_wire
M_AXI_RREADY != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RREADY < shadow_M_AXI_AWID_wire
M_AXI_RREADY < shadow_AR_ADDR_VALID
M_AXI_RREADY != shadow_reg01_config
M_AXI_AWADDR_wire <= M_AXI_AWLEN_wire
M_AXI_AWADDR_wire < M_AXI_AWBURST_wire
M_AXI_AWADDR_wire < M_AXI_AWLOCK_wire
M_AXI_AWADDR_wire < M_AXI_AWPROT_wire
M_AXI_AWADDR_wire <= M_AXI_WSTRB_wire
M_AXI_AWADDR_wire <= M_AXI_WLAST_wire
M_AXI_AWADDR_wire <= M_AXI_ARLEN_wire
M_AXI_AWADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_AWADDR_wire <= M_AXI_RREADY_wire
M_AXI_AWADDR_wire < shadow_M_AXI_AWID_wire
M_AXI_AWADDR_wire < shadow_AR_ADDR_VALID
M_AXI_AWLEN_wire != M_AXI_AWBURST_wire
M_AXI_AWLEN_wire != M_AXI_AWLOCK_wire
M_AXI_AWLEN_wire != M_AXI_AWPROT_wire
M_AXI_AWLEN_wire >= M_AXI_AWVALID_wire
M_AXI_AWLEN_wire % M_AXI_RREADY_wire == 0
M_AXI_AWLEN_wire < shadow_M_AXI_AWID_wire
M_AXI_AWLEN_wire != shadow_AR_ADDR_VALID
M_AXI_AWSIZE_wire != M_AXI_AWBURST_wire
M_AXI_AWSIZE_wire != M_AXI_AWLOCK_wire
M_AXI_AWSIZE_wire != M_AXI_AWPROT_wire
M_AXI_AWSIZE_wire >= M_AXI_AWVALID_wire
M_AXI_AWSIZE_wire != M_AXI_AWREADY_wire
M_AXI_AWSIZE_wire != M_AXI_WSTRB_wire
M_AXI_AWSIZE_wire != M_AXI_WLAST_wire
M_AXI_AWSIZE_wire >= M_AXI_WVALID_wire
M_AXI_AWSIZE_wire >= M_AXI_BRESP_wire
M_AXI_AWSIZE_wire >= M_AXI_BUSER_wire
M_AXI_AWSIZE_wire >= M_AXI_BVALID_wire
M_AXI_AWSIZE_wire >= M_AXI_ARVALID_wire
M_AXI_AWSIZE_wire != M_AXI_ARREADY_wire
M_AXI_AWSIZE_wire >= M_AXI_RLAST_wire
M_AXI_AWSIZE_wire >= M_AXI_RVALID_wire
M_AXI_AWSIZE_wire != M_AXI_RREADY_wire
M_AXI_AWSIZE_wire >= shadow_AW_ADDR_VALID
M_AXI_AWSIZE_wire < shadow_M_AXI_AWID_wire
M_AXI_AWSIZE_wire >= shadow_reg_data_out
M_AXI_AWSIZE_wire >= shadow_reg05_w_anomaly
M_AXI_AWSIZE_wire >= shadow_reg04_w_anomaly
M_AXI_AWSIZE_wire < shadow_AR_ADDR_VALID
M_AXI_AWSIZE_wire >= shadow_reg02_r_anomaly
M_AXI_AWSIZE_wire >= shadow_M_AXI_AWVALID_wire
M_AXI_AWSIZE_wire >= shadow_M_AXI_AWREADY_wire
M_AXI_AWSIZE_wire >= shadow_M_AXI_WLAST_wire
M_AXI_AWSIZE_wire >= shadow_M_AXI_WVALID_wire
M_AXI_AWSIZE_wire >= shadow_M_AXI_BVALID_wire
M_AXI_AWSIZE_wire >= shadow_AW_STATE
M_AXI_AWSIZE_wire >= shadow_B_STATE
M_AXI_AWSIZE_wire >= shadow_AW_CH_DIS
M_AXI_AWBURST_wire > M_AXI_AWVALID_wire
M_AXI_AWBURST_wire > M_AXI_AWREADY_wire
M_AXI_AWBURST_wire != M_AXI_WSTRB_wire
M_AXI_AWBURST_wire != M_AXI_WLAST_wire
M_AXI_AWBURST_wire > M_AXI_WVALID_wire
M_AXI_AWBURST_wire > M_AXI_BRESP_wire
M_AXI_AWBURST_wire > M_AXI_BUSER_wire
M_AXI_AWBURST_wire > M_AXI_BVALID_wire
M_AXI_AWBURST_wire > M_AXI_ARADDR_wire
M_AXI_AWBURST_wire != M_AXI_ARLEN_wire
M_AXI_AWBURST_wire > M_AXI_ARVALID_wire
M_AXI_AWBURST_wire > M_AXI_ARREADY_wire
M_AXI_AWBURST_wire > M_AXI_RLAST_wire
M_AXI_AWBURST_wire > M_AXI_RVALID_wire
M_AXI_AWBURST_wire > M_AXI_RREADY_wire
M_AXI_AWBURST_wire > shadow_AW_ADDR_VALID
M_AXI_AWBURST_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWBURST_wire > shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_AWBURST_wire != shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWBURST_wire != shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_AWBURST_wire != shadow_M_AXI_ARUSER_INT
M_AXI_AWBURST_wire > shadow_M_AXI_AWQOS_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWPROT_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWBURST_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWADDR_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWID_INT
M_AXI_AWBURST_wire > shadow_reg_data_out
M_AXI_AWBURST_wire != shadow_reg37_w_config
M_AXI_AWBURST_wire > shadow_reg05_w_anomaly
M_AXI_AWBURST_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_AWBURST_wire > shadow_reg04_w_anomaly
M_AXI_AWBURST_wire > shadow_reg02_r_anomaly
M_AXI_AWBURST_wire != shadow_reg01_config
M_AXI_AWBURST_wire > shadow_M_AXI_AWVALID_wire
M_AXI_AWBURST_wire > shadow_M_AXI_AWREADY_wire
M_AXI_AWBURST_wire > shadow_M_AXI_WLAST_wire
M_AXI_AWBURST_wire > shadow_M_AXI_WVALID_wire
M_AXI_AWBURST_wire > shadow_M_AXI_BVALID_wire
M_AXI_AWBURST_wire > shadow_AW_STATE
M_AXI_AWBURST_wire > shadow_B_STATE
M_AXI_AWBURST_wire > shadow_W_DATA_TO_SERVE
M_AXI_AWBURST_wire > shadow_W_CH_EN
M_AXI_AWBURST_wire > shadow_AW_CH_DIS
M_AXI_AWLOCK_wire > M_AXI_AWVALID_wire
M_AXI_AWLOCK_wire > M_AXI_AWREADY_wire
M_AXI_AWLOCK_wire != M_AXI_WSTRB_wire
M_AXI_AWLOCK_wire != M_AXI_WLAST_wire
M_AXI_AWLOCK_wire > M_AXI_WVALID_wire
M_AXI_AWLOCK_wire > M_AXI_BRESP_wire
M_AXI_AWLOCK_wire >= M_AXI_BUSER_wire
M_AXI_AWLOCK_wire > M_AXI_BVALID_wire
M_AXI_AWLOCK_wire > M_AXI_ARADDR_wire
M_AXI_AWLOCK_wire != M_AXI_ARLEN_wire
M_AXI_AWLOCK_wire > M_AXI_ARVALID_wire
M_AXI_AWLOCK_wire > M_AXI_ARREADY_wire
M_AXI_AWLOCK_wire != M_AXI_RLAST_wire
M_AXI_AWLOCK_wire > M_AXI_RVALID_wire
M_AXI_AWLOCK_wire > M_AXI_RREADY_wire
M_AXI_AWLOCK_wire > shadow_AW_ADDR_VALID
M_AXI_AWLOCK_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWLOCK_wire > shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_AWLOCK_wire != shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWLOCK_wire != shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_AWLOCK_wire > shadow_M_AXI_AWQOS_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWPROT_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWBURST_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWLEN_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWADDR_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWID_INT
M_AXI_AWLOCK_wire > shadow_reg_data_out
M_AXI_AWLOCK_wire != shadow_reg37_w_config
M_AXI_AWLOCK_wire > shadow_reg05_w_anomaly
M_AXI_AWLOCK_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_AWLOCK_wire > shadow_reg04_w_anomaly
M_AXI_AWLOCK_wire > shadow_reg02_r_anomaly
M_AXI_AWLOCK_wire != shadow_reg01_config
M_AXI_AWLOCK_wire > shadow_M_AXI_AWVALID_wire
M_AXI_AWLOCK_wire > shadow_M_AXI_AWREADY_wire
M_AXI_AWLOCK_wire > shadow_M_AXI_WLAST_wire
M_AXI_AWLOCK_wire > shadow_M_AXI_WVALID_wire
M_AXI_AWLOCK_wire > shadow_M_AXI_BVALID_wire
M_AXI_AWLOCK_wire > shadow_AW_STATE
M_AXI_AWLOCK_wire > shadow_B_STATE
M_AXI_AWLOCK_wire > shadow_W_DATA_TO_SERVE
M_AXI_AWLOCK_wire > shadow_W_CH_EN
M_AXI_AWLOCK_wire > shadow_AW_CH_DIS
M_AXI_AWPROT_wire > M_AXI_AWVALID_wire
M_AXI_AWPROT_wire > M_AXI_AWREADY_wire
M_AXI_AWPROT_wire != M_AXI_WSTRB_wire
M_AXI_AWPROT_wire != M_AXI_WLAST_wire
M_AXI_AWPROT_wire > M_AXI_WVALID_wire
M_AXI_AWPROT_wire > M_AXI_BRESP_wire
M_AXI_AWPROT_wire > M_AXI_BUSER_wire
M_AXI_AWPROT_wire > M_AXI_BVALID_wire
M_AXI_AWPROT_wire > M_AXI_ARADDR_wire
M_AXI_AWPROT_wire != M_AXI_ARLEN_wire
M_AXI_AWPROT_wire > M_AXI_ARVALID_wire
M_AXI_AWPROT_wire > M_AXI_ARREADY_wire
M_AXI_AWPROT_wire >= M_AXI_RRESP_wire
M_AXI_AWPROT_wire > M_AXI_RLAST_wire
M_AXI_AWPROT_wire > M_AXI_RVALID_wire
M_AXI_AWPROT_wire > M_AXI_RREADY_wire
M_AXI_AWPROT_wire > shadow_AW_ADDR_VALID
M_AXI_AWPROT_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWPROT_wire > shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_AWPROT_wire != shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWPROT_wire != shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_AWPROT_wire > shadow_M_AXI_AWQOS_INT
M_AXI_AWPROT_wire != shadow_M_AXI_AWPROT_INT
M_AXI_AWPROT_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_AWPROT_wire != shadow_M_AXI_AWADDR_INT
M_AXI_AWPROT_wire != shadow_M_AXI_AWID_INT
M_AXI_AWPROT_wire > shadow_reg_data_out
M_AXI_AWPROT_wire != shadow_reg37_w_config
M_AXI_AWPROT_wire > shadow_reg05_w_anomaly
M_AXI_AWPROT_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_AWPROT_wire > shadow_reg04_w_anomaly
M_AXI_AWPROT_wire > shadow_reg02_r_anomaly
M_AXI_AWPROT_wire != shadow_reg01_config
M_AXI_AWPROT_wire > shadow_M_AXI_AWVALID_wire
M_AXI_AWPROT_wire > shadow_M_AXI_AWREADY_wire
M_AXI_AWPROT_wire > shadow_M_AXI_WLAST_wire
M_AXI_AWPROT_wire > shadow_M_AXI_WVALID_wire
M_AXI_AWPROT_wire > shadow_M_AXI_BVALID_wire
M_AXI_AWPROT_wire > shadow_AW_STATE
M_AXI_AWPROT_wire > shadow_B_STATE
M_AXI_AWPROT_wire > shadow_W_DATA_TO_SERVE
M_AXI_AWPROT_wire > shadow_W_CH_EN
M_AXI_AWPROT_wire > shadow_AW_CH_DIS
M_AXI_AWVALID_wire <= M_AXI_WSTRB_wire
M_AXI_AWVALID_wire <= M_AXI_WLAST_wire
M_AXI_AWVALID_wire <= M_AXI_ARLEN_wire
M_AXI_AWVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_AWVALID_wire <= M_AXI_RREADY_wire
M_AXI_AWVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_AWVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_AWVALID_wire < shadow_AR_ADDR_VALID
M_AXI_AWREADY_wire <= M_AXI_WSTRB_wire
M_AXI_AWREADY_wire <= M_AXI_WLAST_wire
M_AXI_AWREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_AWREADY_wire <= M_AXI_RREADY_wire
M_AXI_AWREADY_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWREADY_wire != shadow_M_AXI_AWBURST_INT
M_AXI_AWREADY_wire != shadow_M_AXI_AWLEN_INT
M_AXI_AWREADY_wire != shadow_M_AXI_AWADDR_INT
M_AXI_AWREADY_wire != shadow_M_AXI_AWID_INT
M_AXI_AWREADY_wire < shadow_M_AXI_AWID_wire
M_AXI_AWREADY_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_AWREADY_wire < shadow_AR_ADDR_VALID
M_AXI_BRESP_wire % M_AXI_WSTRB_wire == 0
M_AXI_BUSER_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != M_AXI_BUSER_wire
M_AXI_WSTRB_wire >= M_AXI_ARADDR_wire
M_AXI_WSTRB_wire >= M_AXI_ARVALID_wire
M_AXI_WSTRB_wire >= M_AXI_ARREADY_wire
M_AXI_RLAST_wire % M_AXI_WSTRB_wire == 0
M_AXI_RVALID_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= M_AXI_RVALID_wire
M_AXI_WSTRB_wire % M_AXI_RREADY_wire == 0
M_AXI_WSTRB_wire >= M_AXI_RREADY_wire
M_AXI_WSTRB_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WSTRB_wire != shadow_M_AXI_ARUSER_INT
shadow_M_AXI_AWQOS_INT % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWPROT_INT % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWCACHE_INT % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_M_AXI_AWBURST_INT
M_AXI_WSTRB_wire != shadow_M_AXI_AWLEN_INT
M_AXI_WSTRB_wire != shadow_M_AXI_AWID_INT
M_AXI_WSTRB_wire < shadow_M_AXI_AWID_wire
M_AXI_WSTRB_wire != shadow_reg_data_out
shadow_reg_data_out % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_reg37_w_config
shadow_reg37_w_config % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_reg05_w_anomaly
shadow_reg05_w_anomaly % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_WSTRB_wire < shadow_AR_ADDR_VALID
M_AXI_WSTRB_wire != shadow_reg01_config
M_AXI_WLAST_wire != M_AXI_WVALID_wire
M_AXI_WLAST_wire != M_AXI_BRESP_wire
M_AXI_WLAST_wire != M_AXI_BUSER_wire
M_AXI_WLAST_wire != M_AXI_BVALID_wire
M_AXI_WLAST_wire >= M_AXI_ARADDR_wire
M_AXI_WLAST_wire >= M_AXI_ARVALID_wire
M_AXI_WLAST_wire >= M_AXI_ARREADY_wire
M_AXI_WLAST_wire >= M_AXI_RRESP_wire
M_AXI_WLAST_wire >= M_AXI_RLAST_wire
M_AXI_WLAST_wire >= M_AXI_RVALID_wire
M_AXI_WLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_WLAST_wire >= M_AXI_RREADY_wire
M_AXI_WLAST_wire != shadow_AW_ADDR_VALID
M_AXI_WLAST_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WLAST_wire != shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_WLAST_wire != shadow_M_AXI_AWQOS_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWPROT_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWLEN_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWADDR_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWID_INT
M_AXI_WLAST_wire < shadow_M_AXI_AWID_wire
M_AXI_WLAST_wire != shadow_reg_data_out
shadow_reg_data_out % M_AXI_WLAST_wire == 0
M_AXI_WLAST_wire != shadow_reg37_w_config
shadow_reg37_w_config % M_AXI_WLAST_wire == 0
M_AXI_WLAST_wire != shadow_reg05_w_anomaly
shadow_reg05_w_anomaly % M_AXI_WLAST_wire == 0
M_AXI_WLAST_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_WLAST_wire != shadow_reg04_w_anomaly
M_AXI_WLAST_wire < shadow_AR_ADDR_VALID
M_AXI_WLAST_wire != shadow_reg02_r_anomaly
M_AXI_WLAST_wire != shadow_reg01_config
M_AXI_WLAST_wire != shadow_M_AXI_AWVALID_wire
M_AXI_WLAST_wire != shadow_M_AXI_AWREADY_wire
M_AXI_WLAST_wire != shadow_M_AXI_WLAST_wire
M_AXI_WLAST_wire != shadow_M_AXI_WVALID_wire
M_AXI_WLAST_wire != shadow_M_AXI_BVALID_wire
M_AXI_WLAST_wire != shadow_AW_STATE
M_AXI_WLAST_wire != shadow_B_STATE
M_AXI_WLAST_wire != shadow_W_DATA_TO_SERVE
M_AXI_WLAST_wire != shadow_W_CH_EN
M_AXI_WLAST_wire != shadow_AW_CH_DIS
M_AXI_WVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_WVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WVALID_wire <= shadow_M_AXI_AWBURST_INT
M_AXI_WVALID_wire <= shadow_M_AXI_AWLEN_INT
M_AXI_WVALID_wire <= shadow_M_AXI_AWADDR_INT
M_AXI_WVALID_wire <= shadow_M_AXI_AWID_INT
M_AXI_WVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_WVALID_wire <= shadow_S_AXI_CTRL_ARADDR
M_AXI_WVALID_wire <= shadow_reg04_w_anomaly
M_AXI_WVALID_wire < shadow_AR_ADDR_VALID
M_AXI_WVALID_wire <= shadow_M_AXI_AWREADY_wire
M_AXI_WVALID_wire <= shadow_AW_STATE
M_AXI_WVALID_wire <= shadow_W_CH_EN
M_AXI_WVALID_wire <= shadow_AW_CH_DIS
M_AXI_BRESP_wire <= M_AXI_BUSER_wire
M_AXI_BRESP_wire <= M_AXI_BVALID_wire
M_AXI_BRESP_wire <= shadow_AW_ADDR_VALID
M_AXI_BRESP_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BRESP_wire <= shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_BRESP_wire <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_BRESP_wire <= shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_BRESP_wire <= shadow_M_AXI_ARUSER_INT
M_AXI_BRESP_wire <= shadow_M_AXI_AWBURST_INT
M_AXI_BRESP_wire <= shadow_M_AXI_AWLEN_INT
M_AXI_BRESP_wire <= shadow_M_AXI_AWADDR_INT
M_AXI_BRESP_wire <= shadow_M_AXI_AWID_INT
M_AXI_BRESP_wire < shadow_M_AXI_AWID_wire
M_AXI_BRESP_wire <= shadow_S_AXI_CTRL_ARADDR
M_AXI_BRESP_wire <= shadow_reg04_w_anomaly
M_AXI_BRESP_wire < shadow_AR_ADDR_VALID
M_AXI_BRESP_wire <= shadow_reg02_r_anomaly
M_AXI_BRESP_wire <= shadow_reg01_config
M_AXI_BRESP_wire <= shadow_M_AXI_AWVALID_wire
M_AXI_BRESP_wire <= shadow_M_AXI_AWREADY_wire
M_AXI_BRESP_wire <= shadow_M_AXI_WLAST_wire
M_AXI_BRESP_wire <= shadow_M_AXI_WVALID_wire
M_AXI_BRESP_wire <= shadow_M_AXI_BVALID_wire
M_AXI_BRESP_wire <= shadow_AW_STATE
M_AXI_BRESP_wire <= shadow_B_STATE
M_AXI_BRESP_wire <= shadow_W_DATA_TO_SERVE
M_AXI_BRESP_wire <= shadow_W_CH_EN
M_AXI_BRESP_wire <= shadow_AW_CH_DIS
M_AXI_BUSER_wire != M_AXI_RREADY_wire
M_AXI_BUSER_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BUSER_wire <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_BUSER_wire <= shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_BUSER_wire <= shadow_M_AXI_ARUSER_INT
M_AXI_BUSER_wire <= shadow_M_AXI_AWBURST_INT
M_AXI_BUSER_wire <= shadow_M_AXI_AWLEN_INT
M_AXI_BUSER_wire <= shadow_M_AXI_AWADDR_INT
M_AXI_BUSER_wire <= shadow_M_AXI_AWID_INT
M_AXI_BUSER_wire < shadow_M_AXI_AWID_wire
M_AXI_BUSER_wire <= shadow_S_AXI_CTRL_ARADDR
M_AXI_BUSER_wire < shadow_AR_ADDR_VALID
M_AXI_BUSER_wire <= shadow_reg01_config
M_AXI_BVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_BVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BVALID_wire <= shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_BVALID_wire <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_BVALID_wire <= shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_BVALID_wire <= shadow_M_AXI_ARUSER_INT
M_AXI_BVALID_wire <= shadow_M_AXI_AWBURST_INT
M_AXI_BVALID_wire <= shadow_M_AXI_AWLEN_INT
M_AXI_BVALID_wire <= shadow_M_AXI_AWADDR_INT
M_AXI_BVALID_wire <= shadow_M_AXI_AWID_INT
M_AXI_BVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_BVALID_wire <= shadow_S_AXI_CTRL_ARADDR
M_AXI_BVALID_wire <= shadow_reg04_w_anomaly
M_AXI_BVALID_wire < shadow_AR_ADDR_VALID
M_AXI_BVALID_wire <= shadow_M_AXI_AWVALID_wire
M_AXI_BVALID_wire <= shadow_M_AXI_AWREADY_wire
M_AXI_BVALID_wire <= shadow_M_AXI_WLAST_wire
M_AXI_BVALID_wire <= shadow_M_AXI_WVALID_wire
M_AXI_BVALID_wire <= shadow_AW_STATE
M_AXI_BVALID_wire <= shadow_B_STATE
M_AXI_BVALID_wire <= shadow_W_DATA_TO_SERVE
M_AXI_BVALID_wire <= shadow_W_CH_EN
M_AXI_BVALID_wire <= shadow_AW_CH_DIS
M_AXI_ARADDR_wire <= M_AXI_ARLEN_wire
M_AXI_ARADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_ARADDR_wire <= M_AXI_RREADY_wire
M_AXI_ARADDR_wire < shadow_M_AXI_AWID_wire
M_AXI_ARADDR_wire < shadow_AR_ADDR_VALID
M_AXI_ARLEN_wire >= M_AXI_ARVALID_wire
M_AXI_ARLEN_wire >= M_AXI_RLAST_wire
M_AXI_ARLEN_wire >= M_AXI_RVALID_wire
M_AXI_ARLEN_wire % M_AXI_RREADY_wire == 0
M_AXI_ARLEN_wire < shadow_M_AXI_AWID_wire
M_AXI_ARLEN_wire != shadow_AR_ADDR_VALID
M_AXI_ARVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_ARVALID_wire <= M_AXI_RREADY_wire
M_AXI_ARVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_ARVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_ARVALID_wire < shadow_AR_ADDR_VALID
M_AXI_ARREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_ARREADY_wire <= M_AXI_RREADY_wire
M_AXI_ARREADY_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARREADY_wire < shadow_M_AXI_AWID_wire
M_AXI_ARREADY_wire < shadow_AR_ADDR_VALID
M_AXI_RRESP_wire % M_AXI_RREADY_wire == 0
M_AXI_RRESP_wire < shadow_M_AXI_AWID_wire
M_AXI_RRESP_wire < shadow_AR_ADDR_VALID
M_AXI_RLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_RLAST_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RLAST_wire < shadow_M_AXI_AWID_wire
M_AXI_RLAST_wire < shadow_AR_ADDR_VALID
M_AXI_RVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_RVALID_wire <= M_AXI_RREADY_wire
M_AXI_RVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_RVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_RVALID_wire < shadow_AR_ADDR_VALID
M_AXI_RREADY_wire != shadow_AR_ILL_TRANS_SRV_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR % M_AXI_RREADY_wire == 0
shadow_AW_ILL_TRANS_FIL_PTR % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_ARUSER_INT
shadow_M_AXI_ARUSER_INT % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_AWPROT_INT
M_AXI_RREADY_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_RREADY_wire != shadow_M_AXI_AWBURST_INT
shadow_M_AXI_AWBURST_INT % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_AWLEN_INT
shadow_M_AXI_AWLEN_INT % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_AWADDR_INT
shadow_M_AXI_AWADDR_INT % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_AWID_INT
M_AXI_RREADY_wire < shadow_M_AXI_AWID_wire
M_AXI_RREADY_wire != shadow_reg_data_out
M_AXI_RREADY_wire != shadow_reg37_w_config
M_AXI_RREADY_wire != shadow_reg05_w_anomaly
M_AXI_RREADY_wire != shadow_S_AXI_CTRL_ARADDR
shadow_S_AXI_CTRL_ARADDR % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire < shadow_AR_ADDR_VALID
M_AXI_RREADY_wire != shadow_reg01_config
shadow_AW_ADDR_VALID <= shadow_AR_ILL_TRANS_SRV_PTR
shadow_AW_ADDR_VALID < shadow_M_AXI_AWID_wire
shadow_AW_ADDR_VALID >= shadow_reg_data_out
shadow_AW_ADDR_VALID >= shadow_reg05_w_anomaly
shadow_AW_ADDR_VALID >= shadow_reg04_w_anomaly
shadow_AW_ADDR_VALID < shadow_AR_ADDR_VALID
shadow_AW_ADDR_VALID >= shadow_reg02_r_anomaly
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWVALID_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWREADY_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_WLAST_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_WVALID_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_BVALID_wire
shadow_AW_ADDR_VALID >= shadow_AW_STATE
shadow_AW_ADDR_VALID >= shadow_B_STATE
shadow_AW_ADDR_VALID >= shadow_AW_CH_DIS
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWADDR_INT
shadow_AR_ILL_TRANS_SRV_PTR < shadow_M_AXI_AWID_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_reg_data_out
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_reg05_w_anomaly
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_reg04_w_anomaly
shadow_AR_ILL_TRANS_SRV_PTR <= shadow_AR_ADDR_VALID
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_reg02_r_anomaly
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWVALID_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWREADY_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_WLAST_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_WVALID_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_BVALID_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_AW_STATE
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_B_STATE
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_AW_CH_DIS
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_M_AXI_ARUSER_INT
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_M_AXI_AWBURST_INT
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_M_AXI_AWLEN_INT
shadow_AW_ILL_TRANS_SRV_PTR < shadow_M_AXI_AWID_wire
shadow_AW_ILL_TRANS_SRV_PTR < shadow_AR_ADDR_VALID
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_W_DATA_TO_SERVE
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_W_CH_EN
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR < shadow_M_AXI_AWID_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR < shadow_AR_ADDR_VALID
shadow_AW_ILL_TRANS_FIL_PTR < shadow_M_AXI_AWID_wire
shadow_AW_ILL_TRANS_FIL_PTR < shadow_AR_ADDR_VALID
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_WLAST_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_WVALID_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_BVALID_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_B_STATE
shadow_M_AXI_ARUSER_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_ARUSER_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_ARUSER_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_ARUSER_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_ARUSER_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_ARUSER_INT >= shadow_B_STATE
shadow_M_AXI_ARUSER_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWBURST_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWLEN_INT
shadow_M_AXI_AWQOS_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWQOS_INT >= shadow_reg_data_out
shadow_M_AXI_AWQOS_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWQOS_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWQOS_INT <= shadow_W_CH_EN
shadow_M_AXI_AWPROT_INT >= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWPROT_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWPROT_INT >= shadow_reg_data_out
shadow_M_AXI_AWPROT_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWPROT_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWCACHE_INT <= shadow_M_AXI_AWBURST_INT
shadow_M_AXI_AWCACHE_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWCACHE_INT >= shadow_reg_data_out
shadow_M_AXI_AWCACHE_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWCACHE_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_AWLEN_INT
shadow_M_AXI_AWBURST_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWBURST_INT >= shadow_reg_data_out
shadow_M_AXI_AWBURST_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWBURST_INT >= shadow_reg04_w_anomaly
shadow_M_AXI_AWBURST_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWBURST_INT >= shadow_AW_STATE
shadow_M_AXI_AWBURST_INT >= shadow_B_STATE
shadow_M_AXI_AWBURST_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWBURST_INT >= shadow_W_CH_EN
shadow_M_AXI_AWBURST_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWLEN_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWLEN_INT >= shadow_reg_data_out
shadow_M_AXI_AWLEN_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWLEN_INT >= shadow_reg04_w_anomaly
shadow_M_AXI_AWLEN_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWLEN_INT >= shadow_AW_STATE
shadow_M_AXI_AWLEN_INT >= shadow_B_STATE
shadow_M_AXI_AWLEN_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWLEN_INT >= shadow_W_CH_EN
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWADDR_INT <= shadow_M_AXI_AWID_INT
shadow_M_AXI_AWADDR_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWADDR_INT >= shadow_reg_data_out
shadow_M_AXI_AWADDR_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWADDR_INT <= shadow_S_AXI_CTRL_ARADDR
shadow_M_AXI_AWADDR_INT >= shadow_reg04_w_anomaly
shadow_M_AXI_AWADDR_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWADDR_INT >= shadow_AW_STATE
shadow_M_AXI_AWADDR_INT >= shadow_B_STATE
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWID_INT <= shadow_M_AXI_AWID_wire
shadow_M_AXI_AWID_INT >= shadow_reg_data_out
shadow_M_AXI_AWID_INT >= shadow_reg37_w_config
shadow_M_AXI_AWID_INT >= shadow_reg05_w_anomaly
shadow_M_AXI_AWID_INT >= shadow_S_AXI_CTRL_ARADDR
shadow_M_AXI_AWID_INT >= shadow_reg04_w_anomaly
shadow_M_AXI_AWID_INT != shadow_AR_ADDR_VALID
shadow_M_AXI_AWID_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWID_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWID_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWID_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWID_INT >= shadow_AW_STATE
shadow_M_AXI_AWID_INT >= shadow_B_STATE
shadow_M_AXI_AWID_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWID_wire > shadow_reg_data_out
shadow_M_AXI_AWID_wire >= shadow_reg37_w_config
shadow_M_AXI_AWID_wire > shadow_reg05_w_anomaly
shadow_M_AXI_AWID_wire > shadow_S_AXI_CTRL_ARADDR
shadow_M_AXI_AWID_wire > shadow_reg04_w_anomaly
shadow_M_AXI_AWID_wire > shadow_reg02_r_anomaly
shadow_M_AXI_AWID_wire >= shadow_reg01_config
shadow_M_AXI_AWID_wire > shadow_M_AXI_AWVALID_wire
shadow_M_AXI_AWID_wire > shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWID_wire > shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWID_wire > shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWID_wire > shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWID_wire > shadow_AW_STATE
shadow_M_AXI_AWID_wire > shadow_B_STATE
shadow_M_AXI_AWID_wire > shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWID_wire > shadow_W_CH_EN
shadow_M_AXI_AWID_wire > shadow_AW_CH_DIS
shadow_reg_data_out <= shadow_reg37_w_config
shadow_reg_data_out <= shadow_reg05_w_anomaly
shadow_reg_data_out <= shadow_S_AXI_CTRL_ARADDR
shadow_reg_data_out <= shadow_reg04_w_anomaly
shadow_reg_data_out < shadow_AR_ADDR_VALID
shadow_reg_data_out <= shadow_reg02_r_anomaly
shadow_reg_data_out <= shadow_reg01_config
shadow_reg_data_out <= shadow_M_AXI_AWREADY_wire
shadow_reg_data_out <= shadow_W_CH_EN
shadow_reg37_w_config != shadow_AR_ADDR_VALID
shadow_reg37_w_config <= shadow_reg01_config
shadow_reg05_w_anomaly <= shadow_S_AXI_CTRL_ARADDR
shadow_reg05_w_anomaly <= shadow_reg04_w_anomaly
shadow_reg05_w_anomaly < shadow_AR_ADDR_VALID
shadow_reg05_w_anomaly <= shadow_reg02_r_anomaly
shadow_reg05_w_anomaly <= shadow_reg01_config
shadow_reg05_w_anomaly <= shadow_M_AXI_AWREADY_wire
shadow_reg05_w_anomaly <= shadow_W_CH_EN
shadow_S_AXI_CTRL_ARADDR >= shadow_reg04_w_anomaly
shadow_S_AXI_CTRL_ARADDR != shadow_AR_ADDR_VALID
shadow_S_AXI_CTRL_ARADDR >= shadow_M_AXI_AWREADY_wire
shadow_S_AXI_CTRL_ARADDR >= shadow_M_AXI_WLAST_wire
shadow_S_AXI_CTRL_ARADDR >= shadow_M_AXI_WVALID_wire
shadow_S_AXI_CTRL_ARADDR >= shadow_M_AXI_BVALID_wire
shadow_S_AXI_CTRL_ARADDR >= shadow_AW_STATE
shadow_S_AXI_CTRL_ARADDR >= shadow_B_STATE
shadow_S_AXI_CTRL_ARADDR >= shadow_AW_CH_DIS
shadow_reg04_w_anomaly < shadow_AR_ADDR_VALID
shadow_reg04_w_anomaly >= shadow_M_AXI_AWREADY_wire
shadow_reg04_w_anomaly >= shadow_M_AXI_WLAST_wire
shadow_reg04_w_anomaly >= shadow_M_AXI_WVALID_wire
shadow_reg04_w_anomaly >= shadow_M_AXI_BVALID_wire
shadow_reg04_w_anomaly >= shadow_AW_STATE
shadow_reg04_w_anomaly >= shadow_B_STATE
shadow_reg04_w_anomaly <= shadow_W_CH_EN
shadow_reg04_w_anomaly >= shadow_AW_CH_DIS
shadow_AR_ADDR_VALID > shadow_reg02_r_anomaly
shadow_AR_ADDR_VALID != shadow_reg01_config
shadow_AR_ADDR_VALID > shadow_M_AXI_AWVALID_wire
shadow_AR_ADDR_VALID > shadow_M_AXI_AWREADY_wire
shadow_AR_ADDR_VALID > shadow_M_AXI_WLAST_wire
shadow_AR_ADDR_VALID > shadow_M_AXI_WVALID_wire
shadow_AR_ADDR_VALID > shadow_M_AXI_BVALID_wire
shadow_AR_ADDR_VALID > shadow_AW_STATE
shadow_AR_ADDR_VALID > shadow_B_STATE
shadow_AR_ADDR_VALID > shadow_W_DATA_TO_SERVE
shadow_AR_ADDR_VALID > shadow_W_CH_EN
shadow_AR_ADDR_VALID > shadow_AW_CH_DIS
shadow_reg02_r_anomaly <= shadow_reg01_config
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWVALID_wire >= shadow_B_STATE
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWREADY_wire >= shadow_AW_STATE
shadow_M_AXI_AWREADY_wire >= shadow_B_STATE
shadow_M_AXI_AWREADY_wire <= shadow_W_CH_EN
shadow_M_AXI_AWREADY_wire >= shadow_AW_CH_DIS
shadow_M_AXI_WLAST_wire <= shadow_M_AXI_WVALID_wire
shadow_M_AXI_WLAST_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WLAST_wire <= shadow_AW_STATE
shadow_M_AXI_WLAST_wire >= shadow_B_STATE
shadow_M_AXI_WLAST_wire <= shadow_W_DATA_TO_SERVE
shadow_M_AXI_WLAST_wire <= shadow_W_CH_EN
shadow_M_AXI_WLAST_wire <= shadow_AW_CH_DIS
shadow_M_AXI_WVALID_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WVALID_wire <= shadow_AW_STATE
shadow_M_AXI_WVALID_wire >= shadow_B_STATE
shadow_M_AXI_WVALID_wire <= shadow_W_DATA_TO_SERVE
shadow_M_AXI_WVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_WVALID_wire <= shadow_AW_CH_DIS
shadow_M_AXI_BVALID_wire <= shadow_AW_STATE
shadow_M_AXI_BVALID_wire <= shadow_B_STATE
shadow_M_AXI_BVALID_wire <= shadow_W_DATA_TO_SERVE
shadow_M_AXI_BVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_BVALID_wire <= shadow_AW_CH_DIS
shadow_AW_STATE >= shadow_B_STATE
shadow_AW_STATE <= shadow_W_CH_EN
shadow_AW_STATE >= shadow_AW_CH_DIS
shadow_B_STATE <= shadow_W_DATA_TO_SERVE
shadow_B_STATE <= shadow_W_CH_EN
shadow_B_STATE <= shadow_AW_CH_DIS
shadow_W_DATA_TO_SERVE <= shadow_W_CH_EN
shadow_W_CH_EN >= shadow_AW_CH_DIS
===========================================================================
..tick():::EXIT
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARADDR
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARPROT
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWADDR == S_AXI_CTRL_ARREADY
S_AXI_CTRL_AWADDR == M_AXI_WUSER
S_AXI_CTRL_AWADDR == M_AXI_BID
S_AXI_CTRL_AWADDR == M_AXI_BRESP
S_AXI_CTRL_AWADDR == M_AXI_BUSER
S_AXI_CTRL_AWADDR == M_AXI_RID
S_AXI_CTRL_AWADDR == M_AXI_RDATA
S_AXI_CTRL_AWADDR == M_AXI_RUSER
S_AXI_CTRL_AWADDR == M_AXI_AWID_wire
S_AXI_CTRL_AWADDR == M_AXI_AWCACHE_wire
S_AXI_CTRL_AWADDR == M_AXI_AWQOS_wire
S_AXI_CTRL_AWADDR == M_AXI_AWUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_WUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_BID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARID_wire
S_AXI_CTRL_AWADDR == M_AXI_ARCACHE_wire
S_AXI_CTRL_AWADDR == M_AXI_ARQOS_wire
S_AXI_CTRL_AWADDR == M_AXI_ARUSER_wire
S_AXI_CTRL_AWADDR == M_AXI_RID_wire
S_AXI_CTRL_AWADDR == M_AXI_RDATA_wire
S_AXI_CTRL_AWADDR == M_AXI_RUSER_wire
S_AXI_CTRL_AWADDR == shadow_o_data
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_WDATA
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_AWPROT
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_AWADDR
S_AXI_CTRL_AWADDR == shadow_w_burst_len_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWADDR
S_AXI_CTRL_AWADDR == shadow_reg16_r_config
S_AXI_CTRL_AWADDR == shadow_reg17_r_config
S_AXI_CTRL_AWADDR == shadow_r_burst_len_wire
S_AXI_CTRL_AWADDR == shadow_w_num_trans_wire
S_AXI_CTRL_AWADDR == shadow_r_num_trans_wire
S_AXI_CTRL_AWADDR == shadow_w_base_addr_wire
S_AXI_CTRL_AWADDR == shadow_r_base_addr_wire
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_RRESP
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_RDATA
S_AXI_CTRL_AWADDR == shadow_M_AXI_RUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_RRESP
S_AXI_CTRL_AWADDR == shadow_M_AXI_RDATA
S_AXI_CTRL_AWADDR == shadow_M_AXI_RID
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARQOS
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARPROT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARCACHE
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARBURST
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARSIZE
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLEN
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARADDR
S_AXI_CTRL_AWADDR == shadow_internal_data
S_AXI_CTRL_AWADDR == shadow_reg0_config
S_AXI_CTRL_AWADDR == shadow_AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARQOS_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARPROT_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARCACHE_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARBURST_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARSIZE_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLEN_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARADDR_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARID_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWUSER_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_RUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RRESP_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RDATA_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARQOS_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARPROT_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARCACHE_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARBURST_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARSIZE_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLEN_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARADDR_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_BUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_BID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_WUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_WSTRB_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_WDATA_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWUSER_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWQOS_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWPROT_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWCACHE_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWBURST_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWSIZE_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLEN_wire
S_AXI_CTRL_AWADDR == shadow_reg36_w_config
S_AXI_CTRL_AWADDR == shadow_reg35_w_config
S_AXI_CTRL_AWADDR == shadow_reg34_w_config
S_AXI_CTRL_AWADDR == shadow_reg33_w_config
S_AXI_CTRL_AWADDR == shadow_reg32_w_config
S_AXI_CTRL_AWADDR == shadow_reg31_w_config
S_AXI_CTRL_AWADDR == shadow_reg30_w_config
S_AXI_CTRL_AWADDR == shadow_reg29_w_config
S_AXI_CTRL_AWADDR == shadow_reg28_w_config
S_AXI_CTRL_AWADDR == shadow_reg27_w_config
S_AXI_CTRL_AWADDR == shadow_reg26_w_config
S_AXI_CTRL_AWADDR == shadow_reg25_w_config
S_AXI_CTRL_AWADDR == shadow_reg24_w_config
S_AXI_CTRL_AWADDR == shadow_reg23_w_config
S_AXI_CTRL_AWADDR == shadow_reg22_w_config
S_AXI_CTRL_AWADDR == shadow_reg21_r_config
S_AXI_CTRL_AWADDR == shadow_reg20_r_config
S_AXI_CTRL_AWADDR == shadow_reg19_r_config
S_AXI_CTRL_AWADDR == shadow_reg18_r_config
S_AXI_CTRL_AWADDR == shadow_axi_awaddr
S_AXI_CTRL_AWADDR == shadow_axi_bresp
S_AXI_CTRL_AWADDR == shadow_axi_araddr
S_AXI_CTRL_AWADDR == shadow_axi_rdata
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_ARPROT
S_AXI_CTRL_AWADDR == shadow_reg14_r_config
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARID
S_AXI_CTRL_AWADDR == shadow_M_AXI_BUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_BRESP
S_AXI_CTRL_AWADDR == shadow_M_AXI_BID
S_AXI_CTRL_AWADDR == shadow_M_AXI_WUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_WSTRB
S_AXI_CTRL_AWADDR == shadow_reg06_r_config
S_AXI_CTRL_AWADDR == shadow_reg10_r_config
S_AXI_CTRL_AWADDR == shadow_reg09_r_config
S_AXI_CTRL_AWADDR == shadow_reg08_r_config
S_AXI_CTRL_AWADDR == shadow_w_displ_wire
S_AXI_CTRL_AWADDR == shadow_r_displ_wire
S_AXI_CTRL_AWADDR == shadow_AR_HIGH_ADDR
S_AXI_CTRL_AWADDR == shadow_reg13_r_config
S_AXI_CTRL_AWADDR == shadow_M_AXI_WDATA
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_BRESP
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWADDR == shadow_reg11_r_config
S_AXI_CTRL_AWADDR == shadow_reg07_r_config
S_AXI_CTRL_AWADDR == shadow_w_phase_wire
S_AXI_CTRL_AWADDR == shadow_r_phase_wire
S_AXI_CTRL_AWADDR == shadow_w_max_outs_wire
S_AXI_CTRL_AWADDR == shadow_r_max_outs_wire
S_AXI_CTRL_AWADDR == shadow_reg00_config
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWUSER
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWQOS
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWPROT
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWCACHE
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWBURST
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWSIZE
S_AXI_CTRL_AWADDR == shadow_reg15_r_config
S_AXI_CTRL_AWADDR == shadow_reg12_r_config
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLEN
S_AXI_CTRL_AWADDR == shadow_axi_rresp
S_AXI_CTRL_AWADDR == shadow_ACLK
S_AXI_CTRL_AWADDR == shadow_ARESETN
S_AXI_CTRL_AWADDR == shadow_INTR_LINE_R
S_AXI_CTRL_AWADDR == shadow_INTR_LINE_W
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_WREADY
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_BVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_BREADY
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_ARVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_ARREADY
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_RVALID
S_AXI_CTRL_AWADDR == shadow_S_AXI_CTRL_RREADY
S_AXI_CTRL_AWADDR == shadow_r_start_wire
S_AXI_CTRL_AWADDR == shadow_w_start_wire
S_AXI_CTRL_AWADDR == shadow_reset_wire
S_AXI_CTRL_AWADDR == shadow_data_val_wire
S_AXI_CTRL_AWADDR == shadow_w_done_wire
S_AXI_CTRL_AWADDR == shadow_r_done_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLOCK
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWREADY
S_AXI_CTRL_AWADDR == shadow_M_AXI_WLAST
S_AXI_CTRL_AWADDR == shadow_M_AXI_WVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_WREADY
S_AXI_CTRL_AWADDR == shadow_M_AXI_BVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_BREADY
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLOCK
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARREADY
S_AXI_CTRL_AWADDR == shadow_M_AXI_RLAST
S_AXI_CTRL_AWADDR == shadow_M_AXI_RVALID
S_AXI_CTRL_AWADDR == shadow_M_AXI_RREADY
S_AXI_CTRL_AWADDR == shadow_i_config
S_AXI_CTRL_AWADDR == shadow_axi_awready
S_AXI_CTRL_AWADDR == shadow_axi_wready
S_AXI_CTRL_AWADDR == shadow_axi_bvalid
S_AXI_CTRL_AWADDR == shadow_axi_arready
S_AXI_CTRL_AWADDR == shadow_axi_rvalid
S_AXI_CTRL_AWADDR == shadow_regXX_rden
S_AXI_CTRL_AWADDR == shadow_regXX_wren
S_AXI_CTRL_AWADDR == shadow_aw_en
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLOCK_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_WREADY_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_BREADY_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLOCK_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARVALID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARREADY_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RLAST_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RVALID_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_RREADY_wire
S_AXI_CTRL_AWADDR == shadow_M_AXI_AWLOCK_INT
S_AXI_CTRL_AWADDR == shadow_M_AXI_ARLOCK_INT
S_AXI_CTRL_AWADDR == shadow_AR_STATE
S_AXI_CTRL_AWADDR == shadow_R_STATE
S_AXI_CTRL_AWADDR == shadow_AR_ILLEGAL_REQ
S_AXI_CTRL_AWADDR == shadow_AR_CH_EN
S_AXI_CTRL_AWADDR == shadow_AR_CH_DIS
S_AXI_CTRL_AWADDR == shadow_AW_EN_RST
S_AXI_CTRL_AWADDR == shadow_AR_EN_RST
S_AXI_CTRL_AWADDR == shadow_AR_ADDR_VALID_FLAG
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_ARADDR)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_ARPROT)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_ARVALID)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_ARREADY)
S_AXI_CTRL_AWADDR == orig(M_AXI_WUSER)
S_AXI_CTRL_AWADDR == orig(M_AXI_BID)
S_AXI_CTRL_AWADDR == orig(M_AXI_BRESP)
S_AXI_CTRL_AWADDR == orig(M_AXI_BUSER)
S_AXI_CTRL_AWADDR == orig(M_AXI_RID)
S_AXI_CTRL_AWADDR == orig(M_AXI_RDATA)
S_AXI_CTRL_AWADDR == orig(M_AXI_RUSER)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWCACHE_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWQOS_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_AWUSER_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_WUSER_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_BID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARCACHE_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARQOS_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_ARUSER_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RDATA_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_RUSER_wire)
S_AXI_CTRL_AWADDR == orig(shadow_o_data)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_WDATA)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_AWPROT)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_AWADDR)
S_AXI_CTRL_AWADDR == orig(shadow_w_burst_len_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWADDR)
S_AXI_CTRL_AWADDR == orig(shadow_reg16_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg17_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_r_burst_len_wire)
S_AXI_CTRL_AWADDR == orig(shadow_w_num_trans_wire)
S_AXI_CTRL_AWADDR == orig(shadow_r_num_trans_wire)
S_AXI_CTRL_AWADDR == orig(shadow_w_base_addr_wire)
S_AXI_CTRL_AWADDR == orig(shadow_r_base_addr_wire)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_RRESP)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_RDATA)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RUSER)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RRESP)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RDATA)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RID)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARUSER)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARQOS)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARPROT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARCACHE)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARBURST)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARSIZE)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARLEN)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARADDR)
S_AXI_CTRL_AWADDR == orig(shadow_internal_data)
S_AXI_CTRL_AWADDR == orig(shadow_reg0_config)
S_AXI_CTRL_AWADDR == orig(shadow_AR_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARQOS_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARPROT_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARCACHE_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARBURST_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARSIZE_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARLEN_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARADDR_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARID_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWUSER_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RUSER_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RRESP_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RDATA_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RID_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARUSER_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARQOS_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARPROT_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARCACHE_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARBURST_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARSIZE_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARLEN_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARADDR_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARID_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BUSER_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BRESP_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BID_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WUSER_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WSTRB_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WDATA_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWUSER_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWQOS_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWPROT_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWCACHE_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWBURST_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWSIZE_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWLEN_wire)
S_AXI_CTRL_AWADDR == orig(shadow_reg36_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg35_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg34_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg33_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg32_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg31_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg30_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg29_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg28_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg27_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg26_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg25_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg24_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg23_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg22_w_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg21_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg20_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg19_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg18_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_axi_awaddr)
S_AXI_CTRL_AWADDR == orig(shadow_axi_bresp)
S_AXI_CTRL_AWADDR == orig(shadow_axi_araddr)
S_AXI_CTRL_AWADDR == orig(shadow_axi_rdata)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_ARPROT)
S_AXI_CTRL_AWADDR == orig(shadow_reg14_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARID)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BUSER)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BRESP)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BID)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WUSER)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WSTRB)
S_AXI_CTRL_AWADDR == orig(shadow_reg06_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg10_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg09_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg08_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_w_displ_wire)
S_AXI_CTRL_AWADDR == orig(shadow_r_displ_wire)
S_AXI_CTRL_AWADDR == orig(shadow_AR_HIGH_ADDR)
S_AXI_CTRL_AWADDR == orig(shadow_reg13_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WDATA)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWID)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWADDR == orig(shadow_reg11_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg07_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_w_phase_wire)
S_AXI_CTRL_AWADDR == orig(shadow_r_phase_wire)
S_AXI_CTRL_AWADDR == orig(shadow_w_max_outs_wire)
S_AXI_CTRL_AWADDR == orig(shadow_r_max_outs_wire)
S_AXI_CTRL_AWADDR == orig(shadow_reg00_config)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWUSER)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWQOS)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWPROT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWCACHE)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWBURST)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWSIZE)
S_AXI_CTRL_AWADDR == orig(shadow_reg15_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_reg12_r_config)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWLEN)
S_AXI_CTRL_AWADDR == orig(shadow_axi_rresp)
S_AXI_CTRL_AWADDR == orig(shadow_ACLK)
S_AXI_CTRL_AWADDR == orig(shadow_ARESETN)
S_AXI_CTRL_AWADDR == orig(shadow_INTR_LINE_R)
S_AXI_CTRL_AWADDR == orig(shadow_INTR_LINE_W)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_AWREADY)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_WREADY)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_BVALID)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_BREADY)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_ARVALID)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_ARREADY)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_RVALID)
S_AXI_CTRL_AWADDR == orig(shadow_S_AXI_CTRL_RREADY)
S_AXI_CTRL_AWADDR == orig(shadow_r_start_wire)
S_AXI_CTRL_AWADDR == orig(shadow_w_start_wire)
S_AXI_CTRL_AWADDR == orig(shadow_reset_wire)
S_AXI_CTRL_AWADDR == orig(shadow_data_val_wire)
S_AXI_CTRL_AWADDR == orig(shadow_w_done_wire)
S_AXI_CTRL_AWADDR == orig(shadow_r_done_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWLOCK)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWVALID)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWREADY)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WLAST)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WVALID)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WREADY)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BVALID)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BREADY)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARLOCK)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARVALID)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARREADY)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RLAST)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RVALID)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RREADY)
S_AXI_CTRL_AWADDR == orig(shadow_i_config)
S_AXI_CTRL_AWADDR == orig(shadow_axi_awready)
S_AXI_CTRL_AWADDR == orig(shadow_axi_wready)
S_AXI_CTRL_AWADDR == orig(shadow_axi_bvalid)
S_AXI_CTRL_AWADDR == orig(shadow_axi_arready)
S_AXI_CTRL_AWADDR == orig(shadow_axi_rvalid)
S_AXI_CTRL_AWADDR == orig(shadow_regXX_rden)
S_AXI_CTRL_AWADDR == orig(shadow_regXX_wren)
S_AXI_CTRL_AWADDR == orig(shadow_aw_en)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWLOCK_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_WREADY_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_BREADY_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARLOCK_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARVALID_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARREADY_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RLAST_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RVALID_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_RREADY_wire)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_AWLOCK_INT)
S_AXI_CTRL_AWADDR == orig(shadow_M_AXI_ARLOCK_INT)
S_AXI_CTRL_AWADDR == orig(shadow_AR_STATE)
S_AXI_CTRL_AWADDR == orig(shadow_R_STATE)
S_AXI_CTRL_AWADDR == orig(shadow_AR_ILLEGAL_REQ)
S_AXI_CTRL_AWADDR == orig(shadow_AR_CH_EN)
S_AXI_CTRL_AWADDR == orig(shadow_AR_CH_DIS)
S_AXI_CTRL_AWADDR == orig(shadow_AW_EN_RST)
S_AXI_CTRL_AWADDR == orig(shadow_AR_EN_RST)
S_AXI_CTRL_AWADDR == orig(shadow_AR_ADDR_VALID_FLAG)
S_AXI_CTRL_AWREADY == S_AXI_CTRL_WREADY
S_AXI_CTRL_BRESP == S_AXI_CTRL_RDATA
S_AXI_CTRL_BRESP == S_AXI_CTRL_RRESP
S_AXI_CTRL_BRESP == S_AXI_CTRL_RVALID
S_AXI_CTRL_BRESP == M_AXI_AWID
S_AXI_CTRL_BRESP == M_AXI_AWCACHE
S_AXI_CTRL_BRESP == M_AXI_AWQOS
S_AXI_CTRL_BRESP == M_AXI_AWUSER
S_AXI_CTRL_BRESP == M_AXI_WDATA
S_AXI_CTRL_BRESP == M_AXI_ARID
S_AXI_CTRL_BRESP == M_AXI_ARCACHE
S_AXI_CTRL_BRESP == M_AXI_ARQOS
S_AXI_CTRL_BRESP == M_AXI_ARUSER
S_AXI_CTRL_BRESP == M_AXI_WDATA_wire
S_AXI_CTRL_BREADY == S_AXI_CTRL_RREADY
S_AXI_CTRL_BREADY == M_AXI_AWREADY
S_AXI_CTRL_BREADY == M_AXI_WREADY
S_AXI_CTRL_BREADY == M_AXI_ARREADY
S_AXI_CTRL_BREADY == M_AXI_WREADY_wire
S_AXI_CTRL_BREADY == M_AXI_BREADY_wire
S_AXI_CTRL_BREADY == shadow_M_AXI_AWADDR_wire
S_AXI_CTRL_BREADY == shadow_AW_HIGH_ADDR
S_AXI_CTRL_BREADY == orig(S_AXI_CTRL_BREADY)
S_AXI_CTRL_BREADY == orig(S_AXI_CTRL_RREADY)
S_AXI_CTRL_BREADY == orig(M_AXI_AWREADY)
S_AXI_CTRL_BREADY == orig(M_AXI_WREADY)
S_AXI_CTRL_BREADY == orig(M_AXI_ARREADY)
S_AXI_CTRL_BREADY == orig(M_AXI_WREADY_wire)
S_AXI_CTRL_BREADY == orig(M_AXI_BREADY_wire)
S_AXI_CTRL_BREADY == orig(shadow_M_AXI_AWADDR_wire)
S_AXI_CTRL_BREADY == orig(shadow_AW_HIGH_ADDR)
M_AXI_AWSIZE_wire == M_AXI_ARSIZE_wire
M_AXI_AWBURST_wire == M_AXI_ARBURST_wire
M_AXI_AWBURST_wire == orig(M_AXI_AWBURST_wire)
M_AXI_AWBURST_wire == orig(M_AXI_ARBURST_wire)
M_AXI_AWLOCK_wire == M_AXI_ARLOCK_wire
M_AXI_AWLOCK_wire == orig(M_AXI_AWLOCK_wire)
M_AXI_AWLOCK_wire == orig(M_AXI_ARLOCK_wire)
M_AXI_AWPROT_wire == M_AXI_ARPROT_wire
M_AXI_AWPROT_wire == orig(M_AXI_AWPROT_wire)
M_AXI_AWPROT_wire == orig(M_AXI_ARPROT_wire)
shadow_AW_ADDR_VALID == shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_AWQOS_INT == shadow_M_AXI_AWSIZE_INT
shadow_M_AXI_AWQOS_INT == orig(shadow_reg05_w_anomaly)
shadow_M_AXI_AWID_INT == shadow_reg03_r_anomaly
shadow_M_AXI_AWID_wire == orig(shadow_M_AXI_AWID_wire)
shadow_reg_data_out == shadow_reg05_w_anomaly
shadow_reg04_w_anomaly == shadow_AW_ILLEGAL_REQ
shadow_reg04_w_anomaly == shadow_AW_CH_EN
shadow_AR_ADDR_VALID == orig(shadow_AR_ADDR_VALID)
shadow_W_DATA_TO_SERVE == shadow_W_B_TO_SERVE
S_AXI_CTRL_AWADDR == 0
S_AXI_CTRL_AWPROT >= 0
S_AXI_CTRL_AWVALID one of { 0, 1 }
S_AXI_CTRL_AWREADY one of { 0, 1 }
S_AXI_CTRL_WDATA one of { 0, 1 }
S_AXI_CTRL_WSTRB >= 0
S_AXI_CTRL_WVALID one of { 0, 14, 15 }
S_AXI_CTRL_BRESP one of { -1, 0 }
S_AXI_CTRL_BVALID one of { -1, 0, 1 }
S_AXI_CTRL_BREADY == 1
M_AXI_AWADDR one of { -1, 0, 1 }
M_AXI_AWLEN >= -1
M_AXI_AWSIZE one of { -1, 0, 16 }
M_AXI_AWBURST one of { -1, 0, 4 }
M_AXI_AWLOCK one of { -1, 0, 2 }
M_AXI_AWPROT one of { -1, 0, 6 }
M_AXI_AWVALID one of { -1, 0, 1 }
M_AXI_WVALID one of { 0, 1 }
M_AXI_BVALID one of { 0, 1 }
M_AXI_BREADY one of { 0, 1 }
M_AXI_ARADDR one of { -1, 0, 1 }
M_AXI_ARLEN >= -1
M_AXI_ARSIZE one of { -1, 0, 16 }
M_AXI_ARBURST one of { -1, 0, 4 }
M_AXI_ARLOCK one of { -1, 0, 2 }
M_AXI_ARPROT one of { -1, 0, 6 }
M_AXI_ARVALID one of { -1, 0, 1 }
M_AXI_RRESP >= 0
M_AXI_RLAST one of { 0, 1 }
M_AXI_RVALID one of { 0, 1 }
M_AXI_RREADY one of { -1, 0, 1 }
M_AXI_AWADDR_wire one of { -1, 0, 1 }
M_AXI_AWLEN_wire >= -1
M_AXI_AWSIZE_wire one of { 0, 16 }
M_AXI_AWBURST_wire == 4
M_AXI_AWLOCK_wire == 2
M_AXI_AWPROT_wire == 6
M_AXI_AWVALID_wire one of { -1, 0, 1 }
M_AXI_AWREADY_wire one of { -1, 0, 1 }
M_AXI_WSTRB_wire != 0
M_AXI_WLAST_wire one of { -1, 14, 15 }
M_AXI_WLAST_wire != 0
M_AXI_WVALID_wire one of { 0, 1 }
M_AXI_BRESP_wire one of { 0, 1 }
M_AXI_BUSER_wire one of { 0, 2 }
M_AXI_BVALID_wire one of { 0, 1 }
M_AXI_ARADDR_wire one of { -1, 0, 1 }
M_AXI_ARLEN_wire >= -1
M_AXI_ARVALID_wire one of { -1, 0, 1 }
M_AXI_ARREADY_wire one of { -1, 0, 1 }
M_AXI_RVALID_wire one of { -1, 0, 1 }
M_AXI_RREADY_wire one of { -1, 1 }
M_AXI_RREADY_wire != 0
shadow_AW_ADDR_VALID one of { 0, 1 }
shadow_AR_ILL_TRANS_SRV_PTR one of { 0, 65534 }
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 1 }
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= 0
shadow_AW_ILL_TRANS_FIL_PTR >= 0
shadow_M_AXI_ARUSER_INT >= 0
shadow_M_AXI_AWQOS_INT one of { 0, 1 }
shadow_M_AXI_AWPROT_INT one of { 0, 15 }
shadow_M_AXI_AWCACHE_INT one of { 0, 7 }
shadow_M_AXI_AWBURST_INT one of { 0, 6, 14 }
shadow_M_AXI_AWLEN_INT >= 0
shadow_M_AXI_AWADDR_INT one of { 0, 17, 255 }
shadow_M_AXI_AWID_INT one of { 0, 4294967294L }
shadow_M_AXI_AWID_wire == 4294967294L
shadow_reg_data_out one of { 0, 1 }
shadow_reg37_w_config one of { 0, 4294967294L }
shadow_S_AXI_CTRL_ARADDR one of { 0, 25165840, 4290773502L }
shadow_reg04_w_anomaly one of { 0, 1 }
shadow_AR_ADDR_VALID == 65534
shadow_reg02_r_anomaly one of { 0, 1 }
shadow_reg01_config one of { 0, 4294967294L }
shadow_M_AXI_AWVALID_wire one of { 0, 1 }
shadow_M_AXI_AWREADY_wire one of { 0, 1 }
shadow_M_AXI_WLAST_wire one of { 0, 1 }
shadow_M_AXI_WVALID_wire one of { 0, 1 }
shadow_M_AXI_BVALID_wire one of { 0, 1 }
shadow_AW_STATE one of { 0, 1 }
shadow_B_STATE one of { 0, 1 }
shadow_W_DATA_TO_SERVE one of { 0, 1 }
shadow_W_CH_EN one of { 0, 1 }
shadow_AW_CH_DIS one of { 0, 1 }
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWPROT
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WDATA
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWADDR <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWADDR <= M_AXI_WVALID
S_AXI_CTRL_AWADDR <= M_AXI_BVALID
S_AXI_CTRL_AWADDR <= M_AXI_BREADY
S_AXI_CTRL_AWADDR <= M_AXI_RRESP
S_AXI_CTRL_AWADDR <= M_AXI_RLAST
S_AXI_CTRL_AWADDR <= M_AXI_RVALID
S_AXI_CTRL_AWADDR <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWADDR != M_AXI_WSTRB_wire
S_AXI_CTRL_AWADDR != M_AXI_WLAST_wire
S_AXI_CTRL_AWADDR <= M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR <= M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR <= M_AXI_BUSER_wire
S_AXI_CTRL_AWADDR <= M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR != M_AXI_RREADY_wire
S_AXI_CTRL_AWADDR <= shadow_AW_ADDR_VALID
S_AXI_CTRL_AWADDR <= shadow_AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_AWADDR <= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_AWADDR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_AWADDR <= shadow_AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWADDR <= shadow_M_AXI_ARUSER_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWQOS_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWPROT_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWCACHE_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWBURST_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWLEN_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWADDR_INT
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWID_INT
S_AXI_CTRL_AWADDR <= shadow_reg_data_out
S_AXI_CTRL_AWADDR <= shadow_reg37_w_config
S_AXI_CTRL_AWADDR <= shadow_S_AXI_CTRL_ARADDR
S_AXI_CTRL_AWADDR <= shadow_reg04_w_anomaly
S_AXI_CTRL_AWADDR <= shadow_reg02_r_anomaly
S_AXI_CTRL_AWADDR <= shadow_reg01_config
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWVALID_wire
S_AXI_CTRL_AWADDR <= shadow_M_AXI_AWREADY_wire
S_AXI_CTRL_AWADDR <= shadow_M_AXI_WLAST_wire
S_AXI_CTRL_AWADDR <= shadow_M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR <= shadow_M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR <= shadow_AW_STATE
S_AXI_CTRL_AWADDR <= shadow_B_STATE
S_AXI_CTRL_AWADDR <= shadow_W_DATA_TO_SERVE
S_AXI_CTRL_AWADDR <= shadow_W_CH_EN
S_AXI_CTRL_AWADDR <= shadow_AW_CH_DIS
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_AWPROT)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWADDR <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWADDR >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWADDR <= orig(M_AXI_WVALID)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BVALID)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BREADY)
S_AXI_CTRL_AWADDR <= orig(M_AXI_RRESP)
S_AXI_CTRL_AWADDR <= orig(M_AXI_RLAST)
S_AXI_CTRL_AWADDR <= orig(M_AXI_RVALID)
S_AXI_CTRL_AWADDR <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_AWADDR != orig(M_AXI_WSTRB_wire)
S_AXI_CTRL_AWADDR != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_AWADDR <= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_AWADDR <= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_AWADDR != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_AWADDR <= orig(shadow_AW_ADDR_VALID)
S_AXI_CTRL_AWADDR <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_AWADDR <= orig(shadow_AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_AWADDR <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
S_AXI_CTRL_AWADDR <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_ARUSER_INT)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWQOS_INT)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWPROT_INT)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWCACHE_INT)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWBURST_INT)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWLEN_INT)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWADDR_INT)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWID_INT)
S_AXI_CTRL_AWADDR <= orig(shadow_reg_data_out)
S_AXI_CTRL_AWADDR <= orig(shadow_reg37_w_config)
S_AXI_CTRL_AWADDR <= orig(shadow_S_AXI_CTRL_ARADDR)
S_AXI_CTRL_AWADDR <= orig(shadow_reg04_w_anomaly)
S_AXI_CTRL_AWADDR <= orig(shadow_reg02_r_anomaly)
S_AXI_CTRL_AWADDR <= orig(shadow_reg01_config)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWVALID_wire)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_AWREADY_wire)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_WLAST_wire)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_WVALID_wire)
S_AXI_CTRL_AWADDR <= orig(shadow_M_AXI_BVALID_wire)
S_AXI_CTRL_AWADDR <= orig(shadow_AW_STATE)
S_AXI_CTRL_AWADDR <= orig(shadow_B_STATE)
S_AXI_CTRL_AWADDR <= orig(shadow_W_DATA_TO_SERVE)
S_AXI_CTRL_AWADDR <= orig(shadow_W_CH_EN)
S_AXI_CTRL_AWADDR <= orig(shadow_AW_CH_DIS)
S_AXI_CTRL_AWPROT >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWPROT != S_AXI_CTRL_BREADY
S_AXI_CTRL_AWPROT != M_AXI_BREADY
S_AXI_CTRL_AWPROT != M_AXI_AWBURST_wire
S_AXI_CTRL_AWPROT % M_AXI_AWBURST_wire == 0
S_AXI_CTRL_AWPROT != M_AXI_AWLOCK_wire
S_AXI_CTRL_AWPROT % M_AXI_AWLOCK_wire == 0
S_AXI_CTRL_AWPROT != M_AXI_AWPROT_wire
S_AXI_CTRL_AWPROT != M_AXI_WSTRB_wire
S_AXI_CTRL_AWPROT != M_AXI_WLAST_wire
S_AXI_CTRL_AWPROT >= M_AXI_BRESP_wire
S_AXI_CTRL_AWPROT >= M_AXI_BUSER_wire
S_AXI_CTRL_AWPROT != M_AXI_RREADY_wire
S_AXI_CTRL_AWPROT % M_AXI_RREADY_wire == 0
S_AXI_CTRL_AWPROT < shadow_M_AXI_AWID_wire
S_AXI_CTRL_AWPROT < shadow_AR_ADDR_VALID
S_AXI_CTRL_AWPROT >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWPROT != orig(M_AXI_BREADY)
S_AXI_CTRL_AWPROT != orig(M_AXI_WSTRB_wire)
S_AXI_CTRL_AWPROT != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_AWPROT >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWPROT >= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_AWPROT != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_AWPROT % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWVALID <= S_AXI_CTRL_BREADY
S_AXI_CTRL_AWVALID <= M_AXI_BREADY
S_AXI_CTRL_AWVALID <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWVALID < M_AXI_AWBURST_wire
S_AXI_CTRL_AWVALID < M_AXI_AWLOCK_wire
S_AXI_CTRL_AWVALID < M_AXI_AWPROT_wire
S_AXI_CTRL_AWVALID % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_AWVALID != M_AXI_WLAST_wire
S_AXI_CTRL_AWVALID < shadow_M_AXI_AWID_wire
S_AXI_CTRL_AWVALID < shadow_AR_ADDR_VALID
S_AXI_CTRL_AWVALID >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWVALID <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_AWVALID % orig(M_AXI_WSTRB_wire) == 0
S_AXI_CTRL_AWVALID != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_AWVALID >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_WVALID
S_AXI_CTRL_AWREADY >= S_AXI_CTRL_BRESP
S_AXI_CTRL_AWREADY <= S_AXI_CTRL_BREADY
S_AXI_CTRL_AWREADY <= M_AXI_BREADY
S_AXI_CTRL_AWREADY <= M_AXI_AWSIZE_wire
S_AXI_CTRL_AWREADY < M_AXI_AWBURST_wire
S_AXI_CTRL_AWREADY < M_AXI_AWLOCK_wire
S_AXI_CTRL_AWREADY < M_AXI_AWPROT_wire
S_AXI_CTRL_AWREADY % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_AWREADY != M_AXI_WLAST_wire
S_AXI_CTRL_AWREADY < shadow_M_AXI_AWID_wire
S_AXI_CTRL_AWREADY < shadow_AR_ADDR_VALID
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_AWREADY <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWREADY >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_AWREADY <= orig(M_AXI_BREADY)
S_AXI_CTRL_AWREADY <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_AWREADY % orig(M_AXI_WSTRB_wire) == 0
S_AXI_CTRL_AWREADY != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_WDATA <= S_AXI_CTRL_WSTRB
S_AXI_CTRL_WDATA <= S_AXI_CTRL_WVALID
S_AXI_CTRL_WDATA >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WDATA <= S_AXI_CTRL_BREADY
S_AXI_CTRL_WDATA <= M_AXI_BREADY
S_AXI_CTRL_WDATA >= M_AXI_ARADDR
S_AXI_CTRL_WDATA >= M_AXI_ARVALID
S_AXI_CTRL_WDATA >= M_AXI_RLAST
S_AXI_CTRL_WDATA >= M_AXI_RVALID
S_AXI_CTRL_WDATA < M_AXI_AWBURST_wire
S_AXI_CTRL_WDATA < M_AXI_AWLOCK_wire
S_AXI_CTRL_WDATA < M_AXI_AWPROT_wire
S_AXI_CTRL_WDATA != M_AXI_WLAST_wire
S_AXI_CTRL_WDATA < shadow_M_AXI_AWID_wire
S_AXI_CTRL_WDATA < shadow_AR_ADDR_VALID
S_AXI_CTRL_WDATA <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_WDATA <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_WDATA >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_WDATA <= orig(M_AXI_BREADY)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WDATA >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WDATA >= orig(M_AXI_RLAST)
S_AXI_CTRL_WDATA >= orig(M_AXI_RVALID)
S_AXI_CTRL_WDATA != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WSTRB >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WSTRB != S_AXI_CTRL_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR
S_AXI_CTRL_WSTRB >= M_AXI_AWLOCK
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID
S_AXI_CTRL_WSTRB >= M_AXI_WVALID
S_AXI_CTRL_WSTRB >= M_AXI_BVALID
S_AXI_CTRL_WSTRB != M_AXI_BREADY
S_AXI_CTRL_WSTRB >= M_AXI_ARADDR
S_AXI_CTRL_WSTRB >= M_AXI_ARLEN
S_AXI_CTRL_WSTRB >= M_AXI_ARSIZE
S_AXI_CTRL_WSTRB >= M_AXI_ARBURST
S_AXI_CTRL_WSTRB >= M_AXI_ARLOCK
S_AXI_CTRL_WSTRB >= M_AXI_ARPROT
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID
S_AXI_CTRL_WSTRB >= M_AXI_RRESP
S_AXI_CTRL_WSTRB >= M_AXI_RLAST
S_AXI_CTRL_WSTRB >= M_AXI_RVALID
S_AXI_CTRL_WSTRB != M_AXI_RREADY
S_AXI_CTRL_WSTRB >= M_AXI_AWADDR_wire
S_AXI_CTRL_WSTRB != M_AXI_AWBURST_wire
S_AXI_CTRL_WSTRB != M_AXI_AWLOCK_wire
S_AXI_CTRL_WSTRB != M_AXI_AWPROT_wire
S_AXI_CTRL_WSTRB >= M_AXI_AWVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_AWREADY_wire
S_AXI_CTRL_WSTRB != M_AXI_WLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_WVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_BRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_BUSER_wire
S_AXI_CTRL_WSTRB >= M_AXI_BVALID_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARADDR_wire
S_AXI_CTRL_WSTRB >= M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_ARREADY_wire
S_AXI_CTRL_WSTRB >= M_AXI_RRESP_wire
S_AXI_CTRL_WSTRB >= M_AXI_RLAST_wire
S_AXI_CTRL_WSTRB >= M_AXI_RVALID_wire
S_AXI_CTRL_WSTRB != M_AXI_RREADY_wire
S_AXI_CTRL_WSTRB % M_AXI_RREADY_wire == 0
S_AXI_CTRL_WSTRB >= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB != shadow_M_AXI_AWID_wire
S_AXI_CTRL_WSTRB != shadow_AR_ADDR_VALID
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_WSTRB >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWADDR)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWLOCK)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_BREADY)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARLEN)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARSIZE)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARLOCK)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARPROT)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RRESP)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID)
S_AXI_CTRL_WSTRB != orig(M_AXI_RREADY)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARADDR_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RRESP_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RLAST_wire)
S_AXI_CTRL_WSTRB >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WSTRB != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_WSTRB % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_WSTRB >= orig(shadow_AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_WVALID >= S_AXI_CTRL_BRESP
S_AXI_CTRL_WVALID >= S_AXI_CTRL_BVALID
S_AXI_CTRL_WVALID != S_AXI_CTRL_BREADY
S_AXI_CTRL_WVALID >= M_AXI_AWADDR
S_AXI_CTRL_WVALID >= M_AXI_AWBURST
S_AXI_CTRL_WVALID >= M_AXI_AWLOCK
S_AXI_CTRL_WVALID >= M_AXI_AWPROT
S_AXI_CTRL_WVALID >= M_AXI_AWVALID
S_AXI_CTRL_WVALID >= M_AXI_WVALID
S_AXI_CTRL_WVALID >= M_AXI_BVALID
S_AXI_CTRL_WVALID != M_AXI_BREADY
S_AXI_CTRL_WVALID >= M_AXI_ARADDR
S_AXI_CTRL_WVALID >= M_AXI_ARBURST
S_AXI_CTRL_WVALID >= M_AXI_ARLOCK
S_AXI_CTRL_WVALID >= M_AXI_ARPROT
S_AXI_CTRL_WVALID >= M_AXI_ARVALID
S_AXI_CTRL_WVALID >= M_AXI_RRESP
S_AXI_CTRL_WVALID >= M_AXI_RLAST
S_AXI_CTRL_WVALID >= M_AXI_RVALID
S_AXI_CTRL_WVALID != M_AXI_RREADY
S_AXI_CTRL_WVALID >= M_AXI_AWADDR_wire
S_AXI_CTRL_WVALID != M_AXI_AWBURST_wire
S_AXI_CTRL_WVALID != M_AXI_AWLOCK_wire
S_AXI_CTRL_WVALID != M_AXI_AWPROT_wire
S_AXI_CTRL_WVALID >= M_AXI_AWVALID_wire
S_AXI_CTRL_WVALID != M_AXI_AWREADY_wire
S_AXI_CTRL_WVALID != M_AXI_WSTRB_wire
S_AXI_CTRL_WVALID >= M_AXI_WVALID_wire
S_AXI_CTRL_WVALID >= M_AXI_BRESP_wire
S_AXI_CTRL_WVALID >= M_AXI_BUSER_wire
S_AXI_CTRL_WVALID >= M_AXI_BVALID_wire
S_AXI_CTRL_WVALID >= M_AXI_ARADDR_wire
S_AXI_CTRL_WVALID >= M_AXI_ARVALID_wire
S_AXI_CTRL_WVALID != M_AXI_ARREADY_wire
S_AXI_CTRL_WVALID >= M_AXI_RRESP_wire
S_AXI_CTRL_WVALID >= M_AXI_RLAST_wire
S_AXI_CTRL_WVALID >= M_AXI_RVALID_wire
S_AXI_CTRL_WVALID != M_AXI_RREADY_wire
S_AXI_CTRL_WVALID % M_AXI_RREADY_wire == 0
S_AXI_CTRL_WVALID >= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WVALID < shadow_M_AXI_AWID_wire
S_AXI_CTRL_WVALID < shadow_AR_ADDR_VALID
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_WVALID >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWADDR)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWBURST)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWLOCK)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWPROT)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWVALID)
S_AXI_CTRL_WVALID >= orig(M_AXI_WVALID)
S_AXI_CTRL_WVALID >= orig(M_AXI_BVALID)
S_AXI_CTRL_WVALID != orig(M_AXI_BREADY)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARADDR)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARBURST)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARLOCK)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARPROT)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARVALID)
S_AXI_CTRL_WVALID >= orig(M_AXI_RRESP)
S_AXI_CTRL_WVALID >= orig(M_AXI_RLAST)
S_AXI_CTRL_WVALID >= orig(M_AXI_RVALID)
S_AXI_CTRL_WVALID != orig(M_AXI_RREADY)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_WVALID != orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_WVALID != orig(M_AXI_WSTRB_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARADDR_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_WVALID != orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_RRESP_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_RLAST_wire)
S_AXI_CTRL_WVALID >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_WVALID != orig(M_AXI_RREADY_wire)
S_AXI_CTRL_WVALID % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_WVALID >= orig(shadow_AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_BRESP <= S_AXI_CTRL_BVALID
S_AXI_CTRL_BRESP < S_AXI_CTRL_BREADY
S_AXI_CTRL_BRESP <= M_AXI_AWADDR
S_AXI_CTRL_BRESP <= M_AXI_AWLEN
S_AXI_CTRL_BRESP <= M_AXI_AWSIZE
S_AXI_CTRL_BRESP <= M_AXI_AWBURST
S_AXI_CTRL_BRESP <= M_AXI_AWLOCK
S_AXI_CTRL_BRESP <= M_AXI_AWPROT
S_AXI_CTRL_BRESP <= M_AXI_AWVALID
S_AXI_CTRL_BRESP <= M_AXI_WSTRB
S_AXI_CTRL_BRESP <= M_AXI_WLAST
S_AXI_CTRL_BRESP <= M_AXI_WVALID
S_AXI_CTRL_BRESP <= M_AXI_BVALID
S_AXI_CTRL_BRESP <= M_AXI_BREADY
S_AXI_CTRL_BRESP <= M_AXI_ARADDR
S_AXI_CTRL_BRESP <= M_AXI_ARLEN
S_AXI_CTRL_BRESP <= M_AXI_ARSIZE
S_AXI_CTRL_BRESP <= M_AXI_ARBURST
S_AXI_CTRL_BRESP <= M_AXI_ARLOCK
S_AXI_CTRL_BRESP <= M_AXI_ARPROT
S_AXI_CTRL_BRESP <= M_AXI_ARVALID
S_AXI_CTRL_BRESP <= M_AXI_RRESP
S_AXI_CTRL_BRESP <= M_AXI_RLAST
S_AXI_CTRL_BRESP <= M_AXI_RVALID
S_AXI_CTRL_BRESP <= M_AXI_RREADY
S_AXI_CTRL_BRESP <= M_AXI_AWADDR_wire
S_AXI_CTRL_BRESP <= M_AXI_AWLEN_wire
S_AXI_CTRL_BRESP <= M_AXI_AWSIZE_wire
S_AXI_CTRL_BRESP < M_AXI_AWBURST_wire
S_AXI_CTRL_BRESP < M_AXI_AWLOCK_wire
S_AXI_CTRL_BRESP < M_AXI_AWPROT_wire
S_AXI_CTRL_BRESP <= M_AXI_AWVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_AWREADY_wire
S_AXI_CTRL_BRESP % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_BRESP <= M_AXI_WSTRB_wire
S_AXI_CTRL_BRESP % M_AXI_WLAST_wire == 0
S_AXI_CTRL_BRESP <= M_AXI_WLAST_wire
S_AXI_CTRL_BRESP <= M_AXI_WVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_BRESP_wire
S_AXI_CTRL_BRESP <= M_AXI_BUSER_wire
S_AXI_CTRL_BRESP <= M_AXI_BVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_ARADDR_wire
S_AXI_CTRL_BRESP <= M_AXI_ARLEN_wire
S_AXI_CTRL_BRESP <= M_AXI_ARVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_ARREADY_wire
S_AXI_CTRL_BRESP <= M_AXI_RRESP_wire
S_AXI_CTRL_BRESP <= M_AXI_RLAST_wire
S_AXI_CTRL_BRESP <= M_AXI_RVALID_wire
S_AXI_CTRL_BRESP <= M_AXI_RREADY_wire
S_AXI_CTRL_BRESP <= shadow_AW_ADDR_VALID
S_AXI_CTRL_BRESP <= shadow_AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BRESP <= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BRESP <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_BRESP <= shadow_AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_BRESP <= shadow_M_AXI_ARUSER_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWQOS_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWPROT_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWCACHE_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWBURST_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWLEN_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWADDR_INT
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWID_INT
S_AXI_CTRL_BRESP < shadow_M_AXI_AWID_wire
S_AXI_CTRL_BRESP <= shadow_reg_data_out
S_AXI_CTRL_BRESP <= shadow_reg37_w_config
S_AXI_CTRL_BRESP <= shadow_S_AXI_CTRL_ARADDR
S_AXI_CTRL_BRESP <= shadow_reg04_w_anomaly
S_AXI_CTRL_BRESP < shadow_AR_ADDR_VALID
S_AXI_CTRL_BRESP <= shadow_reg02_r_anomaly
S_AXI_CTRL_BRESP <= shadow_reg01_config
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWVALID_wire
S_AXI_CTRL_BRESP <= shadow_M_AXI_AWREADY_wire
S_AXI_CTRL_BRESP <= shadow_M_AXI_WLAST_wire
S_AXI_CTRL_BRESP <= shadow_M_AXI_WVALID_wire
S_AXI_CTRL_BRESP <= shadow_M_AXI_BVALID_wire
S_AXI_CTRL_BRESP <= shadow_AW_STATE
S_AXI_CTRL_BRESP <= shadow_B_STATE
S_AXI_CTRL_BRESP <= shadow_W_DATA_TO_SERVE
S_AXI_CTRL_BRESP <= shadow_W_CH_EN
S_AXI_CTRL_BRESP <= shadow_AW_CH_DIS
S_AXI_CTRL_BRESP <= orig(S_AXI_CTRL_AWPROT)
S_AXI_CTRL_BRESP <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BRESP <= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BRESP <= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_BRESP <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BRESP <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BRESP >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_BRESP <= orig(M_AXI_WVALID)
S_AXI_CTRL_BRESP <= orig(M_AXI_BVALID)
S_AXI_CTRL_BRESP <= orig(M_AXI_BREADY)
S_AXI_CTRL_BRESP <= orig(M_AXI_RRESP)
S_AXI_CTRL_BRESP <= orig(M_AXI_RLAST)
S_AXI_CTRL_BRESP <= orig(M_AXI_RVALID)
S_AXI_CTRL_BRESP <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_BRESP % orig(M_AXI_WSTRB_wire) == 0
S_AXI_CTRL_BRESP % orig(M_AXI_WLAST_wire) == 0
S_AXI_CTRL_BRESP <= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_BRESP <= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_BRESP <= orig(M_AXI_BUSER_wire)
S_AXI_CTRL_BRESP <= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_BRESP <= orig(shadow_AW_ADDR_VALID)
S_AXI_CTRL_BRESP <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_BRESP <= orig(shadow_AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_BRESP <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
S_AXI_CTRL_BRESP <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_ARUSER_INT)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWQOS_INT)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWPROT_INT)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWCACHE_INT)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWBURST_INT)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWLEN_INT)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWADDR_INT)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWID_INT)
S_AXI_CTRL_BRESP <= orig(shadow_reg_data_out)
S_AXI_CTRL_BRESP <= orig(shadow_reg37_w_config)
S_AXI_CTRL_BRESP <= orig(shadow_S_AXI_CTRL_ARADDR)
S_AXI_CTRL_BRESP <= orig(shadow_reg04_w_anomaly)
S_AXI_CTRL_BRESP <= orig(shadow_reg02_r_anomaly)
S_AXI_CTRL_BRESP <= orig(shadow_reg01_config)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWVALID_wire)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_AWREADY_wire)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_WLAST_wire)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_WVALID_wire)
S_AXI_CTRL_BRESP <= orig(shadow_M_AXI_BVALID_wire)
S_AXI_CTRL_BRESP <= orig(shadow_AW_STATE)
S_AXI_CTRL_BRESP <= orig(shadow_B_STATE)
S_AXI_CTRL_BRESP <= orig(shadow_W_DATA_TO_SERVE)
S_AXI_CTRL_BRESP <= orig(shadow_W_CH_EN)
S_AXI_CTRL_BRESP <= orig(shadow_AW_CH_DIS)
S_AXI_CTRL_BVALID <= S_AXI_CTRL_BREADY
S_AXI_CTRL_BVALID <= M_AXI_BREADY
S_AXI_CTRL_BVALID <= M_AXI_RREADY
S_AXI_CTRL_BVALID <= M_AXI_AWSIZE_wire
S_AXI_CTRL_BVALID < M_AXI_AWBURST_wire
S_AXI_CTRL_BVALID < M_AXI_AWLOCK_wire
S_AXI_CTRL_BVALID < M_AXI_AWPROT_wire
S_AXI_CTRL_BVALID % M_AXI_WSTRB_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_WSTRB_wire
S_AXI_CTRL_BVALID <= M_AXI_WLAST_wire
S_AXI_CTRL_BVALID % M_AXI_RREADY_wire == 0
S_AXI_CTRL_BVALID <= M_AXI_RREADY_wire
S_AXI_CTRL_BVALID < shadow_M_AXI_AWID_wire
S_AXI_CTRL_BVALID < shadow_AR_ADDR_VALID
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID <= orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BVALID >= orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_BVALID <= orig(M_AXI_BREADY)
S_AXI_CTRL_BVALID <= orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_BVALID % orig(M_AXI_WSTRB_wire) == 0
S_AXI_CTRL_BVALID % orig(M_AXI_RREADY_wire) == 0
S_AXI_CTRL_BREADY >= M_AXI_AWADDR
S_AXI_CTRL_BREADY != M_AXI_AWLEN
S_AXI_CTRL_BREADY != M_AXI_AWSIZE
S_AXI_CTRL_BREADY != M_AXI_AWBURST
S_AXI_CTRL_BREADY != M_AXI_AWLOCK
S_AXI_CTRL_BREADY != M_AXI_AWPROT
S_AXI_CTRL_BREADY >= M_AXI_AWVALID
S_AXI_CTRL_BREADY != M_AXI_WLAST
S_AXI_CTRL_BREADY >= M_AXI_WVALID
S_AXI_CTRL_BREADY >= M_AXI_BVALID
S_AXI_CTRL_BREADY >= M_AXI_BREADY
S_AXI_CTRL_BREADY >= M_AXI_ARADDR
S_AXI_CTRL_BREADY != M_AXI_ARLEN
S_AXI_CTRL_BREADY != M_AXI_ARSIZE
S_AXI_CTRL_BREADY != M_AXI_ARBURST
S_AXI_CTRL_BREADY != M_AXI_ARLOCK
S_AXI_CTRL_BREADY != M_AXI_ARPROT
S_AXI_CTRL_BREADY >= M_AXI_ARVALID
S_AXI_CTRL_BREADY != M_AXI_RRESP
S_AXI_CTRL_BREADY >= M_AXI_RLAST
S_AXI_CTRL_BREADY >= M_AXI_RVALID
S_AXI_CTRL_BREADY >= M_AXI_RREADY
S_AXI_CTRL_BREADY >= M_AXI_AWADDR_wire
S_AXI_CTRL_BREADY != M_AXI_AWLEN_wire
S_AXI_CTRL_BREADY != M_AXI_AWSIZE_wire
S_AXI_CTRL_BREADY >= M_AXI_AWVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_AWREADY_wire
S_AXI_CTRL_BREADY != M_AXI_WLAST_wire
S_AXI_CTRL_BREADY >= M_AXI_WVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_BRESP_wire
S_AXI_CTRL_BREADY != M_AXI_BUSER_wire
S_AXI_CTRL_BREADY >= M_AXI_BVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_ARADDR_wire
S_AXI_CTRL_BREADY != M_AXI_ARLEN_wire
S_AXI_CTRL_BREADY >= M_AXI_ARVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_ARREADY_wire
S_AXI_CTRL_BREADY >= M_AXI_RVALID_wire
S_AXI_CTRL_BREADY >= M_AXI_RREADY_wire
S_AXI_CTRL_BREADY >= shadow_AW_ADDR_VALID
S_AXI_CTRL_BREADY != shadow_AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BREADY >= shadow_AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BREADY != shadow_M_AXI_ARUSER_INT
S_AXI_CTRL_BREADY >= shadow_M_AXI_AWQOS_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWPROT_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWCACHE_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWBURST_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWLEN_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWADDR_INT
S_AXI_CTRL_BREADY != shadow_M_AXI_AWID_INT
S_AXI_CTRL_BREADY >= shadow_reg_data_out
S_AXI_CTRL_BREADY != shadow_reg37_w_config
S_AXI_CTRL_BREADY != shadow_S_AXI_CTRL_ARADDR
S_AXI_CTRL_BREADY >= shadow_reg04_w_anomaly
S_AXI_CTRL_BREADY >= shadow_reg02_r_anomaly
S_AXI_CTRL_BREADY != shadow_reg01_config
S_AXI_CTRL_BREADY >= shadow_M_AXI_AWVALID_wire
S_AXI_CTRL_BREADY >= shadow_M_AXI_AWREADY_wire
S_AXI_CTRL_BREADY >= shadow_M_AXI_WLAST_wire
S_AXI_CTRL_BREADY >= shadow_M_AXI_WVALID_wire
S_AXI_CTRL_BREADY >= shadow_M_AXI_BVALID_wire
S_AXI_CTRL_BREADY >= shadow_AW_STATE
S_AXI_CTRL_BREADY >= shadow_B_STATE
S_AXI_CTRL_BREADY >= shadow_W_DATA_TO_SERVE
S_AXI_CTRL_BREADY >= shadow_W_CH_EN
S_AXI_CTRL_BREADY >= shadow_AW_CH_DIS
S_AXI_CTRL_BREADY != orig(S_AXI_CTRL_AWPROT)
S_AXI_CTRL_BREADY >= orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_BREADY >= orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_BREADY >= orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_BREADY != orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BREADY != orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_BREADY > orig(S_AXI_CTRL_BRESP)
S_AXI_CTRL_BREADY >= orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWADDR)
S_AXI_CTRL_BREADY != orig(M_AXI_AWLEN)
S_AXI_CTRL_BREADY != orig(M_AXI_AWSIZE)
S_AXI_CTRL_BREADY != orig(M_AXI_AWBURST)
S_AXI_CTRL_BREADY != orig(M_AXI_AWLOCK)
S_AXI_CTRL_BREADY != orig(M_AXI_AWPROT)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWVALID)
S_AXI_CTRL_BREADY != orig(M_AXI_WLAST)
S_AXI_CTRL_BREADY >= orig(M_AXI_WVALID)
S_AXI_CTRL_BREADY >= orig(M_AXI_BVALID)
S_AXI_CTRL_BREADY >= orig(M_AXI_BREADY)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARADDR)
S_AXI_CTRL_BREADY != orig(M_AXI_ARLEN)
S_AXI_CTRL_BREADY != orig(M_AXI_ARSIZE)
S_AXI_CTRL_BREADY != orig(M_AXI_ARBURST)
S_AXI_CTRL_BREADY != orig(M_AXI_ARLOCK)
S_AXI_CTRL_BREADY != orig(M_AXI_ARPROT)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARVALID)
S_AXI_CTRL_BREADY != orig(M_AXI_RRESP)
S_AXI_CTRL_BREADY >= orig(M_AXI_RLAST)
S_AXI_CTRL_BREADY >= orig(M_AXI_RVALID)
S_AXI_CTRL_BREADY >= orig(M_AXI_RREADY)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_AWLEN_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_AWSIZE_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_AWREADY_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_WLAST_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_WVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_BRESP_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_BUSER_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_BVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARADDR_wire)
S_AXI_CTRL_BREADY != orig(M_AXI_ARLEN_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_ARREADY_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_RVALID_wire)
S_AXI_CTRL_BREADY >= orig(M_AXI_RREADY_wire)
S_AXI_CTRL_BREADY >= orig(shadow_AW_ADDR_VALID)
S_AXI_CTRL_BREADY != orig(shadow_AR_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_BREADY >= orig(shadow_AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_BREADY != orig(shadow_M_AXI_ARUSER_INT)
S_AXI_CTRL_BREADY >= orig(shadow_M_AXI_AWQOS_INT)
S_AXI_CTRL_BREADY != orig(shadow_M_AXI_AWPROT_INT)
S_AXI_CTRL_BREADY != orig(shadow_M_AXI_AWCACHE_INT)
S_AXI_CTRL_BREADY != orig(shadow_M_AXI_AWBURST_INT)
S_AXI_CTRL_BREADY != orig(shadow_M_AXI_AWLEN_INT)
S_AXI_CTRL_BREADY != orig(shadow_M_AXI_AWADDR_INT)
S_AXI_CTRL_BREADY != orig(shadow_M_AXI_AWID_INT)
S_AXI_CTRL_BREADY >= orig(shadow_reg_data_out)
S_AXI_CTRL_BREADY != orig(shadow_reg37_w_config)
S_AXI_CTRL_BREADY != orig(shadow_S_AXI_CTRL_ARADDR)
S_AXI_CTRL_BREADY >= orig(shadow_reg04_w_anomaly)
S_AXI_CTRL_BREADY >= orig(shadow_reg02_r_anomaly)
S_AXI_CTRL_BREADY != orig(shadow_reg01_config)
S_AXI_CTRL_BREADY >= orig(shadow_M_AXI_AWVALID_wire)
S_AXI_CTRL_BREADY >= orig(shadow_M_AXI_AWREADY_wire)
S_AXI_CTRL_BREADY >= orig(shadow_M_AXI_WLAST_wire)
S_AXI_CTRL_BREADY >= orig(shadow_M_AXI_WVALID_wire)
S_AXI_CTRL_BREADY >= orig(shadow_M_AXI_BVALID_wire)
S_AXI_CTRL_BREADY >= orig(shadow_AW_STATE)
S_AXI_CTRL_BREADY >= orig(shadow_B_STATE)
S_AXI_CTRL_BREADY >= orig(shadow_W_DATA_TO_SERVE)
S_AXI_CTRL_BREADY >= orig(shadow_W_CH_EN)
S_AXI_CTRL_BREADY >= orig(shadow_AW_CH_DIS)
M_AXI_AWADDR <= M_AXI_AWLEN
M_AXI_AWADDR <= M_AXI_AWSIZE
M_AXI_AWADDR <= M_AXI_AWBURST
M_AXI_AWADDR <= M_AXI_AWLOCK
M_AXI_AWADDR <= M_AXI_AWPROT
M_AXI_AWADDR <= M_AXI_BREADY
M_AXI_AWADDR <= M_AXI_RREADY
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR <= M_AXI_AWLEN_wire
M_AXI_AWADDR <= M_AXI_AWSIZE_wire
M_AXI_AWADDR < M_AXI_AWBURST_wire
M_AXI_AWADDR < M_AXI_AWLOCK_wire
M_AXI_AWADDR < M_AXI_AWPROT_wire
M_AXI_AWADDR <= M_AXI_WSTRB_wire
M_AXI_AWADDR <= M_AXI_WLAST_wire
M_AXI_AWADDR <= M_AXI_ARLEN_wire
M_AXI_AWADDR % M_AXI_RREADY_wire == 0
M_AXI_AWADDR <= M_AXI_RREADY_wire
M_AXI_AWADDR <= shadow_AW_ADDR_VALID
M_AXI_AWADDR <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWADDR <= shadow_M_AXI_AWBURST_INT
M_AXI_AWADDR <= shadow_M_AXI_AWLEN_INT
M_AXI_AWADDR <= shadow_M_AXI_AWADDR_INT
M_AXI_AWADDR <= shadow_M_AXI_AWID_INT
M_AXI_AWADDR < shadow_M_AXI_AWID_wire
M_AXI_AWADDR <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWADDR <= shadow_reg04_w_anomaly
M_AXI_AWADDR < shadow_AR_ADDR_VALID
M_AXI_AWADDR <= shadow_W_CH_EN
M_AXI_AWADDR <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWADDR <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWADDR >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWADDR <= orig(M_AXI_BREADY)
M_AXI_AWADDR <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWADDR % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWADDR <= orig(shadow_AW_ADDR_VALID)
M_AXI_AWADDR <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWLEN >= M_AXI_AWSIZE
M_AXI_AWLEN >= M_AXI_AWBURST
M_AXI_AWLEN >= M_AXI_AWLOCK
M_AXI_AWLEN >= M_AXI_AWPROT
M_AXI_AWLEN >= M_AXI_AWVALID
M_AXI_AWLEN >= M_AXI_WSTRB
M_AXI_AWLEN >= M_AXI_WLAST
M_AXI_AWLEN <= M_AXI_AWLEN_wire
M_AXI_AWLEN != M_AXI_AWBURST_wire
M_AXI_AWLEN != M_AXI_AWLOCK_wire
M_AXI_AWLEN != M_AXI_AWPROT_wire
M_AXI_AWLEN % M_AXI_RREADY_wire == 0
M_AXI_AWLEN <= shadow_M_AXI_AWID_INT
M_AXI_AWLEN < shadow_M_AXI_AWID_wire
M_AXI_AWLEN != shadow_AR_ADDR_VALID
M_AXI_AWLEN >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWLEN >= orig(M_AXI_AWVALID)
M_AXI_AWLEN >= orig(M_AXI_WSTRB)
M_AXI_AWLEN >= orig(M_AXI_WLAST)
M_AXI_AWLEN % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWSIZE >= M_AXI_AWBURST
M_AXI_AWSIZE >= M_AXI_AWLOCK
M_AXI_AWSIZE >= M_AXI_AWPROT
M_AXI_AWSIZE >= M_AXI_AWVALID
M_AXI_AWSIZE >= M_AXI_WLAST
M_AXI_AWSIZE <= M_AXI_AWLEN_wire
M_AXI_AWSIZE <= M_AXI_AWSIZE_wire
M_AXI_AWSIZE != M_AXI_AWBURST_wire
M_AXI_AWSIZE != M_AXI_AWLOCK_wire
M_AXI_AWSIZE != M_AXI_AWPROT_wire
M_AXI_AWSIZE <= M_AXI_ARLEN_wire
M_AXI_AWSIZE % M_AXI_RREADY_wire == 0
M_AXI_AWSIZE <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWSIZE <= shadow_M_AXI_AWADDR_INT
M_AXI_AWSIZE <= shadow_M_AXI_AWID_INT
M_AXI_AWSIZE < shadow_M_AXI_AWID_wire
M_AXI_AWSIZE <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWSIZE < shadow_AR_ADDR_VALID
M_AXI_AWSIZE >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWSIZE >= orig(M_AXI_AWVALID)
M_AXI_AWSIZE >= orig(M_AXI_WLAST)
M_AXI_AWSIZE <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWSIZE % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWSIZE <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWBURST >= M_AXI_AWLOCK
M_AXI_AWBURST <= M_AXI_AWPROT
M_AXI_AWBURST >= M_AXI_AWVALID
M_AXI_AWBURST <= M_AXI_AWLEN_wire
M_AXI_AWBURST <= M_AXI_AWSIZE_wire
M_AXI_AWBURST <= M_AXI_AWBURST_wire
M_AXI_AWBURST != M_AXI_AWLOCK_wire
M_AXI_AWBURST < M_AXI_AWPROT_wire
M_AXI_AWBURST <= M_AXI_WLAST_wire
M_AXI_AWBURST <= M_AXI_ARLEN_wire
M_AXI_AWBURST % M_AXI_RREADY_wire == 0
M_AXI_AWBURST <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWBURST <= shadow_M_AXI_AWBURST_INT
M_AXI_AWBURST <= shadow_M_AXI_AWLEN_INT
M_AXI_AWBURST <= shadow_M_AXI_AWADDR_INT
M_AXI_AWBURST <= shadow_M_AXI_AWID_INT
M_AXI_AWBURST < shadow_M_AXI_AWID_wire
M_AXI_AWBURST <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWBURST < shadow_AR_ADDR_VALID
M_AXI_AWBURST <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWBURST >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWBURST >= orig(M_AXI_AWVALID)
M_AXI_AWBURST <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWBURST % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWBURST <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWLOCK <= M_AXI_AWPROT
M_AXI_AWLOCK >= M_AXI_AWVALID
M_AXI_AWLOCK <= M_AXI_AWLEN_wire
M_AXI_AWLOCK <= M_AXI_AWSIZE_wire
M_AXI_AWLOCK < M_AXI_AWBURST_wire
M_AXI_AWLOCK <= M_AXI_AWLOCK_wire
M_AXI_AWLOCK < M_AXI_AWPROT_wire
M_AXI_AWLOCK <= M_AXI_WLAST_wire
M_AXI_AWLOCK <= M_AXI_ARLEN_wire
M_AXI_AWLOCK % M_AXI_RREADY_wire == 0
M_AXI_AWLOCK <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWLOCK <= shadow_M_AXI_AWBURST_INT
M_AXI_AWLOCK <= shadow_M_AXI_AWLEN_INT
M_AXI_AWLOCK <= shadow_M_AXI_AWADDR_INT
M_AXI_AWLOCK <= shadow_M_AXI_AWID_INT
M_AXI_AWLOCK < shadow_M_AXI_AWID_wire
M_AXI_AWLOCK <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWLOCK < shadow_AR_ADDR_VALID
M_AXI_AWLOCK <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWLOCK <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWLOCK >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWLOCK >= orig(M_AXI_AWVALID)
M_AXI_AWLOCK <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWLOCK % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWLOCK <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWPROT >= M_AXI_AWVALID
M_AXI_AWPROT <= M_AXI_AWLEN_wire
M_AXI_AWPROT <= M_AXI_AWSIZE_wire
M_AXI_AWPROT != M_AXI_AWBURST_wire
M_AXI_AWPROT != M_AXI_AWLOCK_wire
M_AXI_AWPROT <= M_AXI_AWPROT_wire
M_AXI_AWPROT <= M_AXI_WLAST_wire
M_AXI_AWPROT <= M_AXI_ARLEN_wire
M_AXI_AWPROT % M_AXI_RREADY_wire == 0
M_AXI_AWPROT <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWPROT <= shadow_M_AXI_AWBURST_INT
M_AXI_AWPROT <= shadow_M_AXI_AWADDR_INT
M_AXI_AWPROT <= shadow_M_AXI_AWID_INT
M_AXI_AWPROT < shadow_M_AXI_AWID_wire
M_AXI_AWPROT <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWPROT < shadow_AR_ADDR_VALID
M_AXI_AWPROT <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWPROT >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWPROT >= orig(M_AXI_AWVALID)
M_AXI_AWPROT <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWPROT % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWPROT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWVALID <= M_AXI_WSTRB
M_AXI_AWVALID <= M_AXI_WLAST
M_AXI_AWVALID <= M_AXI_BREADY
M_AXI_AWVALID <= M_AXI_RREADY
M_AXI_AWVALID <= M_AXI_AWLEN_wire
M_AXI_AWVALID <= M_AXI_AWSIZE_wire
M_AXI_AWVALID < M_AXI_AWBURST_wire
M_AXI_AWVALID < M_AXI_AWLOCK_wire
M_AXI_AWVALID < M_AXI_AWPROT_wire
M_AXI_AWVALID <= M_AXI_WSTRB_wire
M_AXI_AWVALID <= M_AXI_WLAST_wire
M_AXI_AWVALID <= M_AXI_ARLEN_wire
M_AXI_AWVALID % M_AXI_RREADY_wire == 0
M_AXI_AWVALID <= M_AXI_RREADY_wire
M_AXI_AWVALID <= shadow_AW_ADDR_VALID
M_AXI_AWVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWVALID <= shadow_M_AXI_AWBURST_INT
M_AXI_AWVALID <= shadow_M_AXI_AWLEN_INT
M_AXI_AWVALID <= shadow_M_AXI_AWADDR_INT
M_AXI_AWVALID <= shadow_M_AXI_AWID_INT
M_AXI_AWVALID < shadow_M_AXI_AWID_wire
M_AXI_AWVALID <= shadow_S_AXI_CTRL_ARADDR
M_AXI_AWVALID <= shadow_reg04_w_anomaly
M_AXI_AWVALID < shadow_AR_ADDR_VALID
M_AXI_AWVALID <= shadow_W_CH_EN
M_AXI_AWVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWVALID <= orig(M_AXI_BREADY)
M_AXI_AWVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWVALID % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWVALID <= orig(shadow_AW_ADDR_VALID)
M_AXI_AWVALID <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_WSTRB <= M_AXI_AWLEN_wire
M_AXI_WSTRB != M_AXI_AWBURST_wire
M_AXI_WSTRB != M_AXI_AWLOCK_wire
M_AXI_WSTRB != M_AXI_AWPROT_wire
M_AXI_WSTRB % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB <= M_AXI_WSTRB_wire
M_AXI_WSTRB <= M_AXI_ARLEN_wire
M_AXI_WSTRB % M_AXI_RREADY_wire == 0
M_AXI_WSTRB <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WSTRB <= shadow_M_AXI_AWADDR_INT
M_AXI_WSTRB <= shadow_M_AXI_AWID_INT
M_AXI_WSTRB < shadow_M_AXI_AWID_wire
M_AXI_WSTRB <= shadow_S_AXI_CTRL_ARADDR
M_AXI_WSTRB < shadow_AR_ADDR_VALID
M_AXI_WSTRB >= orig(S_AXI_CTRL_BRESP)
M_AXI_WSTRB >= orig(M_AXI_AWVALID)
M_AXI_WSTRB % orig(M_AXI_RREADY_wire) == 0
M_AXI_WSTRB <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_WLAST <= M_AXI_AWLEN_wire
M_AXI_WLAST <= M_AXI_AWSIZE_wire
M_AXI_WLAST != M_AXI_AWBURST_wire
M_AXI_WLAST != M_AXI_AWLOCK_wire
M_AXI_WLAST != M_AXI_AWPROT_wire
M_AXI_WLAST % M_AXI_WLAST_wire == 0
M_AXI_WLAST <= M_AXI_WLAST_wire
M_AXI_WLAST <= M_AXI_ARLEN_wire
M_AXI_WLAST % M_AXI_RREADY_wire == 0
M_AXI_WLAST <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WLAST <= shadow_M_AXI_AWADDR_INT
M_AXI_WLAST <= shadow_M_AXI_AWID_INT
M_AXI_WLAST < shadow_M_AXI_AWID_wire
M_AXI_WLAST <= shadow_S_AXI_CTRL_ARADDR
M_AXI_WLAST < shadow_AR_ADDR_VALID
M_AXI_WLAST >= orig(S_AXI_CTRL_BRESP)
M_AXI_WLAST >= orig(M_AXI_AWVALID)
M_AXI_WLAST <= orig(M_AXI_AWSIZE_wire)
M_AXI_WLAST % orig(M_AXI_RREADY_wire) == 0
M_AXI_WLAST <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_WVALID <= M_AXI_BREADY
M_AXI_WVALID <= M_AXI_AWSIZE_wire
M_AXI_WVALID < M_AXI_AWBURST_wire
M_AXI_WVALID < M_AXI_AWLOCK_wire
M_AXI_WVALID < M_AXI_AWPROT_wire
M_AXI_WVALID != M_AXI_WLAST_wire
M_AXI_WVALID <= M_AXI_WVALID_wire
M_AXI_WVALID <= shadow_AW_ADDR_VALID
M_AXI_WVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WVALID <= shadow_M_AXI_AWBURST_INT
M_AXI_WVALID <= shadow_M_AXI_AWLEN_INT
M_AXI_WVALID <= shadow_M_AXI_AWADDR_INT
M_AXI_WVALID <= shadow_M_AXI_AWID_INT
M_AXI_WVALID < shadow_M_AXI_AWID_wire
M_AXI_WVALID <= shadow_S_AXI_CTRL_ARADDR
M_AXI_WVALID <= shadow_reg04_w_anomaly
M_AXI_WVALID < shadow_AR_ADDR_VALID
M_AXI_WVALID <= shadow_M_AXI_AWREADY_wire
M_AXI_WVALID <= shadow_AW_STATE
M_AXI_WVALID <= shadow_W_CH_EN
M_AXI_WVALID <= shadow_AW_CH_DIS
M_AXI_WVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_WVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_WVALID >= orig(M_AXI_AWVALID)
M_AXI_WVALID <= orig(M_AXI_BREADY)
M_AXI_WVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_WVALID != orig(M_AXI_WLAST_wire)
M_AXI_WVALID <= orig(shadow_AW_ADDR_VALID)
M_AXI_WVALID <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_WVALID <= orig(shadow_M_AXI_AWBURST_INT)
M_AXI_WVALID <= orig(shadow_M_AXI_AWLEN_INT)
M_AXI_WVALID <= orig(shadow_M_AXI_AWADDR_INT)
M_AXI_WVALID <= orig(shadow_M_AXI_AWID_INT)
M_AXI_WVALID <= orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_WVALID <= orig(shadow_reg04_w_anomaly)
M_AXI_WVALID <= orig(shadow_W_CH_EN)
M_AXI_BVALID <= M_AXI_BREADY
M_AXI_BVALID <= M_AXI_AWSIZE_wire
M_AXI_BVALID < M_AXI_AWBURST_wire
M_AXI_BVALID < M_AXI_AWLOCK_wire
M_AXI_BVALID < M_AXI_AWPROT_wire
M_AXI_BVALID != M_AXI_WLAST_wire
M_AXI_BVALID <= M_AXI_BVALID_wire
M_AXI_BVALID <= shadow_AW_ADDR_VALID
M_AXI_BVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BVALID <= shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_BVALID <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_BVALID <= shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_BVALID <= shadow_M_AXI_ARUSER_INT
M_AXI_BVALID <= shadow_M_AXI_AWBURST_INT
M_AXI_BVALID <= shadow_M_AXI_AWLEN_INT
M_AXI_BVALID <= shadow_M_AXI_AWADDR_INT
M_AXI_BVALID <= shadow_M_AXI_AWID_INT
M_AXI_BVALID < shadow_M_AXI_AWID_wire
M_AXI_BVALID <= shadow_S_AXI_CTRL_ARADDR
M_AXI_BVALID <= shadow_reg04_w_anomaly
M_AXI_BVALID < shadow_AR_ADDR_VALID
M_AXI_BVALID <= shadow_M_AXI_AWVALID_wire
M_AXI_BVALID <= shadow_M_AXI_AWREADY_wire
M_AXI_BVALID <= shadow_M_AXI_WLAST_wire
M_AXI_BVALID <= shadow_M_AXI_WVALID_wire
M_AXI_BVALID <= shadow_AW_STATE
M_AXI_BVALID <= shadow_B_STATE
M_AXI_BVALID <= shadow_W_DATA_TO_SERVE
M_AXI_BVALID <= shadow_W_CH_EN
M_AXI_BVALID <= shadow_AW_CH_DIS
M_AXI_BVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_BVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_BVALID <= orig(M_AXI_BREADY)
M_AXI_BVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_BVALID != orig(M_AXI_WLAST_wire)
M_AXI_BVALID <= orig(shadow_AW_ADDR_VALID)
M_AXI_BVALID <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_BVALID <= orig(shadow_AW_ILL_TRANS_SRV_PTR)
M_AXI_BVALID <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_BVALID <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
M_AXI_BVALID <= orig(shadow_M_AXI_ARUSER_INT)
M_AXI_BVALID <= orig(shadow_M_AXI_AWBURST_INT)
M_AXI_BVALID <= orig(shadow_M_AXI_AWLEN_INT)
M_AXI_BVALID <= orig(shadow_M_AXI_AWADDR_INT)
M_AXI_BVALID <= orig(shadow_M_AXI_AWID_INT)
M_AXI_BVALID <= orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_BVALID <= orig(shadow_reg04_w_anomaly)
M_AXI_BVALID <= orig(shadow_M_AXI_AWVALID_wire)
M_AXI_BVALID <= orig(shadow_M_AXI_AWREADY_wire)
M_AXI_BVALID <= orig(shadow_M_AXI_WLAST_wire)
M_AXI_BVALID <= orig(shadow_M_AXI_WVALID_wire)
M_AXI_BVALID <= orig(shadow_M_AXI_BVALID_wire)
M_AXI_BVALID <= orig(shadow_AW_STATE)
M_AXI_BVALID <= orig(shadow_B_STATE)
M_AXI_BVALID <= orig(shadow_W_DATA_TO_SERVE)
M_AXI_BVALID <= orig(shadow_W_CH_EN)
M_AXI_BVALID <= orig(shadow_AW_CH_DIS)
M_AXI_BREADY >= M_AXI_ARADDR
M_AXI_BREADY >= M_AXI_ARVALID
M_AXI_BREADY >= M_AXI_RLAST
M_AXI_BREADY >= M_AXI_RVALID
M_AXI_BREADY >= M_AXI_AWADDR_wire
M_AXI_BREADY != M_AXI_AWLEN_wire
M_AXI_BREADY != M_AXI_AWSIZE_wire
M_AXI_BREADY < M_AXI_AWBURST_wire
M_AXI_BREADY < M_AXI_AWLOCK_wire
M_AXI_BREADY < M_AXI_AWPROT_wire
M_AXI_BREADY >= M_AXI_AWREADY_wire
M_AXI_BREADY != M_AXI_WLAST_wire
M_AXI_BREADY >= M_AXI_WVALID_wire
M_AXI_BREADY != M_AXI_BRESP_wire
M_AXI_BREADY != M_AXI_BUSER_wire
M_AXI_BREADY != M_AXI_ARLEN_wire
M_AXI_BREADY >= M_AXI_ARREADY_wire
M_AXI_BREADY >= M_AXI_RVALID_wire
M_AXI_BREADY != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BREADY != shadow_M_AXI_ARUSER_INT
M_AXI_BREADY >= shadow_M_AXI_AWQOS_INT
M_AXI_BREADY != shadow_M_AXI_AWBURST_INT
M_AXI_BREADY != shadow_M_AXI_AWLEN_INT
M_AXI_BREADY != shadow_M_AXI_AWADDR_INT
M_AXI_BREADY != shadow_M_AXI_AWID_INT
M_AXI_BREADY < shadow_M_AXI_AWID_wire
M_AXI_BREADY >= shadow_reg_data_out
M_AXI_BREADY != shadow_S_AXI_CTRL_ARADDR
M_AXI_BREADY < shadow_AR_ADDR_VALID
M_AXI_BREADY != shadow_reg01_config
M_AXI_BREADY != orig(S_AXI_CTRL_AWPROT)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_AWREADY)
M_AXI_BREADY >= orig(S_AXI_CTRL_WDATA)
M_AXI_BREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_BREADY != orig(S_AXI_CTRL_WVALID)
M_AXI_BREADY >= orig(S_AXI_CTRL_BRESP)
M_AXI_BREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_BREADY >= orig(M_AXI_AWADDR)
M_AXI_BREADY >= orig(M_AXI_AWVALID)
M_AXI_BREADY >= orig(M_AXI_WVALID)
M_AXI_BREADY >= orig(M_AXI_BVALID)
M_AXI_BREADY >= orig(M_AXI_ARADDR)
M_AXI_BREADY >= orig(M_AXI_ARVALID)
M_AXI_BREADY >= orig(M_AXI_RLAST)
M_AXI_BREADY >= orig(M_AXI_RVALID)
M_AXI_BREADY >= orig(M_AXI_AWADDR_wire)
M_AXI_BREADY != orig(M_AXI_AWLEN_wire)
M_AXI_BREADY != orig(M_AXI_AWSIZE_wire)
M_AXI_BREADY >= orig(M_AXI_AWREADY_wire)
M_AXI_BREADY != orig(M_AXI_WLAST_wire)
M_AXI_BREADY >= orig(M_AXI_BRESP_wire)
M_AXI_BREADY >= orig(M_AXI_BVALID_wire)
M_AXI_BREADY != orig(M_AXI_ARLEN_wire)
M_AXI_BREADY >= orig(M_AXI_ARREADY_wire)
M_AXI_BREADY >= orig(M_AXI_RVALID_wire)
M_AXI_BREADY != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_BREADY != orig(shadow_M_AXI_ARUSER_INT)
M_AXI_BREADY >= orig(shadow_M_AXI_AWQOS_INT)
M_AXI_BREADY != orig(shadow_M_AXI_AWBURST_INT)
M_AXI_BREADY != orig(shadow_M_AXI_AWLEN_INT)
M_AXI_BREADY != orig(shadow_M_AXI_AWADDR_INT)
M_AXI_BREADY != orig(shadow_M_AXI_AWID_INT)
M_AXI_BREADY >= orig(shadow_reg_data_out)
M_AXI_BREADY != orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_BREADY != orig(shadow_reg01_config)
M_AXI_ARADDR <= M_AXI_ARLEN
M_AXI_ARADDR <= M_AXI_ARSIZE
M_AXI_ARADDR <= M_AXI_ARBURST
M_AXI_ARADDR <= M_AXI_ARLOCK
M_AXI_ARADDR <= M_AXI_ARPROT
M_AXI_ARADDR <= M_AXI_RREADY
M_AXI_ARADDR <= M_AXI_AWSIZE_wire
M_AXI_ARADDR < M_AXI_AWBURST_wire
M_AXI_ARADDR < M_AXI_AWLOCK_wire
M_AXI_ARADDR < M_AXI_AWPROT_wire
M_AXI_ARADDR <= M_AXI_WSTRB_wire
M_AXI_ARADDR <= M_AXI_WLAST_wire
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR <= M_AXI_ARLEN_wire
M_AXI_ARADDR % M_AXI_RREADY_wire == 0
M_AXI_ARADDR <= M_AXI_RREADY_wire
M_AXI_ARADDR <= shadow_AW_ADDR_VALID
M_AXI_ARADDR <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARADDR < shadow_M_AXI_AWID_wire
M_AXI_ARADDR < shadow_AR_ADDR_VALID
M_AXI_ARADDR <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARADDR <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARADDR <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARADDR >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARADDR <= orig(M_AXI_BREADY)
M_AXI_ARADDR <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARADDR % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARADDR <= orig(shadow_AW_ADDR_VALID)
M_AXI_ARADDR <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARBURST
M_AXI_ARLEN >= M_AXI_ARLOCK
M_AXI_ARLEN >= M_AXI_ARPROT
M_AXI_ARLEN >= M_AXI_ARVALID
M_AXI_ARLEN != M_AXI_AWBURST_wire
M_AXI_ARLEN != M_AXI_AWLOCK_wire
M_AXI_ARLEN != M_AXI_AWPROT_wire
M_AXI_ARLEN <= M_AXI_ARLEN_wire
M_AXI_ARLEN % M_AXI_RREADY_wire == 0
M_AXI_ARLEN < shadow_M_AXI_AWID_wire
M_AXI_ARLEN != shadow_AR_ADDR_VALID
M_AXI_ARLEN <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARLEN >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARLEN >= orig(M_AXI_ARVALID)
M_AXI_ARLEN % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARSIZE >= M_AXI_ARBURST
M_AXI_ARSIZE >= M_AXI_ARLOCK
M_AXI_ARSIZE >= M_AXI_ARPROT
M_AXI_ARSIZE >= M_AXI_ARVALID
M_AXI_ARSIZE <= M_AXI_AWSIZE_wire
M_AXI_ARSIZE != M_AXI_AWBURST_wire
M_AXI_ARSIZE != M_AXI_AWLOCK_wire
M_AXI_ARSIZE != M_AXI_AWPROT_wire
M_AXI_ARSIZE <= M_AXI_ARLEN_wire
M_AXI_ARSIZE % M_AXI_RREADY_wire == 0
M_AXI_ARSIZE <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARSIZE < shadow_M_AXI_AWID_wire
M_AXI_ARSIZE < shadow_AR_ADDR_VALID
M_AXI_ARSIZE <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARSIZE >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARSIZE >= orig(M_AXI_ARVALID)
M_AXI_ARSIZE <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARSIZE % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARSIZE <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_ARBURST >= M_AXI_ARLOCK
M_AXI_ARBURST <= M_AXI_ARPROT
M_AXI_ARBURST >= M_AXI_ARVALID
M_AXI_ARBURST <= M_AXI_AWSIZE_wire
M_AXI_ARBURST <= M_AXI_AWBURST_wire
M_AXI_ARBURST != M_AXI_AWLOCK_wire
M_AXI_ARBURST < M_AXI_AWPROT_wire
M_AXI_ARBURST <= M_AXI_WLAST_wire
M_AXI_ARBURST <= M_AXI_ARLEN_wire
M_AXI_ARBURST % M_AXI_RREADY_wire == 0
M_AXI_ARBURST <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARBURST < shadow_M_AXI_AWID_wire
M_AXI_ARBURST < shadow_AR_ADDR_VALID
M_AXI_ARBURST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARBURST <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARBURST >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARBURST >= orig(M_AXI_ARVALID)
M_AXI_ARBURST <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARBURST % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARBURST <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_ARLOCK <= M_AXI_ARPROT
M_AXI_ARLOCK >= M_AXI_ARVALID
M_AXI_ARLOCK <= M_AXI_AWSIZE_wire
M_AXI_ARLOCK < M_AXI_AWBURST_wire
M_AXI_ARLOCK <= M_AXI_AWLOCK_wire
M_AXI_ARLOCK < M_AXI_AWPROT_wire
M_AXI_ARLOCK <= M_AXI_WLAST_wire
M_AXI_ARLOCK <= M_AXI_ARLEN_wire
M_AXI_ARLOCK % M_AXI_RREADY_wire == 0
M_AXI_ARLOCK <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARLOCK < shadow_M_AXI_AWID_wire
M_AXI_ARLOCK < shadow_AR_ADDR_VALID
M_AXI_ARLOCK <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARLOCK <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARLOCK >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARLOCK >= orig(M_AXI_ARVALID)
M_AXI_ARLOCK <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARLOCK % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARLOCK <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_ARPROT >= M_AXI_ARVALID
M_AXI_ARPROT <= M_AXI_AWSIZE_wire
M_AXI_ARPROT != M_AXI_AWBURST_wire
M_AXI_ARPROT != M_AXI_AWLOCK_wire
M_AXI_ARPROT <= M_AXI_AWPROT_wire
M_AXI_ARPROT <= M_AXI_WLAST_wire
M_AXI_ARPROT <= M_AXI_ARLEN_wire
M_AXI_ARPROT % M_AXI_RREADY_wire == 0
M_AXI_ARPROT <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARPROT < shadow_M_AXI_AWID_wire
M_AXI_ARPROT < shadow_AR_ADDR_VALID
M_AXI_ARPROT <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARPROT <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARPROT >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARPROT >= orig(M_AXI_ARVALID)
M_AXI_ARPROT <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARPROT % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARPROT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_ARVALID <= M_AXI_RREADY
M_AXI_ARVALID <= M_AXI_AWSIZE_wire
M_AXI_ARVALID < M_AXI_AWBURST_wire
M_AXI_ARVALID < M_AXI_AWLOCK_wire
M_AXI_ARVALID < M_AXI_AWPROT_wire
M_AXI_ARVALID <= M_AXI_AWREADY_wire
M_AXI_ARVALID % M_AXI_WSTRB_wire == 0
M_AXI_ARVALID <= M_AXI_WSTRB_wire
M_AXI_ARVALID <= M_AXI_WLAST_wire
M_AXI_ARVALID <= M_AXI_ARLEN_wire
M_AXI_ARVALID % M_AXI_RREADY_wire == 0
M_AXI_ARVALID <= M_AXI_RREADY_wire
M_AXI_ARVALID <= shadow_AW_ADDR_VALID
M_AXI_ARVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARVALID < shadow_M_AXI_AWID_wire
M_AXI_ARVALID < shadow_AR_ADDR_VALID
M_AXI_ARVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARVALID <= orig(M_AXI_BREADY)
M_AXI_ARVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARVALID % orig(M_AXI_WSTRB_wire) == 0
M_AXI_ARVALID % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARVALID <= orig(shadow_AW_ADDR_VALID)
M_AXI_ARVALID <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_RRESP <= M_AXI_AWPROT_wire
M_AXI_RRESP != M_AXI_WSTRB_wire
M_AXI_RRESP != M_AXI_WLAST_wire
M_AXI_RRESP != M_AXI_RREADY_wire
M_AXI_RRESP % M_AXI_RREADY_wire == 0
M_AXI_RRESP < shadow_M_AXI_AWID_wire
M_AXI_RRESP < shadow_AR_ADDR_VALID
M_AXI_RRESP <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RRESP <= orig(S_AXI_CTRL_WVALID)
M_AXI_RRESP >= orig(S_AXI_CTRL_BRESP)
M_AXI_RRESP != orig(M_AXI_WSTRB_wire)
M_AXI_RRESP != orig(M_AXI_WLAST_wire)
M_AXI_RRESP != orig(M_AXI_RREADY_wire)
M_AXI_RRESP % orig(M_AXI_RREADY_wire) == 0
M_AXI_RLAST <= M_AXI_RVALID
M_AXI_RLAST <= M_AXI_AWSIZE_wire
M_AXI_RLAST < M_AXI_AWBURST_wire
M_AXI_RLAST < M_AXI_AWLOCK_wire
M_AXI_RLAST < M_AXI_AWPROT_wire
M_AXI_RLAST % M_AXI_WSTRB_wire == 0
M_AXI_RLAST != M_AXI_WLAST_wire
M_AXI_RLAST <= shadow_AW_ADDR_VALID
M_AXI_RLAST <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RLAST < shadow_M_AXI_AWID_wire
M_AXI_RLAST < shadow_AR_ADDR_VALID
M_AXI_RLAST <= orig(S_AXI_CTRL_WDATA)
M_AXI_RLAST <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST <= orig(S_AXI_CTRL_WVALID)
M_AXI_RLAST >= orig(S_AXI_CTRL_BRESP)
M_AXI_RLAST <= orig(M_AXI_BREADY)
M_AXI_RLAST <= orig(M_AXI_RVALID)
M_AXI_RLAST <= orig(M_AXI_AWSIZE_wire)
M_AXI_RLAST % orig(M_AXI_WSTRB_wire) == 0
M_AXI_RLAST != orig(M_AXI_WLAST_wire)
M_AXI_RLAST <= orig(shadow_AW_ADDR_VALID)
M_AXI_RLAST <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_RVALID <= M_AXI_AWSIZE_wire
M_AXI_RVALID < M_AXI_AWBURST_wire
M_AXI_RVALID < M_AXI_AWLOCK_wire
M_AXI_RVALID < M_AXI_AWPROT_wire
M_AXI_RVALID % M_AXI_WSTRB_wire == 0
M_AXI_RVALID != M_AXI_WLAST_wire
M_AXI_RVALID <= shadow_AW_ADDR_VALID
M_AXI_RVALID <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RVALID < shadow_M_AXI_AWID_wire
M_AXI_RVALID < shadow_AR_ADDR_VALID
M_AXI_RVALID <= orig(S_AXI_CTRL_WDATA)
M_AXI_RVALID <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID <= orig(S_AXI_CTRL_WVALID)
M_AXI_RVALID >= orig(S_AXI_CTRL_BRESP)
M_AXI_RVALID <= orig(M_AXI_BREADY)
M_AXI_RVALID <= orig(M_AXI_AWSIZE_wire)
M_AXI_RVALID % orig(M_AXI_WSTRB_wire) == 0
M_AXI_RVALID != orig(M_AXI_WLAST_wire)
M_AXI_RVALID <= orig(shadow_AW_ADDR_VALID)
M_AXI_RVALID <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_RREADY >= M_AXI_AWADDR_wire
M_AXI_RREADY != M_AXI_AWSIZE_wire
M_AXI_RREADY < M_AXI_AWBURST_wire
M_AXI_RREADY < M_AXI_AWLOCK_wire
M_AXI_RREADY < M_AXI_AWPROT_wire
M_AXI_RREADY <= M_AXI_WSTRB_wire
M_AXI_RREADY <= M_AXI_WLAST_wire
M_AXI_RREADY >= M_AXI_ARVALID_wire
M_AXI_RREADY >= M_AXI_ARREADY_wire
M_AXI_RREADY % M_AXI_RREADY_wire == 0
M_AXI_RREADY <= M_AXI_RREADY_wire
M_AXI_RREADY != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RREADY < shadow_M_AXI_AWID_wire
M_AXI_RREADY < shadow_AR_ADDR_VALID
M_AXI_RREADY != shadow_reg01_config
M_AXI_RREADY != orig(S_AXI_CTRL_WSTRB)
M_AXI_RREADY != orig(S_AXI_CTRL_WVALID)
M_AXI_RREADY >= orig(S_AXI_CTRL_BRESP)
M_AXI_RREADY >= orig(S_AXI_CTRL_BVALID)
M_AXI_RREADY >= orig(M_AXI_AWADDR)
M_AXI_RREADY >= orig(M_AXI_AWVALID)
M_AXI_RREADY >= orig(M_AXI_ARADDR)
M_AXI_RREADY >= orig(M_AXI_ARVALID)
M_AXI_RREADY >= orig(M_AXI_AWADDR_wire)
M_AXI_RREADY != orig(M_AXI_AWSIZE_wire)
M_AXI_RREADY >= orig(M_AXI_ARVALID_wire)
M_AXI_RREADY >= orig(M_AXI_ARREADY_wire)
M_AXI_RREADY >= orig(M_AXI_RVALID_wire)
M_AXI_RREADY % orig(M_AXI_RREADY_wire) == 0
M_AXI_RREADY != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_RREADY != orig(shadow_reg01_config)
M_AXI_AWADDR_wire <= M_AXI_AWLEN_wire
M_AXI_AWADDR_wire < M_AXI_AWBURST_wire
M_AXI_AWADDR_wire < M_AXI_AWLOCK_wire
M_AXI_AWADDR_wire < M_AXI_AWPROT_wire
M_AXI_AWADDR_wire <= M_AXI_WSTRB_wire
M_AXI_AWADDR_wire <= M_AXI_WLAST_wire
M_AXI_AWADDR_wire <= M_AXI_ARLEN_wire
M_AXI_AWADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_AWADDR_wire <= M_AXI_RREADY_wire
M_AXI_AWADDR_wire < shadow_M_AXI_AWID_wire
M_AXI_AWADDR_wire < shadow_AR_ADDR_VALID
M_AXI_AWADDR_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWADDR_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWADDR_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWADDR_wire >= orig(M_AXI_AWADDR)
M_AXI_AWADDR_wire <= orig(M_AXI_BREADY)
M_AXI_AWADDR_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWADDR_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWADDR_wire <= orig(shadow_AW_ADDR_VALID)
M_AXI_AWADDR_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWLEN_wire != M_AXI_AWBURST_wire
M_AXI_AWLEN_wire != M_AXI_AWLOCK_wire
M_AXI_AWLEN_wire != M_AXI_AWPROT_wire
M_AXI_AWLEN_wire >= M_AXI_AWVALID_wire
M_AXI_AWLEN_wire % M_AXI_RREADY_wire == 0
M_AXI_AWLEN_wire < shadow_M_AXI_AWID_wire
M_AXI_AWLEN_wire != shadow_AR_ADDR_VALID
M_AXI_AWLEN_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWLEN_wire >= orig(M_AXI_AWADDR)
M_AXI_AWLEN_wire >= orig(M_AXI_AWSIZE)
M_AXI_AWLEN_wire >= orig(M_AXI_AWBURST)
M_AXI_AWLEN_wire >= orig(M_AXI_AWLOCK)
M_AXI_AWLEN_wire >= orig(M_AXI_AWPROT)
M_AXI_AWLEN_wire >= orig(M_AXI_AWVALID)
M_AXI_AWLEN_wire >= orig(M_AXI_WSTRB)
M_AXI_AWLEN_wire >= orig(M_AXI_WLAST)
M_AXI_AWLEN_wire != orig(M_AXI_BREADY)
M_AXI_AWLEN_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_AWLEN_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWSIZE_wire != M_AXI_AWBURST_wire
M_AXI_AWSIZE_wire != M_AXI_AWLOCK_wire
M_AXI_AWSIZE_wire != M_AXI_AWPROT_wire
M_AXI_AWSIZE_wire >= M_AXI_AWVALID_wire
M_AXI_AWSIZE_wire != M_AXI_AWREADY_wire
M_AXI_AWSIZE_wire != M_AXI_WSTRB_wire
M_AXI_AWSIZE_wire != M_AXI_WLAST_wire
M_AXI_AWSIZE_wire >= M_AXI_WVALID_wire
M_AXI_AWSIZE_wire >= M_AXI_BRESP_wire
M_AXI_AWSIZE_wire >= M_AXI_BUSER_wire
M_AXI_AWSIZE_wire >= M_AXI_BVALID_wire
M_AXI_AWSIZE_wire >= M_AXI_ARVALID_wire
M_AXI_AWSIZE_wire != M_AXI_ARREADY_wire
M_AXI_AWSIZE_wire >= M_AXI_RLAST_wire
M_AXI_AWSIZE_wire >= M_AXI_RVALID_wire
M_AXI_AWSIZE_wire != M_AXI_RREADY_wire
M_AXI_AWSIZE_wire >= shadow_AW_ADDR_VALID
M_AXI_AWSIZE_wire < shadow_M_AXI_AWID_wire
M_AXI_AWSIZE_wire >= shadow_reg_data_out
M_AXI_AWSIZE_wire >= shadow_reg04_w_anomaly
M_AXI_AWSIZE_wire < shadow_AR_ADDR_VALID
M_AXI_AWSIZE_wire >= shadow_reg02_r_anomaly
M_AXI_AWSIZE_wire >= shadow_M_AXI_AWVALID_wire
M_AXI_AWSIZE_wire >= shadow_M_AXI_AWREADY_wire
M_AXI_AWSIZE_wire >= shadow_M_AXI_WLAST_wire
M_AXI_AWSIZE_wire >= shadow_M_AXI_WVALID_wire
M_AXI_AWSIZE_wire >= shadow_M_AXI_BVALID_wire
M_AXI_AWSIZE_wire >= shadow_AW_STATE
M_AXI_AWSIZE_wire >= shadow_B_STATE
M_AXI_AWSIZE_wire >= shadow_AW_CH_DIS
M_AXI_AWSIZE_wire >= orig(S_AXI_CTRL_AWVALID)
M_AXI_AWSIZE_wire >= orig(S_AXI_CTRL_AWREADY)
M_AXI_AWSIZE_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWSIZE_wire >= orig(S_AXI_CTRL_BVALID)
M_AXI_AWSIZE_wire >= orig(M_AXI_AWVALID)
M_AXI_AWSIZE_wire >= orig(M_AXI_WLAST)
M_AXI_AWSIZE_wire >= orig(M_AXI_WVALID)
M_AXI_AWSIZE_wire >= orig(M_AXI_BVALID)
M_AXI_AWSIZE_wire != orig(M_AXI_BREADY)
M_AXI_AWSIZE_wire >= orig(M_AXI_ARVALID)
M_AXI_AWSIZE_wire >= orig(M_AXI_RLAST)
M_AXI_AWSIZE_wire >= orig(M_AXI_RVALID)
M_AXI_AWSIZE_wire != orig(M_AXI_RREADY)
M_AXI_AWSIZE_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWSIZE_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_WVALID_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_BRESP_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_BUSER_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_BVALID_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_RLAST_wire)
M_AXI_AWSIZE_wire >= orig(M_AXI_RVALID_wire)
M_AXI_AWSIZE_wire != orig(M_AXI_RREADY_wire)
M_AXI_AWSIZE_wire != orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_AWSIZE_wire != orig(shadow_AW_ILL_TRANS_FIL_PTR)
M_AXI_AWSIZE_wire != orig(shadow_M_AXI_ARUSER_INT)
M_AXI_AWSIZE_wire != orig(shadow_M_AXI_AWBURST_INT)
M_AXI_AWSIZE_wire != orig(shadow_M_AXI_AWLEN_INT)
M_AXI_AWSIZE_wire != orig(shadow_W_DATA_TO_SERVE)
M_AXI_AWSIZE_wire != orig(shadow_W_CH_EN)
M_AXI_AWBURST_wire > M_AXI_AWVALID_wire
M_AXI_AWBURST_wire > M_AXI_AWREADY_wire
M_AXI_AWBURST_wire != M_AXI_WSTRB_wire
M_AXI_AWBURST_wire != M_AXI_WLAST_wire
M_AXI_AWBURST_wire > M_AXI_WVALID_wire
M_AXI_AWBURST_wire > M_AXI_BRESP_wire
M_AXI_AWBURST_wire > M_AXI_BUSER_wire
M_AXI_AWBURST_wire > M_AXI_BVALID_wire
M_AXI_AWBURST_wire > M_AXI_ARADDR_wire
M_AXI_AWBURST_wire != M_AXI_ARLEN_wire
M_AXI_AWBURST_wire > M_AXI_ARVALID_wire
M_AXI_AWBURST_wire > M_AXI_ARREADY_wire
M_AXI_AWBURST_wire > M_AXI_RLAST_wire
M_AXI_AWBURST_wire > M_AXI_RVALID_wire
M_AXI_AWBURST_wire > M_AXI_RREADY_wire
M_AXI_AWBURST_wire > shadow_AW_ADDR_VALID
M_AXI_AWBURST_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWBURST_wire > shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_AWBURST_wire != shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWBURST_wire != shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_AWBURST_wire != shadow_M_AXI_ARUSER_INT
M_AXI_AWBURST_wire > shadow_M_AXI_AWQOS_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWPROT_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWBURST_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWADDR_INT
M_AXI_AWBURST_wire != shadow_M_AXI_AWID_INT
M_AXI_AWBURST_wire > shadow_reg_data_out
M_AXI_AWBURST_wire != shadow_reg37_w_config
M_AXI_AWBURST_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_AWBURST_wire > shadow_reg04_w_anomaly
M_AXI_AWBURST_wire > shadow_reg02_r_anomaly
M_AXI_AWBURST_wire != shadow_reg01_config
M_AXI_AWBURST_wire > shadow_M_AXI_AWVALID_wire
M_AXI_AWBURST_wire > shadow_M_AXI_AWREADY_wire
M_AXI_AWBURST_wire > shadow_M_AXI_WLAST_wire
M_AXI_AWBURST_wire > shadow_M_AXI_WVALID_wire
M_AXI_AWBURST_wire > shadow_M_AXI_BVALID_wire
M_AXI_AWBURST_wire > shadow_AW_STATE
M_AXI_AWBURST_wire > shadow_B_STATE
M_AXI_AWBURST_wire > shadow_W_DATA_TO_SERVE
M_AXI_AWBURST_wire > shadow_W_CH_EN
M_AXI_AWBURST_wire > shadow_AW_CH_DIS
M_AXI_AWBURST_wire != orig(S_AXI_CTRL_AWPROT)
orig(S_AXI_CTRL_AWPROT) % M_AXI_AWBURST_wire == 0
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_AWVALID)
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_AWREADY)
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_WDATA)
M_AXI_AWBURST_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWBURST_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_BRESP)
M_AXI_AWBURST_wire > orig(S_AXI_CTRL_BVALID)
M_AXI_AWBURST_wire > orig(M_AXI_AWADDR)
M_AXI_AWBURST_wire != orig(M_AXI_AWLEN)
M_AXI_AWBURST_wire != orig(M_AXI_AWSIZE)
M_AXI_AWBURST_wire >= orig(M_AXI_AWBURST)
M_AXI_AWBURST_wire > orig(M_AXI_AWLOCK)
M_AXI_AWBURST_wire != orig(M_AXI_AWPROT)
M_AXI_AWBURST_wire > orig(M_AXI_AWVALID)
M_AXI_AWBURST_wire != orig(M_AXI_WSTRB)
M_AXI_AWBURST_wire != orig(M_AXI_WLAST)
M_AXI_AWBURST_wire > orig(M_AXI_WVALID)
M_AXI_AWBURST_wire > orig(M_AXI_BVALID)
M_AXI_AWBURST_wire > orig(M_AXI_BREADY)
M_AXI_AWBURST_wire > orig(M_AXI_ARADDR)
M_AXI_AWBURST_wire != orig(M_AXI_ARLEN)
M_AXI_AWBURST_wire != orig(M_AXI_ARSIZE)
M_AXI_AWBURST_wire >= orig(M_AXI_ARBURST)
M_AXI_AWBURST_wire > orig(M_AXI_ARLOCK)
M_AXI_AWBURST_wire != orig(M_AXI_ARPROT)
M_AXI_AWBURST_wire > orig(M_AXI_ARVALID)
M_AXI_AWBURST_wire > orig(M_AXI_RLAST)
M_AXI_AWBURST_wire > orig(M_AXI_RVALID)
M_AXI_AWBURST_wire > orig(M_AXI_RREADY)
M_AXI_AWBURST_wire > orig(M_AXI_AWADDR_wire)
M_AXI_AWBURST_wire != orig(M_AXI_AWLEN_wire)
M_AXI_AWBURST_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_AWBURST_wire > orig(M_AXI_AWVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_AWREADY_wire)
M_AXI_AWBURST_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWBURST_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWBURST_wire > orig(M_AXI_WVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_BRESP_wire)
M_AXI_AWBURST_wire > orig(M_AXI_BUSER_wire)
M_AXI_AWBURST_wire > orig(M_AXI_BVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_ARADDR_wire)
M_AXI_AWBURST_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWBURST_wire > orig(M_AXI_ARVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_ARREADY_wire)
M_AXI_AWBURST_wire > orig(M_AXI_RLAST_wire)
M_AXI_AWBURST_wire > orig(M_AXI_RVALID_wire)
M_AXI_AWBURST_wire > orig(M_AXI_RREADY_wire)
M_AXI_AWBURST_wire > orig(shadow_AW_ADDR_VALID)
M_AXI_AWBURST_wire != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWBURST_wire > orig(shadow_AW_ILL_TRANS_SRV_PTR)
M_AXI_AWBURST_wire != orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_AWBURST_wire != orig(shadow_AW_ILL_TRANS_FIL_PTR)
M_AXI_AWBURST_wire != orig(shadow_M_AXI_ARUSER_INT)
M_AXI_AWBURST_wire > orig(shadow_M_AXI_AWQOS_INT)
M_AXI_AWBURST_wire != orig(shadow_M_AXI_AWPROT_INT)
M_AXI_AWBURST_wire != orig(shadow_M_AXI_AWCACHE_INT)
M_AXI_AWBURST_wire != orig(shadow_M_AXI_AWBURST_INT)
M_AXI_AWBURST_wire != orig(shadow_M_AXI_AWADDR_INT)
M_AXI_AWBURST_wire != orig(shadow_M_AXI_AWID_INT)
M_AXI_AWBURST_wire > orig(shadow_reg_data_out)
M_AXI_AWBURST_wire != orig(shadow_reg37_w_config)
M_AXI_AWBURST_wire != orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_AWBURST_wire > orig(shadow_reg04_w_anomaly)
M_AXI_AWBURST_wire > orig(shadow_reg02_r_anomaly)
M_AXI_AWBURST_wire != orig(shadow_reg01_config)
M_AXI_AWBURST_wire > orig(shadow_M_AXI_AWVALID_wire)
M_AXI_AWBURST_wire > orig(shadow_M_AXI_AWREADY_wire)
M_AXI_AWBURST_wire > orig(shadow_M_AXI_WLAST_wire)
M_AXI_AWBURST_wire > orig(shadow_M_AXI_WVALID_wire)
M_AXI_AWBURST_wire > orig(shadow_M_AXI_BVALID_wire)
M_AXI_AWBURST_wire > orig(shadow_AW_STATE)
M_AXI_AWBURST_wire > orig(shadow_B_STATE)
M_AXI_AWBURST_wire > orig(shadow_W_DATA_TO_SERVE)
M_AXI_AWBURST_wire > orig(shadow_W_CH_EN)
M_AXI_AWBURST_wire > orig(shadow_AW_CH_DIS)
M_AXI_AWLOCK_wire > M_AXI_AWVALID_wire
M_AXI_AWLOCK_wire > M_AXI_AWREADY_wire
M_AXI_AWLOCK_wire != M_AXI_WSTRB_wire
M_AXI_AWLOCK_wire != M_AXI_WLAST_wire
M_AXI_AWLOCK_wire > M_AXI_WVALID_wire
M_AXI_AWLOCK_wire > M_AXI_BRESP_wire
M_AXI_AWLOCK_wire >= M_AXI_BUSER_wire
M_AXI_AWLOCK_wire > M_AXI_BVALID_wire
M_AXI_AWLOCK_wire > M_AXI_ARADDR_wire
M_AXI_AWLOCK_wire != M_AXI_ARLEN_wire
M_AXI_AWLOCK_wire > M_AXI_ARVALID_wire
M_AXI_AWLOCK_wire > M_AXI_ARREADY_wire
M_AXI_AWLOCK_wire != M_AXI_RLAST_wire
M_AXI_AWLOCK_wire > M_AXI_RVALID_wire
M_AXI_AWLOCK_wire > M_AXI_RREADY_wire
M_AXI_AWLOCK_wire > shadow_AW_ADDR_VALID
M_AXI_AWLOCK_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWLOCK_wire > shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_AWLOCK_wire != shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWLOCK_wire != shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_AWLOCK_wire > shadow_M_AXI_AWQOS_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWPROT_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWBURST_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWLEN_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWADDR_INT
M_AXI_AWLOCK_wire != shadow_M_AXI_AWID_INT
M_AXI_AWLOCK_wire > shadow_reg_data_out
M_AXI_AWLOCK_wire != shadow_reg37_w_config
M_AXI_AWLOCK_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_AWLOCK_wire > shadow_reg04_w_anomaly
M_AXI_AWLOCK_wire > shadow_reg02_r_anomaly
M_AXI_AWLOCK_wire != shadow_reg01_config
M_AXI_AWLOCK_wire > shadow_M_AXI_AWVALID_wire
M_AXI_AWLOCK_wire > shadow_M_AXI_AWREADY_wire
M_AXI_AWLOCK_wire > shadow_M_AXI_WLAST_wire
M_AXI_AWLOCK_wire > shadow_M_AXI_WVALID_wire
M_AXI_AWLOCK_wire > shadow_M_AXI_BVALID_wire
M_AXI_AWLOCK_wire > shadow_AW_STATE
M_AXI_AWLOCK_wire > shadow_B_STATE
M_AXI_AWLOCK_wire > shadow_W_DATA_TO_SERVE
M_AXI_AWLOCK_wire > shadow_W_CH_EN
M_AXI_AWLOCK_wire > shadow_AW_CH_DIS
M_AXI_AWLOCK_wire != orig(S_AXI_CTRL_AWPROT)
orig(S_AXI_CTRL_AWPROT) % M_AXI_AWLOCK_wire == 0
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_AWVALID)
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_AWREADY)
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_WDATA)
M_AXI_AWLOCK_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWLOCK_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_BRESP)
M_AXI_AWLOCK_wire > orig(S_AXI_CTRL_BVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_AWADDR)
M_AXI_AWLOCK_wire != orig(M_AXI_AWLEN)
M_AXI_AWLOCK_wire != orig(M_AXI_AWSIZE)
M_AXI_AWLOCK_wire != orig(M_AXI_AWBURST)
M_AXI_AWLOCK_wire >= orig(M_AXI_AWLOCK)
M_AXI_AWLOCK_wire != orig(M_AXI_AWPROT)
M_AXI_AWLOCK_wire > orig(M_AXI_AWVALID)
M_AXI_AWLOCK_wire != orig(M_AXI_WSTRB)
M_AXI_AWLOCK_wire != orig(M_AXI_WLAST)
M_AXI_AWLOCK_wire > orig(M_AXI_WVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_BVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_BREADY)
M_AXI_AWLOCK_wire > orig(M_AXI_ARADDR)
M_AXI_AWLOCK_wire != orig(M_AXI_ARLEN)
M_AXI_AWLOCK_wire != orig(M_AXI_ARSIZE)
M_AXI_AWLOCK_wire != orig(M_AXI_ARBURST)
M_AXI_AWLOCK_wire >= orig(M_AXI_ARLOCK)
M_AXI_AWLOCK_wire != orig(M_AXI_ARPROT)
M_AXI_AWLOCK_wire > orig(M_AXI_ARVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_RLAST)
M_AXI_AWLOCK_wire > orig(M_AXI_RVALID)
M_AXI_AWLOCK_wire > orig(M_AXI_RREADY)
M_AXI_AWLOCK_wire > orig(M_AXI_AWADDR_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_AWLEN_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_AWVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_AWREADY_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_WVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_BRESP_wire)
M_AXI_AWLOCK_wire >= orig(M_AXI_BUSER_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_BVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_ARADDR_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_ARVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_ARREADY_wire)
M_AXI_AWLOCK_wire != orig(M_AXI_RLAST_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_RVALID_wire)
M_AXI_AWLOCK_wire > orig(M_AXI_RREADY_wire)
M_AXI_AWLOCK_wire > orig(shadow_AW_ADDR_VALID)
M_AXI_AWLOCK_wire != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWLOCK_wire > orig(shadow_AW_ILL_TRANS_SRV_PTR)
M_AXI_AWLOCK_wire != orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_AWLOCK_wire != orig(shadow_AW_ILL_TRANS_FIL_PTR)
M_AXI_AWLOCK_wire > orig(shadow_M_AXI_AWQOS_INT)
M_AXI_AWLOCK_wire != orig(shadow_M_AXI_AWPROT_INT)
M_AXI_AWLOCK_wire != orig(shadow_M_AXI_AWCACHE_INT)
M_AXI_AWLOCK_wire != orig(shadow_M_AXI_AWBURST_INT)
M_AXI_AWLOCK_wire != orig(shadow_M_AXI_AWLEN_INT)
M_AXI_AWLOCK_wire != orig(shadow_M_AXI_AWADDR_INT)
M_AXI_AWLOCK_wire != orig(shadow_M_AXI_AWID_INT)
M_AXI_AWLOCK_wire > orig(shadow_reg_data_out)
M_AXI_AWLOCK_wire != orig(shadow_reg37_w_config)
M_AXI_AWLOCK_wire != orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_AWLOCK_wire > orig(shadow_reg04_w_anomaly)
M_AXI_AWLOCK_wire > orig(shadow_reg02_r_anomaly)
M_AXI_AWLOCK_wire != orig(shadow_reg01_config)
M_AXI_AWLOCK_wire > orig(shadow_M_AXI_AWVALID_wire)
M_AXI_AWLOCK_wire > orig(shadow_M_AXI_AWREADY_wire)
M_AXI_AWLOCK_wire > orig(shadow_M_AXI_WLAST_wire)
M_AXI_AWLOCK_wire > orig(shadow_M_AXI_WVALID_wire)
M_AXI_AWLOCK_wire > orig(shadow_M_AXI_BVALID_wire)
M_AXI_AWLOCK_wire > orig(shadow_AW_STATE)
M_AXI_AWLOCK_wire > orig(shadow_B_STATE)
M_AXI_AWLOCK_wire > orig(shadow_W_DATA_TO_SERVE)
M_AXI_AWLOCK_wire > orig(shadow_W_CH_EN)
M_AXI_AWLOCK_wire > orig(shadow_AW_CH_DIS)
M_AXI_AWPROT_wire > M_AXI_AWVALID_wire
M_AXI_AWPROT_wire > M_AXI_AWREADY_wire
M_AXI_AWPROT_wire != M_AXI_WSTRB_wire
M_AXI_AWPROT_wire != M_AXI_WLAST_wire
M_AXI_AWPROT_wire > M_AXI_WVALID_wire
M_AXI_AWPROT_wire > M_AXI_BRESP_wire
M_AXI_AWPROT_wire > M_AXI_BUSER_wire
M_AXI_AWPROT_wire > M_AXI_BVALID_wire
M_AXI_AWPROT_wire > M_AXI_ARADDR_wire
M_AXI_AWPROT_wire != M_AXI_ARLEN_wire
M_AXI_AWPROT_wire > M_AXI_ARVALID_wire
M_AXI_AWPROT_wire > M_AXI_ARREADY_wire
M_AXI_AWPROT_wire >= M_AXI_RRESP_wire
M_AXI_AWPROT_wire > M_AXI_RLAST_wire
M_AXI_AWPROT_wire > M_AXI_RVALID_wire
M_AXI_AWPROT_wire > M_AXI_RREADY_wire
M_AXI_AWPROT_wire > shadow_AW_ADDR_VALID
M_AXI_AWPROT_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWPROT_wire > shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_AWPROT_wire != shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWPROT_wire != shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_AWPROT_wire > shadow_M_AXI_AWQOS_INT
M_AXI_AWPROT_wire != shadow_M_AXI_AWPROT_INT
M_AXI_AWPROT_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_AWPROT_wire != shadow_M_AXI_AWADDR_INT
M_AXI_AWPROT_wire != shadow_M_AXI_AWID_INT
M_AXI_AWPROT_wire > shadow_reg_data_out
M_AXI_AWPROT_wire != shadow_reg37_w_config
M_AXI_AWPROT_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_AWPROT_wire > shadow_reg04_w_anomaly
M_AXI_AWPROT_wire > shadow_reg02_r_anomaly
M_AXI_AWPROT_wire != shadow_reg01_config
M_AXI_AWPROT_wire > shadow_M_AXI_AWVALID_wire
M_AXI_AWPROT_wire > shadow_M_AXI_AWREADY_wire
M_AXI_AWPROT_wire > shadow_M_AXI_WLAST_wire
M_AXI_AWPROT_wire > shadow_M_AXI_WVALID_wire
M_AXI_AWPROT_wire > shadow_M_AXI_BVALID_wire
M_AXI_AWPROT_wire > shadow_AW_STATE
M_AXI_AWPROT_wire > shadow_B_STATE
M_AXI_AWPROT_wire > shadow_W_DATA_TO_SERVE
M_AXI_AWPROT_wire > shadow_W_CH_EN
M_AXI_AWPROT_wire > shadow_AW_CH_DIS
M_AXI_AWPROT_wire != orig(S_AXI_CTRL_AWPROT)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_AWVALID)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_AWREADY)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_WDATA)
M_AXI_AWPROT_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWPROT_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_BRESP)
M_AXI_AWPROT_wire > orig(S_AXI_CTRL_BVALID)
M_AXI_AWPROT_wire > orig(M_AXI_AWADDR)
M_AXI_AWPROT_wire != orig(M_AXI_AWLEN)
M_AXI_AWPROT_wire != orig(M_AXI_AWSIZE)
M_AXI_AWPROT_wire > orig(M_AXI_AWBURST)
M_AXI_AWPROT_wire > orig(M_AXI_AWLOCK)
M_AXI_AWPROT_wire >= orig(M_AXI_AWPROT)
M_AXI_AWPROT_wire > orig(M_AXI_AWVALID)
M_AXI_AWPROT_wire != orig(M_AXI_WSTRB)
M_AXI_AWPROT_wire != orig(M_AXI_WLAST)
M_AXI_AWPROT_wire > orig(M_AXI_WVALID)
M_AXI_AWPROT_wire > orig(M_AXI_BVALID)
M_AXI_AWPROT_wire > orig(M_AXI_BREADY)
M_AXI_AWPROT_wire > orig(M_AXI_ARADDR)
M_AXI_AWPROT_wire != orig(M_AXI_ARLEN)
M_AXI_AWPROT_wire != orig(M_AXI_ARSIZE)
M_AXI_AWPROT_wire > orig(M_AXI_ARBURST)
M_AXI_AWPROT_wire > orig(M_AXI_ARLOCK)
M_AXI_AWPROT_wire >= orig(M_AXI_ARPROT)
M_AXI_AWPROT_wire > orig(M_AXI_ARVALID)
M_AXI_AWPROT_wire >= orig(M_AXI_RRESP)
M_AXI_AWPROT_wire > orig(M_AXI_RLAST)
M_AXI_AWPROT_wire > orig(M_AXI_RVALID)
M_AXI_AWPROT_wire > orig(M_AXI_RREADY)
M_AXI_AWPROT_wire > orig(M_AXI_AWADDR_wire)
M_AXI_AWPROT_wire != orig(M_AXI_AWLEN_wire)
M_AXI_AWPROT_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_AWPROT_wire > orig(M_AXI_AWVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_AWREADY_wire)
M_AXI_AWPROT_wire != orig(M_AXI_WSTRB_wire)
M_AXI_AWPROT_wire != orig(M_AXI_WLAST_wire)
M_AXI_AWPROT_wire > orig(M_AXI_WVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_BRESP_wire)
M_AXI_AWPROT_wire > orig(M_AXI_BUSER_wire)
M_AXI_AWPROT_wire > orig(M_AXI_BVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_ARADDR_wire)
M_AXI_AWPROT_wire != orig(M_AXI_ARLEN_wire)
M_AXI_AWPROT_wire > orig(M_AXI_ARVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_ARREADY_wire)
M_AXI_AWPROT_wire >= orig(M_AXI_RRESP_wire)
M_AXI_AWPROT_wire > orig(M_AXI_RLAST_wire)
M_AXI_AWPROT_wire > orig(M_AXI_RVALID_wire)
M_AXI_AWPROT_wire > orig(M_AXI_RREADY_wire)
M_AXI_AWPROT_wire > orig(shadow_AW_ADDR_VALID)
M_AXI_AWPROT_wire != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWPROT_wire > orig(shadow_AW_ILL_TRANS_SRV_PTR)
M_AXI_AWPROT_wire != orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_AWPROT_wire != orig(shadow_AW_ILL_TRANS_FIL_PTR)
M_AXI_AWPROT_wire > orig(shadow_M_AXI_AWQOS_INT)
M_AXI_AWPROT_wire != orig(shadow_M_AXI_AWPROT_INT)
M_AXI_AWPROT_wire != orig(shadow_M_AXI_AWCACHE_INT)
M_AXI_AWPROT_wire != orig(shadow_M_AXI_AWADDR_INT)
M_AXI_AWPROT_wire != orig(shadow_M_AXI_AWID_INT)
M_AXI_AWPROT_wire > orig(shadow_reg_data_out)
M_AXI_AWPROT_wire != orig(shadow_reg37_w_config)
M_AXI_AWPROT_wire != orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_AWPROT_wire > orig(shadow_reg04_w_anomaly)
M_AXI_AWPROT_wire > orig(shadow_reg02_r_anomaly)
M_AXI_AWPROT_wire != orig(shadow_reg01_config)
M_AXI_AWPROT_wire > orig(shadow_M_AXI_AWVALID_wire)
M_AXI_AWPROT_wire > orig(shadow_M_AXI_AWREADY_wire)
M_AXI_AWPROT_wire > orig(shadow_M_AXI_WLAST_wire)
M_AXI_AWPROT_wire > orig(shadow_M_AXI_WVALID_wire)
M_AXI_AWPROT_wire > orig(shadow_M_AXI_BVALID_wire)
M_AXI_AWPROT_wire > orig(shadow_AW_STATE)
M_AXI_AWPROT_wire > orig(shadow_B_STATE)
M_AXI_AWPROT_wire > orig(shadow_W_DATA_TO_SERVE)
M_AXI_AWPROT_wire > orig(shadow_W_CH_EN)
M_AXI_AWPROT_wire > orig(shadow_AW_CH_DIS)
M_AXI_AWVALID_wire <= M_AXI_WSTRB_wire
M_AXI_AWVALID_wire <= M_AXI_WLAST_wire
M_AXI_AWVALID_wire <= M_AXI_ARLEN_wire
M_AXI_AWVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_AWVALID_wire <= M_AXI_RREADY_wire
M_AXI_AWVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_AWVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_AWVALID_wire < shadow_AR_ADDR_VALID
M_AXI_AWVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_AWVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_AWVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_AWVALID_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWVALID_wire <= orig(shadow_AW_ADDR_VALID)
M_AXI_AWVALID_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_AWREADY_wire <= M_AXI_WSTRB_wire
M_AXI_AWREADY_wire <= M_AXI_WLAST_wire
M_AXI_AWREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_AWREADY_wire <= M_AXI_RREADY_wire
M_AXI_AWREADY_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_AWREADY_wire != shadow_M_AXI_AWBURST_INT
M_AXI_AWREADY_wire != shadow_M_AXI_AWLEN_INT
M_AXI_AWREADY_wire != shadow_M_AXI_AWADDR_INT
M_AXI_AWREADY_wire != shadow_M_AXI_AWID_INT
M_AXI_AWREADY_wire < shadow_M_AXI_AWID_wire
M_AXI_AWREADY_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_AWREADY_wire < shadow_AR_ADDR_VALID
M_AXI_AWREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_AWREADY_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_AWREADY_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_AWREADY_wire >= orig(M_AXI_AWVALID)
M_AXI_AWREADY_wire <= orig(M_AXI_BREADY)
M_AXI_AWREADY_wire >= orig(M_AXI_ARVALID)
M_AXI_AWREADY_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_AWREADY_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_AWREADY_wire != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_BRESP_wire % M_AXI_WSTRB_wire == 0
M_AXI_BUSER_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != M_AXI_BUSER_wire
M_AXI_WSTRB_wire >= M_AXI_ARADDR_wire
M_AXI_WSTRB_wire >= M_AXI_ARVALID_wire
M_AXI_WSTRB_wire >= M_AXI_ARREADY_wire
M_AXI_RLAST_wire % M_AXI_WSTRB_wire == 0
M_AXI_RVALID_wire % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= M_AXI_RVALID_wire
M_AXI_WSTRB_wire % M_AXI_RREADY_wire == 0
M_AXI_WSTRB_wire >= M_AXI_RREADY_wire
M_AXI_WSTRB_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WSTRB_wire != shadow_M_AXI_ARUSER_INT
shadow_M_AXI_AWQOS_INT % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWPROT_INT % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWCACHE_INT % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_M_AXI_AWBURST_INT
M_AXI_WSTRB_wire != shadow_M_AXI_AWLEN_INT
M_AXI_WSTRB_wire != shadow_M_AXI_AWID_INT
M_AXI_WSTRB_wire < shadow_M_AXI_AWID_wire
M_AXI_WSTRB_wire != shadow_reg_data_out
shadow_reg_data_out % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_reg37_w_config
shadow_reg37_w_config % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_WSTRB_wire < shadow_AR_ADDR_VALID
M_AXI_WSTRB_wire != shadow_reg01_config
M_AXI_WSTRB_wire != orig(S_AXI_CTRL_AWPROT)
orig(S_AXI_CTRL_AWVALID) % M_AXI_WSTRB_wire == 0
orig(S_AXI_CTRL_AWREADY) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_WSTRB_wire >= orig(S_AXI_CTRL_BRESP)
orig(S_AXI_CTRL_BRESP) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(S_AXI_CTRL_BVALID)
orig(S_AXI_CTRL_BVALID) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_AWADDR)
M_AXI_WSTRB_wire >= orig(M_AXI_AWVALID)
M_AXI_WSTRB_wire >= orig(M_AXI_ARADDR)
M_AXI_WSTRB_wire >= orig(M_AXI_ARVALID)
orig(M_AXI_ARVALID) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(M_AXI_RRESP)
orig(M_AXI_RLAST) % M_AXI_WSTRB_wire == 0
orig(M_AXI_RVALID) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_RREADY)
M_AXI_WSTRB_wire >= orig(M_AXI_AWADDR_wire)
M_AXI_WSTRB_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_AWREADY_wire)
orig(M_AXI_BRESP_wire) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(M_AXI_BUSER_wire)
orig(M_AXI_BUSER_wire) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_ARADDR_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_ARVALID_wire)
M_AXI_WSTRB_wire >= orig(M_AXI_ARREADY_wire)
orig(M_AXI_RLAST_wire) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire >= orig(M_AXI_RVALID_wire)
orig(M_AXI_RVALID_wire) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_WSTRB_wire >= orig(M_AXI_RREADY_wire)
M_AXI_WSTRB_wire != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_WSTRB_wire != orig(shadow_M_AXI_ARUSER_INT)
orig(shadow_M_AXI_AWQOS_INT) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(shadow_M_AXI_AWPROT_INT)
orig(shadow_M_AXI_AWPROT_INT) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(shadow_M_AXI_AWCACHE_INT)
orig(shadow_M_AXI_AWCACHE_INT) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(shadow_M_AXI_AWBURST_INT)
M_AXI_WSTRB_wire != orig(shadow_M_AXI_AWLEN_INT)
M_AXI_WSTRB_wire != orig(shadow_M_AXI_AWID_INT)
orig(shadow_reg_data_out) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(shadow_reg37_w_config)
orig(shadow_reg37_w_config) % M_AXI_WSTRB_wire == 0
M_AXI_WSTRB_wire != orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_WSTRB_wire != orig(shadow_reg01_config)
M_AXI_WLAST_wire != M_AXI_WVALID_wire
M_AXI_WLAST_wire != M_AXI_BRESP_wire
M_AXI_WLAST_wire != M_AXI_BUSER_wire
M_AXI_WLAST_wire != M_AXI_BVALID_wire
M_AXI_WLAST_wire >= M_AXI_ARADDR_wire
M_AXI_WLAST_wire >= M_AXI_ARVALID_wire
M_AXI_WLAST_wire >= M_AXI_ARREADY_wire
M_AXI_WLAST_wire >= M_AXI_RRESP_wire
M_AXI_WLAST_wire >= M_AXI_RLAST_wire
M_AXI_WLAST_wire >= M_AXI_RVALID_wire
M_AXI_WLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_WLAST_wire >= M_AXI_RREADY_wire
M_AXI_WLAST_wire != shadow_AW_ADDR_VALID
M_AXI_WLAST_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WLAST_wire != shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_WLAST_wire != shadow_M_AXI_AWQOS_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWPROT_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWLEN_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWADDR_INT
M_AXI_WLAST_wire != shadow_M_AXI_AWID_INT
M_AXI_WLAST_wire < shadow_M_AXI_AWID_wire
M_AXI_WLAST_wire != shadow_reg_data_out
shadow_reg_data_out % M_AXI_WLAST_wire == 0
M_AXI_WLAST_wire != shadow_reg37_w_config
shadow_reg37_w_config % M_AXI_WLAST_wire == 0
M_AXI_WLAST_wire != shadow_S_AXI_CTRL_ARADDR
M_AXI_WLAST_wire != shadow_reg04_w_anomaly
M_AXI_WLAST_wire < shadow_AR_ADDR_VALID
M_AXI_WLAST_wire != shadow_reg02_r_anomaly
M_AXI_WLAST_wire != shadow_reg01_config
M_AXI_WLAST_wire != shadow_M_AXI_AWVALID_wire
M_AXI_WLAST_wire != shadow_M_AXI_AWREADY_wire
M_AXI_WLAST_wire != shadow_M_AXI_WLAST_wire
M_AXI_WLAST_wire != shadow_M_AXI_WVALID_wire
M_AXI_WLAST_wire != shadow_M_AXI_BVALID_wire
M_AXI_WLAST_wire != shadow_AW_STATE
M_AXI_WLAST_wire != shadow_B_STATE
M_AXI_WLAST_wire != shadow_W_DATA_TO_SERVE
M_AXI_WLAST_wire != shadow_W_CH_EN
M_AXI_WLAST_wire != shadow_AW_CH_DIS
M_AXI_WLAST_wire != orig(S_AXI_CTRL_AWPROT)
M_AXI_WLAST_wire != orig(S_AXI_CTRL_AWVALID)
M_AXI_WLAST_wire != orig(S_AXI_CTRL_AWREADY)
M_AXI_WLAST_wire != orig(S_AXI_CTRL_WDATA)
M_AXI_WLAST_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_WLAST_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_WLAST_wire >= orig(S_AXI_CTRL_BVALID)
M_AXI_WLAST_wire >= orig(M_AXI_AWADDR)
M_AXI_WLAST_wire >= orig(M_AXI_AWBURST)
M_AXI_WLAST_wire >= orig(M_AXI_AWLOCK)
M_AXI_WLAST_wire >= orig(M_AXI_AWPROT)
M_AXI_WLAST_wire >= orig(M_AXI_AWVALID)
M_AXI_WLAST_wire != orig(M_AXI_WVALID)
M_AXI_WLAST_wire != orig(M_AXI_BVALID)
M_AXI_WLAST_wire != orig(M_AXI_BREADY)
M_AXI_WLAST_wire >= orig(M_AXI_ARADDR)
M_AXI_WLAST_wire >= orig(M_AXI_ARBURST)
M_AXI_WLAST_wire >= orig(M_AXI_ARLOCK)
M_AXI_WLAST_wire >= orig(M_AXI_ARPROT)
M_AXI_WLAST_wire >= orig(M_AXI_ARVALID)
M_AXI_WLAST_wire != orig(M_AXI_RRESP)
M_AXI_WLAST_wire != orig(M_AXI_RLAST)
M_AXI_WLAST_wire != orig(M_AXI_RVALID)
M_AXI_WLAST_wire >= orig(M_AXI_RREADY)
M_AXI_WLAST_wire >= orig(M_AXI_AWADDR_wire)
M_AXI_WLAST_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_WLAST_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_WLAST_wire >= orig(M_AXI_AWREADY_wire)
M_AXI_WLAST_wire != orig(M_AXI_WVALID_wire)
M_AXI_WLAST_wire != orig(M_AXI_BRESP_wire)
M_AXI_WLAST_wire != orig(M_AXI_BUSER_wire)
M_AXI_WLAST_wire != orig(M_AXI_BVALID_wire)
M_AXI_WLAST_wire >= orig(M_AXI_ARADDR_wire)
M_AXI_WLAST_wire >= orig(M_AXI_ARVALID_wire)
M_AXI_WLAST_wire >= orig(M_AXI_ARREADY_wire)
M_AXI_WLAST_wire >= orig(M_AXI_RRESP_wire)
M_AXI_WLAST_wire >= orig(M_AXI_RLAST_wire)
M_AXI_WLAST_wire >= orig(M_AXI_RVALID_wire)
M_AXI_WLAST_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_WLAST_wire >= orig(M_AXI_RREADY_wire)
M_AXI_WLAST_wire != orig(shadow_AW_ADDR_VALID)
M_AXI_WLAST_wire != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_WLAST_wire != orig(shadow_AW_ILL_TRANS_SRV_PTR)
M_AXI_WLAST_wire != orig(shadow_M_AXI_AWQOS_INT)
M_AXI_WLAST_wire != orig(shadow_M_AXI_AWPROT_INT)
M_AXI_WLAST_wire != orig(shadow_M_AXI_AWCACHE_INT)
M_AXI_WLAST_wire != orig(shadow_M_AXI_AWLEN_INT)
M_AXI_WLAST_wire != orig(shadow_M_AXI_AWADDR_INT)
M_AXI_WLAST_wire != orig(shadow_M_AXI_AWID_INT)
M_AXI_WLAST_wire != orig(shadow_reg_data_out)
M_AXI_WLAST_wire != orig(shadow_reg37_w_config)
M_AXI_WLAST_wire != orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_WLAST_wire != orig(shadow_reg04_w_anomaly)
M_AXI_WLAST_wire != orig(shadow_reg02_r_anomaly)
M_AXI_WLAST_wire != orig(shadow_reg01_config)
M_AXI_WLAST_wire != orig(shadow_M_AXI_AWVALID_wire)
M_AXI_WLAST_wire != orig(shadow_M_AXI_AWREADY_wire)
M_AXI_WLAST_wire != orig(shadow_M_AXI_WLAST_wire)
M_AXI_WLAST_wire != orig(shadow_M_AXI_WVALID_wire)
M_AXI_WLAST_wire != orig(shadow_M_AXI_BVALID_wire)
M_AXI_WLAST_wire != orig(shadow_AW_STATE)
M_AXI_WLAST_wire != orig(shadow_B_STATE)
M_AXI_WLAST_wire != orig(shadow_W_DATA_TO_SERVE)
M_AXI_WLAST_wire != orig(shadow_W_CH_EN)
M_AXI_WLAST_wire != orig(shadow_AW_CH_DIS)
M_AXI_WVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_WVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_WVALID_wire <= shadow_M_AXI_AWBURST_INT
M_AXI_WVALID_wire <= shadow_M_AXI_AWLEN_INT
M_AXI_WVALID_wire <= shadow_M_AXI_AWADDR_INT
M_AXI_WVALID_wire <= shadow_M_AXI_AWID_INT
M_AXI_WVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_WVALID_wire <= shadow_S_AXI_CTRL_ARADDR
M_AXI_WVALID_wire <= shadow_reg04_w_anomaly
M_AXI_WVALID_wire < shadow_AR_ADDR_VALID
M_AXI_WVALID_wire <= shadow_M_AXI_AWREADY_wire
M_AXI_WVALID_wire <= shadow_AW_STATE
M_AXI_WVALID_wire <= shadow_W_CH_EN
M_AXI_WVALID_wire <= shadow_AW_CH_DIS
M_AXI_WVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_WVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_WVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_WVALID_wire >= orig(M_AXI_AWVALID)
M_AXI_WVALID_wire <= orig(M_AXI_BREADY)
M_AXI_WVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_WVALID_wire != orig(M_AXI_WLAST_wire)
M_AXI_WVALID_wire <= orig(shadow_AW_ADDR_VALID)
M_AXI_WVALID_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWBURST_INT)
M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWLEN_INT)
M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWADDR_INT)
M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWID_INT)
M_AXI_WVALID_wire <= orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_WVALID_wire <= orig(shadow_reg04_w_anomaly)
M_AXI_WVALID_wire <= orig(shadow_W_CH_EN)
M_AXI_BRESP_wire <= M_AXI_BUSER_wire
M_AXI_BRESP_wire <= M_AXI_BVALID_wire
M_AXI_BRESP_wire <= shadow_AW_ADDR_VALID
M_AXI_BRESP_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BRESP_wire <= shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_BRESP_wire <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_BRESP_wire <= shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_BRESP_wire <= shadow_M_AXI_ARUSER_INT
M_AXI_BRESP_wire <= shadow_M_AXI_AWBURST_INT
M_AXI_BRESP_wire <= shadow_M_AXI_AWLEN_INT
M_AXI_BRESP_wire <= shadow_M_AXI_AWADDR_INT
M_AXI_BRESP_wire <= shadow_M_AXI_AWID_INT
M_AXI_BRESP_wire < shadow_M_AXI_AWID_wire
M_AXI_BRESP_wire <= shadow_S_AXI_CTRL_ARADDR
M_AXI_BRESP_wire <= shadow_reg04_w_anomaly
M_AXI_BRESP_wire < shadow_AR_ADDR_VALID
M_AXI_BRESP_wire <= shadow_reg02_r_anomaly
M_AXI_BRESP_wire <= shadow_reg01_config
M_AXI_BRESP_wire <= shadow_M_AXI_AWVALID_wire
M_AXI_BRESP_wire <= shadow_M_AXI_AWREADY_wire
M_AXI_BRESP_wire <= shadow_M_AXI_WLAST_wire
M_AXI_BRESP_wire <= shadow_M_AXI_WVALID_wire
M_AXI_BRESP_wire <= shadow_M_AXI_BVALID_wire
M_AXI_BRESP_wire <= shadow_AW_STATE
M_AXI_BRESP_wire <= shadow_B_STATE
M_AXI_BRESP_wire <= shadow_W_DATA_TO_SERVE
M_AXI_BRESP_wire <= shadow_W_CH_EN
M_AXI_BRESP_wire <= shadow_AW_CH_DIS
M_AXI_BRESP_wire <= orig(S_AXI_CTRL_AWPROT)
M_AXI_BRESP_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BRESP_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_BRESP_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_BRESP_wire <= orig(M_AXI_BREADY)
M_AXI_BRESP_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_BRESP_wire != orig(M_AXI_WSTRB_wire)
M_AXI_BRESP_wire != orig(M_AXI_WLAST_wire)
M_AXI_BRESP_wire <= orig(M_AXI_WVALID_wire)
M_AXI_BRESP_wire <= orig(shadow_AW_ADDR_VALID)
M_AXI_BRESP_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_BRESP_wire <= orig(shadow_AW_ILL_TRANS_SRV_PTR)
M_AXI_BRESP_wire <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_BRESP_wire <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_ARUSER_INT)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_AWBURST_INT)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_AWLEN_INT)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_AWADDR_INT)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_AWID_INT)
M_AXI_BRESP_wire <= orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_BRESP_wire <= orig(shadow_reg04_w_anomaly)
M_AXI_BRESP_wire <= orig(shadow_reg02_r_anomaly)
M_AXI_BRESP_wire <= orig(shadow_reg01_config)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_AWVALID_wire)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_AWREADY_wire)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_WLAST_wire)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_WVALID_wire)
M_AXI_BRESP_wire <= orig(shadow_M_AXI_BVALID_wire)
M_AXI_BRESP_wire <= orig(shadow_AW_STATE)
M_AXI_BRESP_wire <= orig(shadow_B_STATE)
M_AXI_BRESP_wire <= orig(shadow_W_DATA_TO_SERVE)
M_AXI_BRESP_wire <= orig(shadow_W_CH_EN)
M_AXI_BRESP_wire <= orig(shadow_AW_CH_DIS)
M_AXI_BUSER_wire != M_AXI_RREADY_wire
M_AXI_BUSER_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BUSER_wire <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_BUSER_wire <= shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_BUSER_wire <= shadow_M_AXI_ARUSER_INT
M_AXI_BUSER_wire <= shadow_M_AXI_AWBURST_INT
M_AXI_BUSER_wire <= shadow_M_AXI_AWLEN_INT
M_AXI_BUSER_wire <= shadow_M_AXI_AWADDR_INT
M_AXI_BUSER_wire <= shadow_M_AXI_AWID_INT
M_AXI_BUSER_wire < shadow_M_AXI_AWID_wire
M_AXI_BUSER_wire <= shadow_S_AXI_CTRL_ARADDR
M_AXI_BUSER_wire < shadow_AR_ADDR_VALID
M_AXI_BUSER_wire <= shadow_reg01_config
M_AXI_BUSER_wire <= orig(S_AXI_CTRL_AWPROT)
M_AXI_BUSER_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BUSER_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_BUSER_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_BUSER_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_BUSER_wire != orig(M_AXI_WSTRB_wire)
M_AXI_BUSER_wire != orig(M_AXI_WLAST_wire)
M_AXI_BUSER_wire != orig(M_AXI_RREADY_wire)
M_AXI_BUSER_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_BUSER_wire <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_BUSER_wire <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
M_AXI_BUSER_wire <= orig(shadow_M_AXI_ARUSER_INT)
M_AXI_BUSER_wire <= orig(shadow_M_AXI_AWBURST_INT)
M_AXI_BUSER_wire <= orig(shadow_M_AXI_AWLEN_INT)
M_AXI_BUSER_wire <= orig(shadow_M_AXI_AWADDR_INT)
M_AXI_BUSER_wire <= orig(shadow_M_AXI_AWID_INT)
M_AXI_BUSER_wire <= orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_BUSER_wire <= orig(shadow_reg01_config)
M_AXI_BVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_BVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_BVALID_wire <= shadow_AW_ILL_TRANS_SRV_PTR
M_AXI_BVALID_wire <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_BVALID_wire <= shadow_AW_ILL_TRANS_FIL_PTR
M_AXI_BVALID_wire <= shadow_M_AXI_ARUSER_INT
M_AXI_BVALID_wire <= shadow_M_AXI_AWBURST_INT
M_AXI_BVALID_wire <= shadow_M_AXI_AWLEN_INT
M_AXI_BVALID_wire <= shadow_M_AXI_AWADDR_INT
M_AXI_BVALID_wire <= shadow_M_AXI_AWID_INT
M_AXI_BVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_BVALID_wire <= shadow_S_AXI_CTRL_ARADDR
M_AXI_BVALID_wire <= shadow_reg04_w_anomaly
M_AXI_BVALID_wire < shadow_AR_ADDR_VALID
M_AXI_BVALID_wire <= shadow_M_AXI_AWVALID_wire
M_AXI_BVALID_wire <= shadow_M_AXI_AWREADY_wire
M_AXI_BVALID_wire <= shadow_M_AXI_WLAST_wire
M_AXI_BVALID_wire <= shadow_M_AXI_WVALID_wire
M_AXI_BVALID_wire <= shadow_AW_STATE
M_AXI_BVALID_wire <= shadow_B_STATE
M_AXI_BVALID_wire <= shadow_W_DATA_TO_SERVE
M_AXI_BVALID_wire <= shadow_W_CH_EN
M_AXI_BVALID_wire <= shadow_AW_CH_DIS
M_AXI_BVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_BVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_BVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_BVALID_wire <= orig(M_AXI_BREADY)
M_AXI_BVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_BVALID_wire != orig(M_AXI_WLAST_wire)
M_AXI_BVALID_wire <= orig(shadow_AW_ADDR_VALID)
M_AXI_BVALID_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_BVALID_wire <= orig(shadow_AW_ILL_TRANS_SRV_PTR)
M_AXI_BVALID_wire <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
M_AXI_BVALID_wire <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_ARUSER_INT)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWBURST_INT)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWLEN_INT)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWADDR_INT)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWID_INT)
M_AXI_BVALID_wire <= orig(shadow_S_AXI_CTRL_ARADDR)
M_AXI_BVALID_wire <= orig(shadow_reg04_w_anomaly)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWVALID_wire)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWREADY_wire)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_WLAST_wire)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_WVALID_wire)
M_AXI_BVALID_wire <= orig(shadow_M_AXI_BVALID_wire)
M_AXI_BVALID_wire <= orig(shadow_AW_STATE)
M_AXI_BVALID_wire <= orig(shadow_B_STATE)
M_AXI_BVALID_wire <= orig(shadow_W_DATA_TO_SERVE)
M_AXI_BVALID_wire <= orig(shadow_W_CH_EN)
M_AXI_BVALID_wire <= orig(shadow_AW_CH_DIS)
M_AXI_ARADDR_wire <= M_AXI_ARLEN_wire
M_AXI_ARADDR_wire % M_AXI_RREADY_wire == 0
M_AXI_ARADDR_wire <= M_AXI_RREADY_wire
M_AXI_ARADDR_wire < shadow_M_AXI_AWID_wire
M_AXI_ARADDR_wire < shadow_AR_ADDR_VALID
M_AXI_ARADDR_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARADDR_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARADDR_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARADDR_wire >= orig(M_AXI_ARADDR)
M_AXI_ARADDR_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARADDR_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARADDR_wire <= orig(shadow_AW_ADDR_VALID)
M_AXI_ARADDR_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_ARLEN_wire >= M_AXI_ARVALID_wire
M_AXI_ARLEN_wire >= M_AXI_RLAST_wire
M_AXI_ARLEN_wire >= M_AXI_RVALID_wire
M_AXI_ARLEN_wire % M_AXI_RREADY_wire == 0
M_AXI_ARLEN_wire < shadow_M_AXI_AWID_wire
M_AXI_ARLEN_wire != shadow_AR_ADDR_VALID
M_AXI_ARLEN_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARLEN_wire >= orig(M_AXI_AWADDR)
M_AXI_ARLEN_wire >= orig(M_AXI_AWSIZE)
M_AXI_ARLEN_wire >= orig(M_AXI_AWBURST)
M_AXI_ARLEN_wire >= orig(M_AXI_AWLOCK)
M_AXI_ARLEN_wire >= orig(M_AXI_AWPROT)
M_AXI_ARLEN_wire >= orig(M_AXI_AWVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_WSTRB)
M_AXI_ARLEN_wire >= orig(M_AXI_WLAST)
M_AXI_ARLEN_wire != orig(M_AXI_BREADY)
M_AXI_ARLEN_wire >= orig(M_AXI_ARADDR)
M_AXI_ARLEN_wire >= orig(M_AXI_ARSIZE)
M_AXI_ARLEN_wire >= orig(M_AXI_ARBURST)
M_AXI_ARLEN_wire >= orig(M_AXI_ARLOCK)
M_AXI_ARLEN_wire >= orig(M_AXI_ARPROT)
M_AXI_ARLEN_wire >= orig(M_AXI_ARVALID)
M_AXI_ARLEN_wire >= orig(M_AXI_AWVALID_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_ARVALID_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RLAST_wire)
M_AXI_ARLEN_wire >= orig(M_AXI_RVALID_wire)
M_AXI_ARLEN_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_ARVALID_wire <= M_AXI_RREADY_wire
M_AXI_ARVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_ARVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_ARVALID_wire < shadow_AR_ADDR_VALID
M_AXI_ARVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_ARVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_ARVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_ARVALID_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARVALID_wire <= orig(shadow_AW_ADDR_VALID)
M_AXI_ARVALID_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_ARREADY_wire % M_AXI_RREADY_wire == 0
M_AXI_ARREADY_wire <= M_AXI_RREADY_wire
M_AXI_ARREADY_wire != shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_ARREADY_wire < shadow_M_AXI_AWID_wire
M_AXI_ARREADY_wire < shadow_AR_ADDR_VALID
M_AXI_ARREADY_wire != orig(S_AXI_CTRL_WSTRB)
M_AXI_ARREADY_wire != orig(S_AXI_CTRL_WVALID)
M_AXI_ARREADY_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_ARREADY_wire <= orig(M_AXI_BREADY)
M_AXI_ARREADY_wire >= orig(M_AXI_ARVALID)
M_AXI_ARREADY_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_ARREADY_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_ARREADY_wire != orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_RRESP_wire % M_AXI_RREADY_wire == 0
M_AXI_RRESP_wire < shadow_M_AXI_AWID_wire
M_AXI_RRESP_wire < shadow_AR_ADDR_VALID
M_AXI_RRESP_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RRESP_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_RRESP_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_RRESP_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RLAST_wire % M_AXI_RREADY_wire == 0
M_AXI_RLAST_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RLAST_wire < shadow_M_AXI_AWID_wire
M_AXI_RLAST_wire < shadow_AR_ADDR_VALID
M_AXI_RLAST_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RLAST_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_RLAST_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_RLAST_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_RLAST_wire % orig(M_AXI_WSTRB_wire) == 0
M_AXI_RLAST_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RLAST_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_RVALID_wire % M_AXI_RREADY_wire == 0
M_AXI_RVALID_wire <= M_AXI_RREADY_wire
M_AXI_RVALID_wire <= shadow_AW_ADDR_VALID
M_AXI_RVALID_wire <= shadow_AR_ILL_TRANS_SRV_PTR
M_AXI_RVALID_wire < shadow_M_AXI_AWID_wire
M_AXI_RVALID_wire < shadow_AR_ADDR_VALID
M_AXI_RVALID_wire <= orig(S_AXI_CTRL_WSTRB)
M_AXI_RVALID_wire <= orig(S_AXI_CTRL_WVALID)
M_AXI_RVALID_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_RVALID_wire <= orig(M_AXI_BREADY)
M_AXI_RVALID_wire <= orig(M_AXI_AWSIZE_wire)
M_AXI_RVALID_wire % orig(M_AXI_WSTRB_wire) == 0
M_AXI_RVALID_wire % orig(M_AXI_RREADY_wire) == 0
M_AXI_RVALID_wire <= orig(shadow_AW_ADDR_VALID)
M_AXI_RVALID_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
M_AXI_RREADY_wire != shadow_AR_ILL_TRANS_SRV_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR % M_AXI_RREADY_wire == 0
shadow_AW_ILL_TRANS_FIL_PTR % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_ARUSER_INT
shadow_M_AXI_ARUSER_INT % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_AWPROT_INT
M_AXI_RREADY_wire != shadow_M_AXI_AWCACHE_INT
M_AXI_RREADY_wire != shadow_M_AXI_AWBURST_INT
shadow_M_AXI_AWBURST_INT % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_AWLEN_INT
shadow_M_AXI_AWLEN_INT % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_AWADDR_INT
shadow_M_AXI_AWADDR_INT % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != shadow_M_AXI_AWID_INT
M_AXI_RREADY_wire < shadow_M_AXI_AWID_wire
M_AXI_RREADY_wire != shadow_reg_data_out
M_AXI_RREADY_wire != shadow_reg37_w_config
M_AXI_RREADY_wire != shadow_S_AXI_CTRL_ARADDR
shadow_S_AXI_CTRL_ARADDR % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire < shadow_AR_ADDR_VALID
M_AXI_RREADY_wire != shadow_reg01_config
M_AXI_RREADY_wire != orig(S_AXI_CTRL_AWPROT)
orig(S_AXI_CTRL_AWPROT) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(S_AXI_CTRL_WSTRB)
orig(S_AXI_CTRL_WSTRB) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(S_AXI_CTRL_WVALID)
orig(S_AXI_CTRL_WVALID) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(S_AXI_CTRL_BRESP)
M_AXI_RREADY_wire >= orig(S_AXI_CTRL_BVALID)
orig(S_AXI_CTRL_BVALID) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_AWADDR)
orig(M_AXI_AWADDR) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWLEN) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWSIZE) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWBURST) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWLOCK) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWPROT) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_AWVALID)
orig(M_AXI_AWVALID) % M_AXI_RREADY_wire == 0
orig(M_AXI_WSTRB) % M_AXI_RREADY_wire == 0
orig(M_AXI_WLAST) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_ARADDR)
orig(M_AXI_ARADDR) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARLEN) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARSIZE) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARBURST) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARLOCK) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARPROT) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_ARVALID)
orig(M_AXI_ARVALID) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(M_AXI_RRESP)
orig(M_AXI_RRESP) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_RREADY)
orig(M_AXI_RREADY) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_AWADDR_wire)
orig(M_AXI_AWADDR_wire) % M_AXI_RREADY_wire == 0
orig(M_AXI_AWLEN_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(M_AXI_AWSIZE_wire)
M_AXI_RREADY_wire >= orig(M_AXI_AWVALID_wire)
orig(M_AXI_AWVALID_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_AWREADY_wire)
orig(M_AXI_AWREADY_wire) % M_AXI_RREADY_wire == 0
orig(M_AXI_WSTRB_wire) % M_AXI_RREADY_wire == 0
orig(M_AXI_WLAST_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(M_AXI_BUSER_wire)
M_AXI_RREADY_wire >= orig(M_AXI_ARADDR_wire)
orig(M_AXI_ARADDR_wire) % M_AXI_RREADY_wire == 0
orig(M_AXI_ARLEN_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_ARVALID_wire)
orig(M_AXI_ARVALID_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_ARREADY_wire)
orig(M_AXI_ARREADY_wire) % M_AXI_RREADY_wire == 0
orig(M_AXI_RRESP_wire) % M_AXI_RREADY_wire == 0
orig(M_AXI_RLAST_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_RVALID_wire)
orig(M_AXI_RVALID_wire) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire >= orig(M_AXI_RREADY_wire)
M_AXI_RREADY_wire != orig(shadow_AR_ILL_TRANS_SRV_PTR)
orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR) % M_AXI_RREADY_wire == 0
orig(shadow_AW_ILL_TRANS_FIL_PTR) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(shadow_M_AXI_ARUSER_INT)
orig(shadow_M_AXI_ARUSER_INT) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(shadow_M_AXI_AWPROT_INT)
M_AXI_RREADY_wire != orig(shadow_M_AXI_AWCACHE_INT)
M_AXI_RREADY_wire != orig(shadow_M_AXI_AWBURST_INT)
orig(shadow_M_AXI_AWBURST_INT) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(shadow_M_AXI_AWLEN_INT)
orig(shadow_M_AXI_AWLEN_INT) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(shadow_M_AXI_AWADDR_INT)
orig(shadow_M_AXI_AWADDR_INT) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(shadow_M_AXI_AWID_INT)
M_AXI_RREADY_wire != orig(shadow_reg37_w_config)
M_AXI_RREADY_wire != orig(shadow_S_AXI_CTRL_ARADDR)
orig(shadow_S_AXI_CTRL_ARADDR) % M_AXI_RREADY_wire == 0
M_AXI_RREADY_wire != orig(shadow_reg01_config)
shadow_AW_ADDR_VALID <= shadow_AR_ILL_TRANS_SRV_PTR
shadow_AW_ADDR_VALID < shadow_M_AXI_AWID_wire
shadow_AW_ADDR_VALID >= shadow_reg_data_out
shadow_AW_ADDR_VALID >= shadow_reg04_w_anomaly
shadow_AW_ADDR_VALID < shadow_AR_ADDR_VALID
shadow_AW_ADDR_VALID >= shadow_reg02_r_anomaly
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWVALID_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_AWREADY_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_WLAST_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_WVALID_wire
shadow_AW_ADDR_VALID >= shadow_M_AXI_BVALID_wire
shadow_AW_ADDR_VALID >= shadow_AW_STATE
shadow_AW_ADDR_VALID >= shadow_B_STATE
shadow_AW_ADDR_VALID >= shadow_AW_CH_DIS
shadow_AW_ADDR_VALID >= orig(S_AXI_CTRL_BRESP)
shadow_AW_ADDR_VALID >= orig(M_AXI_AWVALID)
shadow_AW_ADDR_VALID >= orig(M_AXI_WVALID)
shadow_AW_ADDR_VALID >= orig(M_AXI_BVALID)
shadow_AW_ADDR_VALID >= orig(M_AXI_ARVALID)
shadow_AW_ADDR_VALID >= orig(M_AXI_RLAST)
shadow_AW_ADDR_VALID >= orig(M_AXI_RVALID)
shadow_AW_ADDR_VALID <= orig(M_AXI_AWSIZE_wire)
shadow_AW_ADDR_VALID != orig(M_AXI_WLAST_wire)
shadow_AW_ADDR_VALID >= orig(M_AXI_WVALID_wire)
shadow_AW_ADDR_VALID >= orig(M_AXI_BRESP_wire)
shadow_AW_ADDR_VALID >= orig(M_AXI_BVALID_wire)
shadow_AW_ADDR_VALID >= orig(M_AXI_RVALID_wire)
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWADDR_INT
shadow_AR_ILL_TRANS_SRV_PTR < shadow_M_AXI_AWID_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_reg_data_out
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_reg04_w_anomaly
shadow_AR_ILL_TRANS_SRV_PTR <= shadow_AR_ADDR_VALID
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_reg02_r_anomaly
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWVALID_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_AWREADY_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_WLAST_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_WVALID_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_M_AXI_BVALID_wire
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_AW_STATE
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_B_STATE
shadow_AR_ILL_TRANS_SRV_PTR >= shadow_AW_CH_DIS
shadow_AR_ILL_TRANS_SRV_PTR >= orig(S_AXI_CTRL_BRESP)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_AWVALID)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_WSTRB)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_WLAST)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_WVALID)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_BVALID)
shadow_AR_ILL_TRANS_SRV_PTR != orig(M_AXI_BREADY)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_ARVALID)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_RLAST)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_RVALID)
shadow_AR_ILL_TRANS_SRV_PTR != orig(M_AXI_RREADY)
shadow_AR_ILL_TRANS_SRV_PTR != orig(M_AXI_WSTRB_wire)
shadow_AR_ILL_TRANS_SRV_PTR != orig(M_AXI_WLAST_wire)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_WVALID_wire)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_BRESP_wire)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_BUSER_wire)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_BVALID_wire)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_RLAST_wire)
shadow_AR_ILL_TRANS_SRV_PTR >= orig(M_AXI_RVALID_wire)
shadow_AR_ILL_TRANS_SRV_PTR != orig(M_AXI_RREADY_wire)
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_M_AXI_ARUSER_INT
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_M_AXI_AWBURST_INT
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_M_AXI_AWLEN_INT
shadow_AW_ILL_TRANS_SRV_PTR < shadow_M_AXI_AWID_wire
shadow_AW_ILL_TRANS_SRV_PTR < shadow_AR_ADDR_VALID
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_W_DATA_TO_SERVE
shadow_AW_ILL_TRANS_SRV_PTR <= shadow_W_CH_EN
shadow_AW_ILL_TRANS_SRV_PTR <= orig(S_AXI_CTRL_WSTRB)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(S_AXI_CTRL_WVALID)
shadow_AW_ILL_TRANS_SRV_PTR >= orig(S_AXI_CTRL_BRESP)
shadow_AW_ILL_TRANS_SRV_PTR >= orig(M_AXI_BVALID)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(M_AXI_AWSIZE_wire)
shadow_AW_ILL_TRANS_SRV_PTR != orig(M_AXI_WLAST_wire)
shadow_AW_ILL_TRANS_SRV_PTR >= orig(M_AXI_BRESP_wire)
shadow_AW_ILL_TRANS_SRV_PTR >= orig(M_AXI_BVALID_wire)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_ADDR_VALID)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_ARUSER_INT)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWBURST_INT)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWLEN_INT)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWID_INT)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_reg04_w_anomaly)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWVALID_wire)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWREADY_wire)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_WLAST_wire)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_M_AXI_WVALID_wire)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_STATE)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_B_STATE)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_W_DATA_TO_SERVE)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_W_CH_EN)
shadow_AW_ILL_TRANS_SRV_PTR <= orig(shadow_AW_CH_DIS)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= shadow_AW_ILL_TRANS_FIL_PTR
shadow_AW_ILL_DATA_TRANS_SRV_PTR < shadow_M_AXI_AWID_wire
shadow_AW_ILL_DATA_TRANS_SRV_PTR < shadow_AR_ADDR_VALID
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(S_AXI_CTRL_BRESP)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(M_AXI_BVALID)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(M_AXI_AWSIZE_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(M_AXI_BRESP_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(M_AXI_BUSER_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(M_AXI_BVALID_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR != orig(M_AXI_RREADY_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR % orig(M_AXI_RREADY_wire) == 0
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_M_AXI_AWID_INT)
shadow_AW_ILL_DATA_TRANS_SRV_PTR <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(shadow_M_AXI_BVALID_wire)
shadow_AW_ILL_DATA_TRANS_SRV_PTR >= orig(shadow_B_STATE)
shadow_AW_ILL_TRANS_FIL_PTR < shadow_M_AXI_AWID_wire
shadow_AW_ILL_TRANS_FIL_PTR < shadow_AR_ADDR_VALID
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_WLAST_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_WVALID_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_M_AXI_BVALID_wire
shadow_AW_ILL_TRANS_FIL_PTR >= shadow_B_STATE
shadow_AW_ILL_TRANS_FIL_PTR >= orig(S_AXI_CTRL_BRESP)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(M_AXI_BVALID)
shadow_AW_ILL_TRANS_FIL_PTR <= orig(M_AXI_AWSIZE_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(M_AXI_BRESP_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(M_AXI_BUSER_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(M_AXI_BVALID_wire)
shadow_AW_ILL_TRANS_FIL_PTR % orig(M_AXI_RREADY_wire) == 0
shadow_AW_ILL_TRANS_FIL_PTR <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_FIL_PTR <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_ILL_TRANS_FIL_PTR <= orig(shadow_M_AXI_AWID_INT)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_reg_data_out)
shadow_AW_ILL_TRANS_FIL_PTR <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_M_AXI_WLAST_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_M_AXI_WVALID_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_M_AXI_BVALID_wire)
shadow_AW_ILL_TRANS_FIL_PTR >= orig(shadow_B_STATE)
shadow_M_AXI_ARUSER_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_ARUSER_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_ARUSER_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_ARUSER_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_ARUSER_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_ARUSER_INT >= shadow_B_STATE
shadow_M_AXI_ARUSER_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_ARUSER_INT >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_ARUSER_INT >= orig(M_AXI_BVALID)
shadow_M_AXI_ARUSER_INT != orig(M_AXI_BREADY)
shadow_M_AXI_ARUSER_INT <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_ARUSER_INT != orig(M_AXI_WSTRB_wire)
shadow_M_AXI_ARUSER_INT >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_ARUSER_INT >= orig(M_AXI_BUSER_wire)
shadow_M_AXI_ARUSER_INT >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_ARUSER_INT != orig(M_AXI_RREADY_wire)
shadow_M_AXI_ARUSER_INT % orig(M_AXI_RREADY_wire) == 0
shadow_M_AXI_ARUSER_INT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_ARUSER_INT >= orig(shadow_reg_data_out)
shadow_M_AXI_ARUSER_INT >= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_ARUSER_INT >= orig(shadow_M_AXI_WLAST_wire)
shadow_M_AXI_ARUSER_INT >= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_ARUSER_INT >= orig(shadow_M_AXI_BVALID_wire)
shadow_M_AXI_ARUSER_INT >= orig(shadow_B_STATE)
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWPROT_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWBURST_INT
shadow_M_AXI_AWQOS_INT <= shadow_M_AXI_AWLEN_INT
shadow_M_AXI_AWQOS_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWQOS_INT >= shadow_reg_data_out
shadow_M_AXI_AWQOS_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWQOS_INT <= shadow_W_CH_EN
shadow_M_AXI_AWQOS_INT >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWQOS_INT <= orig(M_AXI_BREADY)
shadow_M_AXI_AWQOS_INT <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_AWQOS_INT != orig(M_AXI_WSTRB_wire)
shadow_M_AXI_AWQOS_INT % orig(M_AXI_WSTRB_wire) == 0
shadow_M_AXI_AWQOS_INT != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWQOS_INT % orig(M_AXI_WLAST_wire) == 0
shadow_M_AXI_AWQOS_INT != orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWQOS_INT <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWQOS_INT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWQOS_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWPROT_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWBURST_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWID_INT)
shadow_M_AXI_AWQOS_INT >= orig(shadow_reg_data_out)
shadow_M_AXI_AWQOS_INT <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_M_AXI_AWQOS_INT <= orig(shadow_reg04_w_anomaly)
shadow_M_AXI_AWQOS_INT <= orig(shadow_reg02_r_anomaly)
shadow_M_AXI_AWQOS_INT <= orig(shadow_reg01_config)
shadow_M_AXI_AWQOS_INT <= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_AWQOS_INT <= orig(shadow_W_CH_EN)
shadow_M_AXI_AWPROT_INT >= shadow_M_AXI_AWCACHE_INT
shadow_M_AXI_AWPROT_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWPROT_INT >= shadow_reg_data_out
shadow_M_AXI_AWPROT_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWPROT_INT >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWPROT_INT <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_AWPROT_INT != orig(M_AXI_WSTRB_wire)
shadow_M_AXI_AWPROT_INT % orig(M_AXI_WSTRB_wire) == 0
shadow_M_AXI_AWPROT_INT != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWPROT_INT % orig(M_AXI_WLAST_wire) == 0
shadow_M_AXI_AWPROT_INT != orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWPROT_INT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWPROT_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_AWPROT_INT <= orig(shadow_M_AXI_AWID_INT)
shadow_M_AXI_AWPROT_INT >= orig(shadow_reg_data_out)
shadow_M_AXI_AWPROT_INT <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_M_AXI_AWPROT_INT <= orig(shadow_reg01_config)
shadow_M_AXI_AWCACHE_INT <= shadow_M_AXI_AWBURST_INT
shadow_M_AXI_AWCACHE_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWCACHE_INT >= shadow_reg_data_out
shadow_M_AXI_AWCACHE_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWCACHE_INT >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWCACHE_INT <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_AWCACHE_INT != orig(M_AXI_WSTRB_wire)
shadow_M_AXI_AWCACHE_INT % orig(M_AXI_WSTRB_wire) == 0
shadow_M_AXI_AWCACHE_INT != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWCACHE_INT % orig(M_AXI_WLAST_wire) == 0
shadow_M_AXI_AWCACHE_INT != orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_M_AXI_AWPROT_INT)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_M_AXI_AWBURST_INT)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_M_AXI_AWID_INT)
shadow_M_AXI_AWCACHE_INT >= orig(shadow_reg_data_out)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_M_AXI_AWCACHE_INT <= orig(shadow_reg01_config)
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_AWLEN_INT
shadow_M_AXI_AWBURST_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWBURST_INT >= shadow_reg_data_out
shadow_M_AXI_AWBURST_INT >= shadow_reg04_w_anomaly
shadow_M_AXI_AWBURST_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWBURST_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWBURST_INT >= shadow_AW_STATE
shadow_M_AXI_AWBURST_INT >= shadow_B_STATE
shadow_M_AXI_AWBURST_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWBURST_INT >= shadow_W_CH_EN
shadow_M_AXI_AWBURST_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWBURST_INT >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_AWADDR)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_AWBURST)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_AWLOCK)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_AWPROT)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_AWVALID)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_WVALID)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_BVALID)
shadow_M_AXI_AWBURST_INT != orig(M_AXI_BREADY)
shadow_M_AXI_AWBURST_INT <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_AWVALID_wire)
shadow_M_AXI_AWBURST_INT != orig(M_AXI_AWREADY_wire)
shadow_M_AXI_AWBURST_INT != orig(M_AXI_WSTRB_wire)
shadow_M_AXI_AWBURST_INT != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_WVALID_wire)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_BUSER_wire)
shadow_M_AXI_AWBURST_INT >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_AWBURST_INT != orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWBURST_INT % orig(M_AXI_RREADY_wire) == 0
shadow_M_AXI_AWBURST_INT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWBURST_INT >= orig(shadow_reg_data_out)
shadow_M_AXI_AWBURST_INT >= orig(shadow_reg04_w_anomaly)
shadow_M_AXI_AWBURST_INT >= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_AWBURST_INT >= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_AWBURST_INT >= orig(shadow_M_AXI_WLAST_wire)
shadow_M_AXI_AWBURST_INT >= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_AWBURST_INT >= orig(shadow_M_AXI_BVALID_wire)
shadow_M_AXI_AWBURST_INT >= orig(shadow_AW_STATE)
shadow_M_AXI_AWBURST_INT >= orig(shadow_B_STATE)
shadow_M_AXI_AWBURST_INT >= orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWLEN_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWLEN_INT >= shadow_reg_data_out
shadow_M_AXI_AWLEN_INT >= shadow_reg04_w_anomaly
shadow_M_AXI_AWLEN_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWLEN_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWLEN_INT >= shadow_AW_STATE
shadow_M_AXI_AWLEN_INT >= shadow_B_STATE
shadow_M_AXI_AWLEN_INT >= shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWLEN_INT >= shadow_W_CH_EN
shadow_M_AXI_AWLEN_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWLEN_INT >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_AWADDR)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_AWBURST)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_AWLOCK)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_AWVALID)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_WVALID)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_BVALID)
shadow_M_AXI_AWLEN_INT != orig(M_AXI_BREADY)
shadow_M_AXI_AWLEN_INT <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_AWVALID_wire)
shadow_M_AXI_AWLEN_INT != orig(M_AXI_AWREADY_wire)
shadow_M_AXI_AWLEN_INT != orig(M_AXI_WSTRB_wire)
shadow_M_AXI_AWLEN_INT != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_WVALID_wire)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_BUSER_wire)
shadow_M_AXI_AWLEN_INT >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_AWLEN_INT != orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWLEN_INT % orig(M_AXI_RREADY_wire) == 0
shadow_M_AXI_AWLEN_INT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWLEN_INT >= orig(shadow_reg_data_out)
shadow_M_AXI_AWLEN_INT >= orig(shadow_reg04_w_anomaly)
shadow_M_AXI_AWLEN_INT >= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_AWLEN_INT >= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_AWLEN_INT >= orig(shadow_M_AXI_WLAST_wire)
shadow_M_AXI_AWLEN_INT >= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_AWLEN_INT >= orig(shadow_M_AXI_BVALID_wire)
shadow_M_AXI_AWLEN_INT >= orig(shadow_AW_STATE)
shadow_M_AXI_AWLEN_INT >= orig(shadow_B_STATE)
shadow_M_AXI_AWLEN_INT >= orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWADDR_INT <= shadow_M_AXI_AWID_INT
shadow_M_AXI_AWADDR_INT < shadow_M_AXI_AWID_wire
shadow_M_AXI_AWADDR_INT >= shadow_reg_data_out
shadow_M_AXI_AWADDR_INT <= shadow_S_AXI_CTRL_ARADDR
shadow_M_AXI_AWADDR_INT >= shadow_reg04_w_anomaly
shadow_M_AXI_AWADDR_INT < shadow_AR_ADDR_VALID
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWADDR_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWADDR_INT >= shadow_AW_STATE
shadow_M_AXI_AWADDR_INT >= shadow_B_STATE
shadow_M_AXI_AWADDR_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWADDR_INT >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_AWVALID)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_WSTRB)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_WLAST)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_WVALID)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_BVALID)
shadow_M_AXI_AWADDR_INT != orig(M_AXI_BREADY)
shadow_M_AXI_AWADDR_INT != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_WVALID_wire)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_BUSER_wire)
shadow_M_AXI_AWADDR_INT >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_AWADDR_INT != orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWADDR_INT % orig(M_AXI_RREADY_wire) == 0
shadow_M_AXI_AWADDR_INT <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWID_INT <= shadow_M_AXI_AWID_wire
shadow_M_AXI_AWID_INT >= shadow_reg_data_out
shadow_M_AXI_AWID_INT >= shadow_reg37_w_config
shadow_M_AXI_AWID_INT >= shadow_S_AXI_CTRL_ARADDR
shadow_M_AXI_AWID_INT >= shadow_reg04_w_anomaly
shadow_M_AXI_AWID_INT != shadow_AR_ADDR_VALID
shadow_M_AXI_AWID_INT >= shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWID_INT >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWID_INT >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWID_INT >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWID_INT >= shadow_AW_STATE
shadow_M_AXI_AWID_INT >= shadow_B_STATE
shadow_M_AXI_AWID_INT >= shadow_AW_CH_DIS
shadow_M_AXI_AWID_INT >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWID_INT >= orig(M_AXI_AWVALID)
shadow_M_AXI_AWID_INT >= orig(M_AXI_WSTRB)
shadow_M_AXI_AWID_INT >= orig(M_AXI_WLAST)
shadow_M_AXI_AWID_INT >= orig(M_AXI_WVALID)
shadow_M_AXI_AWID_INT >= orig(M_AXI_BVALID)
shadow_M_AXI_AWID_INT != orig(M_AXI_BREADY)
shadow_M_AXI_AWID_INT != orig(M_AXI_WSTRB_wire)
shadow_M_AXI_AWID_INT != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWID_INT >= orig(M_AXI_WVALID_wire)
shadow_M_AXI_AWID_INT >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_AWID_INT >= orig(M_AXI_BUSER_wire)
shadow_M_AXI_AWID_INT >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_AWID_INT != orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWID_wire > shadow_reg_data_out
shadow_M_AXI_AWID_wire >= shadow_reg37_w_config
shadow_M_AXI_AWID_wire > shadow_S_AXI_CTRL_ARADDR
shadow_M_AXI_AWID_wire > shadow_reg04_w_anomaly
shadow_M_AXI_AWID_wire > shadow_reg02_r_anomaly
shadow_M_AXI_AWID_wire >= shadow_reg01_config
shadow_M_AXI_AWID_wire > shadow_M_AXI_AWVALID_wire
shadow_M_AXI_AWID_wire > shadow_M_AXI_AWREADY_wire
shadow_M_AXI_AWID_wire > shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWID_wire > shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWID_wire > shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWID_wire > shadow_AW_STATE
shadow_M_AXI_AWID_wire > shadow_B_STATE
shadow_M_AXI_AWID_wire > shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWID_wire > shadow_W_CH_EN
shadow_M_AXI_AWID_wire > shadow_AW_CH_DIS
shadow_M_AXI_AWID_wire > orig(S_AXI_CTRL_AWPROT)
shadow_M_AXI_AWID_wire > orig(S_AXI_CTRL_AWVALID)
shadow_M_AXI_AWID_wire > orig(S_AXI_CTRL_AWREADY)
shadow_M_AXI_AWID_wire > orig(S_AXI_CTRL_WDATA)
shadow_M_AXI_AWID_wire != orig(S_AXI_CTRL_WSTRB)
shadow_M_AXI_AWID_wire > orig(S_AXI_CTRL_WVALID)
shadow_M_AXI_AWID_wire > orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWID_wire > orig(S_AXI_CTRL_BVALID)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWADDR)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWLEN)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWSIZE)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWBURST)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWLOCK)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWPROT)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWVALID)
shadow_M_AXI_AWID_wire > orig(M_AXI_WSTRB)
shadow_M_AXI_AWID_wire > orig(M_AXI_WLAST)
shadow_M_AXI_AWID_wire > orig(M_AXI_WVALID)
shadow_M_AXI_AWID_wire > orig(M_AXI_BVALID)
shadow_M_AXI_AWID_wire > orig(M_AXI_BREADY)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARADDR)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARLEN)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARSIZE)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARBURST)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARLOCK)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARPROT)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARVALID)
shadow_M_AXI_AWID_wire > orig(M_AXI_RRESP)
shadow_M_AXI_AWID_wire > orig(M_AXI_RLAST)
shadow_M_AXI_AWID_wire > orig(M_AXI_RVALID)
shadow_M_AXI_AWID_wire > orig(M_AXI_RREADY)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWADDR_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWLEN_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWVALID_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_AWREADY_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_WSTRB_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_WVALID_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_BRESP_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_BUSER_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_BVALID_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARADDR_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARLEN_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARVALID_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_ARREADY_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_RRESP_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_RLAST_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_RVALID_wire)
shadow_M_AXI_AWID_wire > orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWID_wire > orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWID_wire > orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWID_wire > orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWID_wire > orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_M_AXI_AWID_wire > orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_ARUSER_INT)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_AWQOS_INT)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_AWPROT_INT)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_AWBURST_INT)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_AWID_wire >= orig(shadow_M_AXI_AWID_INT)
shadow_M_AXI_AWID_wire > orig(shadow_reg_data_out)
shadow_M_AXI_AWID_wire >= orig(shadow_reg37_w_config)
shadow_M_AXI_AWID_wire > orig(shadow_S_AXI_CTRL_ARADDR)
shadow_M_AXI_AWID_wire > orig(shadow_reg04_w_anomaly)
shadow_M_AXI_AWID_wire > orig(shadow_reg02_r_anomaly)
shadow_M_AXI_AWID_wire >= orig(shadow_reg01_config)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_WLAST_wire)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_AWID_wire > orig(shadow_M_AXI_BVALID_wire)
shadow_M_AXI_AWID_wire > orig(shadow_AW_STATE)
shadow_M_AXI_AWID_wire > orig(shadow_B_STATE)
shadow_M_AXI_AWID_wire > orig(shadow_W_DATA_TO_SERVE)
shadow_M_AXI_AWID_wire > orig(shadow_W_CH_EN)
shadow_M_AXI_AWID_wire > orig(shadow_AW_CH_DIS)
shadow_reg_data_out <= shadow_reg37_w_config
shadow_reg_data_out <= shadow_S_AXI_CTRL_ARADDR
shadow_reg_data_out <= shadow_reg04_w_anomaly
shadow_reg_data_out < shadow_AR_ADDR_VALID
shadow_reg_data_out <= shadow_reg02_r_anomaly
shadow_reg_data_out <= shadow_reg01_config
shadow_reg_data_out <= shadow_M_AXI_AWREADY_wire
shadow_reg_data_out <= shadow_W_CH_EN
shadow_reg_data_out >= orig(S_AXI_CTRL_BRESP)
shadow_reg_data_out <= orig(M_AXI_BREADY)
shadow_reg_data_out <= orig(M_AXI_AWSIZE_wire)
shadow_reg_data_out != orig(M_AXI_WSTRB_wire)
shadow_reg_data_out % orig(M_AXI_WSTRB_wire) == 0
shadow_reg_data_out != orig(M_AXI_WLAST_wire)
shadow_reg_data_out % orig(M_AXI_WLAST_wire) == 0
shadow_reg_data_out != orig(M_AXI_RREADY_wire)
shadow_reg_data_out <= orig(shadow_AW_ADDR_VALID)
shadow_reg_data_out <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_reg_data_out <= orig(shadow_M_AXI_AWQOS_INT)
shadow_reg_data_out <= orig(shadow_M_AXI_AWPROT_INT)
shadow_reg_data_out <= orig(shadow_M_AXI_AWCACHE_INT)
shadow_reg_data_out <= orig(shadow_M_AXI_AWBURST_INT)
shadow_reg_data_out <= orig(shadow_M_AXI_AWLEN_INT)
shadow_reg_data_out <= orig(shadow_M_AXI_AWADDR_INT)
shadow_reg_data_out <= orig(shadow_M_AXI_AWID_INT)
shadow_reg_data_out <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_reg_data_out <= orig(shadow_reg04_w_anomaly)
shadow_reg_data_out <= orig(shadow_reg02_r_anomaly)
shadow_reg_data_out <= orig(shadow_reg01_config)
shadow_reg_data_out <= orig(shadow_M_AXI_AWREADY_wire)
shadow_reg_data_out <= orig(shadow_W_CH_EN)
shadow_reg37_w_config != shadow_AR_ADDR_VALID
shadow_reg37_w_config <= shadow_reg01_config
shadow_reg37_w_config >= orig(S_AXI_CTRL_BRESP)
shadow_reg37_w_config != orig(M_AXI_WSTRB_wire)
shadow_reg37_w_config % orig(M_AXI_WSTRB_wire) == 0
shadow_reg37_w_config != orig(M_AXI_WLAST_wire)
shadow_reg37_w_config % orig(M_AXI_WLAST_wire) == 0
shadow_reg37_w_config != orig(M_AXI_RREADY_wire)
shadow_reg37_w_config <= orig(shadow_M_AXI_AWID_INT)
shadow_reg37_w_config <= orig(shadow_reg01_config)
shadow_S_AXI_CTRL_ARADDR >= shadow_reg04_w_anomaly
shadow_S_AXI_CTRL_ARADDR != shadow_AR_ADDR_VALID
shadow_S_AXI_CTRL_ARADDR >= shadow_M_AXI_AWREADY_wire
shadow_S_AXI_CTRL_ARADDR >= shadow_M_AXI_WLAST_wire
shadow_S_AXI_CTRL_ARADDR >= shadow_M_AXI_WVALID_wire
shadow_S_AXI_CTRL_ARADDR >= shadow_M_AXI_BVALID_wire
shadow_S_AXI_CTRL_ARADDR >= shadow_AW_STATE
shadow_S_AXI_CTRL_ARADDR >= shadow_B_STATE
shadow_S_AXI_CTRL_ARADDR >= shadow_AW_CH_DIS
shadow_S_AXI_CTRL_ARADDR >= orig(S_AXI_CTRL_BRESP)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_AWVALID)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_WSTRB)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_WLAST)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_WVALID)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_BVALID)
shadow_S_AXI_CTRL_ARADDR != orig(M_AXI_BREADY)
shadow_S_AXI_CTRL_ARADDR != orig(M_AXI_WSTRB_wire)
shadow_S_AXI_CTRL_ARADDR != orig(M_AXI_WLAST_wire)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_WVALID_wire)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_BRESP_wire)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_BUSER_wire)
shadow_S_AXI_CTRL_ARADDR >= orig(M_AXI_BVALID_wire)
shadow_S_AXI_CTRL_ARADDR != orig(M_AXI_RREADY_wire)
shadow_S_AXI_CTRL_ARADDR % orig(M_AXI_RREADY_wire) == 0
shadow_reg04_w_anomaly < shadow_AR_ADDR_VALID
shadow_reg04_w_anomaly >= shadow_M_AXI_AWREADY_wire
shadow_reg04_w_anomaly >= shadow_M_AXI_WLAST_wire
shadow_reg04_w_anomaly >= shadow_M_AXI_WVALID_wire
shadow_reg04_w_anomaly >= shadow_M_AXI_BVALID_wire
shadow_reg04_w_anomaly >= shadow_AW_STATE
shadow_reg04_w_anomaly >= shadow_B_STATE
shadow_reg04_w_anomaly <= shadow_W_CH_EN
shadow_reg04_w_anomaly >= shadow_AW_CH_DIS
shadow_reg04_w_anomaly >= orig(S_AXI_CTRL_BRESP)
shadow_reg04_w_anomaly >= orig(M_AXI_AWVALID)
shadow_reg04_w_anomaly >= orig(M_AXI_WVALID)
shadow_reg04_w_anomaly >= orig(M_AXI_BVALID)
shadow_reg04_w_anomaly <= orig(M_AXI_AWSIZE_wire)
shadow_reg04_w_anomaly != orig(M_AXI_WLAST_wire)
shadow_reg04_w_anomaly >= orig(M_AXI_WVALID_wire)
shadow_reg04_w_anomaly >= orig(M_AXI_BRESP_wire)
shadow_reg04_w_anomaly >= orig(M_AXI_BVALID_wire)
shadow_reg04_w_anomaly <= orig(shadow_AW_ADDR_VALID)
shadow_reg04_w_anomaly <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_AR_ADDR_VALID > shadow_reg02_r_anomaly
shadow_AR_ADDR_VALID != shadow_reg01_config
shadow_AR_ADDR_VALID > shadow_M_AXI_AWVALID_wire
shadow_AR_ADDR_VALID > shadow_M_AXI_AWREADY_wire
shadow_AR_ADDR_VALID > shadow_M_AXI_WLAST_wire
shadow_AR_ADDR_VALID > shadow_M_AXI_WVALID_wire
shadow_AR_ADDR_VALID > shadow_M_AXI_BVALID_wire
shadow_AR_ADDR_VALID > shadow_AW_STATE
shadow_AR_ADDR_VALID > shadow_B_STATE
shadow_AR_ADDR_VALID > shadow_W_DATA_TO_SERVE
shadow_AR_ADDR_VALID > shadow_W_CH_EN
shadow_AR_ADDR_VALID > shadow_AW_CH_DIS
shadow_AR_ADDR_VALID > orig(S_AXI_CTRL_AWPROT)
shadow_AR_ADDR_VALID > orig(S_AXI_CTRL_AWVALID)
shadow_AR_ADDR_VALID > orig(S_AXI_CTRL_AWREADY)
shadow_AR_ADDR_VALID > orig(S_AXI_CTRL_WDATA)
shadow_AR_ADDR_VALID != orig(S_AXI_CTRL_WSTRB)
shadow_AR_ADDR_VALID > orig(S_AXI_CTRL_WVALID)
shadow_AR_ADDR_VALID > orig(S_AXI_CTRL_BRESP)
shadow_AR_ADDR_VALID > orig(S_AXI_CTRL_BVALID)
shadow_AR_ADDR_VALID > orig(M_AXI_AWADDR)
shadow_AR_ADDR_VALID != orig(M_AXI_AWLEN)
shadow_AR_ADDR_VALID > orig(M_AXI_AWSIZE)
shadow_AR_ADDR_VALID > orig(M_AXI_AWBURST)
shadow_AR_ADDR_VALID > orig(M_AXI_AWLOCK)
shadow_AR_ADDR_VALID > orig(M_AXI_AWPROT)
shadow_AR_ADDR_VALID > orig(M_AXI_AWVALID)
shadow_AR_ADDR_VALID > orig(M_AXI_WSTRB)
shadow_AR_ADDR_VALID > orig(M_AXI_WLAST)
shadow_AR_ADDR_VALID > orig(M_AXI_WVALID)
shadow_AR_ADDR_VALID > orig(M_AXI_BVALID)
shadow_AR_ADDR_VALID > orig(M_AXI_BREADY)
shadow_AR_ADDR_VALID > orig(M_AXI_ARADDR)
shadow_AR_ADDR_VALID != orig(M_AXI_ARLEN)
shadow_AR_ADDR_VALID > orig(M_AXI_ARSIZE)
shadow_AR_ADDR_VALID > orig(M_AXI_ARBURST)
shadow_AR_ADDR_VALID > orig(M_AXI_ARLOCK)
shadow_AR_ADDR_VALID > orig(M_AXI_ARPROT)
shadow_AR_ADDR_VALID > orig(M_AXI_ARVALID)
shadow_AR_ADDR_VALID > orig(M_AXI_RRESP)
shadow_AR_ADDR_VALID > orig(M_AXI_RLAST)
shadow_AR_ADDR_VALID > orig(M_AXI_RVALID)
shadow_AR_ADDR_VALID > orig(M_AXI_RREADY)
shadow_AR_ADDR_VALID > orig(M_AXI_AWADDR_wire)
shadow_AR_ADDR_VALID != orig(M_AXI_AWLEN_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_AWSIZE_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_AWVALID_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_AWREADY_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_WSTRB_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_WLAST_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_WVALID_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_BRESP_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_BUSER_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_BVALID_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_ARADDR_wire)
shadow_AR_ADDR_VALID != orig(M_AXI_ARLEN_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_ARVALID_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_ARREADY_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_RRESP_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_RLAST_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_RVALID_wire)
shadow_AR_ADDR_VALID > orig(M_AXI_RREADY_wire)
shadow_AR_ADDR_VALID > orig(shadow_AW_ADDR_VALID)
shadow_AR_ADDR_VALID >= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_AR_ADDR_VALID > orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_AR_ADDR_VALID > orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_AR_ADDR_VALID > orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_ARUSER_INT)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_AWQOS_INT)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_AWPROT_INT)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_AWCACHE_INT)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_AWBURST_INT)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_AWLEN_INT)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_AWADDR_INT)
shadow_AR_ADDR_VALID != orig(shadow_M_AXI_AWID_INT)
shadow_AR_ADDR_VALID > orig(shadow_reg_data_out)
shadow_AR_ADDR_VALID != orig(shadow_reg37_w_config)
shadow_AR_ADDR_VALID != orig(shadow_S_AXI_CTRL_ARADDR)
shadow_AR_ADDR_VALID > orig(shadow_reg04_w_anomaly)
shadow_AR_ADDR_VALID > orig(shadow_reg02_r_anomaly)
shadow_AR_ADDR_VALID != orig(shadow_reg01_config)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_AWVALID_wire)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_AWREADY_wire)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_WLAST_wire)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_WVALID_wire)
shadow_AR_ADDR_VALID > orig(shadow_M_AXI_BVALID_wire)
shadow_AR_ADDR_VALID > orig(shadow_AW_STATE)
shadow_AR_ADDR_VALID > orig(shadow_B_STATE)
shadow_AR_ADDR_VALID > orig(shadow_W_DATA_TO_SERVE)
shadow_AR_ADDR_VALID > orig(shadow_W_CH_EN)
shadow_AR_ADDR_VALID > orig(shadow_AW_CH_DIS)
shadow_reg02_r_anomaly <= shadow_reg01_config
shadow_reg02_r_anomaly >= orig(S_AXI_CTRL_BRESP)
shadow_reg02_r_anomaly <= orig(M_AXI_AWSIZE_wire)
shadow_reg02_r_anomaly != orig(M_AXI_WLAST_wire)
shadow_reg02_r_anomaly >= orig(M_AXI_BRESP_wire)
shadow_reg02_r_anomaly <= orig(shadow_AW_ADDR_VALID)
shadow_reg02_r_anomaly <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_reg01_config >= orig(S_AXI_CTRL_BRESP)
shadow_reg01_config != orig(M_AXI_BREADY)
shadow_reg01_config != orig(M_AXI_RREADY)
shadow_reg01_config != orig(M_AXI_WSTRB_wire)
shadow_reg01_config != orig(M_AXI_WLAST_wire)
shadow_reg01_config >= orig(M_AXI_BRESP_wire)
shadow_reg01_config >= orig(M_AXI_BUSER_wire)
shadow_reg01_config != orig(M_AXI_RREADY_wire)
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWVALID_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWVALID_wire >= shadow_B_STATE
shadow_M_AXI_AWVALID_wire >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWVALID_wire >= orig(M_AXI_BVALID)
shadow_M_AXI_AWVALID_wire <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_AWVALID_wire != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWVALID_wire >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_AWVALID_wire >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_AWVALID_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWVALID_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWREADY_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWREADY_wire >= shadow_AW_STATE
shadow_M_AXI_AWREADY_wire >= shadow_B_STATE
shadow_M_AXI_AWREADY_wire <= shadow_W_CH_EN
shadow_M_AXI_AWREADY_wire >= shadow_AW_CH_DIS
shadow_M_AXI_AWREADY_wire >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_AWREADY_wire >= orig(M_AXI_AWVALID)
shadow_M_AXI_AWREADY_wire >= orig(M_AXI_WVALID)
shadow_M_AXI_AWREADY_wire >= orig(M_AXI_BVALID)
shadow_M_AXI_AWREADY_wire <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_AWREADY_wire != orig(M_AXI_WLAST_wire)
shadow_M_AXI_AWREADY_wire >= orig(M_AXI_WVALID_wire)
shadow_M_AXI_AWREADY_wire >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_AWREADY_wire >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_AWREADY_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWREADY_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_WLAST_wire <= shadow_M_AXI_WVALID_wire
shadow_M_AXI_WLAST_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WLAST_wire <= shadow_AW_STATE
shadow_M_AXI_WLAST_wire >= shadow_B_STATE
shadow_M_AXI_WLAST_wire <= shadow_W_DATA_TO_SERVE
shadow_M_AXI_WLAST_wire <= shadow_W_CH_EN
shadow_M_AXI_WLAST_wire <= shadow_AW_CH_DIS
shadow_M_AXI_WLAST_wire >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_WLAST_wire >= orig(M_AXI_BVALID)
shadow_M_AXI_WLAST_wire <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_WLAST_wire != orig(M_AXI_WLAST_wire)
shadow_M_AXI_WLAST_wire >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_WLAST_wire >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_WLAST_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_ARUSER_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWBURST_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWID_INT)
shadow_M_AXI_WLAST_wire <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_M_AXI_WLAST_wire <= orig(shadow_reg04_w_anomaly)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_WLAST_wire <= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_STATE)
shadow_M_AXI_WLAST_wire <= orig(shadow_W_DATA_TO_SERVE)
shadow_M_AXI_WLAST_wire <= orig(shadow_W_CH_EN)
shadow_M_AXI_WLAST_wire <= orig(shadow_AW_CH_DIS)
shadow_M_AXI_WVALID_wire >= shadow_M_AXI_BVALID_wire
shadow_M_AXI_WVALID_wire <= shadow_AW_STATE
shadow_M_AXI_WVALID_wire >= shadow_B_STATE
shadow_M_AXI_WVALID_wire <= shadow_W_DATA_TO_SERVE
shadow_M_AXI_WVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_WVALID_wire <= shadow_AW_CH_DIS
shadow_M_AXI_WVALID_wire >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_WVALID_wire >= orig(M_AXI_BVALID)
shadow_M_AXI_WVALID_wire <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_WVALID_wire != orig(M_AXI_WLAST_wire)
shadow_M_AXI_WVALID_wire >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_WVALID_wire >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_WVALID_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_WVALID_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_ARUSER_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWBURST_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWID_INT)
shadow_M_AXI_WVALID_wire <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_M_AXI_WVALID_wire <= orig(shadow_reg04_w_anomaly)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_WVALID_wire <= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_WVALID_wire <= orig(shadow_AW_STATE)
shadow_M_AXI_WVALID_wire <= orig(shadow_W_DATA_TO_SERVE)
shadow_M_AXI_WVALID_wire <= orig(shadow_W_CH_EN)
shadow_M_AXI_BVALID_wire <= shadow_AW_STATE
shadow_M_AXI_BVALID_wire <= shadow_B_STATE
shadow_M_AXI_BVALID_wire <= shadow_W_DATA_TO_SERVE
shadow_M_AXI_BVALID_wire <= shadow_W_CH_EN
shadow_M_AXI_BVALID_wire <= shadow_AW_CH_DIS
shadow_M_AXI_BVALID_wire >= orig(S_AXI_CTRL_BRESP)
shadow_M_AXI_BVALID_wire >= orig(M_AXI_BVALID)
shadow_M_AXI_BVALID_wire <= orig(M_AXI_AWSIZE_wire)
shadow_M_AXI_BVALID_wire != orig(M_AXI_WLAST_wire)
shadow_M_AXI_BVALID_wire >= orig(M_AXI_BRESP_wire)
shadow_M_AXI_BVALID_wire >= orig(M_AXI_BVALID_wire)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_BVALID_wire <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_ARUSER_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWBURST_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWLEN_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWADDR_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWID_INT)
shadow_M_AXI_BVALID_wire <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_M_AXI_BVALID_wire <= orig(shadow_reg04_w_anomaly)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWVALID_wire)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_AWREADY_wire)
shadow_M_AXI_BVALID_wire <= orig(shadow_M_AXI_WVALID_wire)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_STATE)
shadow_M_AXI_BVALID_wire <= orig(shadow_W_DATA_TO_SERVE)
shadow_M_AXI_BVALID_wire <= orig(shadow_W_CH_EN)
shadow_M_AXI_BVALID_wire <= orig(shadow_AW_CH_DIS)
shadow_AW_STATE >= shadow_B_STATE
shadow_AW_STATE <= shadow_W_CH_EN
shadow_AW_STATE >= shadow_AW_CH_DIS
shadow_AW_STATE >= orig(S_AXI_CTRL_BRESP)
shadow_AW_STATE >= orig(M_AXI_AWVALID)
shadow_AW_STATE >= orig(M_AXI_WVALID)
shadow_AW_STATE >= orig(M_AXI_BVALID)
shadow_AW_STATE <= orig(M_AXI_AWSIZE_wire)
shadow_AW_STATE != orig(M_AXI_WLAST_wire)
shadow_AW_STATE >= orig(M_AXI_WVALID_wire)
shadow_AW_STATE >= orig(M_AXI_BRESP_wire)
shadow_AW_STATE >= orig(M_AXI_BVALID_wire)
shadow_AW_STATE <= orig(shadow_AW_ADDR_VALID)
shadow_AW_STATE <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_B_STATE <= shadow_W_DATA_TO_SERVE
shadow_B_STATE <= shadow_W_CH_EN
shadow_B_STATE <= shadow_AW_CH_DIS
shadow_B_STATE >= orig(S_AXI_CTRL_BRESP)
shadow_B_STATE >= orig(M_AXI_BVALID)
shadow_B_STATE <= orig(M_AXI_AWSIZE_wire)
shadow_B_STATE != orig(M_AXI_WLAST_wire)
shadow_B_STATE >= orig(M_AXI_BRESP_wire)
shadow_B_STATE >= orig(M_AXI_BVALID_wire)
shadow_B_STATE <= orig(shadow_AW_ADDR_VALID)
shadow_B_STATE <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_B_STATE <= orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_B_STATE <= orig(shadow_M_AXI_ARUSER_INT)
shadow_B_STATE <= orig(shadow_M_AXI_AWBURST_INT)
shadow_B_STATE <= orig(shadow_M_AXI_AWLEN_INT)
shadow_B_STATE <= orig(shadow_M_AXI_AWADDR_INT)
shadow_B_STATE <= orig(shadow_M_AXI_AWID_INT)
shadow_B_STATE <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_B_STATE <= orig(shadow_reg04_w_anomaly)
shadow_B_STATE <= orig(shadow_M_AXI_AWVALID_wire)
shadow_B_STATE <= orig(shadow_M_AXI_AWREADY_wire)
shadow_B_STATE <= orig(shadow_M_AXI_WVALID_wire)
shadow_B_STATE <= orig(shadow_AW_STATE)
shadow_B_STATE <= orig(shadow_W_DATA_TO_SERVE)
shadow_B_STATE <= orig(shadow_W_CH_EN)
shadow_B_STATE <= orig(shadow_AW_CH_DIS)
shadow_W_DATA_TO_SERVE <= shadow_W_CH_EN
shadow_W_DATA_TO_SERVE >= orig(S_AXI_CTRL_BRESP)
shadow_W_DATA_TO_SERVE >= orig(M_AXI_BVALID)
shadow_W_DATA_TO_SERVE <= orig(M_AXI_AWSIZE_wire)
shadow_W_DATA_TO_SERVE != orig(M_AXI_WLAST_wire)
shadow_W_DATA_TO_SERVE >= orig(M_AXI_BRESP_wire)
shadow_W_DATA_TO_SERVE >= orig(M_AXI_BVALID_wire)
shadow_W_DATA_TO_SERVE <= orig(shadow_AW_ADDR_VALID)
shadow_W_DATA_TO_SERVE <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_W_DATA_TO_SERVE >= orig(shadow_reg_data_out)
shadow_W_DATA_TO_SERVE >= orig(shadow_M_AXI_AWVALID_wire)
shadow_W_DATA_TO_SERVE >= orig(shadow_M_AXI_WLAST_wire)
shadow_W_DATA_TO_SERVE >= orig(shadow_M_AXI_WVALID_wire)
shadow_W_DATA_TO_SERVE >= orig(shadow_M_AXI_BVALID_wire)
shadow_W_DATA_TO_SERVE >= orig(shadow_B_STATE)
shadow_W_CH_EN >= shadow_AW_CH_DIS
shadow_W_CH_EN >= orig(S_AXI_CTRL_BRESP)
shadow_W_CH_EN >= orig(M_AXI_AWADDR)
shadow_W_CH_EN >= orig(M_AXI_AWVALID)
shadow_W_CH_EN >= orig(M_AXI_WVALID)
shadow_W_CH_EN >= orig(M_AXI_BVALID)
shadow_W_CH_EN <= orig(M_AXI_AWSIZE_wire)
shadow_W_CH_EN >= orig(M_AXI_AWVALID_wire)
shadow_W_CH_EN != orig(M_AXI_WLAST_wire)
shadow_W_CH_EN >= orig(M_AXI_WVALID_wire)
shadow_W_CH_EN >= orig(M_AXI_BRESP_wire)
shadow_W_CH_EN >= orig(M_AXI_BVALID_wire)
shadow_W_CH_EN <= orig(shadow_AW_ADDR_VALID)
shadow_W_CH_EN <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_W_CH_EN >= orig(shadow_reg_data_out)
shadow_W_CH_EN >= orig(shadow_reg04_w_anomaly)
shadow_W_CH_EN >= orig(shadow_M_AXI_AWVALID_wire)
shadow_W_CH_EN >= orig(shadow_M_AXI_AWREADY_wire)
shadow_W_CH_EN >= orig(shadow_M_AXI_WLAST_wire)
shadow_W_CH_EN >= orig(shadow_M_AXI_WVALID_wire)
shadow_W_CH_EN >= orig(shadow_M_AXI_BVALID_wire)
shadow_W_CH_EN >= orig(shadow_AW_STATE)
shadow_W_CH_EN >= orig(shadow_B_STATE)
shadow_W_CH_EN >= orig(shadow_AW_CH_DIS)
shadow_AW_CH_DIS >= orig(S_AXI_CTRL_BRESP)
shadow_AW_CH_DIS >= orig(M_AXI_AWVALID)
shadow_AW_CH_DIS >= orig(M_AXI_WVALID)
shadow_AW_CH_DIS >= orig(M_AXI_BVALID)
shadow_AW_CH_DIS <= orig(M_AXI_AWSIZE_wire)
shadow_AW_CH_DIS != orig(M_AXI_WLAST_wire)
shadow_AW_CH_DIS >= orig(M_AXI_WVALID_wire)
shadow_AW_CH_DIS >= orig(M_AXI_BRESP_wire)
shadow_AW_CH_DIS >= orig(M_AXI_BVALID_wire)
shadow_AW_CH_DIS <= orig(shadow_AW_ADDR_VALID)
shadow_AW_CH_DIS <= orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWBURST_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWLEN_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWADDR_INT)
shadow_AW_CH_DIS <= orig(shadow_M_AXI_AWID_INT)
shadow_AW_CH_DIS <= orig(shadow_S_AXI_CTRL_ARADDR)
shadow_AW_CH_DIS <= orig(shadow_reg04_w_anomaly)
shadow_AW_CH_DIS <= orig(shadow_W_CH_EN)
Exiting Daikon.
