# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:40 on Oct 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 20:37:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:40 on Oct 08,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:37:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:40 on Oct 08,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 20:37:40 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:41 on Oct 08,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 20:37:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:41 on Oct 08,2018
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:37:41 on Oct 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim_testbench 
# Start time: 20:37:41 on Oct 08,2018
# Loading sv_std.std
# Loading work.regstim_testbench
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.parallel_register
# Loading work.D_FF
# ** Warning: Design size of 9679 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim_testbench
# Break in Module regstim_testbench at ./regstim.sv line 69
# End time: 21:22:20 on Oct 08,2018, Elapsed time: 0:44:39
# Errors: 0, Warnings: 2
