Analysis & Synthesis report for BasicMCUInFPGA
Thu May 16 20:23:29 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BasicMCUInFPGA|programmingMode
 11. State Machine - |BasicMCUInFPGA|UART:prog|state
 12. State Machine - |BasicMCUInFPGA|packetSenter:sender|state
 13. State Machine - |BasicMCUInFPGA|packetSenter:sender|outputShifter:shifter|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated
 20. Source assignments for RAM:ram|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |BasicMCUInFPGA
 22. Parameter Settings for User Entity Instance: FLASH:flash|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: RAM:ram|altsyncram:altsyncram_component
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "FLASH:flash"
 26. Port Connectivity Checks: "registerFile:regFile"
 27. Port Connectivity Checks: "PushButton_Debouncer:debouncer"
 28. Port Connectivity Checks: "packetSenter:sender"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 16 20:23:28 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; BasicMCUInFPGA                              ;
; Top-level Entity Name              ; BasicMCUInFPGA                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,297                                       ;
;     Total combinational functions  ; 3,665                                       ;
;     Dedicated logic registers      ; 1,310                                       ;
; Total registers                    ; 1310                                        ;
; Total pins                         ; 40                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 278,528                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; BasicMCUInFPGA     ; BasicMCUInFPGA     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; BasicMCUInFPGA.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v       ;         ;
; registerFile.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/registerFile.v         ;         ;
; FLASH.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/FLASH.v                ;         ;
; RAM.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/RAM.v                  ;         ;
; instuctionSelector.v             ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/instuctionSelector.v   ;         ;
; debouncer.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/debouncer.v            ;         ;
; ClockDownscaler.v                ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/ClockDownscaler.v      ;         ;
; UART.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/UART.v                 ;         ;
; outputShifter.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/outputShifter.v        ;         ;
; packetSende.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/packetSende.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_c1k2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/altsyncram_c1k2.tdf ;         ;
; flash.hex                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/flash.hex              ;         ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/decode_jsa.tdf      ;         ;
; db/mux_iob.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/mux_iob.tdf         ;         ;
; db/altsyncram_28g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/altsyncram_28g1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,297     ;
;                                             ;           ;
; Total combinational functions               ; 3665      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2361      ;
;     -- 3 input functions                    ; 913       ;
;     -- <=2 input functions                  ; 391       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3225      ;
;     -- arithmetic mode                      ; 440       ;
;                                             ;           ;
; Total registers                             ; 1310      ;
;     -- Dedicated logic registers            ; 1310      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 40        ;
; Total memory bits                           ; 278528    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 705       ;
; Total fan-out                               ; 18054     ;
; Average fan-out                             ; 3.54      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |BasicMCUInFPGA                           ; 3665 (2552)         ; 1310 (914)                ; 278528      ; 0            ; 0       ; 0         ; 40   ; 0            ; |BasicMCUInFPGA                                                                                               ; BasicMCUInFPGA      ; work         ;
;    |FLASH:flash|                          ; 34 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|FLASH:flash                                                                                   ; FLASH               ; work         ;
;       |altsyncram:altsyncram_component|   ; 34 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component                                                   ; altsyncram          ; work         ;
;          |altsyncram_c1k2:auto_generated| ; 34 (0)              ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated                    ; altsyncram_c1k2     ; work         ;
;             |decode_jsa:decode2|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|decode_jsa:decode2 ; decode_jsa          ; work         ;
;             |mux_iob:mux4|                ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|mux_iob:mux4       ; mux_iob             ; work         ;
;             |mux_iob:mux5|                ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|mux_iob:mux5       ; mux_iob             ; work         ;
;    |RAM:ram|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|RAM:ram                                                                                       ; RAM                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|RAM:ram|altsyncram:altsyncram_component                                                       ; altsyncram          ; work         ;
;          |altsyncram_28g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|RAM:ram|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated                        ; altsyncram_28g1     ; work         ;
;    |UART:prog|                            ; 78 (78)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|UART:prog                                                                                     ; UART                ; work         ;
;    |instructionSelector:selector|         ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|instructionSelector:selector                                                                  ; instructionSelector ; work         ;
;    |packetSenter:sender|                  ; 154 (43)            ; 63 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|packetSenter:sender                                                                           ; packetSenter        ; work         ;
;       |outputShifter:shifter|             ; 111 (111)           ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|packetSenter:sender|outputShifter:shifter                                                     ; outputShifter       ; work         ;
;    |registerFile:regFile|                 ; 675 (675)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|registerFile:regFile                                                                          ; registerFile        ; work         ;
;    |slowClock:cloco|                      ; 65 (65)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BasicMCUInFPGA|slowClock:cloco                                                                               ; slowClock           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------+
; FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; Flash.hex ;
; RAM:ram|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port    ; 2048         ; 8            ; --           ; --           ; 16384  ; None      ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |BasicMCUInFPGA|FLASH:flash ; FLASH.v         ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |BasicMCUInFPGA|RAM:ram     ; RAM.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |BasicMCUInFPGA|programmingMode                                           ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; programmingMode.0000 ; programmingMode.0010 ; programmingMode.0001 ;
+----------------------+----------------------+----------------------+----------------------+
; programmingMode.0000 ; 0                    ; 0                    ; 0                    ;
; programmingMode.0001 ; 1                    ; 0                    ; 1                    ;
; programmingMode.0010 ; 1                    ; 1                    ; 0                    ;
+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |BasicMCUInFPGA|UART:prog|state ;
+---------------+---------------------------------+
; Name          ; state.data                      ;
+---------------+---------------------------------+
; state.waiting ; 0                               ;
; state.data    ; 1                               ;
+---------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |BasicMCUInFPGA|packetSenter:sender|state ;
+---------------+-------------------------------------------+
; Name          ; state.working                             ;
+---------------+-------------------------------------------+
; state.waiting ; 0                                         ;
; state.working ; 1                                         ;
+---------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |BasicMCUInFPGA|packetSenter:sender|outputShifter:shifter|state ;
+---------------+------------+------------+-------------+-------------------------+
; Name          ; state.stop ; state.data ; state.start ; state.waiting           ;
+---------------+------------+------------+-------------+-------------------------+
; state.waiting ; 0          ; 0          ; 0           ; 0                       ;
; state.start   ; 0          ; 0          ; 1           ; 1                       ;
; state.data    ; 0          ; 1          ; 0           ; 1                       ;
; state.stop    ; 1          ; 0          ; 0           ; 1                       ;
+---------------+------------+------------+-------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; lastShifterState                                  ; Stuck at GND due to stuck port data_in ;
; reg2input[4..7]                                   ; Stuck at GND due to stuck port data_in ;
; dataToShiftReal[0][4]                             ; Merged with dataToShiftReal[0][0]      ;
; dataToShiftReal[0][6]                             ; Merged with dataToShiftReal[0][0]      ;
; dataToShiftReal[0][7]                             ; Merged with dataToShiftReal[0][0]      ;
; dataToShiftReal[0][3]                             ; Merged with dataToShiftReal[0][1]      ;
; dataToShiftReal[0][5]                             ; Merged with dataToShiftReal[0][1]      ;
; dataToShiftProg[0][4]                             ; Merged with dataToShiftProg[0][0]      ;
; dataToShiftProg[0][6]                             ; Merged with dataToShiftProg[0][0]      ;
; dataToShiftProg[0][7]                             ; Merged with dataToShiftProg[0][0]      ;
; dataToShiftProg[0][3]                             ; Merged with dataToShiftProg[0][1]      ;
; dataToShiftProg[0][5]                             ; Merged with dataToShiftProg[0][1]      ;
; dataToShiftProg[0][0]                             ; Stuck at GND due to stuck port data_in ;
; dataToShiftReal[0][0]                             ; Stuck at GND due to stuck port data_in ;
; state[3]                                          ; Stuck at GND due to stuck port data_in ;
; IOregs[8][7]                                      ; Stuck at GND due to stuck port data_in ;
; IOregs[8][6]                                      ; Stuck at GND due to stuck port data_in ;
; IOregs[8][5]                                      ; Stuck at GND due to stuck port data_in ;
; IOregs[8][4]                                      ; Stuck at GND due to stuck port data_in ;
; IOregs[8][3]                                      ; Stuck at GND due to stuck port data_in ;
; IOregs[8][2]                                      ; Stuck at GND due to stuck port data_in ;
; IOregs[8][1]                                      ; Stuck at GND due to stuck port data_in ;
; IOregs[8][0]                                      ; Stuck at GND due to stuck port data_in ;
; dataToShiftProg[0][2]                             ; Merged with dataToShiftProg[0][1]      ;
; dataToShiftReal[0][2]                             ; Merged with dataToShiftReal[0][1]      ;
; programmingMode~6                                 ; Lost fanout                            ;
; programmingMode~7                                 ; Lost fanout                            ;
; UART:prog|state~5                                 ; Lost fanout                            ;
; UART:prog|state~6                                 ; Lost fanout                            ;
; UART:prog|state~7                                 ; Lost fanout                            ;
; packetSenter:sender|state~4                       ; Lost fanout                            ;
; packetSenter:sender|state~5                       ; Lost fanout                            ;
; packetSenter:sender|state~6                       ; Lost fanout                            ;
; packetSenter:sender|outputShifter:shifter|state~4 ; Lost fanout                            ;
; packetSenter:sender|outputShifter:shifter|state~5 ; Lost fanout                            ;
; packetSenter:sender|outputShifter:shifter|state~6 ; Lost fanout                            ;
; packetSenter:sender|outputShifter:shifter|state~7 ; Lost fanout                            ;
; nextByteProgCounter[15..49]                       ; Lost fanout                            ;
; progDetect[3]                                     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 76            ;                                        ;
+---------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+------------------+---------------------------+----------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------+---------------------------+----------------------------------------+
; lastShifterState ; Stuck at GND              ; dataToShiftReal[0][0]                  ;
;                  ; due to stuck port data_in ;                                        ;
+------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1310  ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1138  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; slowDownMax[21]                         ; 1       ;
; slowDownMax[19]                         ; 1       ;
; slowDownMax[18]                         ; 1       ;
; slowDownMax[16]                         ; 1       ;
; slowDownMax[15]                         ; 1       ;
; slowDownMax[14]                         ; 1       ;
; slowDownMax[10]                         ; 1       ;
; slowDownMax[9]                          ; 1       ;
; slowDownMax[7]                          ; 1       ;
; slowDownMax[6]                          ; 1       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BasicMCUInFPGA|UART:prog|dataBitCounter[2]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |BasicMCUInFPGA|packetSenter:sender|packetCount[2]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BasicMCUInFPGA|IOregs[5][2]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[0][4]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[0][3]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[1][4]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[1][0]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[2][4]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[2][1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[3][4]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[3][2]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[4][4]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[4][3]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[5][7]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[5][1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[6][7]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[6][3]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[7][6]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[7][1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[8][7]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[8][3]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[9][5]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[9][3]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[10][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[10][3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[11][4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[11][3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[12][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[12][1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[13][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[13][3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[14][4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[14][3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[15][4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[15][2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[16][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[16][2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[17][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[17][0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[18][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[18][0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[19][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[19][0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[20][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[20][0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[21][4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[21][3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[22][4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[22][3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[23][4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[23][2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[24][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[24][3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[25][7]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[25][0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[26][4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[26][2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[27][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[27][2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[28][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[28][2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[29][4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[29][3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[30][6]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[30][2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[31][5]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BasicMCUInFPGA|registerFile:regFile|regs[31][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BasicMCUInFPGA|IOregs[11][2]                                                ;
; 5:1                ; 50 bits   ; 150 LEs       ; 50 LEs               ; 100 LEs                ; Yes        ; |BasicMCUInFPGA|nextByteProgCounter[29]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |BasicMCUInFPGA|progDetect[0]                                                ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |BasicMCUInFPGA|timeToExitProgramming[24]                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BasicMCUInFPGA|UART:prog|timeForNextBit[14]                                 ;
; 32:1               ; 4 bits    ; 84 LEs        ; 16 LEs               ; 68 LEs                 ; Yes        ; |BasicMCUInFPGA|packetSenter:sender|dataForShifter[6]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |BasicMCUInFPGA|packetSenter:sender|outputShifter:shifter|dataBitCounter[1]  ;
; 19:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |BasicMCUInFPGA|packetSenter:sender|dataForShifter[1]                        ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |BasicMCUInFPGA|state[1]                                                     ;
; 66:1               ; 16 bits   ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |BasicMCUInFPGA|resultWord[4]                                                ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 16 LEs               ; 1352 LEs               ; Yes        ; |BasicMCUInFPGA|SETcyclesToDo[6]                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |BasicMCUInFPGA|packetSenter:sender|outputShifter:shifter|timeForNextBit[16] ;
; 254:1              ; 2 bits    ; 338 LEs       ; 2 LEs                ; 336 LEs                ; Yes        ; |BasicMCUInFPGA|dataToShiftProg[0][1]                                        ;
; 254:1              ; 5 bits    ; 845 LEs       ; 5 LEs                ; 840 LEs                ; Yes        ; |BasicMCUInFPGA|dataToShiftProg[1][7]                                        ;
; 260:1              ; 8 bits    ; 1384 LEs      ; 24 LEs               ; 1360 LEs               ; Yes        ; |BasicMCUInFPGA|dataToShiftProg[2][5]                                        ;
; 82:1               ; 8 bits    ; 432 LEs       ; 16 LEs               ; 416 LEs                ; Yes        ; |BasicMCUInFPGA|ram_inputData[2]                                             ;
; 262:1              ; 4 bits    ; 696 LEs       ; 16 LEs               ; 680 LEs                ; Yes        ; |BasicMCUInFPGA|dataToShiftProg[4][4]                                        ;
; 264:1              ; 4 bits    ; 704 LEs       ; 20 LEs               ; 684 LEs                ; Yes        ; |BasicMCUInFPGA|dataToShiftProg[4][0]                                        ;
; 73:1               ; 3 bits    ; 144 LEs       ; 9 LEs                ; 135 LEs                ; Yes        ; |BasicMCUInFPGA|reg2address[4]                                               ;
; 271:1              ; 6 bits    ; 1080 LEs      ; 60 LEs               ; 1020 LEs               ; Yes        ; |BasicMCUInFPGA|dataToShiftProg[5][0]                                        ;
; 273:1              ; 8 bits    ; 1456 LEs      ; 88 LEs               ; 1368 LEs               ; Yes        ; |BasicMCUInFPGA|dataToShiftProg[3][0]                                        ;
; 52:1               ; 10 bits   ; 340 LEs       ; 40 LEs               ; 300 LEs                ; Yes        ; |BasicMCUInFPGA|ram_address[6]                                               ;
; 65:1               ; 7 bits    ; 301 LEs       ; 28 LEs               ; 273 LEs                ; Yes        ; |BasicMCUInFPGA|PC[4]                                                        ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |BasicMCUInFPGA|PC[13]                                                       ;
; 90:1               ; 6 bits    ; 360 LEs       ; 78 LEs               ; 282 LEs                ; Yes        ; |BasicMCUInFPGA|reg1input[1]                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |BasicMCUInFPGA|instructionSelector:selector|OPCODE                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux68                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux87                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |BasicMCUInFPGA|programmingMode                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux61                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux65                                                        ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |BasicMCUInFPGA|registerFile:regFile|Mux7                                    ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |BasicMCUInFPGA|registerFile:regFile|Mux14                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux88                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux85                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |BasicMCUInFPGA|instructionSelector:selector|OPCODE.nop                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux62                                                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux90                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |BasicMCUInFPGA|packetSenter:sender|outputShifter:shifter|Selector3          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |BasicMCUInFPGA|packetSenter:sender|outputShifter:shifter|Selector2          ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |BasicMCUInFPGA|Mux89                                                        ;
; 37:1               ; 5 bits    ; 120 LEs       ; 20 LEs               ; 100 LEs                ; No         ; |BasicMCUInFPGA|Mux42                                                        ;
; 40:1               ; 3 bits    ; 78 LEs        ; 12 LEs               ; 66 LEs                 ; No         ; |BasicMCUInFPGA|Mux46                                                        ;
; 40:1               ; 7 bits    ; 182 LEs       ; 28 LEs               ; 154 LEs                ; No         ; |BasicMCUInFPGA|Mux50                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for RAM:ram|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |BasicMCUInFPGA ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; FETCH          ; 0000  ; Unsigned Binary                                       ;
; FETCH2         ; 0001  ; Unsigned Binary                                       ;
; FETCH3         ; 0010  ; Unsigned Binary                                       ;
; WORK1          ; 0011  ; Unsigned Binary                                       ;
; WORK2          ; 0100  ; Unsigned Binary                                       ;
; WORK3          ; 0101  ; Unsigned Binary                                       ;
; STUCK          ; 0110  ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FLASH:flash|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------+
; Parameter Name                     ; Value                  ; Type                       ;
+------------------------------------+------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                    ;
; WIDTH_A                            ; 16                     ; Signed Integer             ;
; WIDTHAD_A                          ; 14                     ; Signed Integer             ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                    ;
; WIDTH_B                            ; 16                     ; Signed Integer             ;
; WIDTHAD_B                          ; 14                     ; Signed Integer             ;
; NUMWORDS_B                         ; 16384                  ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                    ;
; BYTE_SIZE                          ; 8                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA               ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; Flash.hex              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_c1k2        ; Untyped                    ;
+------------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 11                   ; Signed Integer           ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_28g1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; FLASH:flash|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                             ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 16384                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 16                                          ;
;     -- NUMWORDS_B                         ; 16384                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
; Entity Instance                           ; RAM:ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 2048                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FLASH:flash"                                                                                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_a    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren_b    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:regFile"                                                                                                                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg2address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bit16Debug  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PushButton_Debouncer:debouncer"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; PB_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "packetSenter:sender"                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; completeInner ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 40                          ;
; cycloneiii_ff         ; 1310                        ;
;     ENA               ; 1061                        ;
;     ENA SCLR          ; 36                          ;
;     ENA SCLR SLD      ; 10                          ;
;     ENA SLD           ; 31                          ;
;     SCLR              ; 32                          ;
;     SLD               ; 36                          ;
;     plain             ; 104                         ;
; cycloneiii_lcell_comb ; 3667                        ;
;     arith             ; 440                         ;
;         2 data inputs ; 226                         ;
;         3 data inputs ; 214                         ;
;     normal            ; 3227                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 133                         ;
;         3 data inputs ; 699                         ;
;         4 data inputs ; 2361                        ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 8.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu May 16 20:23:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BasicMCUInFPGA -c BasicMCUInFPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file basicmcuinfpga.v
    Info (12023): Found entity 1: BasicMCUInFPGA File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/registerFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flash.v
    Info (12023): Found entity 1: FLASH File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/FLASH.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instuctionselector.v
    Info (12023): Found entity 1: instructionSelector File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/instuctionSelector.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file debouncer.v
    Info (12023): Found entity 1: PushButton_Debouncer File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/debouncer.v Line: 1
    Info (12023): Found entity 2: SMALLDebouncer File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/debouncer.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file clockdownscaler.v
    Info (12023): Found entity 1: slowClock File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/ClockDownscaler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UART File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file outputshifter.v
    Info (12023): Found entity 1: outputShifter File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/outputShifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file packetsende.v
    Info (12023): Found entity 1: packetSenter File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/packetSende.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at BasicMCUInFPGA.v(228): created implicit net for "slowClock" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 228
Warning (10236): Verilog HDL Implicit Net warning at outputShifter.v(18): created implicit net for "debug" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/outputShifter.v Line: 18
Info (12127): Elaborating entity "BasicMCUInFPGA" for the top level hierarchy
Warning (10858): Verilog HDL warning at BasicMCUInFPGA.v(37): object dataToShift used but never assigned File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at BasicMCUInFPGA.v(103): object "valA" assigned a value but never read File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at BasicMCUInFPGA.v(281): object "hasToStopNextFETCH" assigned a value but never read File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 281
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(23): truncated value with size 17 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 23
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(328): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 328
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(384): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 384
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(401): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 401
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(403): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 403
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(496): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 496
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(543): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 543
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(545): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 545
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(584): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 584
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(590): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 590
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(610): truncated value with size 32 to match size of target (5) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 610
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(611): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 611
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(625): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 625
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(640): truncated value with size 32 to match size of target (5) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 640
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(641): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 641
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(718): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 718
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(755): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 755
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(830): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 830
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(844): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 844
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(867): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 867
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(929): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 929
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(949): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 949
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(955): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 955
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(961): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 961
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(966): truncated value with size 16 to match size of target (11) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 966
Warning (10272): Verilog HDL Case Statement warning at BasicMCUInFPGA.v(898): case item expression covers a value already covered by a previous case item File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 898
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1006): truncated value with size 22 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1006
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1090): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1090
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1151): truncated value with size 32 to match size of target (5) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1151
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1193): truncated value with size 32 to match size of target (5) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1193
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1224): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1224
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1353): truncated value with size 50 to match size of target (14) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1353
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1385): truncated value with size 32 to match size of target (4) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1385
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1456): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1456
Warning (10230): Verilog HDL assignment warning at BasicMCUInFPGA.v(1461): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 1461
Warning (10030): Net "dataToShift" at BasicMCUInFPGA.v(37) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 37
Info (12128): Elaborating entity "packetSenter" for hierarchy "packetSenter:sender" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 88
Info (12128): Elaborating entity "outputShifter" for hierarchy "packetSenter:sender|outputShifter:shifter" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/packetSende.v Line: 11
Warning (10036): Verilog HDL or VHDL warning at outputShifter.v(18): object "debug" assigned a value but never read File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/outputShifter.v Line: 18
Warning (10230): Verilog HDL assignment warning at outputShifter.v(18): truncated value with size 8 to match size of target (1) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/outputShifter.v Line: 18
Warning (10230): Verilog HDL assignment warning at outputShifter.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/outputShifter.v Line: 63
Info (12128): Elaborating entity "slowClock" for hierarchy "slowClock:cloco" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 214
Warning (10230): Verilog HDL assignment warning at ClockDownscaler.v(8): truncated value with size 40 to match size of target (1) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/ClockDownscaler.v Line: 8
Info (12128): Elaborating entity "UART" for hierarchy "UART:prog" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 220
Warning (10230): Verilog HDL assignment warning at UART.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/UART.v Line: 38
Warning (10230): Verilog HDL assignment warning at UART.v(50): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/UART.v Line: 50
Warning (10230): Verilog HDL assignment warning at UART.v(52): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/UART.v Line: 52
Warning (10230): Verilog HDL assignment warning at UART.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/UART.v Line: 61
Warning (10230): Verilog HDL assignment warning at UART.v(62): truncated value with size 32 to match size of target (16) File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/UART.v Line: 62
Info (12128): Elaborating entity "instructionSelector" for hierarchy "instructionSelector:selector" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 223
Info (12128): Elaborating entity "PushButton_Debouncer" for hierarchy "PushButton_Debouncer:debouncer" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 228
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:regFile" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 268
Info (12128): Elaborating entity "FLASH" for hierarchy "FLASH:flash" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 271
Info (12128): Elaborating entity "altsyncram" for hierarchy "FLASH:flash|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/FLASH.v Line: 98
Info (12130): Elaborated megafunction instantiation "FLASH:flash|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/FLASH.v Line: 98
Info (12133): Instantiated megafunction "FLASH:flash|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/FLASH.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Flash.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1k2.tdf
    Info (12023): Found entity 1: altsyncram_c1k2 File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/altsyncram_c1k2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_c1k2" for hierarchy "FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|decode_jsa:decode2" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/altsyncram_c1k2.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/mux_iob.tdf Line: 23
Info (12128): Elaborating entity "mux_iob" for hierarchy "FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|mux_iob:mux4" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/altsyncram_c1k2.tdf Line: 49
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:ram" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 275
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "RAM:ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/RAM.v Line: 86
Info (12133): Instantiated megafunction "RAM:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28g1.tdf
    Info (12023): Found entity 1: altsyncram_28g1 File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/db/altsyncram_28g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_28g1" for hierarchy "RAM:ram|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "digitalIO[14]" is stuck at GND File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 8
    Warning (13410): Pin "digitalIO[15]" is stuck at GND File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 8
    Warning (13410): Pin "debug[3]" is stuck at GND File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 47 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/output_files/BasicMCUInFPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "butt" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 11
    Warning (15610): No output dependent on input pin "buttProg" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 14
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/BasicMCUInFPGA.v Line: 15
Info (21057): Implemented 4411 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 4331 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Thu May 16 20:23:29 2019
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cabrera/Desktop/Drone303Project/ECE289-AVRinFPGA/output_files/BasicMCUInFPGA.map.smsg.


