<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3444" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3444{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3444{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3444{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3444{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_3444{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3444{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3444{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3444{left:69px;bottom:1025px;letter-spacing:-0.18px;word-spacing:-0.71px;}
#t9_3444{left:69px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#ta_3444{left:69px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tb_3444{left:69px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tc_3444{left:69px;bottom:958px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#td_3444{left:69px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#te_3444{left:69px;bottom:917px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_3444{left:69px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3444{left:69px;bottom:875px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#th_3444{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ti_3444{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_3444{left:69px;bottom:825px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tk_3444{left:566px;bottom:825px;letter-spacing:-0.19px;}
#tl_3444{left:609px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_3444{left:69px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3444{left:451px;bottom:808px;letter-spacing:-0.19px;}
#to_3444{left:494px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_3444{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_3444{left:69px;bottom:767px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#tr_3444{left:69px;bottom:750px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_3444{left:69px;bottom:733px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tt_3444{left:69px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tu_3444{left:69px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_3444{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#tw_3444{left:69px;bottom:666px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tx_3444{left:69px;bottom:642px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#ty_3444{left:69px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tz_3444{left:69px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3444{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t11_3444{left:69px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3444{left:69px;bottom:550px;letter-spacing:-0.13px;word-spacing:-0.89px;}
#t13_3444{left:69px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3444{left:69px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t15_3444{left:69px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t16_3444{left:69px;bottom:475px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t17_3444{left:69px;bottom:458px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t18_3444{left:69px;bottom:441px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t19_3444{left:69px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_3444{left:69px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_3444{left:69px;bottom:391px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_3444{left:69px;bottom:332px;letter-spacing:0.14px;}
#t1d_3444{left:151px;bottom:332px;letter-spacing:0.17px;}
#t1e_3444{left:69px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_3444{left:69px;bottom:292px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1g_3444{left:69px;bottom:275px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_3444{left:69px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#t1i_3444{left:69px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_3444{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_3444{left:69px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3444{left:69px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1m_3444{left:69px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1n_3444{left:69px;bottom:142px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1o_3444{left:69px;bottom:125px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t1p_3444{left:69px;bottom:108px;letter-spacing:-0.14px;word-spacing:-0.74px;}

.s1_3444{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3444{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3444{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3444{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3444{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3444" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3444Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3444" style="-webkit-user-select: none;"><object width="935" height="1210" data="3444/3444.svg" type="image/svg+xml" id="pdf3444" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3444" class="t s1_3444">12-8 </span><span id="t2_3444" class="t s1_3444">Vol. 3A </span>
<span id="t3_3444" class="t s2_3444">MEMORY CACHE CONTROL </span>
<span id="t4_3444" class="t s3_3444">12.3.1 </span><span id="t5_3444" class="t s3_3444">Buffering of Write Combining Memory Locations </span>
<span id="t6_3444" class="t s4_3444">Writes to the WC memory type are not cached in the typical sense of the word cached. They are retained in an </span>
<span id="t7_3444" class="t s4_3444">internal write combining buffer (WC buffer) that is separate from the internal L1, L2, and L3 caches and the store </span>
<span id="t8_3444" class="t s4_3444">buffer. The WC buffer is not snooped and thus does not provide data coherency. Buffering of writes to WC memory </span>
<span id="t9_3444" class="t s4_3444">is done to allow software a small window of time to supply more modified data to the WC buffer while remaining as </span>
<span id="ta_3444" class="t s4_3444">non-intrusive to software as possible. The buffering of writes to WC memory also causes data to be collapsed; that </span>
<span id="tb_3444" class="t s4_3444">is, multiple writes to the same memory location will leave the last data written in the location and the other writes </span>
<span id="tc_3444" class="t s4_3444">will be lost. </span>
<span id="td_3444" class="t s4_3444">The size and structure of the WC buffer is not architecturally defined. For the Intel Core 2 Duo, Intel Atom, Intel </span>
<span id="te_3444" class="t s4_3444">Core Duo, Pentium M, Pentium 4 and Intel Xeon processors; the WC buffer is made up of several 64-byte WC </span>
<span id="tf_3444" class="t s4_3444">buffers. For the P6 family processors, the WC buffer is made up of several 32-byte WC buffers. </span>
<span id="tg_3444" class="t s4_3444">When software begins writing to WC memory, the processor begins filling the WC buffers one at a time. When one </span>
<span id="th_3444" class="t s4_3444">or more WC buffers has been filled, the processor has the option of evicting the buffers to system memory. The </span>
<span id="ti_3444" class="t s4_3444">protocol for evicting the WC buffers is implementation dependent and should not be relied on by software for </span>
<span id="tj_3444" class="t s4_3444">system memory coherency. When using the WC memory type, software </span><span id="tk_3444" class="t s5_3444">must </span><span id="tl_3444" class="t s4_3444">be sensitive to the fact that the </span>
<span id="tm_3444" class="t s4_3444">writing of data to system memory is being delayed and </span><span id="tn_3444" class="t s5_3444">must </span><span id="to_3444" class="t s4_3444">deliberately empty the WC buffers when system </span>
<span id="tp_3444" class="t s4_3444">memory coherency is required. </span>
<span id="tq_3444" class="t s4_3444">Once the processor has started to evict data from the WC buffer into system memory, it will make a bus-transaction </span>
<span id="tr_3444" class="t s4_3444">style decision based on how much of the buffer contains valid data. If the buffer is full (for example, all bytes are </span>
<span id="ts_3444" class="t s4_3444">valid), the processor will execute a burst-write transaction on the bus. This results in all 32 bytes (P6 family proces- </span>
<span id="tt_3444" class="t s4_3444">sors) or 64 bytes (Pentium 4 and more recent processor) being transmitted on the data bus in a single burst trans- </span>
<span id="tu_3444" class="t s4_3444">action. If one or more of the WC buffer’s bytes are invalid (for example, have not been written by software), the </span>
<span id="tv_3444" class="t s4_3444">processor will transmit the data to memory using “partial write” transactions (one chunk at a time, where a “chunk” </span>
<span id="tw_3444" class="t s4_3444">is 8 bytes). </span>
<span id="tx_3444" class="t s4_3444">This will result in a maximum of 4 partial write transactions (for P6 family processors) or 8 partial write transactions </span>
<span id="ty_3444" class="t s4_3444">(for the Pentium 4 and more recent processors) for one WC buffer of data sent to memory. </span>
<span id="tz_3444" class="t s4_3444">The WC memory type is weakly ordered by definition. Once the eviction of a WC buffer has started, the data is </span>
<span id="t10_3444" class="t s4_3444">subject to the weak ordering semantics of its definition. Ordering is not maintained between the successive alloca- </span>
<span id="t11_3444" class="t s4_3444">tion/deallocation of WC buffers (for example, writes to WC buffer 1 followed by writes to WC buffer 2 may appear </span>
<span id="t12_3444" class="t s4_3444">as buffer 2 followed by buffer 1 on the system bus). When a WC buffer is evicted to memory as partial writes there </span>
<span id="t13_3444" class="t s4_3444">is no guaranteed ordering between successive partial writes (for example, a partial write for chunk 2 may appear </span>
<span id="t14_3444" class="t s4_3444">on the bus before the partial write for chunk 1 or vice versa). </span>
<span id="t15_3444" class="t s4_3444">The only elements of WC propagation to the system bus that are guaranteed are those provided by transaction </span>
<span id="t16_3444" class="t s4_3444">atomicity. For example, with a P6 family processor, a completely full WC buffer will always be propagated as a </span>
<span id="t17_3444" class="t s4_3444">single 32-bit burst transaction using any chunk order. In a WC buffer eviction where data will be evicted as partials, </span>
<span id="t18_3444" class="t s4_3444">all data contained in the same chunk (0 mod 8 aligned) will be propagated simultaneously. Likewise, for more </span>
<span id="t19_3444" class="t s4_3444">recent processors starting with those based on Intel NetBurst microarchitectures, a full WC buffer will always be </span>
<span id="t1a_3444" class="t s4_3444">propagated as a single burst transactions, using any chunk order within a transaction. For partial buffer propaga- </span>
<span id="t1b_3444" class="t s4_3444">tions, all data contained in the same chunk will be propagated simultaneously. </span>
<span id="t1c_3444" class="t s3_3444">12.3.2 </span><span id="t1d_3444" class="t s3_3444">Choosing a Memory Type </span>
<span id="t1e_3444" class="t s4_3444">The simplest system memory model does not use memory-mapped I/O with read or write side effects, does not </span>
<span id="t1f_3444" class="t s4_3444">include a frame buffer, and uses the write-back memory type for all memory. An I/O agent can perform direct </span>
<span id="t1g_3444" class="t s4_3444">memory access (DMA) to write-back memory and the cache protocol maintains cache coherency. </span>
<span id="t1h_3444" class="t s4_3444">A system can use strong uncacheable memory for other memory-mapped I/O, and should always use strong unca- </span>
<span id="t1i_3444" class="t s4_3444">cheable memory for memory-mapped I/O with read side effects. </span>
<span id="t1j_3444" class="t s4_3444">Dual-ported memory can be considered a write side effect, making relatively prompt writes desirable, because </span>
<span id="t1k_3444" class="t s4_3444">those writes cannot be observed at the other port until they reach the memory agent. A system can use strong </span>
<span id="t1l_3444" class="t s4_3444">uncacheable, uncacheable, write-through, or write-combining memory for frame buffers or dual-ported memory </span>
<span id="t1m_3444" class="t s4_3444">that contains pixel values displayed on a screen. Frame buffer memory is typically large (a few megabytes) and is </span>
<span id="t1n_3444" class="t s4_3444">usually written more than it is read by the processor. Using strong uncacheable memory for a frame buffer gener- </span>
<span id="t1o_3444" class="t s4_3444">ates very large amounts of bus traffic, because operations on the entire buffer are implemented using partial writes </span>
<span id="t1p_3444" class="t s4_3444">rather than line writes. Using write-through memory for a frame buffer can displace almost all other useful cached </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
