/*
 * Definitions common to all flavors of the Falcon.
 *
 * Copyright (C) 2014 Sensity Systems, Inc.
 *
 * CONFIDENTIAL AND PROPRIETARY.
 */

/ {
/*
	aliases {
		mxcfb0 = &mxcfb1;
	};
*/

	memory {
		reg = <0x10000000 0x40000000>;
	};

	pwm-floods {
		compatible = "pwm-leds";

		flood0 {
			label = "medianode::flood0";
			pwms = <&pwm1 0 20000>;	/*  50KHz cycle  */
			max-brightness = <255>;
		};
		flood1 {
			label = "medianode::flood1";
			pwms = <&pwm2 0 20000>;	/*  50KHz cycle  */
			max-brightness = <255>;
		};
	};

  /*
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};
	*/

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <1>;
		csi_id = <1>;
		vdev = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		vdev = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";

		/*
		 * IMPORTANT: For the camboard_ch[01]_fixed_5v0 nodes, be
		 * sure to declare the 'gpio' and optionally the
		 * enable-active-high properties in the top-level machine
		 * definition.
		 */
		camboard_ch0_fixed_5v0: camboard-ch0-fixed-5v0 {
			compatible = "regulator-fixed";
			regulator-name = "camboard-ch0-fixed-5v0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			/*  gpio = <&camboard_gpio 2 GPIO_ACTIVE_???>;	// Set in top-level.  */
			gpio-open-drain;
			/*  enable-active-high;  // Optionally set in top-level.  */
			regulator-boot-on;
		};

		camboard_ch1_fixed_5v0: camboard-ch1-fixed-5v0 {
			compatible = "regulator-fixed";
			regulator-name = "camboard-ch1-fixed-5v0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			/*  gpio = <&camboard_gpio 3 GPIO_ACTIVE_???>;  // Set in top-level.  */
			gpio-open-drain;
			/*  enable-active-high;  // Optionally set in top-level.  */
			regulator-boot-on;
		};

		pcie1_fixed_3v3: pcie1-fixed-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "pcie1-fixed-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio3 19 0>;
			enable-active-high;
			regulator-always-on;
		};

		pcie2_fixed_3v3: pcie2-fixed-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "pcie2-fixed-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 27 0>;
			enable-active-high;
			regulator-always-on;
		};
	};

	rfkill_slot1: rfkill-slot1 {
		compatible = "rfkill-gpio";
		rfkill-name = "pcie-slot1";
		rfkill-type = <5>;
		gpios = <&gpio4 14 0>;
		gpio-names = "shutdown";
		enable-quirk;
	};

	rfkill_slot2: rfkill-slot2 {
		compatible = "rfkill-gpio";
		rfkill-name = "pcie-slot2";
		rfkill-type = <5>;
		gpios = <&gpio3 31 0>;
		gpio-names = "shutdown";
	};

	camboard_ch0_reset: camboard-ch0-reset {
		compatible = "gpio-reset";
		reset-gpios = <&camboard_gpio 0 GPIO_ACTIVE_LOW>;
		reset-delay-us = <500000>;
		#reset-cells = <0>;
		gpio-open-drain;
		sleep-ok;
	};

	camboard_ch0_ap0100_reset: camboard-ch0-ap0100-reset {
		compatible = "gpio-reset";
		reset-gpios = <&max927x_ch0 5 GPIO_ACTIVE_LOW>;
		reset-delay-us = <1100000>;
		#reset-cells = <0>;
		gpio-open-drain;
		sleep-ok;
	};

	camboard_ch1_reset: camboard-ch1-reset {
		compatible = "gpio-reset";
		reset-gpios = <&camboard_gpio 1 GPIO_ACTIVE_LOW>;
		reset-delay-us = <500000>;
		#reset-cells = <0>;
		gpio-open-drain;
		sleep-ok;
	};

	camboard_ch1_ap0100_reset: camboard-ch1-ap0100-reset {
		compatible = "gpio-reset";
		reset-gpios = <&max927x_ch1 5 GPIO_ACTIVE_LOW>;
		reset-delay-us = <1100000>;
		#reset-cells = <0>;
		gpio-open-drain;
		sleep-ok;
	};

	camera_ch1 {
		compatible = "fsl,v4l2-subdev-pipeline";
		mxc-node = <&ssmn_mipi>;
	};

	/* Camera driver on MIPI interface */
	ssmn_mipi: mxc_mipi_ch1 {
		compatible = "fsl,mxc-subdev-mipi";
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		ipu_id = <0>;
		csi_id = <0>;
		vdev = <1>;
		mclk = <24000000>;
		mclk_source = <0>;
		gpr = <&gpr>;

		port {
			mxc_mipi_1_endpoint: endpoint {
				remote-endpoint = <&tc35874x_ch1_mipi>;
				/*data-lanes = <0 1>; ?*/
				/*clock-lanes = <0>; ?*/
			};
		};
	};

	camera_ch0 {
		compatible = "fsl,v4l2-subdev-pipeline";
		mxc-node = <&ssmn_parallel>;
	};

	ssmn_parallel: mxc_parallel_ch0 {
		compatible = "fsl,mxc-subdev-parallel";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu2_2_mn>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		ipu_id = <1>;
		csi_id = <1>;
		vdev = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		gpr = <&gpr>;

		port {
			/*lines commented out need to be confirmed*/
			mxc_parallel_0_endpoint: endpoint {
			remote-endpoint = <&tc35874x_mn_parallel>;
				bus-width = <10>; /*technically true but only 8 are used now*/
				data-shift = <0>;
				/*hsync-active = <0>; ?*/
				/*vsync-active = <0>; ?*/
				/*pclk-sample = <0>; ?*/
			};
		};
	};

	sound 	{
		compatible = "adi,imx-sound";
		clocks = <&clks 3> , <&clks 198> , <&clks 200> , <&clks 201>;
		clock-names = "osc" , "cko2_sel" , "cko2" , "cko";
		audio-codec = <&adau1761>;
		ssi-controller = <&ssi2>;
		mux-int-port = <2>;
		mux-ext-port = <4>;
		};

};

/*  Use native chipselects for all SPI channels.  */
&ecspi1 {
	/*  All signals go out on connector J23.  */
	fsl,spi-num-chipselects = <1>;
//	cs-gpios = <0>;		// <&gpio4 9 0>;	/*  KEY_ROW1  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_mn>;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <12000000>;
		reg = <0>;
	};
};

&ecspi2 {
	/*  All signals go out on connector J23.  */
	fsl,spi-num-chipselects = <1>;
//	cs-gpios = <0>;		// <&gpio2 26 0>;	/*  EIM_RW  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_mn>;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <12000000>;
		reg = <0>;
	};
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 0>;	/*  DISP0_DAT03  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3_mn>;
	status = "okay";

	spi_uart: sc16is7x2@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "nxp,sc16is7x2";
		spi-max-frequency = <4000000>;
		reg = <0>;
		uartclk = <1843200>;
		rst_gpio = <&gpio6 16 1>;
		uart_base = <0>;
		gpio_base = <224>;	/*  <&gpio7 0 0> ?  */
		interrupt-parent = <&gpio1>;
		interrupts = <0 2>;
	};

//	/*  Entry for basic bus testing.  */
//	spidev@0 {
//		compatible = "spidev";
//		spi-max-frequency = <12000000>;
//		reg = <0>;
//	};
};


/*
&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec_2>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};
*/

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default" , "recovery";
	pinctrl-0 = <&pinctrl_i2c1_2>;	/*  "CSI DATA" pins.  */
	pinctrl-1 = <&pinctrl_i2c1_2_recovery>;
	sda-gpio = <&gpio5 26 0>;
	scl-gpio = <&gpio5 27 0>;
	status = "okay";

	mma8451@1c {
		compatible = "fsl,mma8451";
		reg = <0x1c>;
		position = <1>;
		//vdd-supply = <&reg_sensor>;
		//vddio-supply = <&reg_sensor>;
	};

	/*  LTC3676 PMIC.  (Appears on schematic as LTM3676IUJ.)  */
	ltc3676@3c {
		compatible = "ltc,3676";
		reg = <0x3c>;
	};

	/*  NXP PCT2075 temperature sensor.  */
	pct2075@48 {
		compatible = "lm75b", "lm75";
		reg = <0x48>;
	};

	eeprom@50 {
		compatible = "atmel,24c512";
		reg = <0x50>;
		pagesize = <128>;
	};

	/*  ISL1220 RTC  */
	isl1220@6f {
		compatible = "isl,1220", "isl,1208", "isl,12022";
		reg = <0x6f>;
	};

	/*  Toshiba MIPI bridge 0 on parallel interface: CPLBTX->CPLBRX(MIPI-Rx Parallel-Tx) */
	mipi_to_parallel_mn: mn-tc35874x@0e {
		compatible = "toshiba,tc35874x";
		reg = <0x0e>;
		output-mode = "parallel";

		ports {
		#address-cells = <1>;
		#size-cells = <0>;
			port@0 {
				/*lines commented out need to be confirmed*/
				tc35874x_mn_parallel: endpoint {
					remote-endpoint = <&mxc_parallel_0_endpoint>;
					bus-width = <10>; /*technically true but only 8 are used now*/
					data-shift = <0>;
					/*hsync-active = <0>; ?*/
					/*vsync-active = <0>; ?*/
					/*pclk-sample = <0>; ?*/
				};
			};
			port@1 {
				tc35874x_mn_mipi: endpoint {
					remote-endpoint = <&tc35874x_ch0_mipi>;
					/*data-lanes = <0 1>; ?*/
					/*clock-lanes = <0>; ?*/
				};
			};
		};
	};

	/*  PI7C9X2G303EL PCIe switch  */
};

&i2c2 {
	/*  All signals go out on connector J23.  */
	clock-frequency = <100000>;
	pinctrl-names = "default", "recovery";
	pinctrl-0 = <&pinctrl_i2c2_2>;	/*  "KEY COL/ROW" pins.  */
	pinctrl-1 = <&pinctrl_i2c2_2_recovery>;
	scl-gpio = <&gpio4 12 0>;
	sda-gpio = <&gpio4 13 0>;
	status = "okay";

	/* mxc_hdmi_i2c is inoperative because it needs to use the i2c mux.
	 	However, moving mxc_hdmi_i2c to the mux appears to cause problems
	 	with the other freescale drivers.  There are default values used
	 	if the EDID can't be read which is why it still works.
	 */
  /*
	mxc_hdmi_i2c@50 {
		compatible = "fsl,mxc_hdmi_i2c";
		reg = <0x50>;
	};
  */

	/* PCA9546 I2C multiplexer */
	i2cmux@71 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nxp,pca9546";
		reg = <0x71>;
		/*DO NOT ADD nxp,deselect-on-exit as this will break
		 *code which expects the mux to be selected across an entire
		 *i2c transaction
		*/
	    i2c5: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "nxp,pca954x-bus";
			reg = <0>;
			nr = <4>;
		};
		i2c6: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "nxp,pca954x-bus";
			reg = <1>;
			nr = <5>;
		};
		i2c7: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "nxp,pca954x-bus";
			reg = <2>;
			nr = <6>;
		};
		i2c8: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "nxp,pca954x-bus";
			reg = <3>;
			nr = <7>;
		};
	};

	/* PCA9557 I/O expander */
	camboard_gpio: io_expander@18 {
		compatible = "nxp,pca9557";
		gpio-controller;
		#gpio-cells = <2>;
		gpio_base = <248>;	/* /sys/kernel/debug/gpio */
		reg = <0x18>;
	};
};

&i2c3 {
	/*  All signals go out on mini PCIe bus connectors.  */
	clock-frequency = <400000>;
	pinctrl-names = "default", "recovery";
	pinctrl-0 = <&pinctrl_i2c3_2>;	/*  "GPIO[36]" pins.  */
	pinctrl-1 = <&pinctrl_i2c3_2_recovery>;
	status = "okay";
	scl-gpio = <&gpio1 3 0>;
	sda-gpio = <&gpio1 6 0>;

	/*https://github.com/analogdevicesinc/linux/blob/adau17x1/sound/soc/codecs/adau1761.c*/
	adau1761:adau1761@3b {
		compatible = "adau1761";
		reg = <0x3b>;
	};
};


&i2c5 {

	max927x_ch0: camboard-ch0-max927x@48 {
		compatible = "maxim,max927x";
		resets = <&camboard_ch0_reset>;
		reg = <0x48>;
		remote-reg = <0x40>;
		slave-supply = <&camboard_ch0_fixed_5v0>;
		slave-on-delay-ms = <1150>;
		/*The voltage goes from about 5V to 1.125V after 2s*/
		/*Longer does not really help*/
		slave-off-delay-ms = <2000>;
    /*REVTXAMP REV_TRF REV_DIG_FLT REV_LOGAIN REV_HIGAIN REV_HIBW REV_HIVTH I2C_SLVSH I2C_MSTBT CMLLVL PREEMP SPREAD*/
    cfg-0 = <5 2 0 1 0 0 0 3 4 10 0 0>;

		#address-cells = <1>;
		#size-cells = <0>;
		i2c-nr = <8>;

		gpio-controller;
		#gpio-cells = <2>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				max927x_ch0_deserializer: endpoint {
					remote-endpoint = <&tc35874x_ch0_parallel>;
					bus-width = <10>; /*technically true but only 8 are used now*/
					data-shift = <0>;
					/*hsync-active = <0>; ?*/
					/*vsync-active = <0>; ?*/
					/*pclk-sample = <0>; ?*/
				};
			};

			port@1 {
				max927x_ch0_serializer_1: endpoint {
					remote-endpoint = <&ap0100_ch0_endpoint>;
					bus-width = <10>; /*technically true but only 8 are used now*/
					data-shift = <0>;
					hsync-active = <0>;
					vsync-active = <0>;
					pclk-sample = <0>;
				};
			};

			port@2 {
				max927x_ch0_serializer_2: endpoint {
					remote-endpoint = <&adv7611_ch0_endpoint>;
					bus-width = <8>;
					data-shift = <0>;
					hsync-active = <0>;
					vsync-active = <0>;
					pclk-sample = <0>;
				};
			};
		};

		i2c9: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			i2c;

			ap0100_ch0: camboard-ch0-ap0100@5d {
				status = "disabled";
				compatible = "aptina,ap0100_m034";
				resets = <&camboard_ch0_ap0100_reset>;
				reg = <0x5d>;

				port {
					ap0100_ch0_endpoint: endpoint {
						remote-endpoint = <&max927x_ch0_serializer_1>;
						bus-width = <10>; /*technically true but only 8 are used now*/
						data-shift = <0>;
						/*hsync-active = <0>; ?*/
						/*vsync-active = <0>; ?*/
						/*pclk-sample = <0>; ?*/
					};
				};
			};

			adv7611_ch0: camboard-ch0-adv7611@4c {
				status = "disabled";
				compatible = "adi,adv7611";
				reg = <0x4c>;
				reg-avlink = <0x60>;
				reg-cec = <0x61>;
				reg-infoframe = <0x62>;
				reg-esdp = <0x63>;
				reg-dpp = <0x64>;
				reg-afe = <0x65>;
				reg-rep = <0x66>;
				reg-edid = <0x67>;
				reg-hdmi = <0x68>;
				reg-test = <0x69>;
				reg-cp = <0x6a>;
				reg-vdp = <0x6b>;
				default-input = <0>;

				ports {
					#address-cells = <1>;
					#size-cells = <0>;
/*
					hdmi_ch0: port@0 {
						reg = <0>;
					};
*/
					port@1 {
						reg = <1>;
						adv7611_ch0_endpoint: endpoint {
							remote-endpoint = <&max927x_ch0_serializer_2>;
							bus-width = <8>;
							data-shift = <0>;
							hsync-active = <0>;
							vsync-active = <0>;
							pclk-sample = <0>;
						};
					};
				};
			};

			/*HACK tc bridge is a child here because it shares a reset with max927x*/
			/*  Toshiba MIPI bridge 1 on MIPI interface/channel: Parallel-Rx MIPI-Tx */
			parallel_to_mipi_ch0: camboard-ch0-tc35874x@0e {
				compatible = "toshiba,tc35874x";
				reg = <0x0e>;
				output-mode = "mipi";

				ports {
					#address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						tc35874x_ch0_mipi: endpoint {
							remote-endpoint = <&tc35874x_mn_mipi>;
							/*data-lanes = <0 1>; ?*/
							/*clock-lanes = <0>; ?*/
						};
					};
					port@1 {
						/*lines commented out need to be confirmed*/
						tc35874x_ch0_parallel: endpoint {
							remote-endpoint = <&max927x_ch0_deserializer>;
							bus-width = <10>; /*technically true but only 8 are used now*/
							data-shift = <0>;
							/*hsync-active = <0>; ?*/
							/*vsync-active = <0>; ?*/
							/*pclk-sample = <0>; ?*/
						};
					};
				};
			};
		};
	};
};

&i2c6 {
	max927x_ch1: camboard-ch1-max927x@48 {
		compatible = "maxim,max927x";
		resets = <&camboard_ch1_reset>;
		reg = <0x48>;
		remote-reg = <0x40>;
		slave-supply = <&camboard_ch1_fixed_5v0>;
		slave-on-delay-ms = <1150>;
		/*The voltage goes from about 5V to 1.125V after 2s*/
		/*Longer does not really help*/
		slave-off-delay-ms = <2000>;
    /*REVTXAMP REV_TRF REV_DIG_FLT REV_LOGAIN REV_HIGAIN REV_HIBW REV_HIVTH I2C_SLVSH I2C_MSTBT CMLLVL PREEMP SPREAD*/
    cfg-0 = <5 2 0 1 0 0 0 3 4 10 0 0>;

		#address-cells = <1>;
		#size-cells = <0>;
		i2c-nr = <9>;

		gpio-controller;
		#gpio-cells = <2>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				max927x_ch1_deserializer: endpoint {
					remote-endpoint = <&tc35874x_ch1_parallel>;
					bus-width = <10>; /*technically true but only 8 are used now*/
					data-shift = <0>;
					/*hsync-active = <0>; ?*/
					/*vsync-active = <0>; ?*/
					/*pclk-sample = <0>; ?*/
				};
			};

			port@1 {
				max927x_ch1_serializer_1: endpoint {
					remote-endpoint = <&ap0100_ch1_endpoint>;
					bus-width = <10>; /*technically true but only 8 are used now*/
					data-shift = <0>;
					/*hsync-active = <0>; ?*/
					/*vsync-active = <0>; ?*/
					/*pclk-sample = <0>; ?*/
				};
			};

			port@2 {
				max927x_ch1_serializer_2: endpoint {
					remote-endpoint = <&adv7611_ch1_endpoint>;
					bus-width = <8>; /*technically true but only 8 are used now*/
					data-shift = <0>;
					/*hsync-active = <0>; ?*/
					/*vsync-active = <0>; ?*/
					/*pclk-sample = <0>; ?*/
				};
			};
		};

		i2c10: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			i2c;

			ap0100_ch1: camboard-ch1-ap0100@5d {
				status = "disabled";
				compatible = "aptina,ap0100_m034";
				resets = <&camboard_ch1_ap0100_reset>;
				reg = <0x5d>;

				port {
					ap0100_ch1_endpoint: endpoint {
						remote-endpoint = <&max927x_ch1_serializer_1>;
						bus-width = <10>; /*technically true but only 8 are used now*/
						data-shift = <0>;
						/*hsync-active = <0>; ?*/
						/*vsync-active = <0>; ?*/
						/*pclk-sample = <0>; ?*/
					};
				};
			};

			adv7611_ch1: camboard-ch1-adv7611@4c {
				status = "disabled";
				compatible = "adi,adv7611";
				reg = <0x4c>;
				reg-avlink = <0x60>;
				reg-cec = <0x61>;
				reg-infoframe = <0x62>;
				reg-esdp = <0x63>;
				reg-dpp = <0x64>;
				reg-afe = <0x65>;
				reg-rep = <0x66>;
				reg-edid = <0x67>;
				reg-hdmi = <0x68>;
				reg-test = <0x69>;
				reg-cp = <0x6a>;
				reg-vdp = <0x6b>;
				default-input = <0>;

				ports {
					#address-cells = <1>;
					#size-cells = <0>;
/*
					hdmi_ch0: port@0 {
						reg = <0>;
					};
*/
					port@1 {
						reg = <1>;
						adv7611_ch1_endpoint: endpoint {
							remote-endpoint = <&max927x_ch1_serializer_2>;
							bus-width = <8>;
							data-shift = <0>;
							hsync-active = <0>;
							vsync-active = <0>;
							pclk-sample = <0>;
						};
					};
				};
			};

			/*HACK tc bridge is a child here because it shares a reset with max927x*/
			/*  Toshiba MIPI bridge 1 on MIPI interface/channel: Parallel-Rx MIPI-Tx */
			parallel_to_mipi_ch1: camboard-ch1-tc35874x@0e {
				compatible = "toshiba,tc35874x";
				reg = <0x0e>;
				output-mode = "mipi";
				#address-cells = <1>;
				#size-cells = <0>;
				ports {
					port@0 {
						tc35874x_ch1_mipi: endpoint {
							remote-endpoint = <&mxc_mipi_1_endpoint>;
							/*data-lanes = <0 1>; ?*/
							/*clock-lanes = <0>; ?*/
						};
					};
					port@1 {
						/*lines commented out need to be confirmed*/
						tc35874x_ch1_parallel: endpoint {
							remote-endpoint = <&max927x_ch1_deserializer>;
							bus-width = <10>; /*technically true but only 8 are used now*/
							data-shift = <0>;
							/*hsync-active = <0>; ?*/
							/*vsync-active = <0>; ?*/
							/*pclk-sample = <0>; ?*/
						};
					};
				};
			};
		};
	};
};

&ssi2 {
        fsl,mode = "i2s-slave";
         status = "okay";
};

&audmux {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_audmux_4>;
        status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_mn>;
	cd-gpios = <&gpio6 11 0>;
	bus-width = <4>;
	no-1-8-v;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_mn>;
	bus-width = <8>;
	no-1-8-v;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_4>;
	phy-mode = "rgmii";
	/* KR - phy does not appear to work properly when the reset is enabled
	   u-boot resets the phy once at reboot, I hope that is enough.
	   Before the HW change, phy had link problems (link on, no packets,
	   tx queue timeout). */
	/*phy-reset-gpios = <&gpio1 25 0>;*/
	status = "okay";
};

&pcie {
	reset-gpio = <&gpio7 12 0>;
	wake-up-gpio = <&gpio1 5 0>;	/*, <&gpio1 7 0>;  */
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_2>;	/*  DISP0_DAT8  */
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2_1>;	/*  DISP0_DAT9  */
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_1>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_2>;	/*  EIM_D{24,25}  */
	status = "okay";
};

/*
&usbh1 {
	//vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	//vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_2>;
	disable-over-current;
	status = "okay";
};
*/

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_mn>;

	i2c1 {
		pinctrl_i2c1_2_recovery: i2c1grp-2-recovery {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27 0x4001b8b1
			>;
		};
	};
	i2c2 {
		pinctrl_i2c2_2_recovery: i2c2grp-2-recovery {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 0x4001b8b1
			>;
		};
	};
	i2c3 {
		pinctrl_i2c3_2_recovery: i2c3grp-2-recovery {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__GPIO1_IO03 0x4001b8b1
				MX6QDL_PAD_GPIO_6__GPIO1_IO06 0x4001b8b1
			>;
		};
	};

	ecspi1 {
		pinctrl_ecspi1_mn: ecspi1grp-mn {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	0x100b1
				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1
				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	0x100b1
				MX6QDL_PAD_GPIO_19__ECSPI1_RDY		0x100b0
				MX6QDL_PAD_KEY_ROW1__ECSPI1_SS0		0x100b0
			>;
		};
	};

	ecspi2 {
		pinctrl_ecspi2_mn: ecspi2grp-mn {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO	0x1b0b1
				MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI	0x1b0b1
				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK		0x1b0b1
				MX6QDL_PAD_EIM_A25__ECSPI2_RDY		0x1b0b0
				MX6QDL_PAD_EIM_RW__ECSPI2_SS0		0x1b0b0
			>;
		};
	};

	ecspi3 {
		pinctrl_ecspi3_mn: ecspi3grp-mn {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x400100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x100b1
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x1a090
				/*  This should probably be somewhere else.  */
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x1a090
			>;
		};
	};

	ecspi4 {
		pinctrl_ecspi4_mn: ecspi4grp-mn {
			fsl,pins = <
				MX6QDL_PAD_EIM_D22__ECSPI4_MISO		0x100b1
//				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI		0x100b1
				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK		0x100b1
				MX6QDL_PAD_EIM_D20__ECSPI4_SS0		0x100b0
			>;
		};
	};

	enet {
		/* RGMII_T* and RGMII_R* pads need to have drive strength
		   bits set to 0x100 (57_OHM) */
		pinctrl_enet_4: enetgrp-4 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b020
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b020
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b020
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b020
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b020
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b020
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b020
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b020
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b020
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b020
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b020
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b020
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25    0x1b0b0
			>;
		};
	};

	pwm1 {
		pinctrl_pwm1_2: pwm1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT	0x1b0b1
			>;
		};

		pinctrl_pwm1_3: pwm1grp-3 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT	0x1b0b1
			>;
		};
	};

	pwm2 {
		pinctrl_pwm2_1: pwm2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT9__PWM2_OUT	0x1b0b1
			>;
		};

		pinctrl_pwm2_2: pwm2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__PWM2_OUT	0x1b0b1
			>;
		};

		pinctrl_pwm2_3: pwm2grp-3 {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT2__PWM2_OUT	0x1b0b1
			>;
		};
	};

	uart3 {
		pinctrl_uart3_2: uart3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
			>;
		};
	};

/*  SION disabled:HYS Enabled:100KOhm PU:PUE Enabled:PKE Enabled:ODT disabled:100MHz:90Ohm:SLOW  */
#define PADCTL_EMMC	0x0001B098
	usdhc3 {
		pinctrl_usdhc3_mn: usdhc3grp-mn {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD     PADCTL_EMMC
				MX6QDL_PAD_SD3_CLK__SD3_CLK     PADCTL_EMMC
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0  PADCTL_EMMC
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1  PADCTL_EMMC
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2  PADCTL_EMMC
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3  PADCTL_EMMC
			>;
		};
	};

	usdhc4 {
		pinctrl_usdhc4_mn: usdhc4grp-mn {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD     PADCTL_EMMC
				MX6QDL_PAD_SD4_CLK__SD4_CLK     PADCTL_EMMC
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0  PADCTL_EMMC
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1  PADCTL_EMMC
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2  PADCTL_EMMC
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3  PADCTL_EMMC
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4  PADCTL_EMMC
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5  PADCTL_EMMC
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6  PADCTL_EMMC
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7  PADCTL_EMMC
			>;
		};
	};

#define SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW 0x400100b1
#define SION_HYS_PKDIS_ODEN_100MHZ_40Z_FSLEW 0x400108b1
#define HYS_PU100K_ODDIS_100MHZ_40Z_FSLEW     0x0001b0b1
	/*  Why did I do this?  */
	hog {
		pinctrl_hog_mn: hoggrp-mn {
			fsl,pins = <
				/*  SPI DUART IRQ line.  */
				/*MX6QDL_PAD_GPIO_0__GPIO1_IO00	0x80000000*/
				MX6QDL_PAD_GPIO_0__CCM_CLKO1  0x000130b0
				MX6QDL_PAD_GPIO_17__GPIO7_IO12   SION_HYS_PKDIS_ODEN_100MHZ_40Z_FSLEW   /*204 pcie reset-gpio*/
				MX6QDL_PAD_EIM_D19__GPIO3_IO19   SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW  /* 83 pcie1 power-on-gpio*/
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW  /* 27 pcie2 power-on-gpio*/
				MX6QDL_PAD_GPIO_5__GPIO1_IO05         HYS_PU100K_ODDIS_100MHZ_40Z_FSLEW /*  5 pcie1 wake-up-gpio*/
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14  SION_HYS_PKDIS_ODEN_100MHZ_40Z_FSLEW   /*110 pcie1 disable-gpio*/
				MX6QDL_PAD_GPIO_7__GPIO1_IO07         HYS_PU100K_ODDIS_100MHZ_40Z_FSLEW /*  7 pcie2 wake-up-gpio*/
				MX6QDL_PAD_EIM_D31__GPIO3_IO31   SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW  /* 95 pcie2 disable-gpio*/
				MX6QDL_PAD_EIM_D30__GPIO3_IO30	 SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW  /* 94 light control*/
			>;
		};
	};

	ipu2_2 { /* parallel camera */
		pinctrl_ipu2_2_mn: ipu2grp-2mn {
			fsl,pins = <
				MX6QDL_PAD_EIM_A17__IPU2_CSI1_DATA12    0x0000b0b1
				MX6QDL_PAD_EIM_A18__IPU2_CSI1_DATA13    0x0000b0b1
				MX6QDL_PAD_EIM_A19__IPU2_CSI1_DATA14    0x0000b0b1
				MX6QDL_PAD_EIM_A20__IPU2_CSI1_DATA15    0x0000b0b1
				MX6QDL_PAD_EIM_A21__IPU2_CSI1_DATA16    0x0000b0b1
				MX6QDL_PAD_EIM_A22__IPU2_CSI1_DATA17    0x0000b0b1
				MX6QDL_PAD_EIM_A23__IPU2_CSI1_DATA18    0x0000b0b1
				MX6QDL_PAD_EIM_A24__IPU2_CSI1_DATA19    0x0000b0b1
				MX6QDL_PAD_EIM_A16__IPU2_CSI1_PIXCLK    0x0000b0b1
				MX6QDL_PAD_EIM_EB3__IPU2_CSI1_HSYNC    0x0000b0b1
				MX6QDL_PAD_EIM_DA12__IPU2_CSI1_VSYNC    0x0000b0b1
				MX6QDL_PAD_EIM_D23__IPU2_CSI1_DATA_EN   0x0000b0b1
			>;
		};
	};

        audmux {
		pinctrl_audmux_4: audmux-4 {
			fsl,pins = <
			// RXFS and RXC unconnected on Falcon.
			//	MX6QDL_PAD_DISP0_DAT18__AUD4_RXFS	0x0001b0b0
			//	MX6QDL_PAD_DISP0_DAT19__AUD4_RXC	0x0001b0b0
				MX6QDL_PAD_DISP0_DAT23__AUD4_RXD  0x130b0
				MX6QDL_PAD_DISP0_DAT20__AUD4_TXC  0x130b0
				MX6QDL_PAD_DISP0_DAT21__AUD4_TXD  0x110b0
				MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS 0x130b0
			>;
               };
	};

/*  SION disabled:HYS Enabled:100KOhm PU:PUE Enabled:PKE Enabled:ODE disabled:100MHz:40Ohm:SLOW  */
#define	PADCTL_GPIO_DEFAULT	0x0001b0b0
	gpio_misc {
		/*
		 * Complete list of all GPIOs as dumped by the Freescale
		 * IOMUX tool.  If your driver/subsystem needs a GPIO,
		 * comment it out from the list below and paste it into a
		 * new pinctrl block.
		 */
		gpio_1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_GPIO_4__GPIO1_IO04		PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_GPIO_5__GPIO1_IO05		PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_GPIO_7__GPIO1_IO07		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_GPIO_8__GPIO1_IO08		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_GPIO_9__GPIO1_IO09		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24	PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	PADCTL_GPIO_DEFAULT
			>;
		};
		gpio_2 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24		PADCTL_GPIO_DEFAULT
			>;
		};
		gpio_3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D16__GPIO3_IO16		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_EIM_D17__GPIO3_IO17		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_EIM_D18__GPIO3_IO18		PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_EIM_D19__GPIO3_IO19		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_EIM_D22__GPIO3_IO22		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_EIM_D23__GPIO3_IO23		PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_EIM_D30__GPIO3_IO30		PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_EIM_D31__GPIO3_IO31		PADCTL_GPIO_DEFAULT
			>;
		};
		gpio_4 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10   	PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_KEY_COL4__GPIO4_IO14   	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15   	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_DI0_PIN15__GPIO4_IO17  	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19   	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20   	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26 	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27 	PADCTL_GPIO_DEFAULT
			>;
		};
		gpio_5 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31	PADCTL_GPIO_DEFAULT
			>;
		};
		gpio_6 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31		PADCTL_GPIO_DEFAULT
			>;
		};
		gpio_7 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_16__GPIO7_IO11		PADCTL_GPIO_DEFAULT
			//	MX6QDL_PAD_GPIO_17__GPIO7_IO12		PADCTL_GPIO_DEFAULT
				MX6QDL_PAD_GPIO_18__GPIO7_IO13		PADCTL_GPIO_DEFAULT
			>;
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <0>;
	v_channel = <0>;
	lanes = <2>;
	vdev = <1>;
};

&cpu0 {
	operating-points = <
		/* kHz    uV */
		1200000 1275000
		996000  1275000
		852000  1275000
		792000  1150000
		396000  975000
	>;
	fsl,soc-operating-points = <
		/* ARM kHz  SOC-PU uV */
		1200000       1275000
		996000        1275000
		852000        1275000
		792000        1175000
		396000        1175000
	>;
};
