
---------- Begin Simulation Statistics ----------
final_tick                                  605343000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91550                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870928                       # Number of bytes of host memory used
host_op_rate                                   107803                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.92                       # Real time elapsed on the host
host_tick_rate                               55418106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1177555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000605                       # Number of seconds simulated
sim_ticks                                   605343000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.496759                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  108968                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               112924                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            202412                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1160                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1879                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              719                       # Number of indirect misses.
system.cpu.branchPred.lookups                  276541                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29089                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          304                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    382557                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   375717                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5744                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     236171                       # Number of branches committed
system.cpu.commit.bw_lim_events                 62840                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           98123                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000964                       # Number of instructions committed
system.cpu.commit.committedOps                1178517                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1008231                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.168896                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.205999                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       637245     63.20%     63.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       152733     15.15%     78.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        57804      5.73%     84.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        46479      4.61%     88.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15442      1.53%     90.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15293      1.52%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        12979      1.29%     93.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7416      0.74%     93.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        62840      6.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1008231                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                25599                       # Number of function calls committed.
system.cpu.commit.int_insts                   1058462                       # Number of committed integer instructions.
system.cpu.commit.loads                        219653                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           803955     68.22%     68.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              3      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             24      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             211      0.02%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             346      0.03%     68.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             340      0.03%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            252      0.02%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          219653     18.64%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         153553     13.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1178517                       # Class of committed instruction
system.cpu.commit.refs                         373206                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2565                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1177555                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.210685                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.210685                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                304906                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1432                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               106755                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1310998                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   484774                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    200772                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5877                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4676                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 27382                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      276541                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    179045                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        440536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4514                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1160071                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   14568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.228417                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             575764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             139217                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.958192                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1023711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.324306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.542343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   740871     72.37%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    33569      3.28%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44132      4.31%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35215      3.44%     83.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19553      1.91%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    35164      3.43%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15894      1.55%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    15671      1.53%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    83642      8.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1023711                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        48157                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         1533                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        51217                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         63619                       # number of prefetches that crossed the page
system.cpu.idleCycles                          186976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6575                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   246054                       # Number of branches executed
system.cpu.iew.exec_nop                          1105                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.021594                       # Inst execution rate
system.cpu.iew.exec_refs                       392167                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     158821                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10545                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                239826                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                106                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1355                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               164238                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1276842                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                233346                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8292                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1236831                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2479                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5877                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2522                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4377                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2316                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        20164                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        10680                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            105                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4381                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2194                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1149439                       # num instructions consuming a value
system.cpu.iew.wb_count                       1227795                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.564004                       # average fanout of values written-back
system.cpu.iew.wb_producers                    648288                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.014131                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1230965                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1386015                       # number of integer regfile reads
system.cpu.int_regfile_writes                  888787                       # number of integer regfile writes
system.cpu.ipc                               0.825979                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.825979                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                88      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                848247     68.13%     68.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    12      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  27      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 42      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  228      0.02%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  365      0.03%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  352      0.03%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 262      0.02%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               235293     18.90%     87.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              160154     12.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1245131                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       17114                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013745                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2733     15.97%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.01%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.04%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.04%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5854     34.21%     50.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8513     49.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1259306                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3525858                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1225137                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1370592                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1275631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1245131                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 106                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           98131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               461                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        71153                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1023711                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.216292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.911505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              603485     58.95%     58.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              125982     12.31%     71.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               82068      8.02%     79.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               72313      7.06%     86.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               56188      5.49%     91.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               30938      3.02%     94.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               25594      2.50%     97.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               12076      1.18%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               15067      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1023711                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.028450                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2851                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5682                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2658                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3375                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2897                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4502                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               239826                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              164238                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  934336                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    272                       # number of misc regfile writes
system.cpu.numCycles                          1210687                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   21440                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1212533                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10083                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   498061                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    134                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1931514                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1295958                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1336144                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    214279                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  17800                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5877                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 48807                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   123524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1454350                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         235247                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14822                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    132214                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            131                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3668                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2221498                       # The number of ROB reads
system.cpu.rob.rob_writes                     2568885                       # The number of ROB writes
system.cpu.timesIdled                           13434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3196                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1576                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        66266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2034                       # Transaction distribution
system.membus.trans_dist::ReadExReq               764                       # Transaction distribution
system.membus.trans_dist::ReadExResp              764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2034                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       179072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  179072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2807                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3500500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14818250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        31896                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              848                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             848                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         31960                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          790                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        95816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 99877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4086784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       143744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4230528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33611                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000060                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33609     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33611                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           70156794                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2474977                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          47940998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                16496                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        13951                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30800                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               16496                       # number of overall hits
system.l2.overall_hits::.cpu.data                 353                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        13951                       # number of overall hits
system.l2.overall_hits::total                   30800                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1285                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2798                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1513                       # number of overall misses
system.l2.overall_misses::.cpu.data              1285                       # number of overall misses
system.l2.overall_misses::total                  2798                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    117650500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    101130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218780500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    117650500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    101130000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218780500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            18009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        13951                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                33598                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           18009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        13951                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               33598                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.084014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.784493                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083279                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.084014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.784493                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083279                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77759.748843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78700.389105                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78191.744103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77759.748843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78700.389105                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78191.744103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2798                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2798                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    102520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     88280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    190800500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    102520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     88280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    190800500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.084014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.784493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.084014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.784493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083279                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67759.748843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68700.389105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68191.744103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67759.748843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68700.389105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68191.744103                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        31894                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            31894                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        31894                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        31894                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    84                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 764                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     60362000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60362000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.900943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79007.853403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79007.853403                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     52722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     52722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69007.853403                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69007.853403                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          16496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        13951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              30447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    117650500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    117650500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        18009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        13951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          31960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.084014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.047340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77759.748843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77759.748843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    102520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.084014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.047340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67759.748843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67759.748843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40768000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40768000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.659494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.659494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78249.520154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78249.520154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.659494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.659494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68249.520154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68249.520154                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               9                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       169500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       169500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.692308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1659.151914                       # Cycle average of tags in use
system.l2.tags.total_refs                       66255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.586686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.502926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1029.736167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       625.912822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.019101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050633                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2259                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.085602                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    532921                       # Number of tag accesses
system.l2.tags.data_accesses                   532921                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          82240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             179072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96832                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2798                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         159962203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         135856861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             295819065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    159962203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        159962203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        159962203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        135856861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            295819065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000569500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     23215000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                75677500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8297.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27047.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.403390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.027604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.327149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          188     31.86%     31.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          169     28.64%     60.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           75     12.71%     73.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      6.61%     79.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.54%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      2.71%     85.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.71%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      3.22%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53      8.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          590                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 179072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  179072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       295.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    295.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     600996000                       # Total gap between requests
system.mem_ctrls.avgGap                     214794.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        82240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 159962203.246754318476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 135856861.316641956568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40264250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35413250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26612.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27558.95                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2220540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1176450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10631460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        169584120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         89644320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          320584170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.590943                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    231422500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    353900500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1999200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1062600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9346260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        183412890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         77999040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          321147270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.521159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    201039750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    384283250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       157616                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           157616                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       157616                       # number of overall hits
system.cpu.icache.overall_hits::total          157616                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21429                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21429                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21429                       # number of overall misses
system.cpu.icache.overall_misses::total         21429                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    401208995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    401208995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    401208995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    401208995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       179045                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       179045                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       179045                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       179045                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.119685                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.119685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.119685                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.119685                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18722.711979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18722.711979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18722.711979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18722.711979                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2509                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               124                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.233871                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              6588                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        31896                       # number of writebacks
system.cpu.icache.writebacks::total             31896                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3420                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3420                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3420                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3420                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        18009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        18009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        18009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        13951                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31960                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    335112998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    335112998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    335112998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    168365295                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    503478293                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.100584                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.100584                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.100584                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.178503                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18608.084735                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18608.084735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18608.084735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12068.331661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15753.388392                       # average overall mshr miss latency
system.cpu.icache.replacements                  31896                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       157616                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          157616                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21429                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21429                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    401208995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    401208995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       179045                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       179045                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.119685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.119685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18722.711979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18722.711979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3420                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3420                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        18009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        18009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    335112998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    335112998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.100584                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.100584                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18608.084735                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18608.084735                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        13951                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        13951                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    168365295                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    168365295                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12068.331661                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12068.331661                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.716861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              189576                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31960                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.931665                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    36.860890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    26.855972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.575951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.419625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            390050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           390050                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       373497                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           373497                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       374280                       # number of overall hits
system.cpu.dcache.overall_hits::total          374280                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6705                       # number of overall misses
system.cpu.dcache.overall_misses::total          6705                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    390719904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    390719904                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    390719904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    390719904                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       380193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       380193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       380985                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       380985                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017599                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58351.240143                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58351.240143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58272.916331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58272.916331                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          978                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               331                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.691843                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          608                       # number of writebacks
system.cpu.dcache.writebacks::total               608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5055                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5055                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1650                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    107104488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    107104488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    107433988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    107433988                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004331                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004331                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65267.817185                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65267.817185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65111.507879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65111.507879                       # average overall mshr miss latency
system.cpu.dcache.replacements                    759                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       223926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          223926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    126230500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    126230500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       226501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       226501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49021.553398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49021.553398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44154500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44154500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56608.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56608.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       149571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         149571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    264266907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    264266907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64236.000729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64236.000729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3260                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3260                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62734491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62734491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73459.591335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73459.591335                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          783                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           783                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          792                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          792                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       329500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       329500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 36611.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36611.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           71                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           71                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       454500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       454500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           73                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           73                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       227250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       227250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       352500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       352500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.013699                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.013699                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       352500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       352500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           553.704658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1651                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.777105                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   553.704658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.540727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.540727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          892                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            763883                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           763883                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    605343000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    605343000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
