0.7
2020.2
Feb 21 2023
20:06:57
/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1718540760,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v,,clk_wiz_0,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1718540760,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v,1718541822,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v,,ram_2port_2048x32,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v,1718545167,verilog,,,,tb_RV32I_SoC,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_bka32.v,1718260496,verilog,,,,tb_bka32,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v,1718541891,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v,,Addr_Decoder,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v,1718545423,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v,,GPIO,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v,1718545406,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v,,RV32I_SoC,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v,1718440078,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v,,alu,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v,1718440044,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v,,branch_resolution,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v,1718260703,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v,,brent_kung_add_32bit,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v,1718258347,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v,,g_2bits,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v,1718259622,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v,,p_2bits,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v,1718253205,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v,,regfile,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v,1718502389,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v,,rv32i_cpu,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v,1718541879,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v,,seg7,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v,1718540804,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v,,uart_rx,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v,1718541321,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v,,uart_top,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v,1718540822,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v,,uart_tx,,,../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
