
AVRASM ver. 2.1.30  D:\Embedded_Development\ATB-V2\AVR\Debug\List\ATBV2.asm Sat Apr 20 12:12:07 2024

                 
                 
                 ;CodeVisionAVR C Compiler V3.14 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega2560
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 2048 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega2560
                 	#pragma AVRPART MEMORY PROG_FLASH 262144
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 8192
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU RAMPZ=0x3B
                 	.EQU EIND=0x3C
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x74
                 	.EQU XMCRB=0x75
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0200
                 	.EQU __SRAM_END=0x21FF
                 	.EQU __DSTACK_SIZE=0x0800
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0173 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
000056 940c 0000 	JMP  0x00
000058 940c 0000 	JMP  0x00
00005a 940c 01a8 	JMP  _timer4_ovf_isr
00005c 940c 0000 	JMP  0x00
00005e 940c 0000 	JMP  0x00
000060 940c 0000 	JMP  0x00
000062 940c 0000 	JMP  0x00
000064 940c 0000 	JMP  0x00
000066 940c 0000 	JMP  0x00
000068 940c 0000 	JMP  0x00
00006a 940c 0000 	JMP  0x00
00006c 940c 0000 	JMP  0x00
00006e 940c 0000 	JMP  0x00
000070 940c 0000 	JMP  0x00
                 
                 _font5x7:
000072 0705
000073 6020
000074 0000
000075 0000      	.DB  0x5,0x7,0x20,0x60,0x0,0x0,0x0,0x0
000076 0000
000077 5f00
000078 0000
000079 0700      	.DB  0x0,0x0,0x0,0x5F,0x0,0x0,0x0,0x7
00007a 0700
00007b 1400
00007c 147f
00007d 147f      	.DB  0x0,0x7,0x0,0x14,0x7F,0x14,0x7F,0x14
00007e 2a24
00007f 2a7f
000080 2312
000081 0813      	.DB  0x24,0x2A,0x7F,0x2A,0x12,0x23,0x13,0x8
000082 6264
000083 4936
000084 2255
000085 0050      	.DB  0x64,0x62,0x36,0x49,0x55,0x22,0x50,0x0
000086 0305
000087 0000
000088 1c00
000089 4122      	.DB  0x5,0x3,0x0,0x0,0x0,0x1C,0x22,0x41
00008a 0000
00008b 2241
00008c 001c
00008d 2a08      	.DB  0x0,0x0,0x41,0x22,0x1C,0x0,0x8,0x2A
00008e 2a1c
00008f 0808
000090 3e08
000091 0808      	.DB  0x1C,0x2A,0x8,0x8,0x8,0x3E,0x8,0x8
000092 5000
000093 0030
000094 0800
000095 0808      	.DB  0x0,0x50,0x30,0x0,0x0,0x8,0x8,0x8
000096 0808
000097 3000
000098 0030
000099 2000      	.DB  0x8,0x8,0x0,0x30,0x30,0x0,0x0,0x20
00009a 0810
00009b 0204
00009c 513e
00009d 4549      	.DB  0x10,0x8,0x4,0x2,0x3E,0x51,0x49,0x45
00009e 003e
00009f 7f42
0000a0 0040
0000a1 6142      	.DB  0x3E,0x0,0x42,0x7F,0x40,0x0,0x42,0x61
0000a2 4951
0000a3 2146
0000a4 4541
0000a5 314b      	.DB  0x51,0x49,0x46,0x21,0x41,0x45,0x4B,0x31
0000a6 1418
0000a7 7f12
0000a8 2710
0000a9 4545      	.DB  0x18,0x14,0x12,0x7F,0x10,0x27,0x45,0x45
0000aa 3945
0000ab 4a3c
0000ac 4949
0000ad 0130      	.DB  0x45,0x39,0x3C,0x4A,0x49,0x49,0x30,0x1
0000ae 0971
0000af 0305
0000b0 4936
0000b1 4949      	.DB  0x71,0x9,0x5,0x3,0x36,0x49,0x49,0x49
0000b2 0636
0000b3 4949
0000b4 1e29
0000b5 3600      	.DB  0x36,0x6,0x49,0x49,0x29,0x1E,0x0,0x36
0000b6 0036
0000b7 0000
0000b8 3656
0000b9 0000      	.DB  0x36,0x0,0x0,0x0,0x56,0x36,0x0,0x0
0000ba 0800
0000bb 2214
0000bc 1441
0000bd 1414      	.DB  0x0,0x8,0x14,0x22,0x41,0x14,0x14,0x14
0000be 1414
0000bf 2241
0000c0 0814
0000c1 0200      	.DB  0x14,0x14,0x41,0x22,0x14,0x8,0x0,0x2
0000c2 5101
0000c3 0609
0000c4 4932
0000c5 4179      	.DB  0x1,0x51,0x9,0x6,0x32,0x49,0x79,0x41
0000c6 7e3e
0000c7 1111
0000c8 7e11
0000c9 497f      	.DB  0x3E,0x7E,0x11,0x11,0x11,0x7E,0x7F,0x49
0000ca 4949
0000cb 3e36
0000cc 4141
0000cd 2241      	.DB  0x49,0x49,0x36,0x3E,0x41,0x41,0x41,0x22
0000ce 417f
0000cf 2241
0000d0 7f1c
0000d1 4949      	.DB  0x7F,0x41,0x41,0x22,0x1C,0x7F,0x49,0x49
0000d2 4149
0000d3 097f
0000d4 0109
0000d5 3e01      	.DB  0x49,0x41,0x7F,0x9,0x9,0x1,0x1,0x3E
0000d6 4141
0000d7 3251
0000d8 087f
0000d9 0808      	.DB  0x41,0x41,0x51,0x32,0x7F,0x8,0x8,0x8
0000da 007f
0000db 7f41
0000dc 0041
0000dd 4020      	.DB  0x7F,0x0,0x41,0x7F,0x41,0x0,0x20,0x40
0000de 3f41
0000df 7f01
0000e0 1408
0000e1 4122      	.DB  0x41,0x3F,0x1,0x7F,0x8,0x14,0x22,0x41
0000e2 407f
0000e3 4040
0000e4 7f40
0000e5 0402      	.DB  0x7F,0x40,0x40,0x40,0x40,0x7F,0x2,0x4
0000e6 7f02
0000e7 047f
0000e8 1008
0000e9 3e7f      	.DB  0x2,0x7F,0x7F,0x4,0x8,0x10,0x7F,0x3E
0000ea 4141
0000eb 3e41
0000ec 097f
0000ed 0909      	.DB  0x41,0x41,0x41,0x3E,0x7F,0x9,0x9,0x9
0000ee 3e06
0000ef 5141
0000f0 5e21
0000f1 097f      	.DB  0x6,0x3E,0x41,0x51,0x21,0x5E,0x7F,0x9
0000f2 2919
0000f3 4646
0000f4 4949
0000f5 3149      	.DB  0x19,0x29,0x46,0x46,0x49,0x49,0x49,0x31
0000f6 0101
0000f7 017f
0000f8 3f01
0000f9 4040      	.DB  0x1,0x1,0x7F,0x1,0x1,0x3F,0x40,0x40
0000fa 3f40
0000fb 201f
0000fc 2040
0000fd 7f1f      	.DB  0x40,0x3F,0x1F,0x20,0x40,0x20,0x1F,0x7F
0000fe 1820
0000ff 7f20
000100 1463
000101 1408      	.DB  0x20,0x18,0x20,0x7F,0x63,0x14,0x8,0x14
000102 0363
000103 7804
000104 0304
000105 5161      	.DB  0x63,0x3,0x4,0x78,0x4,0x3,0x61,0x51
000106 4549
000107 0043
000108 7f00
000109 4141      	.DB  0x49,0x45,0x43,0x0,0x0,0x7F,0x41,0x41
00010a 0402
00010b 1008
00010c 4120
00010d 7f41      	.DB  0x2,0x4,0x8,0x10,0x20,0x41,0x41,0x7F
00010e 0000
00010f 0204
000110 0201
000111 4004      	.DB  0x0,0x0,0x4,0x2,0x1,0x2,0x4,0x40
000112 4040
000113 4040
000114 0100
000115 0402      	.DB  0x40,0x40,0x40,0x40,0x0,0x1,0x2,0x4
000116 2000
000117 5454
000118 7854
000119 487f      	.DB  0x0,0x20,0x54,0x54,0x54,0x78,0x7F,0x48
00011a 4444
00011b 3838
00011c 4444
00011d 2044      	.DB  0x44,0x44,0x38,0x38,0x44,0x44,0x44,0x20
00011e 4438
00011f 4844
000120 387f
000121 5454      	.DB  0x38,0x44,0x44,0x48,0x7F,0x38,0x54,0x54
000122 1854
000123 7e08
000124 0109
000125 0802      	.DB  0x54,0x18,0x8,0x7E,0x9,0x1,0x2,0x8
000126 5414
000127 3c54
000128 087f
000129 0404      	.DB  0x14,0x54,0x54,0x3C,0x7F,0x8,0x4,0x4
00012a 0078
00012b 7d44
00012c 0040
00012d 4020      	.DB  0x78,0x0,0x44,0x7D,0x40,0x0,0x20,0x40
00012e 3d44
00012f 0000
000130 107f
000131 4428      	.DB  0x44,0x3D,0x0,0x0,0x7F,0x10,0x28,0x44
000132 4100
000133 407f
000134 7c00
000135 1804      	.DB  0x0,0x41,0x7F,0x40,0x0,0x7C,0x4,0x18
000136 7804
000137 087c
000138 0404
000139 3878      	.DB  0x4,0x78,0x7C,0x8,0x4,0x4,0x78,0x38
00013a 4444
00013b 3844
00013c 147c
00013d 1414      	.DB  0x44,0x44,0x44,0x38,0x7C,0x14,0x14,0x14
00013e 0808
00013f 1414
000140 7c18
000141 087c      	.DB  0x8,0x8,0x14,0x14,0x18,0x7C,0x7C,0x8
000142 0404
000143 4808
000144 5454
000145 2054      	.DB  0x4,0x4,0x8,0x48,0x54,0x54,0x54,0x20
000146 3f04
000147 4044
000148 3c20
000149 4040      	.DB  0x4,0x3F,0x44,0x40,0x20,0x3C,0x40,0x40
00014a 7c20
00014b 201c
00014c 2040
00014d 3c1c      	.DB  0x20,0x7C,0x1C,0x20,0x40,0x20,0x1C,0x3C
00014e 3040
00014f 3c40
000150 2844
000151 2810      	.DB  0x40,0x30,0x40,0x3C,0x44,0x28,0x10,0x28
000152 0c44
000153 5050
000154 3c50
000155 6444      	.DB  0x44,0xC,0x50,0x50,0x50,0x3C,0x44,0x64
000156 4c54
000157 0044
000158 3608
000159 0041      	.DB  0x54,0x4C,0x44,0x0,0x8,0x36,0x41,0x0
00015a 0000
00015b 007f
00015c 0000
00015d 3641      	.DB  0x0,0x0,0x7F,0x0,0x0,0x0,0x41,0x36
00015e 0008
00015f 0102
000160 0402
000161 7f02      	.DB  0x8,0x0,0x2,0x1,0x2,0x4,0x2,0x7F
000162 4141
000163 7f41      	.DB  0x41,0x41,0x41,0x7F
                 __glcd_mask:
000164 0100
000165 0703
000166 1f0f
000167 7f3f      	.DB  0x0,0x1,0x3,0x7,0xF,0x1F,0x3F,0x7F
D:\Embedded_Development\ATB-V2\AVR\Debug\List\ATBV2.asm(1225): warning: .cseg .db misalignment - padding zero byte
000168 00ff      	.DB  0xFF
                 
                 _0x20C0060:
D:\Embedded_Development\ATB-V2\AVR\Debug\List\ATBV2.asm(1228): warning: .cseg .db misalignment - padding zero byte
000169 0001      	.DB  0x1
                 _0x20C0000:
00016a 4e2d
00016b 4e41
00016c 4900
00016d 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
D:\Embedded_Development\ATB-V2\AVR\Debug\List\ATBV2.asm(1231): warning: .cseg .db misalignment - padding zero byte
00016e 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
00016f 0001      	.DW  0x01
000170 0a20      	.DW  __seed_G106
000171 02d2      	.DW  _0x20C0060*2
                 
                 _0xFFFFFFFF:
000172 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000173 94f8      	CLI
000174 27ee      	CLR  R30
000175 bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000176 e0f1      	LDI  R31,1
000177 bff5      	OUT  MCUCR,R31
000178 bfe5      	OUT  MCUCR,R30
000179 93e0 0074 	STS  XMCRA,R30
00017b 93e0 0075 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
00017d e08d      	LDI  R24,(14-2)+1
00017e e0a2      	LDI  R26,2
00017f 27bb      	CLR  R27
                 __CLEAR_REG:
000180 93ed      	ST   X+,R30
000181 958a      	DEC  R24
000182 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000183 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000184 e290      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000185 e0a0      	LDI  R26,LOW(__SRAM_START)
000186 e0b2      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000187 93ed      	ST   X+,R30
000188 9701      	SBIW R24,1
000189 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00018a edee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00018b e0f2      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00018c 9185      	LPM  R24,Z+
00018d 9195      	LPM  R25,Z+
00018e 9700      	SBIW R24,0
00018f f061      	BREQ __GLOBAL_INI_END
000190 91a5      	LPM  R26,Z+
000191 91b5      	LPM  R27,Z+
000192 9005      	LPM  R0,Z+
000193 9015      	LPM  R1,Z+
000194 01bf      	MOVW R22,R30
000195 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000196 9005      	LPM  R0,Z+
000197 920d      	ST   X+,R0
000198 9701      	SBIW R24,1
000199 f7e1      	BRNE __GLOBAL_INI_LOOP
00019a 01fb      	MOVW R30,R22
00019b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
00019c bf8b      	OUT  RAMPZ,R24
                 
00019d bf8c      	OUT  EIND,R24
                 
                 ;GPIOR0 INITIALIZATION
00019e e0e0      	LDI  R30,__GPIOR0_INIT
00019f bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0001a0 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0001a1 bfed      	OUT  SPL,R30
0001a2 e2e1      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0001a3 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0001a4 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0001a5 e0da      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0001a6 940c 01ad 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xA00
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.14 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : ATB-TEST
                 ;Version : 0.1
                 ;Date    : 4/19/2024
                 ;Author  : M.A.N.
                 ;Company : TESLAELECTRONIC
                 ;Comments:
                 ;ATB-V2
                 ;
                 ;
                 ;Chip type               : ATmega2560
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 2048
                 ;*******************************************************/
                 ;
                 ;#include <mega2560.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;// Graphic Display functions
                 ;#include <glcd.h>
                 ;
                 ;// Font used for displaying text
                 ;// on the graphic display
                 ;#include <font5x7.h>
                 ;#include <delay.h>
                 ;#include <io.h>
                 ;// Declare your global variables here
                 ;
                 ;// Timer4 overflow interrupt service routine
                 ;interrupt [TIM4_OVF] void timer4_ovf_isr(void)
                 ; 0000 0027 {
                 
                 	.CSEG
                 _timer4_ovf_isr:
                 ; .FSTART _timer4_ovf_isr
0001a8 93ea      	ST   -Y,R30
                 ; 0000 0028 // Reinitialize Timer4 value
                 ; 0000 0029 TCNT4H=0xFC18 >> 8;
0001a9 940e 041f 	CALL SUBOPT_0x0
                 ; 0000 002A TCNT4L=0xFC18 & 0xff;
                 ; 0000 002B // Place your code here
                 ; 0000 002C 
                 ; 0000 002D }
0001ab 91e9      	LD   R30,Y+
0001ac 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0030 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0031 // Declare your local variables here
                 ; 0000 0032 // Variable used to store graphic display
                 ; 0000 0033 // controller initialization data
                 ; 0000 0034 GLCDINIT_t glcd_init_data;
                 ; 0000 0035 
                 ; 0000 0036 // Crystal Oscillator division factor: 1
                 ; 0000 0037 #pragma optsize-
                 ; 0000 0038 CLKPR=(1<<CLKPCE);
0001ad 9726      	SBIW R28,6
                 ;	glcd_init_data -> Y+0
0001ae e8e0      	LDI  R30,LOW(128)
0001af 93e0 0061 	STS  97,R30
                 ; 0000 0039 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
0001b1 e0e0      	LDI  R30,LOW(0)
0001b2 93e0 0061 	STS  97,R30
                 ; 0000 003A #ifdef _OPTIMIZE_SIZE_
                 ; 0000 003B #pragma optsize+
                 ; 0000 003C #endif
                 ; 0000 003D 
                 ; 0000 003E // Input/Output Ports initialization
                 ; 0000 003F // Port A initialization
                 ; 0000 0040 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0041 DDRA=(1<<DDA7) | (1<<DDA6) | (1<<DDA5) | (1<<DDA4) | (1<<DDA3) | (1<<DDA2) | (1<<DDA1) | (1<<DDA0);
0001b4 efef      	LDI  R30,LOW(255)
0001b5 b9e1      	OUT  0x1,R30
                 ; 0000 0042 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0043 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0001b6 e0e0      	LDI  R30,LOW(0)
0001b7 b9e2      	OUT  0x2,R30
                 ; 0000 0044 
                 ; 0000 0045 // Port B initialization
                 ; 0000 0046 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=In Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0047 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (0<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0001b8 efe7      	LDI  R30,LOW(247)
0001b9 b9e4      	OUT  0x4,R30
                 ; 0000 0048 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=T Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0049 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0001ba e0e0      	LDI  R30,LOW(0)
0001bb b9e5      	OUT  0x5,R30
                 ; 0000 004A 
                 ; 0000 004B // Port C initialization
                 ; 0000 004C // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 004D DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0001bc efef      	LDI  R30,LOW(255)
0001bd b9e7      	OUT  0x7,R30
                 ; 0000 004E // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 004F PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0001be e0e0      	LDI  R30,LOW(0)
0001bf b9e8      	OUT  0x8,R30
                 ; 0000 0050 
                 ; 0000 0051 // Port D initialization
                 ; 0000 0052 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=In Bit1=Out Bit0=Out
                 ; 0000 0053 DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (0<<DDD2) | (1<<DDD1) | (1<<DDD0);
0001c0 efeb      	LDI  R30,LOW(251)
0001c1 b9ea      	OUT  0xA,R30
                 ; 0000 0054 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=T Bit1=0 Bit0=0
                 ; 0000 0055 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0001c2 e0e0      	LDI  R30,LOW(0)
0001c3 b9eb      	OUT  0xB,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port E initialization
                 ; 0000 0058 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=In Bit1=In Bit0=Out
                 ; 0000 0059 DDRE=(1<<DDE7) | (1<<DDE6) | (1<<DDE5) | (1<<DDE4) | (1<<DDE3) | (0<<DDE2) | (0<<DDE1) | (1<<DDE0);
0001c4 efe9      	LDI  R30,LOW(249)
0001c5 b9ed      	OUT  0xD,R30
                 ; 0000 005A // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=T Bit1=T Bit0=0
                 ; 0000 005B PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
0001c6 e0e0      	LDI  R30,LOW(0)
0001c7 b9ee      	OUT  0xE,R30
                 ; 0000 005C 
                 ; 0000 005D // Port F initialization
                 ; 0000 005E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 005F DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (1<<DDF3) | (1<<DDF2) | (1<<DDF1) | (1<<DDF0);
0001c8 e0ef      	LDI  R30,LOW(15)
0001c9 bbe0      	OUT  0x10,R30
                 ; 0000 0060 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0061 PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
0001ca e0e0      	LDI  R30,LOW(0)
0001cb bbe1      	OUT  0x11,R30
                 ; 0000 0062 
                 ; 0000 0063 // Port G initialization
                 ; 0000 0064 // Function: Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0065 DDRG=(1<<DDG5) | (1<<DDG4) | (1<<DDG3) | (1<<DDG2) | (1<<DDG1) | (1<<DDG0);
0001cc e3ef      	LDI  R30,LOW(63)
0001cd bbe3      	OUT  0x13,R30
                 ; 0000 0066 // State: Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0067 PORTG=(0<<PORTG5) | (0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0001ce e0e0      	LDI  R30,LOW(0)
0001cf bbe4      	OUT  0x14,R30
                 ; 0000 0068 
                 ; 0000 0069 // Port H initialization
                 ; 0000 006A // Function: Bit7=In Bit6=Out Bit5=In Bit4=In Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 006B DDRH=(0<<DDH7) | (1<<DDH6) | (0<<DDH5) | (0<<DDH4) | (1<<DDH3) | (1<<DDH2) | (1<<DDH1) | (1<<DDH0);
0001d0 e4ef      	LDI  R30,LOW(79)
0001d1 93e0 0101 	STS  257,R30
                 ; 0000 006C // State: Bit7=T Bit6=0 Bit5=T Bit4=T Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 006D PORTH=(0<<PORTH7) | (0<<PORTH6) | (0<<PORTH5) | (0<<PORTH4) | (0<<PORTH3) | (0<<PORTH2) | (0<<PORTH1) | (0<<PORTH0);
0001d3 e0e0      	LDI  R30,LOW(0)
0001d4 93e0 0102 	STS  258,R30
                 ; 0000 006E 
                 ; 0000 006F // Port J initialization
                 ; 0000 0070 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0071 DDRJ=(1<<DDJ7) | (1<<DDJ6) | (1<<DDJ5) | (1<<DDJ4) | (1<<DDJ3) | (1<<DDJ2) | (1<<DDJ1) | (1<<DDJ0);
0001d6 efef      	LDI  R30,LOW(255)
0001d7 93e0 0104 	STS  260,R30
                 ; 0000 0072 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0073 PORTJ=(0<<PORTJ7) | (0<<PORTJ6) | (0<<PORTJ5) | (0<<PORTJ4) | (0<<PORTJ3) | (0<<PORTJ2) | (0<<PORTJ1) | (0<<PORTJ0);
0001d9 e0e0      	LDI  R30,LOW(0)
0001da 93e0 0105 	STS  261,R30
                 ; 0000 0074 
                 ; 0000 0075 // Port K initialization
                 ; 0000 0076 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 0077 DDRK=(1<<DDK7) | (1<<DDK6) | (1<<DDK5) | (1<<DDK4) | (1<<DDK3) | (0<<DDK2) | (0<<DDK1) | (0<<DDK0);
0001dc efe8      	LDI  R30,LOW(248)
0001dd 93e0 0107 	STS  263,R30
                 ; 0000 0078 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0000 0079 PORTK=(0<<PORTK7) | (0<<PORTK6) | (0<<PORTK5) | (0<<PORTK4) | (0<<PORTK3) | (0<<PORTK2) | (0<<PORTK1) | (0<<PORTK0);
0001df e0e0      	LDI  R30,LOW(0)
0001e0 93e0 0108 	STS  264,R30
                 ; 0000 007A 
                 ; 0000 007B // Port L initialization
                 ; 0000 007C // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 007D DDRL=(1<<DDL7) | (1<<DDL6) | (1<<DDL5) | (1<<DDL4) | (1<<DDL3) | (1<<DDL2) | (1<<DDL1) | (1<<DDL0);
0001e2 efef      	LDI  R30,LOW(255)
0001e3 93e0 010a 	STS  266,R30
                 ; 0000 007E // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 007F PORTL=(0<<PORTL7) | (0<<PORTL6) | (0<<PORTL5) | (0<<PORTL4) | (0<<PORTL3) | (0<<PORTL2) | (0<<PORTL1) | (0<<PORTL0);
0001e5 e0e0      	LDI  R30,LOW(0)
0001e6 93e0 010b 	STS  267,R30
                 ; 0000 0080 
                 ; 0000 0081 // Timer/Counter 0 initialization
                 ; 0000 0082 // Clock source: System Clock
                 ; 0000 0083 // Clock value: Timer 0 Stopped
                 ; 0000 0084 // Mode: Normal top=0xFF
                 ; 0000 0085 // OC0A output: Disconnected
                 ; 0000 0086 // OC0B output: Disconnected
                 ; 0000 0087 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
0001e8 bde4      	OUT  0x24,R30
                 ; 0000 0088 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0001e9 bde5      	OUT  0x25,R30
                 ; 0000 0089 TCNT0=0x00;
0001ea bde6      	OUT  0x26,R30
                 ; 0000 008A OCR0A=0x00;
0001eb bde7      	OUT  0x27,R30
                 ; 0000 008B OCR0B=0x00;
0001ec bde8      	OUT  0x28,R30
                 ; 0000 008C 
                 ; 0000 008D // Timer/Counter 1 initialization
                 ; 0000 008E // Clock source: System Clock
                 ; 0000 008F // Clock value: Timer1 Stopped
                 ; 0000 0090 // Mode: Normal top=0xFFFF
                 ; 0000 0091 // OC1A output: Disconnected
                 ; 0000 0092 // OC1B output: Disconnected
                 ; 0000 0093 // OC1C output: Disconnected
                 ; 0000 0094 // Noise Canceler: Off
                 ; 0000 0095 // Input Capture on Falling Edge
                 ; 0000 0096 // Timer1 Overflow Interrupt: Off
                 ; 0000 0097 // Input Capture Interrupt: Off
                 ; 0000 0098 // Compare A Match Interrupt: Off
                 ; 0000 0099 // Compare B Match Interrupt: Off
                 ; 0000 009A // Compare C Match Interrupt: Off
                 ; 0000 009B TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0001ed 93e0 0080 	STS  128,R30
                 ; 0000 009C TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0001ef 93e0 0081 	STS  129,R30
                 ; 0000 009D TCNT1H=0x00;
0001f1 93e0 0085 	STS  133,R30
                 ; 0000 009E TCNT1L=0x00;
0001f3 93e0 0084 	STS  132,R30
                 ; 0000 009F ICR1H=0x00;
0001f5 93e0 0087 	STS  135,R30
                 ; 0000 00A0 ICR1L=0x00;
0001f7 93e0 0086 	STS  134,R30
                 ; 0000 00A1 OCR1AH=0x00;
0001f9 93e0 0089 	STS  137,R30
                 ; 0000 00A2 OCR1AL=0x00;
0001fb 93e0 0088 	STS  136,R30
                 ; 0000 00A3 OCR1BH=0x00;
0001fd 93e0 008b 	STS  139,R30
                 ; 0000 00A4 OCR1BL=0x00;
0001ff 93e0 008a 	STS  138,R30
                 ; 0000 00A5 OCR1CH=0x00;
000201 93e0 008d 	STS  141,R30
                 ; 0000 00A6 OCR1CL=0x00;
000203 93e0 008c 	STS  140,R30
                 ; 0000 00A7 
                 ; 0000 00A8 // Timer/Counter 2 initialization
                 ; 0000 00A9 // Clock source: System Clock
                 ; 0000 00AA // Clock value: Timer2 Stopped
                 ; 0000 00AB // Mode: Normal top=0xFF
                 ; 0000 00AC // OC2A output: Disconnected
                 ; 0000 00AD // OC2B output: Disconnected
                 ; 0000 00AE ASSR=(0<<EXCLK) | (0<<AS2);
000205 93e0 00b6 	STS  182,R30
                 ; 0000 00AF TCCR2A=(0<<COM2A1) | (0<<COM2A0) | (0<<COM2B1) | (0<<COM2B0) | (0<<WGM21) | (0<<WGM20);
000207 93e0 00b0 	STS  176,R30
                 ; 0000 00B0 TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000209 93e0 00b1 	STS  177,R30
                 ; 0000 00B1 TCNT2=0x00;
00020b 93e0 00b2 	STS  178,R30
                 ; 0000 00B2 OCR2A=0x00;
00020d 93e0 00b3 	STS  179,R30
                 ; 0000 00B3 OCR2B=0x00;
00020f 93e0 00b4 	STS  180,R30
                 ; 0000 00B4 
                 ; 0000 00B5 // Timer/Counter 3 initialization
                 ; 0000 00B6 // Clock source: System Clock
                 ; 0000 00B7 // Clock value: Timer3 Stopped
                 ; 0000 00B8 // Mode: Normal top=0xFFFF
                 ; 0000 00B9 // OC3A output: Disconnected
                 ; 0000 00BA // OC3B output: Disconnected
                 ; 0000 00BB // OC3C output: Disconnected
                 ; 0000 00BC // Noise Canceler: Off
                 ; 0000 00BD // Input Capture on Falling Edge
                 ; 0000 00BE // Timer3 Overflow Interrupt: Off
                 ; 0000 00BF // Input Capture Interrupt: Off
                 ; 0000 00C0 // Compare A Match Interrupt: Off
                 ; 0000 00C1 // Compare B Match Interrupt: Off
                 ; 0000 00C2 // Compare C Match Interrupt: Off
                 ; 0000 00C3 TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
000211 93e0 0090 	STS  144,R30
                 ; 0000 00C4 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
000213 93e0 0091 	STS  145,R30
                 ; 0000 00C5 TCNT3H=0x00;
000215 93e0 0095 	STS  149,R30
                 ; 0000 00C6 TCNT3L=0x00;
000217 93e0 0094 	STS  148,R30
                 ; 0000 00C7 ICR3H=0x00;
000219 93e0 0097 	STS  151,R30
                 ; 0000 00C8 ICR3L=0x00;
00021b 93e0 0096 	STS  150,R30
                 ; 0000 00C9 OCR3AH=0x00;
00021d 93e0 0099 	STS  153,R30
                 ; 0000 00CA OCR3AL=0x00;
00021f 93e0 0098 	STS  152,R30
                 ; 0000 00CB OCR3BH=0x00;
000221 93e0 009b 	STS  155,R30
                 ; 0000 00CC OCR3BL=0x00;
000223 93e0 009a 	STS  154,R30
                 ; 0000 00CD OCR3CH=0x00;
000225 93e0 009d 	STS  157,R30
                 ; 0000 00CE OCR3CL=0x00;
000227 93e0 009c 	STS  156,R30
                 ; 0000 00CF 
                 ; 0000 00D0 // Timer/Counter 4 initialization
                 ; 0000 00D1 // Clock source: System Clock
                 ; 0000 00D2 // Clock value: 1000.000 kHz
                 ; 0000 00D3 // Mode: Fast PWM top=0x00FF
                 ; 0000 00D4 // OC4A output: Disconnected
                 ; 0000 00D5 // OC4B output: Disconnected
                 ; 0000 00D6 // OC4C output: Disconnected
                 ; 0000 00D7 // Noise Canceler: Off
                 ; 0000 00D8 // Input Capture on Falling Edge
                 ; 0000 00D9 // Timer Period: 0.256 ms
                 ; 0000 00DA // Timer4 Overflow Interrupt: On
                 ; 0000 00DB // Input Capture Interrupt: Off
                 ; 0000 00DC // Compare A Match Interrupt: Off
                 ; 0000 00DD // Compare B Match Interrupt: Off
                 ; 0000 00DE // Compare C Match Interrupt: Off
                 ; 0000 00DF TCCR4A=(0<<COM4A1) | (0<<COM4A0) | (0<<COM4B1) | (0<<COM4B0) | (0<<COM4C1) | (0<<COM4C0) | (0<<WGM41) | (1<<WGM40);
000229 e0e1      	LDI  R30,LOW(1)
00022a 93e0 00a0 	STS  160,R30
                 ; 0000 00E0 TCCR4B=(0<<ICNC4) | (0<<ICES4) | (0<<WGM43) | (1<<WGM42) | (0<<CS42) | (0<<CS41) | (1<<CS40);
00022c e0e9      	LDI  R30,LOW(9)
00022d 93e0 00a1 	STS  161,R30
                 ; 0000 00E1 TCNT4H=0xFC;
00022f 940e 041f 	CALL SUBOPT_0x0
                 ; 0000 00E2 TCNT4L=0x18;
                 ; 0000 00E3 ICR4H=0x00;
000231 e0e0      	LDI  R30,LOW(0)
000232 93e0 00a7 	STS  167,R30
                 ; 0000 00E4 ICR4L=0x00;
000234 93e0 00a6 	STS  166,R30
                 ; 0000 00E5 OCR4AH=0x00;
000236 93e0 00a9 	STS  169,R30
                 ; 0000 00E6 OCR4AL=0x00;
000238 93e0 00a8 	STS  168,R30
                 ; 0000 00E7 OCR4BH=0x00;
00023a 93e0 00ab 	STS  171,R30
                 ; 0000 00E8 OCR4BL=0x00;
00023c 93e0 00aa 	STS  170,R30
                 ; 0000 00E9 OCR4CH=0x00;
00023e 93e0 00ad 	STS  173,R30
                 ; 0000 00EA OCR4CL=0x00;
000240 93e0 00ac 	STS  172,R30
                 ; 0000 00EB 
                 ; 0000 00EC // Timer/Counter 5 initialization
                 ; 0000 00ED // Clock source: System Clock
                 ; 0000 00EE // Clock value: Timer5 Stopped
                 ; 0000 00EF // Mode: Normal top=0xFFFF
                 ; 0000 00F0 // OC5A output: Disconnected
                 ; 0000 00F1 // OC5B output: Disconnected
                 ; 0000 00F2 // OC5C output: Disconnected
                 ; 0000 00F3 // Noise Canceler: Off
                 ; 0000 00F4 // Input Capture on Falling Edge
                 ; 0000 00F5 // Timer5 Overflow Interrupt: Off
                 ; 0000 00F6 // Input Capture Interrupt: Off
                 ; 0000 00F7 // Compare A Match Interrupt: Off
                 ; 0000 00F8 // Compare B Match Interrupt: Off
                 ; 0000 00F9 // Compare C Match Interrupt: Off
                 ; 0000 00FA TCCR5A=(0<<COM5A1) | (0<<COM5A0) | (0<<COM5B1) | (0<<COM5B0) | (0<<COM5C1) | (0<<COM5C0) | (0<<WGM51) | (0<<WGM50);
000242 93e0 0120 	STS  288,R30
                 ; 0000 00FB TCCR5B=(0<<ICNC5) | (0<<ICES5) | (0<<WGM53) | (0<<WGM52) | (0<<CS52) | (0<<CS51) | (0<<CS50);
000244 93e0 0121 	STS  289,R30
                 ; 0000 00FC TCNT5H=0x00;
000246 93e0 0125 	STS  293,R30
                 ; 0000 00FD TCNT5L=0x00;
000248 93e0 0124 	STS  292,R30
                 ; 0000 00FE ICR5H=0x00;
00024a 93e0 0127 	STS  295,R30
                 ; 0000 00FF ICR5L=0x00;
00024c 93e0 0126 	STS  294,R30
                 ; 0000 0100 OCR5AH=0x00;
00024e 93e0 0129 	STS  297,R30
                 ; 0000 0101 OCR5AL=0x00;
000250 93e0 0128 	STS  296,R30
                 ; 0000 0102 OCR5BH=0x00;
000252 93e0 012b 	STS  299,R30
                 ; 0000 0103 OCR5BL=0x00;
000254 93e0 012a 	STS  298,R30
                 ; 0000 0104 OCR5CH=0x00;
000256 93e0 012d 	STS  301,R30
                 ; 0000 0105 OCR5CL=0x00;
000258 93e0 012c 	STS  300,R30
                 ; 0000 0106 
                 ; 0000 0107 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0108 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
00025a 93e0 006e 	STS  110,R30
                 ; 0000 0109 
                 ; 0000 010A // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 010B TIMSK1=(0<<ICIE1) | (0<<OCIE1C) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
00025c 93e0 006f 	STS  111,R30
                 ; 0000 010C 
                 ; 0000 010D // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 010E TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
00025e 93e0 0070 	STS  112,R30
                 ; 0000 010F 
                 ; 0000 0110 // Timer/Counter 3 Interrupt(s) initialization
                 ; 0000 0111 TIMSK3=(0<<ICIE3) | (0<<OCIE3C) | (0<<OCIE3B) | (0<<OCIE3A) | (0<<TOIE3);
000260 93e0 0071 	STS  113,R30
                 ; 0000 0112 
                 ; 0000 0113 // Timer/Counter 4 Interrupt(s) initialization
                 ; 0000 0114 TIMSK4=(0<<ICIE4) | (0<<OCIE4C) | (0<<OCIE4B) | (0<<OCIE4A) | (1<<TOIE4);
000262 e0e1      	LDI  R30,LOW(1)
000263 93e0 0072 	STS  114,R30
                 ; 0000 0115 
                 ; 0000 0116 // Timer/Counter 5 Interrupt(s) initialization
                 ; 0000 0117 TIMSK5=(0<<ICIE5) | (0<<OCIE5C) | (0<<OCIE5B) | (0<<OCIE5A) | (0<<TOIE5);
000265 e0e0      	LDI  R30,LOW(0)
000266 93e0 0073 	STS  115,R30
                 ; 0000 0118 
                 ; 0000 0119 // External Interrupt(s) initialization
                 ; 0000 011A // INT0: Off
                 ; 0000 011B // INT1: Off
                 ; 0000 011C // INT2: Off
                 ; 0000 011D // INT3: Off
                 ; 0000 011E // INT4: Off
                 ; 0000 011F // INT5: Off
                 ; 0000 0120 // INT6: Off
                 ; 0000 0121 // INT7: Off
                 ; 0000 0122 EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000268 93e0 0069 	STS  105,R30
                 ; 0000 0123 EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
00026a 93e0 006a 	STS  106,R30
                 ; 0000 0124 EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
00026c bbed      	OUT  0x1D,R30
                 ; 0000 0125 // PCINT0 interrupt: Off
                 ; 0000 0126 // PCINT1 interrupt: Off
                 ; 0000 0127 // PCINT2 interrupt: Off
                 ; 0000 0128 // PCINT3 interrupt: Off
                 ; 0000 0129 // PCINT4 interrupt: Off
                 ; 0000 012A // PCINT5 interrupt: Off
                 ; 0000 012B // PCINT6 interrupt: Off
                 ; 0000 012C // PCINT7 interrupt: Off
                 ; 0000 012D // PCINT8 interrupt: Off
                 ; 0000 012E // PCINT9 interrupt: Off
                 ; 0000 012F // PCINT10 interrupt: Off
                 ; 0000 0130 // PCINT11 interrupt: Off
                 ; 0000 0131 // PCINT12 interrupt: Off
                 ; 0000 0132 // PCINT13 interrupt: Off
                 ; 0000 0133 // PCINT14 interrupt: Off
                 ; 0000 0134 // PCINT15 interrupt: Off
                 ; 0000 0135 // PCINT16 interrupt: Off
                 ; 0000 0136 // PCINT17 interrupt: Off
                 ; 0000 0137 // PCINT18 interrupt: Off
                 ; 0000 0138 // PCINT19 interrupt: Off
                 ; 0000 0139 // PCINT20 interrupt: Off
                 ; 0000 013A // PCINT21 interrupt: Off
                 ; 0000 013B // PCINT22 interrupt: Off
                 ; 0000 013C // PCINT23 interrupt: Off
                 ; 0000 013D PCMSK0=(0<<PCINT7) | (0<<PCINT6) | (0<<PCINT5) | (0<<PCINT4) | (0<<PCINT3) | (0<<PCINT2) | (0<<PCINT1) | (0<<PCINT0);
00026d 93e0 006b 	STS  107,R30
                 ; 0000 013E PCMSK1=(0<<PCINT15) | (0<<PCINT14) | (0<<PCINT13) | (0<<PCINT12) | (0<<PCINT11) | (0<<PCINT10) | (0<<PCINT9) | (0<<PCINT ...
00026f 93e0 006c 	STS  108,R30
                 ; 0000 013F PCMSK2=(0<<PCINT23) | (0<<PCINT22) | (0<<PCINT21) | (0<<PCINT20) | (0<<PCINT19) | (0<<PCINT18) | (0<<PCINT17) | (0<<PCIN ...
000271 93e0 006d 	STS  109,R30
                 ; 0000 0140 PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
000273 93e0 0068 	STS  104,R30
                 ; 0000 0141 
                 ; 0000 0142 // USART0 initialization
                 ; 0000 0143 // USART0 disabled
                 ; 0000 0144 UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
000275 93e0 00c1 	STS  193,R30
                 ; 0000 0145 
                 ; 0000 0146 // USART1 initialization
                 ; 0000 0147 // USART1 disabled
                 ; 0000 0148 UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
000277 93e0 00c9 	STS  201,R30
                 ; 0000 0149 
                 ; 0000 014A // USART2 initialization
                 ; 0000 014B // USART2 disabled
                 ; 0000 014C UCSR2B=(0<<RXCIE2) | (0<<TXCIE2) | (0<<UDRIE2) | (0<<RXEN2) | (0<<TXEN2) | (0<<UCSZ22) | (0<<RXB82) | (0<<TXB82);
000279 93e0 00d1 	STS  209,R30
                 ; 0000 014D 
                 ; 0000 014E // USART3 initialization
                 ; 0000 014F // USART3 disabled
                 ; 0000 0150 UCSR3B=(0<<RXCIE3) | (0<<TXCIE3) | (0<<UDRIE3) | (0<<RXEN3) | (0<<TXEN3) | (0<<UCSZ32) | (0<<RXB83) | (0<<TXB83);
00027b 93e0 0131 	STS  305,R30
                 ; 0000 0151 
                 ; 0000 0152 // Analog Comparator initialization
                 ; 0000 0153 // Analog Comparator: Off
                 ; 0000 0154 // The Analog Comparator's positive input is
                 ; 0000 0155 // connected to the AIN0 pin
                 ; 0000 0156 // The Analog Comparator's negative input is
                 ; 0000 0157 // connected to the AIN1 pin
                 ; 0000 0158 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00027d e8e0      	LDI  R30,LOW(128)
00027e bfe0      	OUT  0x30,R30
                 ; 0000 0159 ADCSRB=(0<<ACME);
00027f e0e0      	LDI  R30,LOW(0)
000280 93e0 007b 	STS  123,R30
                 ; 0000 015A // Digital input buffer on AIN0: On
                 ; 0000 015B // Digital input buffer on AIN1: On
                 ; 0000 015C DIDR1=(0<<AIN0D) | (0<<AIN1D);
000282 93e0 007f 	STS  127,R30
                 ; 0000 015D 
                 ; 0000 015E // ADC initialization
                 ; 0000 015F // ADC disabled
                 ; 0000 0160 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000284 93e0 007a 	STS  122,R30
                 ; 0000 0161 
                 ; 0000 0162 // SPI initialization
                 ; 0000 0163 // SPI disabled
                 ; 0000 0164 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000286 bdec      	OUT  0x2C,R30
                 ; 0000 0165 
                 ; 0000 0166 // TWI initialization
                 ; 0000 0167 // TWI disabled
                 ; 0000 0168 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000287 93e0 00bc 	STS  188,R30
                 ; 0000 0169 
                 ; 0000 016A // Graphic Display Controller initialization
                 ; 0000 016B // The KS0108 connections are specified in the
                 ; 0000 016C // Project|Configure|C Compiler|Libraries|Graphic Display menu:
                 ; 0000 016D // DB0 - PORTA Bit 0
                 ; 0000 016E // DB1 - PORTA Bit 1
                 ; 0000 016F // DB2 - PORTA Bit 2
                 ; 0000 0170 // DB3 - PORTA Bit 3
                 ; 0000 0171 // DB4 - PORTA Bit 4
                 ; 0000 0172 // DB5 - PORTA Bit 5
                 ; 0000 0173 // DB6 - PORTA Bit 6
                 ; 0000 0174 // DB7 - PORTA Bit 7
                 ; 0000 0175 // E - PORTJ Bit 4
                 ; 0000 0176 // RD /WR - PORTE Bit 3
                 ; 0000 0177 // RS - PORTE Bit 4
                 ; 0000 0178 // /RST - PORTJ Bit 3
                 ; 0000 0179 // CS1 - PORTJ Bit 7
                 ; 0000 017A // CS2 - PORTH Bit 6
                 ; 0000 017B 
                 ; 0000 017C // Specify the current font for displaying text
                 ; 0000 017D glcd_init_data.font=font5x7;
000289 eee4      	LDI  R30,LOW(_font5x7*2)
00028a e0f0      	LDI  R31,HIGH(_font5x7*2)
00028b 83e8      	ST   Y,R30
00028c 83f9      	STD  Y+1,R31
                 ; 0000 017E // No function is used for reading
                 ; 0000 017F // image data from external memory
                 ; 0000 0180 glcd_init_data.readxmem=NULL;
00028d e0e0      	LDI  R30,LOW(0)
00028e 83ea      	STD  Y+2,R30
00028f 83eb      	STD  Y+2+1,R30
                 ; 0000 0181 // No function is used for writing
                 ; 0000 0182 // image data to external memory
                 ; 0000 0183 glcd_init_data.writexmem=NULL;
000290 83ec      	STD  Y+4,R30
000291 83ed      	STD  Y+4+1,R30
                 ; 0000 0184 
                 ; 0000 0185 glcd_init(&glcd_init_data);
000292 01de      	MOVW R26,R28
000293 d0a3      	RCALL _glcd_init
                 ; 0000 0186 
                 ; 0000 0187 // Global enable interrupts
                 ; 0000 0188 #asm("sei")
000294 9478      	sei
                 ; 0000 0189  //glcd_clear();
                 ; 0000 018A while (1)
                 _0x3:
                 ; 0000 018B       {
                 ; 0000 018C       // Place your code here
                 ; 0000 018D            PORTH = PORTH7;
000295 e0e7      	LDI  R30,LOW(7)
000296 93e0 0102 	STS  258,R30
                 ; 0000 018E            PORTB.4 = 1;
000298 9a2c      	SBI  0x5,4
                 ; 0000 018F            PORTB.5 = 1;
000299 9a2d      	SBI  0x5,5
                 ; 0000 0190            PORTB.6 = 1;
00029a 9a2e      	SBI  0x5,6
                 ; 0000 0191            delay_ms(300);
00029b e2ac      	LDI  R26,LOW(300)
00029c e0b1      	LDI  R27,HIGH(300)
00029d 940e 0436 	CALL _delay_ms
                 ; 0000 0192            PORTH = !PORTH7;
00029f e0e0      	LDI  R30,LOW(0)
0002a0 93e0 0102 	STS  258,R30
                 ; 0000 0193            PORTB.4 = 0;
0002a2 982c      	CBI  0x5,4
                 ; 0000 0194            PORTB.5 = 0;
0002a3 982d      	CBI  0x5,5
                 ; 0000 0195            PORTB.6 = 0;
0002a4 982e      	CBI  0x5,6
                 ; 0000 0196            delay_ms(300);
0002a5 e2ac      	LDI  R26,LOW(300)
0002a6 e0b1      	LDI  R27,HIGH(300)
0002a7 940e 0436 	CALL _delay_ms
                 ; 0000 0197            //glcd_outtextf("TESLA");
                 ; 0000 0198       }
0002a9 cfeb      	RJMP _0x3
                 ; 0000 0199 }
                 _0x12:
0002aa cfff      	RJMP _0x12
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _ks0108_enable_G100:
                 ; .FSTART _ks0108_enable_G100
0002ab 0000      	nop
0002ac 91e0 0105 	LDS  R30,261
0002ae 61e0      	ORI  R30,0x10
0002af 93e0 0105 	STS  261,R30
0002b1 0000      	nop
0002b2 9508      	RET
                 ; .FEND
                 _ks0108_disable_G100:
                 ; .FSTART _ks0108_disable_G100
0002b3 91e0 0105 	LDS  R30,261
0002b5 7eef      	ANDI R30,0xEF
0002b6 93e0 0105 	STS  261,R30
0002b8 91e0 0105 	LDS  R30,261
0002ba 77ef      	ANDI R30,0x7F
0002bb 93e0 0105 	STS  261,R30
0002bd 91e0 0102 	LDS  R30,258
0002bf 7bef      	ANDI R30,0xBF
0002c0 93e0 0102 	STS  258,R30
0002c2 9508      	RET
                 ; .FEND
                 _ks0108_rdbus_G100:
                 ; .FSTART _ks0108_rdbus_G100
0002c3 931a      	ST   -Y,R17
0002c4 dfe6      	RCALL _ks0108_enable_G100
0002c5 b110      	IN   R17,0
0002c6 91e0 0105 	LDS  R30,261
0002c8 7eef      	ANDI R30,0xEF
0002c9 93e0 0105 	STS  261,R30
0002cb 2fe1      	MOV  R30,R17
0002cc 9119      	LD   R17,Y+
0002cd 9508      	RET
                 ; .FEND
                 _ks0108_busy_G100:
                 ; .FSTART _ks0108_busy_G100
0002ce 93aa      	ST   -Y,R26
0002cf 931a      	ST   -Y,R17
0002d0 e0e0      	LDI  R30,LOW(0)
0002d1 b9e1      	OUT  0x1,R30
0002d2 9a73      	SBI  0xE,3
0002d3 9874      	CBI  0xE,4
0002d4 81e9      	LDD  R30,Y+1
0002d5 5fef      	SUBI R30,-LOW(1)
0002d6 2f1e      	MOV  R17,R30
0002d7 ff10      	SBRS R17,0
0002d8 c004      	RJMP _0x2000003
0002d9 91e0 0105 	LDS  R30,261
0002db 68e0      	ORI  R30,0x80
0002dc c003      	RJMP _0x20000AC
                 _0x2000003:
0002dd 91e0 0105 	LDS  R30,261
0002df 77ef      	ANDI R30,0x7F
                 _0x20000AC:
0002e0 93e0 0105 	STS  261,R30
0002e2 ff11      	SBRS R17,1
0002e3 c004      	RJMP _0x2000005
0002e4 91e0 0102 	LDS  R30,258
0002e6 64e0      	ORI  R30,0x40
0002e7 c003      	RJMP _0x20000AD
                 _0x2000005:
0002e8 91e0 0102 	LDS  R30,258
0002ea 7bef      	ANDI R30,0xBF
                 _0x20000AD:
0002eb 93e0 0102 	STS  258,R30
                 _0x2000007:
0002ed dfd5      	RCALL _ks0108_rdbus_G100
0002ee 78e0      	ANDI R30,LOW(0x80)
0002ef f7e9      	BRNE _0x2000007
0002f0 8118      	LDD  R17,Y+0
0002f1 c11b      	RJMP _0x2100001
                 ; .FEND
                 _ks0108_wrcmd_G100:
                 ; .FSTART _ks0108_wrcmd_G100
0002f2 93aa      	ST   -Y,R26
0002f3 81a9      	LDD  R26,Y+1
0002f4 dfd9      	RCALL _ks0108_busy_G100
0002f5 940e 0426 	CALL SUBOPT_0x1
0002f7 c115      	RJMP _0x2100001
                 ; .FEND
                 _ks0108_setloc_G100:
                 ; .FSTART _ks0108_setloc_G100
                +
0002f8 91e0 0a1e+LDS R30 , _ks0108_coord_G100 + ( 1 )
                 	__GETB1MN _ks0108_coord_G100,1
0002fa 93ea      	ST   -Y,R30
0002fb 91e0 0a1d 	LDS  R30,_ks0108_coord_G100
0002fd 73ef      	ANDI R30,LOW(0x3F)
0002fe 64e0      	ORI  R30,0x40
0002ff 2fae      	MOV  R26,R30
000300 dff1      	RCALL _ks0108_wrcmd_G100
                +
000301 91e0 0a1e+LDS R30 , _ks0108_coord_G100 + ( 1 )
                 	__GETB1MN _ks0108_coord_G100,1
000303 93ea      	ST   -Y,R30
                +
000304 91e0 0a1f+LDS R30 , _ks0108_coord_G100 + ( 2 )
                 	__GETB1MN _ks0108_coord_G100,2
000306 6be8      	ORI  R30,LOW(0xB8)
000307 2fae      	MOV  R26,R30
000308 dfe9      	RCALL _ks0108_wrcmd_G100
000309 9508      	RET
                 ; .FEND
                 _ks0108_gotoxp_G100:
                 ; .FSTART _ks0108_gotoxp_G100
00030a 93aa      	ST   -Y,R26
00030b 81e9      	LDD  R30,Y+1
00030c 93e0 0a1d 	STS  _ks0108_coord_G100,R30
00030e 95e2      	SWAP R30
00030f 70ef      	ANDI R30,0xF
000310 95e6      	LSR  R30
000311 95e6      	LSR  R30
                +
000312 93e0 0a1e+STS _ks0108_coord_G100 + ( 1 ) , R30
                 	__PUTB1MN _ks0108_coord_G100,1
000314 81e8      	LD   R30,Y
                +
000315 93e0 0a1f+STS _ks0108_coord_G100 + ( 2 ) , R30
                 	__PUTB1MN _ks0108_coord_G100,2
000317 dfe0      	RCALL _ks0108_setloc_G100
000318 c0f4      	RJMP _0x2100001
                 ; .FEND
                 _ks0108_nextx_G100:
                 ; .FSTART _ks0108_nextx_G100
000319 91a0 0a1d 	LDS  R26,_ks0108_coord_G100
00031b 5faf      	SUBI R26,-LOW(1)
00031c 93a0 0a1d 	STS  _ks0108_coord_G100,R26
00031e 38a0      	CPI  R26,LOW(0x80)
00031f f018      	BRLO _0x200000A
000320 e0e0      	LDI  R30,LOW(0)
000321 93e0 0a1d 	STS  _ks0108_coord_G100,R30
                 _0x200000A:
000323 91e0 0a1d 	LDS  R30,_ks0108_coord_G100
000325 73ef      	ANDI R30,LOW(0x3F)
000326 f431      	BRNE _0x200000B
000327 91e0 0a1d 	LDS  R30,_ks0108_coord_G100
000329 93ea      	ST   -Y,R30
                +
00032a 91a0 0a1f+LDS R26 , _ks0108_coord_G100 + ( 2 )
                 	__GETB2MN _ks0108_coord_G100,2
00032c dfdd      	RCALL _ks0108_gotoxp_G100
                 _0x200000B:
00032d 9508      	RET
                 ; .FEND
                 _ks0108_wrdata_G100:
                 ; .FSTART _ks0108_wrdata_G100
00032e 93aa      	ST   -Y,R26
                +
00032f 91a0 0a1e+LDS R26 , _ks0108_coord_G100 + ( 1 )
                 	__GETB2MN _ks0108_coord_G100,1
000331 df9c      	RCALL _ks0108_busy_G100
000332 9a74      	SBI  0xE,4
000333 940e 0426 	CALL SUBOPT_0x1
000335 9621      	ADIW R28,1
000336 9508      	RET
                 ; .FEND
                 _glcd_init:
                 ; .FSTART _glcd_init
000337 93ba      	ST   -Y,R27
000338 93aa      	ST   -Y,R26
000339 931a      	ST   -Y,R17
00033a 91e0 0104 	LDS  R30,260
00033c 61e0      	ORI  R30,0x10
00033d 93e0 0104 	STS  260,R30
00033f 9a6b      	SBI  0xD,3
000340 9a6c      	SBI  0xD,4
000341 91e0 0104 	LDS  R30,260
000343 60e8      	ORI  R30,8
000344 93e0 0104 	STS  260,R30
000346 91e0 0105 	LDS  R30,261
000348 60e8      	ORI  R30,8
000349 93e0 0105 	STS  261,R30
00034b 91e0 0104 	LDS  R30,260
00034d 68e0      	ORI  R30,0x80
00034e 93e0 0104 	STS  260,R30
000350 91e0 0101 	LDS  R30,257
000352 64e0      	ORI  R30,0x40
000353 93e0 0101 	STS  257,R30
000355 df5d      	RCALL _ks0108_disable_G100
000356 91e0 0105 	LDS  R30,261
000358 7fe7      	ANDI R30,0XF7
000359 93e0 0105 	STS  261,R30
00035b e6a4      	LDI  R26,LOW(100)
00035c e0b0      	LDI  R27,0
00035d 940e 0436 	CALL _delay_ms
00035f 91e0 0105 	LDS  R30,261
000361 60e8      	ORI  R30,8
000362 93e0 0105 	STS  261,R30
000364 e010      	LDI  R17,LOW(0)
                 _0x200000C:
000365 3012      	CPI  R17,2
000366 f440      	BRSH _0x200000E
000367 931a      	ST   -Y,R17
000368 e3af      	LDI  R26,LOW(63)
000369 df88      	RCALL _ks0108_wrcmd_G100
00036a 931a      	ST   -Y,R17
00036b 9513      	INC  R17
00036c eca0      	LDI  R26,LOW(192)
00036d df84      	RCALL _ks0108_wrcmd_G100
00036e cff6      	RJMP _0x200000C
                 _0x200000E:
00036f e0e1      	LDI  R30,LOW(1)
000370 93e0 0a00 	STS  _glcd_state,R30
000372 e0e0      	LDI  R30,LOW(0)
                +
000373 93e0 0a01+STS _glcd_state + ( 1 ) , R30
                 	__PUTB1MN _glcd_state,1
000375 81e9      	LDD  R30,Y+1
000376 81fa      	LDD  R31,Y+1+1
000377 9730      	SBIW R30,0
000378 f0a9      	BREQ _0x200000F
000379 81a9      	LDD  R26,Y+1
00037a 81ba      	LDD  R27,Y+1+1
00037b 940e 0440 	CALL __GETW1P
                +
00037d 93e0 0a04+STS _glcd_state + ( 4 ) , R30
00037f 93f0 0a05+STS _glcd_state + ( 4 ) + 1 , R31
                 	__PUTW1MN _glcd_state,4
000381 9612      	ADIW R26,2
000382 940e 0440 	CALL __GETW1P
                +
000384 93e0 0a19+STS _glcd_state + ( 25 ) , R30
000386 93f0 0a1a+STS _glcd_state + ( 25 ) + 1 , R31
                 	__PUTW1MN _glcd_state,25
000388 81a9      	LDD  R26,Y+1
000389 81ba      	LDD  R27,Y+1+1
00038a 9614      	ADIW R26,4
00038b 940e 0440 	CALL __GETW1P
00038d c00a      	RJMP _0x20000AE
                 _0x200000F:
00038e e0e0      	LDI  R30,LOW(0)
00038f e0f0      	LDI  R31,HIGH(0)
                +
000390 93e0 0a04+STS _glcd_state + ( 4 ) , R30
000392 93f0 0a05+STS _glcd_state + ( 4 ) + 1 , R31
                 	__PUTW1MN _glcd_state,4
                +
000394 93e0 0a19+STS _glcd_state + ( 25 ) , R30
000396 93f0 0a1a+STS _glcd_state + ( 25 ) + 1 , R31
                 	__PUTW1MN _glcd_state,25
                 _0x20000AE:
                +
000398 93e0 0a1b+STS _glcd_state + ( 27 ) , R30
00039a 93f0 0a1c+STS _glcd_state + ( 27 ) + 1 , R31
                 	__PUTW1MN _glcd_state,27
00039c e0e1      	LDI  R30,LOW(1)
                +
00039d 93e0 0a06+STS _glcd_state + ( 6 ) , R30
                 	__PUTB1MN _glcd_state,6
                +
00039f 93e0 0a07+STS _glcd_state + ( 7 ) , R30
                 	__PUTB1MN _glcd_state,7
                +
0003a1 93e0 0a08+STS _glcd_state + ( 8 ) , R30
                 	__PUTB1MN _glcd_state,8
0003a3 efef      	LDI  R30,LOW(255)
                +
0003a4 93e0 0a09+STS _glcd_state + ( 9 ) , R30
                 	__PUTB1MN _glcd_state,9
0003a6 e0e1      	LDI  R30,LOW(1)
                +
0003a7 93e0 0a10+STS _glcd_state + ( 16 ) , R30
                 	__PUTB1MN _glcd_state,16
                +
0003a9 e1e1     +LDI R30 , LOW ( _glcd_state + ( 17 ) )
0003aa e0fa     +LDI R31 , HIGH ( _glcd_state + ( 17 ) )
                 	__POINTW1MN _glcd_state,17
0003ab 93fa      	ST   -Y,R31
0003ac 93ea      	ST   -Y,R30
0003ad efef      	LDI  R30,LOW(255)
0003ae 93ea      	ST   -Y,R30
0003af e0a8      	LDI  R26,LOW(8)
0003b0 e0b0      	LDI  R27,0
0003b1 940e 040f 	CALL _memset
0003b3 d004      	RCALL _glcd_clear
0003b4 e0e1      	LDI  R30,LOW(1)
0003b5 8118      	LDD  R17,Y+0
0003b6 9623      	ADIW R28,3
0003b7 9508      	RET
                 ; .FEND
                 _glcd_clear:
                 ; .FSTART _glcd_clear
0003b8 940e 0448 	CALL __SAVELOCR4
0003ba e000      	LDI  R16,0
0003bb e030      	LDI  R19,0
                +
0003bc 91e0 0a01+LDS R30 , _glcd_state + ( 1 )
                 	__GETB1MN _glcd_state,1
0003be 30e0      	CPI  R30,0
0003bf f009      	BREQ _0x2000015
0003c0 ef0f      	LDI  R16,LOW(255)
                 _0x2000015:
                 _0x2000016:
0003c1 3038      	CPI  R19,8
0003c2 f478      	BRSH _0x2000018
0003c3 e0e0      	LDI  R30,LOW(0)
0003c4 93ea      	ST   -Y,R30
0003c5 2fa3      	MOV  R26,R19
0003c6 5f3f      	SUBI R19,-1
0003c7 df42      	RCALL _ks0108_gotoxp_G100
0003c8 e010      	LDI  R17,LOW(0)
                 _0x2000019:
0003c9 2fa1      	MOV  R26,R17
0003ca 5f1f      	SUBI R17,-1
0003cb 38a0      	CPI  R26,LOW(0x80)
0003cc f420      	BRSH _0x200001B
0003cd 2fa0      	MOV  R26,R16
0003ce df5f      	RCALL _ks0108_wrdata_G100
0003cf df49      	RCALL _ks0108_nextx_G100
0003d0 cff8      	RJMP _0x2000019
                 _0x200001B:
0003d1 cfef      	RJMP _0x2000016
                 _0x2000018:
0003d2 e0e0      	LDI  R30,LOW(0)
0003d3 93ea      	ST   -Y,R30
0003d4 e0a0      	LDI  R26,LOW(0)
0003d5 df34      	RCALL _ks0108_gotoxp_G100
0003d6 e0e0      	LDI  R30,LOW(0)
0003d7 93ea      	ST   -Y,R30
0003d8 e0a0      	LDI  R26,LOW(0)
0003d9 d028      	RCALL _glcd_moveto
0003da 940e 044d 	CALL __LOADLOCR4
0003dc 9624      	ADIW R28,4
0003dd 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _glcd_clipx:
                 ; .FSTART _glcd_clipx
0003de 940e 042f 	CALL SUBOPT_0x2
0003e0 f01c      	BRLT _0x2020003
0003e1 e0e0      	LDI  R30,LOW(0)
0003e2 e0f0      	LDI  R31,HIGH(0)
0003e3 c029      	RJMP _0x2100001
                 _0x2020003:
0003e4 81a8      	LD   R26,Y
0003e5 81b9      	LDD  R27,Y+1
0003e6 38a0      	CPI  R26,LOW(0x80)
0003e7 e0e0      	LDI  R30,HIGH(0x80)
0003e8 07be      	CPC  R27,R30
0003e9 f01c      	BRLT _0x2020004
0003ea e7ef      	LDI  R30,LOW(127)
0003eb e0f0      	LDI  R31,HIGH(127)
0003ec c020      	RJMP _0x2100001
                 _0x2020004:
0003ed 81e8      	LD   R30,Y
0003ee 81f9      	LDD  R31,Y+1
0003ef c01d      	RJMP _0x2100001
                 ; .FEND
                 _glcd_clipy:
                 ; .FSTART _glcd_clipy
0003f0 940e 042f 	CALL SUBOPT_0x2
0003f2 f01c      	BRLT _0x2020005
0003f3 e0e0      	LDI  R30,LOW(0)
0003f4 e0f0      	LDI  R31,HIGH(0)
0003f5 c017      	RJMP _0x2100001
                 _0x2020005:
0003f6 81a8      	LD   R26,Y
0003f7 81b9      	LDD  R27,Y+1
0003f8 34a0      	CPI  R26,LOW(0x40)
0003f9 e0e0      	LDI  R30,HIGH(0x40)
0003fa 07be      	CPC  R27,R30
0003fb f01c      	BRLT _0x2020006
0003fc e3ef      	LDI  R30,LOW(63)
0003fd e0f0      	LDI  R31,HIGH(63)
0003fe c00e      	RJMP _0x2100001
                 _0x2020006:
0003ff 81e8      	LD   R30,Y
000400 81f9      	LDD  R31,Y+1
000401 c00b      	RJMP _0x2100001
                 ; .FEND
                 _glcd_moveto:
                 ; .FSTART _glcd_moveto
000402 93aa      	ST   -Y,R26
000403 81a9      	LDD  R26,Y+1
000404 27bb      	CLR  R27
000405 dfd8      	RCALL _glcd_clipx
                +
000406 93e0 0a02+STS _glcd_state + ( 2 ) , R30
                 	__PUTB1MN _glcd_state,2
000408 81a8      	LD   R26,Y
000409 27bb      	CLR  R27
00040a dfe5      	RCALL _glcd_clipy
                +
00040b 93e0 0a03+STS _glcd_state + ( 3 ) , R30
                 	__PUTB1MN _glcd_state,3
                 _0x2100001:
00040d 9622      	ADIW R28,2
00040e 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _memset:
                 ; .FSTART _memset
00040f 93ba      	ST   -Y,R27
000410 93aa      	ST   -Y,R26
000411 81b9          ldd  r27,y+1
000412 81a8          ld   r26,y
000413 9610          adiw r26,0
000414 f031          breq memset1
000415 81fc          ldd  r31,y+4
000416 81eb          ldd  r30,y+3
000417 816a          ldd  r22,y+2
                 memset0:
000418 9361          st   z+,r22
000419 9711          sbiw r26,1
00041a f7e9          brne memset0
                 memset1:
00041b 81eb          ldd  r30,y+3
00041c 81fc          ldd  r31,y+4
00041d 9625      	ADIW R28,5
00041e 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _glcd_state:
000a00           	.BYTE 0x1D
                 _ks0108_coord_G100:
000a1d           	.BYTE 0x3
                 __seed_G106:
000a20           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00041f efec      	LDI  R30,LOW(252)
000420 93e0 00a5 	STS  165,R30
000422 e1e8      	LDI  R30,LOW(24)
000423 93e0 00a4 	STS  164,R30
000425 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x1:
000426 9873      	CBI  0xE,3
000427 efef      	LDI  R30,LOW(255)
000428 b9e1      	OUT  0x1,R30
000429 81e8      	LD   R30,Y
00042a b9e2      	OUT  0x2,R30
00042b 940e 02ab 	CALL _ks0108_enable_G100
00042d 940c 02b3 	JMP  _ks0108_disable_G100
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
00042f 93ba      	ST   -Y,R27
000430 93aa      	ST   -Y,R26
000431 81a8      	LD   R26,Y
000432 81b9      	LDD  R27,Y+1
000433 940e 0444 	CALL __CPW02
000435 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000436 9610      	adiw r26,0
000437 f039      	breq __delay_ms1
                 __delay_ms0:
000438 95a8      	wdr
                +
000439 ef8a     +LDI R24 , LOW ( 0xFA )
00043a e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
00043b 9701     +SBIW R24 , 1
00043c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
00043d 9711      	sbiw r26,1
00043e f7c9      	brne __delay_ms0
                 __delay_ms1:
00043f 9508      	ret
                 
                 __GETW1P:
000440 91ed      	LD   R30,X+
000441 91fc      	LD   R31,X
000442 9711      	SBIW R26,1
000443 9508      	RET
                 
                 __CPW02:
000444 2400      	CLR  R0
000445 160a      	CP   R0,R26
000446 060b      	CPC  R0,R27
000447 9508      	RET
                 
                 __SAVELOCR4:
000448 933a      	ST   -Y,R19
                 __SAVELOCR3:
000449 932a      	ST   -Y,R18
                 __SAVELOCR2:
00044a 931a      	ST   -Y,R17
00044b 930a      	ST   -Y,R16
00044c 9508      	RET
                 
                 __LOADLOCR4:
00044d 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00044e 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00044f 8119      	LDD  R17,Y+1
000450 8108      	LD   R16,Y
000451 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega2560 register use summary:
r0 :   7 r1 :   1 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   5 r17:  21 r18:   2 r19:   6 r20:   0 r21:   0 r22:   4 r23:   0 
r24:  11 r25:   3 r26:  51 r27:  21 r28:   8 r29:   1 r30: 300 r31:  23 
x  :   5 y  :  74 z  :   8 
Registers used: 18 out of 35 (51.4%)

ATmega2560 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   9 and   :   0 andi  :  11 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   5 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   4 brmi  :   0 brne  :   8 brpl  :   0 brsh  :   3 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  17 
cbi   :   5 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   5 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   1 cpc   :   3 cpi   :   7 cpse  :   0 dec   :   1 des   :   0 
eicall:   0 eijmp :   0 elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 inc   :   1 jmp   :  59 
ld    :  14 ldd   :  26 ldi   :  98 lds   :  26 lpm   :   7 lsl   :   0 
lsr   :   2 mov   :   7 movw  :   4 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :  11 out   :  33 pop   :   0 
push  :   0 rcall :  20 ret   :  17 reti  :   1 rjmp  :  20 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   7 sbic  :   0 sbis  :   0 
sbiw  :   9 sbr   :   0 sbrc  :   0 sbrs  :   2 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  35 std   :   5 sts   : 126 
sub   :   0 subi  :   4 swap  :   1 tst   :   0 wdr   :   1 
Instructions used: 43 out of 119 (36.1%)

ATmega2560 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0008a4   1698    514   2212  262144   0.8%
[.dseg] 0x000200 0x000a24      0     36     36    8192   0.4%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 3 warnings
