用verilog实现一个4bit二进制计数器。
====
a) 异步复位

b) 同步复位

input clk, rst_n; 

output [3:0] o_cnt;
```verilog
`timescale 1ns/1ps
module Syn_counter(
                input clk,rst_n,
                output[3:0] o_cnt
					);
  reg [3：0] o_cnt_r;
  always @ (posedge clk)
    if(!rst_n)
      o_cnt_r <= 4'b0000;
  	else
      o_cnt_r <= o_cnt_r + 1'b1;
  assign o_cnt =o_cnt_r;
endmodule
```    
```verilog
// Code your testbench here
// or browse Examples
`timescale 1ns/1ps
module test_Syncounter();
  reg clk;
  reg rst_n;
  wire [3:0] o_cnt;
  initial
    begin
      $dumpfile("t.vcd");
      $dumpvars(1);
      clk =0;
      rst_n= 0;
      #100
      rst_n=1;
    end
  always #10 clk = ~clk；
    Syn_counter Syn_counter_inst(clk,rst_n,o_cnt);
    endmodule
  ```
