# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Mealy_FSM.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../Mealy_FSM.srcs/sources_1/new/Testbench.vhd" \

# Do not sort compile order
nosort
