INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/Bin_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bin_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/Executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/IFetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2458] undeclared symbol pco, assumed default net type wire [D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/IFetc32.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/Idecoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/controller.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalDesign/top_test/top/top.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
