

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_324_1'
================================================================
* Date:           Sun Jun 19 18:34:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.017 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_324_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.01>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'm_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_V_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'm_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m_V_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'm_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m_V_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'm_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %den2_V_0_3_08"   --->   Operation 9 'read' 'den2_V_0_3_08_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %den2_V_0_2_07"   --->   Operation 10 'read' 'den2_V_0_2_07_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %den2_V_0_1_06"   --->   Operation 11 'read' 'den2_V_0_1_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %den2_V_0_0_05"   --->   Operation 12 'read' 'den2_V_0_0_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i"   --->   Operation 15 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%icmp_ln324 = icmp_eq  i3 %i_2, i3 4" [model_functions.cpp:324]   --->   Operation 17 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%add_ln324 = add i3 %i_2, i3 1" [model_functions.cpp:324]   --->   Operation 19 'add' 'add_ln324' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %.split, void %_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub" [model_functions.cpp:324]   --->   Operation 20 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [model_functions.cpp:323]   --->   Operation 21 'specloopname' 'specloopname_ln323' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i3 %i_2"   --->   Operation 22 'trunc' 'trunc_ln712' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.49ns)   --->   "%m_V_1_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %den2_V_0_0_05_read, i32 %den2_V_0_1_06_read, i32 %den2_V_0_2_07_read, i32 %den2_V_0_3_08_read, i2 %trunc_ln712"   --->   Operation 23 'mux' 'm_V_1_5' <Predicate = (!icmp_ln324)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "%switch_ln325 = switch i2 %trunc_ln712, void %branch3, i2 0, void %.split..split43_crit_edge, i2 1, void %.split..split43_crit_edge5, i2 2, void %branch2" [model_functions.cpp:325]   --->   Operation 24 'switch' 'switch_ln325' <Predicate = (!icmp_ln324)> <Delay = 0.65>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln325 = store i32 %m_V_1_5, i32 %m_V_1_2" [model_functions.cpp:325]   --->   Operation 25 'store' 'store_ln325' <Predicate = (!icmp_ln324 & trunc_ln712 == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln325 = br void %.split43" [model_functions.cpp:325]   --->   Operation 26 'br' 'br_ln325' <Predicate = (!icmp_ln324 & trunc_ln712 == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln325 = store i32 %m_V_1_5, i32 %m_V_1_1" [model_functions.cpp:325]   --->   Operation 27 'store' 'store_ln325' <Predicate = (!icmp_ln324 & trunc_ln712 == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln325 = br void %.split43" [model_functions.cpp:325]   --->   Operation 28 'br' 'br_ln325' <Predicate = (!icmp_ln324 & trunc_ln712 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln325 = store i32 %m_V_1_5, i32 %m_V_1" [model_functions.cpp:325]   --->   Operation 29 'store' 'store_ln325' <Predicate = (!icmp_ln324 & trunc_ln712 == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln325 = br void %.split43" [model_functions.cpp:325]   --->   Operation 30 'br' 'br_ln325' <Predicate = (!icmp_ln324 & trunc_ln712 == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln325 = store i32 %m_V_1_5, i32 %m_V_1_3" [model_functions.cpp:325]   --->   Operation 31 'store' 'store_ln325' <Predicate = (!icmp_ln324 & trunc_ln712 == 3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln325 = br void %.split43" [model_functions.cpp:325]   --->   Operation 32 'br' 'br_ln325' <Predicate = (!icmp_ln324 & trunc_ln712 == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.40ns)   --->   "%store_ln324 = store i3 %add_ln324, i3 %i" [model_functions.cpp:324]   --->   Operation 33 'store' 'store_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.40>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m_V_1_load = load i32 %m_V_1"   --->   Operation 35 'load' 'm_V_1_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%m_V_1_1_load = load i32 %m_V_1_1"   --->   Operation 36 'load' 'm_V_1_1_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%m_V_1_2_load = load i32 %m_V_1_2"   --->   Operation 37 'load' 'm_V_1_2_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%m_V_1_3_load = load i32 %m_V_1_3"   --->   Operation 38 'load' 'm_V_1_3_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m_V_3_04_out, i32 %m_V_1_3_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m_V_2_03_out, i32 %m_V_1_2_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m_V_1_02_out, i32 %m_V_1_1_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m_V_0_01_out, i32 %m_V_1_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ den2_V_0_0_05]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_1_06]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_2_07]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_3_08]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V_3_04_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_V_2_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_V_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_V_0_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01]
m_V_1              (alloca           ) [ 01]
m_V_1_1            (alloca           ) [ 01]
m_V_1_2            (alloca           ) [ 01]
m_V_1_3            (alloca           ) [ 01]
den2_V_0_3_08_read (read             ) [ 00]
den2_V_0_2_07_read (read             ) [ 00]
den2_V_0_1_06_read (read             ) [ 00]
den2_V_0_0_05_read (read             ) [ 00]
store_ln0          (store            ) [ 00]
br_ln0             (br               ) [ 00]
i_2                (load             ) [ 00]
specpipeline_ln0   (specpipeline     ) [ 00]
icmp_ln324         (icmp             ) [ 01]
empty              (speclooptripcount) [ 00]
add_ln324          (add              ) [ 00]
br_ln324           (br               ) [ 00]
specloopname_ln323 (specloopname     ) [ 00]
trunc_ln712        (trunc            ) [ 01]
m_V_1_5            (mux              ) [ 00]
switch_ln325       (switch           ) [ 00]
store_ln325        (store            ) [ 00]
br_ln325           (br               ) [ 00]
store_ln325        (store            ) [ 00]
br_ln325           (br               ) [ 00]
store_ln325        (store            ) [ 00]
br_ln325           (br               ) [ 00]
store_ln325        (store            ) [ 00]
br_ln325           (br               ) [ 00]
store_ln324        (store            ) [ 00]
br_ln0             (br               ) [ 00]
m_V_1_load         (load             ) [ 00]
m_V_1_1_load       (load             ) [ 00]
m_V_1_2_load       (load             ) [ 00]
m_V_1_3_load       (load             ) [ 00]
write_ln0          (write            ) [ 00]
write_ln0          (write            ) [ 00]
write_ln0          (write            ) [ 00]
write_ln0          (write            ) [ 00]
ret_ln0            (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="den2_V_0_0_05">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="den2_V_0_1_06">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_1_06"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="den2_V_0_2_07">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_2_07"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="den2_V_0_3_08">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_3_08"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_V_3_04_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V_3_04_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_V_2_03_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V_2_03_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_V_1_02_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_V_0_01_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V_0_01_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="m_V_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="m_V_1_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_1_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="m_V_1_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_1_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="m_V_1_3_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_1_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="den2_V_0_3_08_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_3_08_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="den2_V_0_2_07_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_2_07_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="den2_V_0_1_06_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_1_06_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="den2_V_0_0_05_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_0_05_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln0_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln0_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_2_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln324_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln324_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln712_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="m_V_1_5_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="32" slack="0"/>
<pin id="153" dir="0" index="4" bw="32" slack="0"/>
<pin id="154" dir="0" index="5" bw="2" slack="0"/>
<pin id="155" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="m_V_1_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln325_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln325_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln325_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln325_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln324_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="m_V_1_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_1_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="m_V_1_1_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="m_V_1_2_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="m_V_1_3_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_1_3_load/1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="210" class="1005" name="m_V_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_V_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="m_V_1_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_V_1_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="m_V_1_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_V_1_2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="m_V_1_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_V_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="129" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="90" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="84" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="78" pin="2"/><net_sink comp="148" pin=3"/></net>

<net id="160"><net_src comp="72" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="161"><net_src comp="144" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="166"><net_src comp="148" pin="6"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="148" pin="6"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="148" pin="6"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="148" pin="6"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="138" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="206"><net_src comp="52" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="213"><net_src comp="56" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="219"><net_src comp="60" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="225"><net_src comp="64" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="231"><net_src comp="68" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_V_3_04_out | {1 }
	Port: m_V_2_03_out | {1 }
	Port: m_V_1_02_out | {1 }
	Port: m_V_0_01_out | {1 }
 - Input state : 
	Port: master_fix_Pipeline_VITIS_LOOP_324_1 : den2_V_0_0_05 | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_324_1 : den2_V_0_1_06 | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_324_1 : den2_V_0_2_07 | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_324_1 : den2_V_0_3_08 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln324 : 2
		add_ln324 : 2
		br_ln324 : 3
		trunc_ln712 : 2
		m_V_1_5 : 3
		switch_ln325 : 3
		store_ln325 : 4
		store_ln325 : 4
		store_ln325 : 4
		store_ln325 : 4
		store_ln324 : 3
		m_V_1_load : 1
		m_V_1_1_load : 1
		m_V_1_2_load : 1
		m_V_1_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    mux   |         m_V_1_5_fu_148        |    0    |    20   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln324_fu_138       |    0    |    10   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln324_fu_132       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          | den2_V_0_3_08_read_read_fu_72 |    0    |    0    |
|   read   | den2_V_0_2_07_read_read_fu_78 |    0    |    0    |
|          | den2_V_0_1_06_read_read_fu_84 |    0    |    0    |
|          | den2_V_0_0_05_read_read_fu_90 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     write_ln0_write_fu_96     |    0    |    0    |
|   write  |     write_ln0_write_fu_103    |    0    |    0    |
|          |     write_ln0_write_fu_110    |    0    |    0    |
|          |     write_ln0_write_fu_117    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln712_fu_144      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    38   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|   i_reg_203   |    3   |
|m_V_1_1_reg_216|   32   |
|m_V_1_2_reg_222|   32   |
|m_V_1_3_reg_228|   32   |
| m_V_1_reg_210 |   32   |
+---------------+--------+
|     Total     |   131  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   38   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   38   |
+-----------+--------+--------+
