TimeQuest Timing Analyzer report for cam_vga
Mon Oct 10 11:39:36 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 13. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cam_pclk'
 15. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'cam_pclk'
 17. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 20. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 21. Slow 1200mV 85C Model Removal: 'cam_pclk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 43. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'cam_pclk'
 45. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Hold: 'cam_pclk'
 47. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 50. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 51. Slow 1200mV 0C Model Removal: 'cam_pclk'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 72. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'cam_pclk'
 74. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 75. Fast 1200mV 0C Model Hold: 'cam_pclk'
 76. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Hold: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 78. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 80. Fast 1200mV 0C Model Removal: 'cam_pclk'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths
112. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; cam_vga                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; cam_pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cam_pclk }                                              ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { camera:cam|i2c_dri:u_i2c_dri|dri_clk }                  ;
; sys_clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -2.115 ; 2.885  ; 50.00      ; 1         ; 2           ; -76.2 ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 128.34 MHz ; 128.34 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 128.44 MHz ; 128.44 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 191.06 MHz ; 191.06 MHz      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;                                                ;
; 283.29 MHz ; 238.04 MHz      ; cam_pclk                                              ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; -4.234 ; -193.145      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -3.520 ; -11.248       ;
; cam_pclk                                              ; -2.530 ; -109.080      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.140 ; -4.684        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -1.472 ; -1.864        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.234 ; -0.234        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.453  ; 0.000         ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; 0.454  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; cam_pclk ; -2.816 ; -88.899            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; cam_pclk ; -0.225 ; -2.309            ;
+----------+--------+-------------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.201 ; -129.270      ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; -3.201 ; -104.317      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.701  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.410  ; 0.000         ;
; sys_clk                                               ; 9.934  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.234 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.731      ;
; -4.140 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.658      ;
; -4.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.608      ;
; -4.055 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.573      ;
; -3.930 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[5]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.448      ;
; -3.929 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[1]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.447      ;
; -3.928 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[7]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.446      ;
; -3.835 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.379      ; 5.215      ;
; -3.774 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.736      ;
; -3.771 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[3]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.289      ;
; -3.769 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[0]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.287      ;
; -3.747 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[12]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.709      ;
; -3.740 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.702      ;
; -3.739 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.257      ;
; -3.738 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[6]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.483     ; 4.256      ;
; -3.733 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.695      ;
; -3.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[10]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.693      ;
; -3.699 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.661      ;
; -3.698 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.065     ; 4.634      ;
; -3.685 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.065     ; 4.621      ;
; -3.633 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.379      ; 5.013      ;
; -3.474 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.112     ; 4.363      ;
; -3.438 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.400      ;
; -3.401 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.075     ; 4.327      ;
; -3.376 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.373      ; 4.750      ;
; -3.318 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[8]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.280      ;
; -3.314 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.276      ;
; -3.312 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.112     ; 4.201      ;
; -3.281 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.243      ;
; -3.280 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 4.242      ;
; -3.277 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.199      ;
; -3.277 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.199      ;
; -3.277 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.199      ;
; -3.277 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.199      ;
; -3.277 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.199      ;
; -3.277 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.199      ;
; -3.277 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.199      ;
; -3.259 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.181      ;
; -3.259 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.181      ;
; -3.259 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.181      ;
; -3.259 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.181      ;
; -3.259 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.181      ;
; -3.259 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.181      ;
; -3.259 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.181      ;
; -3.232 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.075     ; 4.158      ;
; -3.202 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.124      ;
; -3.202 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.124      ;
; -3.202 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.124      ;
; -3.202 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.124      ;
; -3.202 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.124      ;
; -3.202 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.124      ;
; -3.202 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.124      ;
; -3.197 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.379      ; 4.577      ;
; -3.130 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.052      ;
; -3.130 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.052      ;
; -3.130 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.052      ;
; -3.130 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.052      ;
; -3.130 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.052      ;
; -3.130 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.052      ;
; -3.130 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.052      ;
; -3.095 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.017      ;
; -3.095 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.017      ;
; -3.095 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.017      ;
; -3.095 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.017      ;
; -3.095 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.017      ;
; -3.095 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.017      ;
; -3.095 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.017      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.090 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.012      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.082 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.004      ;
; -3.060 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.982      ;
; -3.060 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.982      ;
; -3.060 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.982      ;
; -3.060 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.982      ;
; -3.060 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.982      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.081     ; 2.380      ;
; -3.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.060     ; 2.383      ;
; -3.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.060     ; 2.379      ;
; -3.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.060     ; 2.303      ;
; -3.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.060     ; 2.273      ;
; -3.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.081     ; 2.205      ;
; -3.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.060     ; 2.224      ;
; -3.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.081     ; 2.117      ;
; -3.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.081     ; 2.052      ;
; -3.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.060     ; 2.066      ;
; -3.066 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.081     ; 1.926      ;
; -2.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 2.894      ;
; -1.925 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 2.518      ;
; -1.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 2.338      ;
; -1.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 2.261      ;
; -1.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 2.228      ;
; -1.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 2.045      ;
; -1.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 1.948      ;
; -1.325 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 1.918      ;
; -1.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 1.856      ;
; -1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 1.648      ;
; -1.002 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 1.595      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.208  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.713      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.382  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.539      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.336      ;
; 2.594  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.579     ; 6.828      ;
; 2.595  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.579     ; 6.827      ;
; 2.601  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.579     ; 6.821      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.202      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.180      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.045      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 2.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.947      ;
; 3.018  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.579     ; 6.404      ;
; 3.018  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.579     ; 6.404      ;
; 3.019  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.578     ; 6.404      ;
; 3.020  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.578     ; 6.403      ;
; 3.026  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.578     ; 6.397      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.530 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 3.499      ;
; -2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 3.496      ;
; -2.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.133     ; 3.344      ;
; -2.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.269     ; 3.085      ;
; -2.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.122     ; 3.194      ;
; -2.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.250      ;
; -2.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.122     ; 3.182      ;
; -2.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.249      ;
; -2.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.248      ;
; -2.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.247      ;
; -2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.246      ;
; -2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.245      ;
; -2.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.835      ;
; -2.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.835      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.832      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.832      ;
; -2.234 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 3.203      ;
; -2.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.169      ;
; -2.200 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 3.166      ;
; -2.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.379     ; 2.839      ;
; -2.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.379     ; 2.836      ;
; -2.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 3.006      ;
; -2.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.122     ; 3.054      ;
; -2.150 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 3.119      ;
; -2.145 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.122     ; 3.044      ;
; -2.106 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.269     ; 2.858      ;
; -2.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.077      ; 3.163      ;
; -2.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.077      ; 3.160      ;
; -2.002 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.203      ; 3.226      ;
; -1.982 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.948      ;
; -1.981 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.947      ;
; -1.980 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.946      ;
; -1.978 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.825      ;
; -1.978 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.825      ;
; -1.954 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.533      ;
; -1.954 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.533      ;
; -1.952 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.799      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.900      ;
; -1.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.899      ;
; -1.921 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.887      ;
; -1.904 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.870      ;
; -1.903 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.869      ;
; -1.902 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.868      ;
; -1.901 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.867      ;
; -1.895 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.379     ; 2.537      ;
; -1.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.522     ; 2.389      ;
; -1.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.268      ; 3.178      ;
; -1.883 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                     ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.466     ; 2.438      ;
; -1.883 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.466     ; 2.438      ;
; -1.883 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.466     ; 2.438      ;
; -1.882 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.522     ; 2.381      ;
; -1.876 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.455      ;
; -1.876 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.455      ;
; -1.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.832      ;
; -1.865 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.094     ; 2.792      ;
; -1.865 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.094     ; 2.792      ;
; -1.863 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.829      ;
; -1.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.094     ; 2.789      ;
; -1.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.094     ; 2.789      ;
; -1.859 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.825      ;
; -1.856 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.822      ;
; -1.844 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.152      ; 3.064      ;
; -1.844 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.152      ; 3.064      ;
; -1.843 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.159      ; 3.070      ;
; -1.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.152      ; 3.061      ;
; -1.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.152      ; 3.061      ;
; -1.840 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.159      ; 3.067      ;
; -1.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.796      ;
; -1.828 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.794      ;
; -1.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.674      ;
; -1.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.793      ;
; -1.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.791      ;
; -1.823 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.055     ; 2.789      ;
; -1.817 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.379     ; 2.459      ;
; -1.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.272     ; 2.556      ;
; -1.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.616      ;
; -1.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.074      ; 2.861      ;
; -1.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.074      ; 2.861      ;
; -1.763 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.077      ; 2.861      ;
; -1.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.074      ; 2.858      ;
; -1.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.074      ; 2.858      ;
; -1.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.133     ; 2.639      ;
; -1.746 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.159      ; 2.973      ;
; -1.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.033      ; 2.786      ;
; -1.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.033      ; 2.786      ;
; -1.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.033      ; 2.786      ;
; -1.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.033      ; 2.783      ;
; -1.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.033      ; 2.783      ;
; -1.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.033      ; 2.783      ;
; -1.685 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.077      ; 2.783      ;
; -1.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.518      ;
; -1.664 ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.137      ; 2.869      ;
; -1.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.522     ; 2.160      ;
; -1.631 ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.098     ; 2.554      ;
; -1.617 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 2.586      ;
; -1.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 2.583      ;
; -1.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.458      ;
; -1.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.104     ; 2.527      ;
; -1.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.104     ; 2.527      ;
; -1.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.104     ; 2.527      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.140 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.734      ;
; -2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.687      ;
; -1.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.483      ;
; -1.811 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.403      ;
; -1.767 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.361      ;
; -1.750 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.344      ;
; -1.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.304      ;
; -1.709 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.301      ;
; -1.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.228      ;
; -1.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.071      ;
; -1.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 1.991      ;
; -0.653 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                               ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; -0.015     ; 0.858      ;
; -0.617 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                               ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.015     ; 0.818      ;
; 7.598  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.704      ;
; 7.626  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.676      ;
; 7.658  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.644      ;
; 7.706  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.596      ;
; 7.756  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.546      ;
; 7.804  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.498      ;
; 7.894  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.408      ;
; 7.942  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.360      ;
; 7.945  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.357      ;
; 8.025  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.277      ;
; 8.037  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.265      ;
; 8.040  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.262      ;
; 8.065  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.237      ;
; 8.088  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.214      ;
; 8.123  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.179      ;
; 8.124  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 7.177      ;
; 8.140  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.162      ;
; 8.152  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 7.149      ;
; 8.215  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.087      ;
; 8.220  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.082      ;
; 8.247  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 7.054      ;
; 8.261  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.041      ;
; 8.275  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 7.026      ;
; 8.275  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 7.026      ;
; 8.295  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 7.007      ;
; 8.303  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.998      ;
; 8.318  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.984      ;
; 8.384  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.918      ;
; 8.393  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.909      ;
; 8.395  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.906      ;
; 8.397  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.904      ;
; 8.407  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.895      ;
; 8.423  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.878      ;
; 8.425  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.876      ;
; 8.456  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.846      ;
; 8.471  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.830      ;
; 8.531  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.771      ;
; 8.535  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.766      ;
; 8.563  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.738      ;
; 8.573  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.728      ;
; 8.579  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.723      ;
; 8.585  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.716      ;
; 8.594  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.707      ;
; 8.602  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.700      ;
; 8.622  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.679      ;
; 8.648  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.653      ;
; 8.654  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.648      ;
; 8.666  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.635      ;
; 8.669  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.633      ;
; 8.676  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.625      ;
; 8.677  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.625      ;
; 8.683  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.618      ;
; 8.697  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.605      ;
; 8.734  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.813      ;
; 8.734  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.813      ;
; 8.734  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.813      ;
; 8.734  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.813      ;
; 8.734  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.813      ;
; 8.734  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.813      ;
; 8.734  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.813      ;
; 8.741  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.560      ;
; 8.742  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.559      ;
; 8.744  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.557      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.756  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.791      ;
; 8.768  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.533      ;
; 8.789  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.512      ;
; 8.799  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.502      ;
; 8.806  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.741      ;
; 8.806  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.741      ;
; 8.806  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.741      ;
; 8.806  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.741      ;
; 8.806  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.741      ;
; 8.806  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.741      ;
; 8.806  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.741      ;
; 8.815  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.083     ; 6.487      ;
; 8.817  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.484      ;
; 8.821  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.084     ; 6.480      ;
; 8.825  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.722      ;
; 8.825  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.247      ; 6.722      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.844      ; 1.664      ;
; -1.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.844      ; 1.681      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.839      ; 2.739      ;
; -0.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.839      ; 2.824      ;
; -0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.844      ; 2.850      ;
; -0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.844      ; 2.893      ;
; -0.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 2.904      ;
; -0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.844      ; 2.929      ;
; -0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 2.953      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 2.960      ;
; -0.169 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 2.966      ;
; 0.259  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.719      ; 1.232      ;
; 0.281  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.719      ; 1.254      ;
; 0.478  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.104      ; 0.794      ;
; 0.478  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.104      ; 0.794      ;
; 0.479  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.104      ; 0.795      ;
; 0.485  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.543  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.659      ; 1.456      ;
; 0.626  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.270      ; 1.150      ;
; 0.627  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.656      ; 1.537      ;
; 0.677  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.104      ; 0.993      ;
; 0.677  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.104      ; 0.993      ;
; 0.713  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.203      ; 1.170      ;
; 0.737  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.002      ;
; 0.749  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.203      ; 1.206      ;
; 0.752  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.045      ; 1.009      ;
; 0.755  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.203      ; 1.212      ;
; 0.762  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.045      ; 1.019      ;
; 0.797  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.066      ;
; 0.800  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.069      ;
; 0.810  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.075      ;
; 0.810  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.075      ;
; 0.823  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.088      ;
; 0.824  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.093      ;
; 0.825  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.094      ;
; 0.845  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.110      ;
; 0.854  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.123      ;
; 0.856  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.371      ; 1.481      ;
; 0.865  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.226      ; 1.303      ;
; 0.879  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.269      ; 1.360      ;
; 0.888  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.362      ; 1.504      ;
; 0.896  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.659      ; 1.809      ;
; 0.901  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.045      ; 1.158      ;
; 0.915  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.378      ; 1.547      ;
; 0.917  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.656      ; 1.827      ;
; 0.924  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.356      ; 1.534      ;
; 0.956  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.221      ;
; 0.959  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.228      ;
; 0.959  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.270      ; 1.483      ;
; 0.965  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.362      ; 1.581      ;
; 0.966  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.362      ; 1.582      ;
; 0.972  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.270      ; 1.496      ;
; 1.001  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.362      ; 1.617      ;
; 1.003  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.244      ; 1.501      ;
; 1.004  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.045      ; 1.261      ;
; 1.016  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.371      ; 1.641      ;
; 1.037  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.306      ;
; 1.037  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.200      ; 1.491      ;
; 1.057  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.322      ;
; 1.064  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.269      ; 1.545      ;
; 1.065  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.244      ; 1.521      ;
; 1.067  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.200      ; 1.521      ;
; 1.077  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.203      ; 1.534      ;
; 1.078  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.343      ;
; 1.081  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.346      ;
; 1.081  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.346      ;
; 1.087  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.226      ; 1.525      ;
; 1.103  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.052      ; 1.367      ;
; 1.131  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.233      ; 1.576      ;
; 1.140  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.187      ; 1.539      ;
; 1.157  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.356      ; 1.767      ;
; 1.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.371      ; 1.812      ;
; 1.188  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.378      ; 1.820      ;
; 1.190  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.371      ; 1.815      ;
; 1.198  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.052      ; 1.462      ;
; 1.208  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.362      ; 1.824      ;
; 1.209  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.478      ;
; 1.213  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.482      ;
; 1.218  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.483      ;
; 1.222  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.491      ;
; 1.222  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.491      ;
; 1.228  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.106      ; 1.546      ;
; 1.230  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.356      ; 1.840      ;
; 1.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.106      ; 1.548      ;
; 1.234  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.052      ; 1.498      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.234 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.411      ; 0.746      ;
; -0.220 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 0.764      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.508  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.801      ;
; 0.510  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.803      ;
; 0.516  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.809      ;
; 0.523  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.816      ;
; 0.526  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.624  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.917      ;
; 0.685  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.978      ;
; 0.714  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.007      ;
; 0.721  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.013      ;
; 0.738  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.742  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.747  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.761  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.059      ;
; 0.769  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.062      ;
; 0.772  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.778  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.071      ;
; 0.781  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.074      ;
; 0.784  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.077      ;
; 0.786  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.080      ;
; 0.789  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.083      ;
; 0.847  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.526      ;
; 0.847  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.140      ;
; 0.856  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.535      ;
; 0.888  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.181      ;
; 0.891  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.570      ;
; 0.897  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.190      ;
; 0.901  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.194      ;
; 0.912  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.591      ;
; 0.918  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.211      ;
; 0.925  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.217      ;
; 0.933  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.183      ; 1.340      ;
; 0.950  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.630      ;
; 0.978  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.658      ;
; 0.988  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.668      ;
; 0.999  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.679      ;
; 1.006  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.298      ;
; 1.010  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.690      ;
; 1.018  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.698      ;
; 1.037  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.330      ;
; 1.041  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.334      ;
; 1.045  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.339      ;
; 1.048  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.342      ;
; 1.081  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.374      ;
; 1.096  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.389      ;
; 1.098  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.107  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.787      ;
; 1.110  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.116  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.784      ;
; 0.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.792      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.187      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.842      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.853      ;
; 0.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.225      ;
; 0.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.258      ;
; 0.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.270      ;
; 0.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.932      ;
; 0.623 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.276      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.937      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.301      ;
; 0.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.980      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.983      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.985      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.989      ;
; 0.699 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.709 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.003      ;
; 0.709 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.177      ; 1.126      ;
; 0.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.015      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.014      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.014      ;
; 0.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.027      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.052      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.493      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.759 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.454 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.723 ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.014      ;
; 0.742 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.506      ; 1.502      ;
; 0.747 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.040      ;
; 0.751 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.042      ;
; 0.764 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.768 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.060      ;
; 0.771 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.062      ;
; 0.771 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.062      ;
; 0.772 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.063      ;
; 0.774 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.066      ;
; 0.775 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.067      ;
; 0.784 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.075      ;
; 0.799 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.090      ;
; 0.803 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.094      ;
; 0.806 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.097      ;
; 0.946 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.524      ; 1.724      ;
; 0.980 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.271      ;
; 0.988 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.524      ; 1.766      ;
; 0.988 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.077      ; 1.277      ;
; 1.006 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.298      ;
; 1.007 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.061      ; 1.280      ;
; 1.010 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.301      ;
; 1.015 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.524      ; 1.793      ;
; 1.024 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.096      ; 1.332      ;
; 1.048 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.524      ; 1.826      ;
; 1.066 ; camera:cam|i2c_dri:u_i2c_dri|st_done                          ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.358      ;
; 1.070 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.362      ;
; 1.083 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.524      ; 1.861      ;
; 1.084 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.524      ; 1.862      ;
; 1.102 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.393      ;
; 1.110 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.401      ;
; 1.112 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.403      ;
; 1.116 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.558      ; 1.886      ;
; 1.118 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.411      ;
; 1.121 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.412      ;
; 1.125 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.524      ; 1.903      ;
; 1.126 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.420      ;
; 1.135 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.429      ;
; 1.144 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.435      ;
; 1.145 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.436      ;
; 1.146 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.437      ;
; 1.146 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.437      ;
; 1.158 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.449      ;
; 1.167 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.458      ;
; 1.175 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.083      ; 1.470      ;
; 1.176 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.467      ;
; 1.179 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.366     ; 1.025      ;
; 1.182 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.366     ; 1.028      ;
; 1.185 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.477      ;
; 1.186 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.366     ; 1.032      ;
; 1.187 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.366     ; 1.033      ;
; 1.208 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.499      ;
; 1.210 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.502      ;
; 1.215 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.101      ; 1.528      ;
; 1.215 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.527      ;
; 1.223 ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|scl                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.515      ;
; 1.229 ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                          ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.521      ;
; 1.233 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.524      ;
; 1.233 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.524      ;
; 1.238 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.096      ; 1.546      ;
; 1.242 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.533      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.203      ; 3.510      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.060     ; 3.247      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.203      ; 3.510      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.060     ; 3.247      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.203      ; 3.510      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.060     ; 3.247      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.203      ; 3.510      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.203      ; 3.510      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.203      ; 3.510      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.203      ; 3.510      ;
; -2.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.203      ; 3.510      ;
; -2.776 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.243      ; 3.510      ;
; -2.776 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.243      ; 3.510      ;
; -2.776 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.243      ; 3.510      ;
; -2.776 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.243      ; 3.510      ;
; -2.776 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.243      ; 3.510      ;
; -2.776 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.243      ; 3.510      ;
; -2.776 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.243      ; 3.510      ;
; -2.776 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.243      ; 3.510      ;
; -2.593 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.207      ; 3.291      ;
; -2.593 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.207      ; 3.291      ;
; -2.593 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.207      ; 3.291      ;
; -2.593 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.207      ; 3.291      ;
; -2.593 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.207      ; 3.291      ;
; -2.593 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.207      ; 3.291      ;
; -2.574 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.221      ; 3.286      ;
; -2.574 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.221      ; 3.286      ;
; -2.534 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.290      ; 3.315      ;
; -2.495 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.315      ;
; -2.495 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.315      ;
; -2.495 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.315      ;
; -2.495 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.315      ;
; -2.495 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.315      ;
; -0.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.706      ;
; -0.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.706      ;
; -0.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.706      ;
; -0.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.706      ;
; -0.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.706      ;
; -0.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.706      ;
; -0.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.706      ;
; -0.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.706      ;
; -0.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.417      ;
; -0.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.417      ;
; -0.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.417      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.706      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.706      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.706      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.706      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.706      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.706      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.706      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.706      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.596      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.596      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.596      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.596      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.596      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.596      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.596      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.596      ;
; -0.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.307      ;
; -0.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.307      ;
; -0.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.307      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.596      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.596      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.596      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.596      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.596      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.596      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.596      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.596      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.291      ; 3.460      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.291      ; 3.460      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.291      ; 3.460      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.291      ; 3.460      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.291      ; 3.460      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.291      ; 3.460      ;
; -0.257 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.305      ; 3.473      ;
; -0.257 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.305      ; 3.473      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.412      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.412      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.412      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.412      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.412      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.412      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.412      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.287      ; 3.412      ;
; -0.207 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.374      ; 3.492      ;
; -0.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.123      ;
; -0.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.123      ;
; -0.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.024      ; 3.123      ;
; -0.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.412      ;
; -0.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.412      ;
; -0.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.412      ;
; -0.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.412      ;
; -0.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.412      ;
; -0.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.412      ;
; -0.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.412      ;
; -0.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 3.412      ;
; -0.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.413      ; 3.492      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.023      ;
; -0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.023      ;
; -0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.023      ;
; -0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.023      ;
; -0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.023      ;
; -0.184 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.023      ;
; -0.140 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 2.995      ;
; -0.140 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 2.995      ;
; -0.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.000      ;
; -0.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.000      ;
; -0.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.000      ;
; -0.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.000      ;
; -0.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.000      ;
; -0.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.000      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.163      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.163      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.163      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.163      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.163      ;
; -0.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.163      ;
; 0.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 3.135      ;
; 0.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 3.135      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.172      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.172      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.172      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.172      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.172      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.172      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.172      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.172      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.264      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.264      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.264      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.264      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 3.264      ;
; 0.020  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.140      ;
; 0.020  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.140      ;
; 0.020  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.140      ;
; 0.020  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.140      ;
; 0.020  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.140      ;
; 0.020  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.140      ;
; 0.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.172      ;
; 0.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.172      ;
; 0.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.172      ;
; 0.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.172      ;
; 0.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.172      ;
; 0.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.172      ;
; 0.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.172      ;
; 0.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.172      ;
; 0.057  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 3.264      ;
; 0.101  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 3.236      ;
; 0.101  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.843      ; 3.236      ;
; 0.115  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 2.957      ;
; 0.115  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 2.957      ;
; 0.115  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 2.957      ;
; 0.121  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.241      ;
; 0.121  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.241      ;
; 0.121  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.241      ;
; 0.121  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.241      ;
; 0.121  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.241      ;
; 0.121  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.828      ; 3.241      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.312      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.312      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.312      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.312      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.312      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.312      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.312      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.312      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.312      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.312      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.312      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.312      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.312      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.312      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.312      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.312      ;
; 0.255  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.097      ;
; 0.255  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.097      ;
; 0.255  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.097      ;
; 0.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.413      ;
; 0.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.413      ;
; 0.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.413      ;
; 0.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.413      ;
; 0.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.413      ;
; 0.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.413      ;
; 0.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.413      ;
; 0.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.865      ; 3.413      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.413      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.413      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.413      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.413      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.413      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.413      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.413      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.824      ; 3.413      ;
; 0.356  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.198      ;
; 0.356  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.198      ;
; 0.356  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.198      ;
; 2.854  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; -0.500       ; 0.569      ; 3.165      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.097  ; 0.317        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 0.159  ; 0.379        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 0.159  ; 0.379        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 0.159  ; 0.379        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 0.159  ; 0.379        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 0.159  ; 0.379        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.163  ; 0.383        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                          ;
; 0.164  ; 0.384        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                       ;
; 0.164  ; 0.384        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ;
; 0.164  ; 0.384        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 0.164  ; 0.384        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 0.164  ; 0.384        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 0.164  ; 0.384        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 0.171  ; 0.391        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 0.171  ; 0.391        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 0.171  ; 0.391        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                     ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                     ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                     ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.190  ; 0.425        ; 0.235          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|scl                                                                                                ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[0]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[1]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[4]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[2]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                              ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                              ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[10] ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[6]  ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[7]  ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[8]  ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[9]  ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[1]                              ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[4]                              ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                              ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                              ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                              ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[4]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[9]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                   ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                             ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.440 ; 7.675        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.471 ; 7.706        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.473 ; 7.708        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.473 ; 7.708        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.473 ; 7.708        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.473 ; 7.708        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.473 ; 7.708        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.473 ; 7.708        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.473 ; 7.708        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.561 ; 7.749        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 7.561 ; 7.749        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 7.561 ; 7.749        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.564 ; 3.670 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 3.564 ; 3.670 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 2.278 ; 2.454 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.391 ; 2.651 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.662 ; 2.915 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.779 ; 3.071 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 2.780 ; 3.064 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.264 ; 2.462 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.708 ; 2.863 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 4.412 ; 4.470 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.797 ; 2.076 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 5.358 ; 5.526 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.058 ; 5.271 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.209 ; 5.432 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.305 ; 5.494 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.151 ; 5.332 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.755 ; 4.970 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.740 ; 4.954 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.358 ; 5.526 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.161 ; 5.381 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.129 ; 5.307 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.724 ; 4.934 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.968 ; 5.201 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.914 ; 5.141 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.722 ; 4.920 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.785 ; 5.008 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.092 ; 5.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.973 ; 5.206 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.906 ; 5.138 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.727 ; -1.896 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -2.088 ; -2.212 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.739 ; -1.896 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.885 ; -2.122 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.981 ; -2.219 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.994 ; -2.277 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.909 ; -2.161 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.727 ; -1.906 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -2.011 ; -2.223 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.690 ; -1.834 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.335 ; -1.603 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -3.926 ; -4.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.243 ; -4.436 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.393 ; -4.592 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.501 ; -4.679 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.336 ; -4.495 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.956 ; -4.148 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.942 ; -4.133 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.531 ; -4.681 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.347 ; -4.543 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.316 ; -4.472 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.927 ; -4.114 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -4.178 ; -4.398 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -4.126 ; -4.340 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.926 ; -4.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.985 ; -4.185 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -4.297 ; -4.542 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.183 ; -4.403 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -4.093 ; -4.306 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.612  ; 6.693  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 7.963  ; 8.164  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_addr[*]   ; sys_clk                              ; 6.998  ; 7.062  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                              ; 5.299  ; 5.393  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                              ; 4.938  ; 5.019  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                              ; 5.420  ; 5.582  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                              ; 4.870  ; 4.950  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                              ; 4.949  ; 5.035  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                              ; 5.639  ; 5.836  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                              ; 5.288  ; 5.463  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                              ; 5.346  ; 5.503  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                              ; 5.442  ; 5.595  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                              ; 5.247  ; 5.358  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                              ; 6.998  ; 7.062  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                              ; 5.395  ; 5.562  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                              ; 5.204  ; 5.312  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                              ; 5.503  ; 5.644  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                              ; 5.503  ; 5.644  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                              ; 5.114  ; 5.210  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                              ; 5.030  ; 5.168  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                              ; 4.284  ; 4.263  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                              ; 4.368  ; 4.465  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                              ; 6.279  ; 6.249  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.824  ; 4.701  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.831  ; 4.712  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 4.180  ; 4.143  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.171  ; 4.134  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 4.818  ; 4.699  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 6.279  ; 6.249  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.602  ; 4.528  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.825  ; 4.704  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 5.371  ; 5.312  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.883  ; 4.764  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 4.938  ; 4.835  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.920  ; 4.836  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 4.882  ; 4.792  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 5.108  ; 4.965  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 4.891  ; 4.789  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 4.950  ; 4.855  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                              ; 5.363  ; 5.533  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                              ; 4.693  ; 4.802  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                              ; 1.191  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                              ;        ; 1.083  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                              ; 8.246  ; 7.956  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                              ; 12.301 ; 11.955 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                              ; 11.559 ; 11.213 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                              ; 11.353 ; 11.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                              ; 11.901 ; 11.501 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                              ; 11.813 ; 11.438 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                              ; 11.343 ; 11.084 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                              ; 10.791 ; 10.592 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                              ; 11.121 ; 10.893 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                              ; 11.948 ; 11.706 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                              ; 11.490 ; 11.239 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                              ; 12.301 ; 11.955 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                              ; 12.241 ; 11.871 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                              ; 10.894 ; 10.626 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                              ; 11.380 ; 11.073 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                              ; 11.910 ; 11.604 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                              ; 11.414 ; 11.115 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                              ; 11.688 ; 11.429 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                              ; 6.944  ; 6.822  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                               ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_scl         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.354 ; 6.434 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 7.651 ; 7.845 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_addr[*]   ; sys_clk                              ; 4.294 ; 4.373 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                              ; 4.707 ; 4.800 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                              ; 4.359 ; 4.439 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                              ; 4.822 ; 4.980 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                              ; 4.294 ; 4.373 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                              ; 4.371 ; 4.455 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                              ; 5.034 ; 5.226 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                              ; 4.692 ; 4.862 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                              ; 4.751 ; 4.902 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                              ; 4.844 ; 4.992 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                              ; 4.656 ; 4.763 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                              ; 6.393 ; 6.453 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                              ; 4.798 ; 4.960 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                              ; 4.615 ; 4.719 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                              ; 4.524 ; 4.618 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                              ; 4.897 ; 5.034 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                              ; 4.524 ; 4.618 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                              ; 4.448 ; 4.582 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                              ; 3.732 ; 3.711 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                              ; 3.813 ; 3.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                              ; 3.619 ; 3.582 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.252 ; 4.132 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.254 ; 4.137 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 3.628 ; 3.591 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 3.619 ; 3.582 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 4.241 ; 4.125 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 5.701 ; 5.675 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.040 ; 3.966 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.248 ; 4.130 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 4.775 ; 4.717 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.303 ; 4.188 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 4.359 ; 4.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.342 ; 4.261 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 4.306 ; 4.218 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 4.523 ; 4.385 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 4.314 ; 4.216 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 4.371 ; 4.279 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                              ; 4.763 ; 4.927 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                              ; 4.119 ; 4.225 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                              ; 0.693 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                              ;       ; 0.588 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                              ; 6.079 ; 5.828 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                              ; 5.910 ; 5.731 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                              ; 6.677 ; 6.350 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                              ; 6.541 ; 6.321 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                              ; 6.991 ; 6.620 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                              ; 6.924 ; 6.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                              ; 6.439 ; 6.202 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                              ; 5.910 ; 5.731 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                              ; 6.371 ; 6.143 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                              ; 6.737 ; 6.544 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                              ; 6.742 ; 6.487 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                              ; 6.715 ; 6.427 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                              ; 6.647 ; 6.338 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                              ; 6.984 ; 6.679 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                              ; 6.340 ; 6.093 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                              ; 6.284 ; 6.037 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                              ; 6.274 ; 6.039 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                              ; 6.073 ; 5.872 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                              ; 5.419 ; 5.248 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                         ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 7.057 ; 6.943 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 4.568 ; 4.470 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.744 ; 4.630 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.951 ; 4.853 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 4.568 ; 4.470 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.871 ; 4.773 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 5.665 ; 5.567 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 7.138 ; 7.140 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.744 ; 4.630 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.871 ; 4.773 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 5.364 ; 5.287 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 5.620 ; 5.522 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 5.709 ; 5.632 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 5.300 ; 5.223 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 5.709 ; 5.632 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 5.709 ; 5.632 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 5.754 ; 5.677 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 5.754 ; 5.677 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                 ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.757 ; 6.643 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 4.016 ; 3.918 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.150 ; 4.036 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.384 ; 4.286 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 4.016 ; 3.918 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.306 ; 4.208 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 5.069 ; 4.971 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 6.541 ; 6.543 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.150 ; 4.036 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.306 ; 4.208 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 4.784 ; 4.707 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 5.026 ; 4.928 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 5.115 ; 5.038 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.722 ; 4.645 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 5.115 ; 5.038 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 5.115 ; 5.038 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 5.158 ; 5.081 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 5.158 ; 5.081 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.875     ; 6.989     ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 4.440     ; 4.538     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.619     ; 4.733     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.784     ; 4.882     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 4.440     ; 4.538     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.712     ; 4.810     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 5.469     ; 5.567     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 7.043     ; 7.041     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.619     ; 4.733     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.712     ; 4.810     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 5.221     ; 5.298     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 5.426     ; 5.524     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 5.536     ; 5.613     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 5.168     ; 5.245     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 5.536     ; 5.613     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 5.536     ; 5.613     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 5.579     ; 5.656     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 5.579     ; 5.656     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                        ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.577     ; 6.691     ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 3.889     ; 3.987     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.025     ; 4.139     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.219     ; 4.317     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 3.889     ; 3.987     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.151     ; 4.249     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 4.877     ; 4.975     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 6.450     ; 6.448     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.025     ; 4.139     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.151     ; 4.249     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 4.644     ; 4.721     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.835     ; 4.933     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 4.945     ; 5.022     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.592     ; 4.669     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 4.945     ; 5.022     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 4.945     ; 5.022     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 4.987     ; 5.064     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 4.987     ; 5.064     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                     ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 137.95 MHz ; 137.95 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 138.62 MHz ; 138.62 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 207.47 MHz ; 207.47 MHz      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;                                                ;
; 301.3 MHz  ; 238.04 MHz      ; cam_pclk                                              ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; -3.820 ; -174.839      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -3.163 ; -10.150       ;
; cam_pclk                                              ; -2.319 ; -97.899       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -1.917 ; -4.101        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -1.358 ; -1.744        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.352 ; -0.352        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.401  ; 0.000         ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; 0.404  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; cam_pclk ; -2.446 ; -76.279           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+--------+------------------+
; Clock    ; Slack  ; End Point TNS    ;
+----------+--------+------------------+
; cam_pclk ; -0.181 ; -1.788           ;
+----------+--------+------------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.201 ; -129.279      ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; -3.201 ; -104.317      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.670  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.408  ; 0.000         ;
; sys_clk                                               ; 9.943  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.820 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.461     ; 4.361      ;
; -3.739 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 4.300      ;
; -3.694 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 4.255      ;
; -3.641 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 4.202      ;
; -3.605 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 4.944      ;
; -3.527 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[5]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 4.088      ;
; -3.527 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[1]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 4.088      ;
; -3.526 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[7]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 4.087      ;
; -3.417 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 4.369      ;
; -3.387 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[12]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 4.339      ;
; -3.381 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 4.333      ;
; -3.379 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[3]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 3.940      ;
; -3.377 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[0]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 3.938      ;
; -3.374 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 4.326      ;
; -3.372 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[10]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 4.324      ;
; -3.356 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 4.695      ;
; -3.346 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 3.907      ;
; -3.344 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[6]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.441     ; 3.905      ;
; -3.340 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 4.292      ;
; -3.336 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.073     ; 4.265      ;
; -3.328 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.073     ; 4.257      ;
; -3.138 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.097     ; 4.043      ;
; -3.087 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 4.039      ;
; -3.076 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.331      ; 4.409      ;
; -3.066 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.066     ; 4.002      ;
; -3.063 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.995      ;
; -3.063 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.995      ;
; -3.063 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.995      ;
; -3.063 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.995      ;
; -3.063 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.995      ;
; -3.063 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.995      ;
; -3.063 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.995      ;
; -3.057 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.097     ; 3.962      ;
; -3.055 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.988      ;
; -3.055 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.988      ;
; -3.055 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.988      ;
; -3.055 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.988      ;
; -3.055 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.988      ;
; -3.055 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.988      ;
; -3.055 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.988      ;
; -3.010 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 4.349      ;
; -2.993 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.925      ;
; -2.993 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.925      ;
; -2.993 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.925      ;
; -2.993 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.925      ;
; -2.993 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.925      ;
; -2.993 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.925      ;
; -2.993 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.925      ;
; -2.983 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[8]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 3.935      ;
; -2.979 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 3.931      ;
; -2.974 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.066     ; 3.910      ;
; -2.945 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 3.897      ;
; -2.944 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 3.896      ;
; -2.899 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.832      ;
; -2.899 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.832      ;
; -2.899 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.832      ;
; -2.899 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.832      ;
; -2.899 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.832      ;
; -2.899 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.832      ;
; -2.899 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.832      ;
; -2.845 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.777      ;
; -2.845 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.777      ;
; -2.845 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.777      ;
; -2.845 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.777      ;
; -2.845 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.777      ;
; -2.845 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.777      ;
; -2.845 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.777      ;
; -2.828 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.760      ;
; -2.828 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.760      ;
; -2.828 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.760      ;
; -2.828 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.760      ;
; -2.828 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.760      ;
; -2.828 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.760      ;
; -2.828 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.760      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.827 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.759      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.821 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.848     ; 2.257      ;
; -3.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.825     ; 2.220      ;
; -3.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.825     ; 2.176      ;
; -3.049 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.825     ; 2.166      ;
; -3.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.825     ; 2.121      ;
; -2.908 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.825     ; 2.025      ;
; -2.902 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.848     ; 1.996      ;
; -2.881 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.848     ; 1.975      ;
; -2.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.825     ; 1.927      ;
; -2.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.848     ; 1.894      ;
; -2.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.848     ; 1.772      ;
; -2.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.764      ;
; -1.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.352      ;
; -1.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.190      ;
; -1.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.116      ;
; -1.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.090      ;
; -1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.899      ;
; -1.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.831      ;
; -1.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.827      ;
; -1.135 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.751      ;
; -0.913 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.529      ;
; -0.844 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.460      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.786  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.927  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.539     ; 6.536      ;
; 2.928  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.539     ; 6.535      ;
; 2.934  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.539     ; 6.529      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 2.939  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.991      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.822      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.234  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.696      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.684      ;
; 3.321  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.542     ; 6.139      ;
; 3.322  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.542     ; 6.138      ;
; 3.328  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.542     ; 6.132      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.539     ; 6.134      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.539     ; 6.134      ;
; 3.333  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.594      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.376  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.554      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
; 3.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.509      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 3.294      ;
; -2.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 3.291      ;
; -2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 3.165      ;
; -2.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.261     ; 2.921      ;
; -2.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.119     ; 2.998      ;
; -2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.119     ; 2.983      ;
; -2.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 3.051      ;
; -2.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 3.050      ;
; -2.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 3.050      ;
; -2.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 3.048      ;
; -2.075 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 3.047      ;
; -2.075 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 3.047      ;
; -2.072 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 3.047      ;
; -2.044 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.431     ; 2.635      ;
; -2.044 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.431     ; 2.635      ;
; -2.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.431     ; 2.632      ;
; -2.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.431     ; 2.632      ;
; -1.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.967      ;
; -1.992 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.964      ;
; -1.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.363     ; 2.639      ;
; -1.979 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 2.954      ;
; -1.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.363     ; 2.636      ;
; -1.971 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.160     ; 2.833      ;
; -1.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.119     ; 2.867      ;
; -1.957 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.119     ; 2.860      ;
; -1.957 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.261     ; 2.718      ;
; -1.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.078      ; 2.964      ;
; -1.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.078      ; 2.961      ;
; -1.832 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.804      ;
; -1.831 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.803      ;
; -1.831 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.803      ;
; -1.820 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.160     ; 2.682      ;
; -1.819 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.160     ; 2.681      ;
; -1.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.201      ; 3.024      ;
; -1.797 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.431     ; 2.388      ;
; -1.797 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.431     ; 2.388      ;
; -1.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.160     ; 2.630      ;
; -1.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.725      ;
; -1.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.724      ;
; -1.748 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.720      ;
; -1.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.713      ;
; -1.739 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.711      ;
; -1.738 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.710      ;
; -1.738 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.710      ;
; -1.733 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.363     ; 2.392      ;
; -1.715 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                     ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.295      ;
; -1.715 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.295      ;
; -1.715 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.442     ; 2.295      ;
; -1.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.504     ; 2.223      ;
; -1.704 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.431     ; 2.295      ;
; -1.704 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.431     ; 2.295      ;
; -1.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.504     ; 2.219      ;
; -1.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.160     ; 2.550      ;
; -1.685 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.615      ;
; -1.685 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.615      ;
; -1.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.655      ;
; -1.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.612      ;
; -1.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.612      ;
; -1.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.652      ;
; -1.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.271      ; 2.972      ;
; -1.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.648      ;
; -1.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.645      ;
; -1.664 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.127      ; 2.850      ;
; -1.655 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.627      ;
; -1.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.259     ; 2.417      ;
; -1.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.160     ; 2.514      ;
; -1.648 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.620      ;
; -1.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.618      ;
; -1.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.617      ;
; -1.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.615      ;
; -1.640 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.363     ; 2.299      ;
; -1.617 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.078      ; 2.717      ;
; -1.615 ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.095      ; 2.769      ;
; -1.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.127      ; 2.801      ;
; -1.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.122      ; 2.795      ;
; -1.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.122      ; 2.795      ;
; -1.612 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.127      ; 2.798      ;
; -1.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.122      ; 2.792      ;
; -1.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.122      ; 2.792      ;
; -1.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 2.500      ;
; -1.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.666      ;
; -1.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.666      ;
; -1.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.663      ;
; -1.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.663      ;
; -1.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.160     ; 2.399      ;
; -1.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.038      ; 2.591      ;
; -1.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.038      ; 2.591      ;
; -1.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.038      ; 2.591      ;
; -1.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.038      ; 2.588      ;
; -1.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.038      ; 2.588      ;
; -1.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.038      ; 2.588      ;
; -1.527 ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.095      ; 2.681      ;
; -1.524 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.078      ; 2.624      ;
; -1.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.504     ; 2.031      ;
; -1.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.160     ; 2.346      ;
; -1.475 ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.098     ; 2.399      ;
; -1.458 ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.098     ; 2.382      ;
; -1.438 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.368      ;
; -1.438 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 2.368      ;
; -1.436 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.050     ; 2.408      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.531      ;
; -1.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.493      ;
; -1.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.342      ;
; -1.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.266      ;
; -1.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.266      ;
; -1.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.197      ;
; -1.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.191      ;
; -1.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.174      ;
; -1.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.077      ;
; -1.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 1.936      ;
; -1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 1.844      ;
; -0.455 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                               ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.115      ; 0.770      ;
; -0.425 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                               ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.115      ; 0.736      ;
; 8.135  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 7.177      ;
; 8.168  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 7.144      ;
; 8.189  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 7.123      ;
; 8.222  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 7.090      ;
; 8.280  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 7.032      ;
; 8.313  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.999      ;
; 8.392  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.920      ;
; 8.425  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.887      ;
; 8.460  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.852      ;
; 8.514  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.798      ;
; 8.525  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.787      ;
; 8.548  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.764      ;
; 8.558  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.754      ;
; 8.566  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.744      ;
; 8.581  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.731      ;
; 8.599  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.711      ;
; 8.605  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.707      ;
; 8.650  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.662      ;
; 8.659  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.651      ;
; 8.692  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.618      ;
; 8.695  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.615      ;
; 8.704  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.608      ;
; 8.717  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.595      ;
; 8.717  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.595      ;
; 8.728  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.582      ;
; 8.770  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.540      ;
; 8.771  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.541      ;
; 8.795  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.517      ;
; 8.803  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.507      ;
; 8.821  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.489      ;
; 8.850  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.462      ;
; 8.854  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.456      ;
; 8.862  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.450      ;
; 8.873  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.439      ;
; 8.891  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.419      ;
; 8.899  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.411      ;
; 8.907  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.405      ;
; 8.932  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.378      ;
; 8.974  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.338      ;
; 8.984  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.326      ;
; 8.997  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.313      ;
; 9.020  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.290      ;
; 9.030  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.280      ;
; 9.040  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.272      ;
; 9.063  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.249      ;
; 9.066  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.077     ; 6.243      ;
; 9.081  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.229      ;
; 9.095  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.215      ;
; 9.098  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.077     ; 6.211      ;
; 9.107  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.205      ;
; 9.118  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.194      ;
; 9.130  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.182      ;
; 9.146  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.164      ;
; 9.148  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.162      ;
; 9.151  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.161      ;
; 9.174  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.136      ;
; 9.189  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.077     ; 6.120      ;
; 9.210  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.100      ;
; 9.224  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.086      ;
; 9.237  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.287      ;
; 9.237  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.287      ;
; 9.237  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.287      ;
; 9.237  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.287      ;
; 9.237  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.287      ;
; 9.237  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.287      ;
; 9.237  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.287      ;
; 9.241  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.069      ;
; 9.244  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.068      ;
; 9.257  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.077     ; 6.052      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.264      ;
; 9.277  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.074     ; 6.035      ;
; 9.277  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.033      ;
; 9.285  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 6.025      ;
; 9.286  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.238      ;
; 9.286  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.238      ;
; 9.286  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.238      ;
; 9.286  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.238      ;
; 9.286  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.238      ;
; 9.286  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.216      ; 6.238      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.572      ; 1.489      ;
; -1.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.572      ; 1.515      ;
; -0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 2.458      ;
; -0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.572      ; 2.553      ;
; -0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 2.568      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.572      ; 2.580      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.571      ; 2.582      ;
; -0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.572      ; 2.621      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.571      ; 2.632      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.571      ; 2.635      ;
; -0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.571      ; 2.637      ;
; 0.228  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.665      ; 1.123      ;
; 0.247  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.665      ; 1.142      ;
; 0.430  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.442  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.101      ; 0.738      ;
; 0.442  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.101      ; 0.738      ;
; 0.443  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.101      ; 0.739      ;
; 0.445  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.490  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.601      ; 1.321      ;
; 0.565  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.597      ; 1.392      ;
; 0.589  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.224      ; 1.043      ;
; 0.619  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.101      ; 0.915      ;
; 0.619  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.101      ; 0.915      ;
; 0.659  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.902      ;
; 0.660  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.904      ;
; 0.668  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.911      ;
; 0.685  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.154      ; 1.069      ;
; 0.716  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.154      ; 1.100      ;
; 0.723  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.154      ; 1.107      ;
; 0.741  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.985      ;
; 0.744  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.988      ;
; 0.750  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.994      ;
; 0.750  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.994      ;
; 0.754  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.217      ; 1.166      ;
; 0.761  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.261      ; 1.217      ;
; 0.762  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.006      ;
; 0.768  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.012      ;
; 0.774  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.018      ;
; 0.787  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.031      ;
; 0.790  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.321      ; 1.341      ;
; 0.798  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.042      ;
; 0.803  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.601      ; 1.634      ;
; 0.818  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 1.061      ;
; 0.829  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.597      ; 1.656      ;
; 0.832  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.306      ; 1.368      ;
; 0.870  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.297      ; 1.397      ;
; 0.876  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.327      ; 1.433      ;
; 0.879  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.123      ;
; 0.886  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.224      ; 1.340      ;
; 0.895  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.139      ;
; 0.896  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.306      ; 1.432      ;
; 0.899  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.224      ; 1.353      ;
; 0.900  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.306      ; 1.436      ;
; 0.911  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 1.154      ;
; 0.931  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.266      ; 1.392      ;
; 0.933  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.306      ; 1.469      ;
; 0.939  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.321      ; 1.490      ;
; 0.940  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.196      ; 1.366      ;
; 0.943  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.222      ; 1.360      ;
; 0.948  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.192      ;
; 0.953  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.197      ;
; 0.956  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.200      ;
; 0.956  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.200      ;
; 0.963  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.223      ; 1.381      ;
; 0.966  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.156      ; 1.352      ;
; 0.990  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.234      ;
; 0.993  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.156      ; 1.379      ;
; 0.994  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.222      ; 1.411      ;
; 0.998  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.180      ; 1.373      ;
; 1.005  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.154      ; 1.389      ;
; 1.009  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.047      ; 1.251      ;
; 1.064  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.297      ; 1.591      ;
; 1.086  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.327      ; 1.643      ;
; 1.100  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 1.397      ;
; 1.102  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 1.399      ;
; 1.107  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.351      ;
; 1.110  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 1.353      ;
; 1.113  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.306      ; 1.649      ;
; 1.117  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.321      ; 1.668      ;
; 1.120  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.321      ; 1.671      ;
; 1.121  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.047      ; 1.363      ;
; 1.123  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.367      ;
; 1.129  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.373      ;
; 1.130  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.374      ;
; 1.131  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.375      ;
; 1.140  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.297      ; 1.667      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.352 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.490      ; 0.669      ;
; -0.332 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.490      ; 0.693      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.476  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.743      ;
; 0.484  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.751      ;
; 0.488  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.755      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.637  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.904      ;
; 0.647  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.911      ;
; 0.658  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.925      ;
; 0.667  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.934      ;
; 0.689  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.957      ;
; 0.691  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.695  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.699  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.967      ;
; 0.706  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.716  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.719  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.722  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.989      ;
; 0.723  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.991      ;
; 0.729  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.996      ;
; 0.732  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.999      ;
; 0.733  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.736  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.003      ;
; 0.737  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.004      ;
; 0.738  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.005      ;
; 0.782  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.383      ;
; 0.788  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.055      ;
; 0.792  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.393      ;
; 0.810  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.077      ;
; 0.827  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.428      ;
; 0.832  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.162      ; 1.201      ;
; 0.841  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.105      ;
; 0.842  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.110      ;
; 0.845  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.113      ;
; 0.848  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.449      ;
; 0.859  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.126      ;
; 0.878  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.374      ; 1.482      ;
; 0.890  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.154      ;
; 0.907  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.374      ; 1.511      ;
; 0.912  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.374      ; 1.516      ;
; 0.924  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.374      ; 1.528      ;
; 0.935  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.374      ; 1.539      ;
; 0.938  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.374      ; 1.542      ;
; 0.964  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.234      ;
; 0.965  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.235      ;
; 0.969  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.237      ;
; 0.972  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.240      ;
; 0.979  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.246      ;
; 1.011  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.278      ;
; 1.014  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.615      ;
; 1.015  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.018  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.019  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.287      ;
; 1.019  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.287      ;
; 1.022  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.289      ;
; 1.026  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.722      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.733      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.080      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.781      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.783      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.795      ;
; 0.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.121      ;
; 0.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.148      ;
; 0.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.861      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.157      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.866      ;
; 0.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.851      ;
; 0.585 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.164      ;
; 0.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.183      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.878      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.156      ; 1.011      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.906      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.907      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.911      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.918      ;
; 0.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.918      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.927      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.927      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.944      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.944      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.946      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.948      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.356      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.978      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.702 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.404 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.651 ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.916      ;
; 0.673 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.463      ; 1.366      ;
; 0.696 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.961      ;
; 0.698 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.963      ;
; 0.701 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.966      ;
; 0.710 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.978      ;
; 0.715 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.980      ;
; 0.717 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.982      ;
; 0.719 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.984      ;
; 0.719 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.984      ;
; 0.720 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.985      ;
; 0.721 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.986      ;
; 0.721 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.986      ;
; 0.721 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.986      ;
; 0.722 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.987      ;
; 0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.997      ;
; 0.746 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.011      ;
; 0.746 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.011      ;
; 0.752 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.017      ;
; 0.850 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.477      ; 1.557      ;
; 0.882 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.068      ; 1.145      ;
; 0.892 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.477      ; 1.599      ;
; 0.895 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.056      ; 1.146      ;
; 0.898 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.163      ;
; 0.910 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.477      ; 1.617      ;
; 0.911 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.085      ; 1.191      ;
; 0.912 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 1.176      ;
; 0.944 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.477      ; 1.651      ;
; 0.946 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.211      ;
; 0.948 ; camera:cam|i2c_dri:u_i2c_dri|st_done                          ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.214      ;
; 0.968 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.234      ;
; 0.978 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.477      ; 1.685      ;
; 0.978 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.477      ; 1.685      ;
; 1.010 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.495      ; 1.700      ;
; 1.015 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.477      ; 1.722      ;
; 1.015 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.280      ;
; 1.018 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.283      ;
; 1.020 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.285      ;
; 1.022 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.287      ;
; 1.029 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.033 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.299      ;
; 1.035 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.301      ;
; 1.037 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.302      ;
; 1.037 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.302      ;
; 1.038 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.303      ;
; 1.039 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.304      ;
; 1.040 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.305      ;
; 1.040 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.305      ;
; 1.041 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.306      ;
; 1.041 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.306      ;
; 1.043 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.308      ;
; 1.044 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.310      ;
; 1.047 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.312      ;
; 1.049 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.314      ;
; 1.055 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.320      ;
; 1.055 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.320      ;
; 1.056 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.324      ;
; 1.056 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.321      ;
; 1.056 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.321      ;
; 1.068 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.333      ;
; 1.071 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.336      ;
; 1.080 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 1.344      ;
; 1.083 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.366      ;
; 1.084 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.089      ; 1.368      ;
; 1.086 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.351      ;
; 1.088 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.353      ;
; 1.091 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.326     ; 0.960      ;
; 1.094 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.326     ; 0.963      ;
; 1.098 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.326     ; 0.967      ;
; 1.098 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.364      ;
; 1.100 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.326     ; 0.969      ;
; 1.111 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.066      ; 1.372      ;
; 1.113 ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|scl                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.378      ;
; 1.115 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.380      ;
; 1.119 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.082      ; 1.396      ;
; 1.120 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.385      ;
; 1.129 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.394      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.446 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.066      ; 3.004      ;
; -2.446 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.066      ; 3.004      ;
; -2.446 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.066      ; 3.004      ;
; -2.426 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.247      ;
; -2.426 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.247      ;
; -2.426 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.247      ;
; -2.426 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.247      ;
; -2.426 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.247      ;
; -2.426 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.247      ;
; -2.426 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.247      ;
; -2.426 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.329      ; 3.247      ;
; -2.385 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.370      ; 3.247      ;
; -2.385 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.370      ; 3.247      ;
; -2.385 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.370      ; 3.247      ;
; -2.385 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.370      ; 3.247      ;
; -2.385 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.370      ; 3.247      ;
; -2.385 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.370      ; 3.247      ;
; -2.385 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.370      ; 3.247      ;
; -2.385 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.370      ; 3.247      ;
; -2.210 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.335      ; 3.037      ;
; -2.210 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.335      ; 3.037      ;
; -2.210 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.335      ; 3.037      ;
; -2.210 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.335      ; 3.037      ;
; -2.210 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.335      ; 3.037      ;
; -2.210 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.335      ; 3.037      ;
; -2.198 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.340      ; 3.030      ;
; -2.198 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.340      ; 3.030      ;
; -2.167 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.402      ; 3.061      ;
; -2.126 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.443      ; 3.061      ;
; -2.126 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.443      ; 3.061      ;
; -2.126 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.443      ; 3.061      ;
; -2.126 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.443      ; 3.061      ;
; -2.126 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.443      ; 3.061      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.426      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.426      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.426      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.426      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.426      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.426      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.426      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.426      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 3.131      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 3.131      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 3.131      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.426      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.426      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.426      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.426      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.426      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.426      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.426      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.426      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.332      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.332      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.332      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.332      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.332      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.332      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.332      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.332      ;
; -0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 3.037      ;
; -0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 3.037      ;
; -0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 3.037      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.332      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.332      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.332      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.332      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.332      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.332      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.332      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.332      ;
; -0.180 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.090      ; 3.182      ;
; -0.180 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.090      ; 3.182      ;
; -0.180 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.090      ; 3.182      ;
; -0.180 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.090      ; 3.182      ;
; -0.180 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.090      ; 3.182      ;
; -0.180 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.090      ; 3.182      ;
; -0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.186      ;
; -0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.095      ; 3.186      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.161      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.161      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.161      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.161      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.161      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.161      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.161      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.084      ; 3.161      ;
; -0.137 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.157      ; 3.206      ;
; -0.133 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 2.866      ;
; -0.133 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 2.866      ;
; -0.133 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.821      ; 2.866      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.161      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.161      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.161      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.161      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.161      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.161      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.161      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.125      ; 3.161      ;
; -0.096 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.198      ; 3.206      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.775      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.775      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.775      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.775      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.775      ;
; -0.137 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.637      ; 2.775      ;
; -0.103 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.573      ; 2.745      ;
; -0.103 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.573      ; 2.745      ;
; -0.090 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.752      ;
; -0.090 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.752      ;
; -0.090 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.752      ;
; -0.090 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.752      ;
; -0.090 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.752      ;
; -0.090 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.752      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.903      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.903      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.903      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.903      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.903      ;
; -0.009 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.637      ; 2.903      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 2.903      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 2.903      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 2.903      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 2.903      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 2.903      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 2.903      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 2.903      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 2.903      ;
; 0.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.573      ; 2.873      ;
; 0.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.573      ; 2.873      ;
; 0.038  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.880      ;
; 0.038  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.880      ;
; 0.038  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.880      ;
; 0.038  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.880      ;
; 0.038  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.880      ;
; 0.038  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.880      ;
; 0.040  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.996      ;
; 0.040  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.996      ;
; 0.040  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.996      ;
; 0.040  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.996      ;
; 0.040  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.681      ; 2.996      ;
; 0.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 2.903      ;
; 0.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 2.903      ;
; 0.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 2.903      ;
; 0.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 2.903      ;
; 0.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 2.903      ;
; 0.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 2.903      ;
; 0.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 2.903      ;
; 0.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 2.903      ;
; 0.084  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.637      ; 2.996      ;
; 0.118  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.573      ; 2.966      ;
; 0.118  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.573      ; 2.966      ;
; 0.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.973      ;
; 0.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.973      ;
; 0.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.973      ;
; 0.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.973      ;
; 0.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.973      ;
; 0.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.567      ; 2.973      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.031      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.031      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.031      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.031      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.031      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.031      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.031      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.031      ;
; 0.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.720      ;
; 0.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.720      ;
; 0.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.720      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.031      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.031      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.031      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.031      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.031      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.031      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.031      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.031      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.124      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.124      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.124      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.124      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.124      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.124      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.124      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.605      ; 3.124      ;
; 0.286  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.848      ;
; 0.286  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.848      ;
; 0.286  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.848      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.124      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.124      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.124      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.124      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.124      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.124      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.124      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.124      ;
; 0.379  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.941      ;
; 0.379  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.941      ;
; 0.379  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.287      ; 2.941      ;
; 2.522  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; -0.500       ; 0.658      ; 2.905      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -0.009 ; 0.207        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 0.056  ; 0.272        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 0.056  ; 0.272        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 0.056  ; 0.272        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 0.056  ; 0.272        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 0.056  ; 0.272        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.057  ; 0.273        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 0.057  ; 0.273        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 0.062  ; 0.278        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 0.066  ; 0.282        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                     ;
; 0.066  ; 0.282        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ;
; 0.066  ; 0.282        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                     ;
; 0.066  ; 0.282        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                     ;
; 0.066  ; 0.282        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                     ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                          ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                       ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 0.068  ; 0.284        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.218  ; 0.448        ; 0.230          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                              ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                              ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[10] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[6]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[7]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[8]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[9]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[1]                              ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[4]                              ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                              ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                              ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                              ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                              ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[2]  ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]                              ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                              ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                              ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                              ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                              ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                      ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[0]  ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[1]  ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[4]  ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[5]  ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                              ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                              ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                              ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                              ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                              ;
; 4.678 ; 4.894        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                             ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 7.569 ; 7.753        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.569 ; 7.753        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.569 ; 7.753        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.155 ; 3.041 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 3.155 ; 3.041 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 1.930 ; 1.937 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.048 ; 2.132 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.307 ; 2.353 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.410 ; 2.496 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 2.417 ; 2.536 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 1.937 ; 1.941 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.351 ; 2.306 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.960 ; 3.795 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.447 ; 1.624 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 4.766 ; 4.721 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.475 ; 4.495 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.614 ; 4.634 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.684 ; 4.718 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.547 ; 4.548 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.169 ; 4.222 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.157 ; 4.208 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.766 ; 4.721 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.556 ; 4.588 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.525 ; 4.532 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.141 ; 4.189 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.359 ; 4.448 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.308 ; 4.392 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.136 ; 4.179 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.193 ; 4.258 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.459 ; 4.593 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.364 ; 4.453 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.342 ; 4.760 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.436 ; -1.434 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.765 ; -1.738 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.436 ; -1.434 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.591 ; -1.643 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.675 ; -1.741 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.685 ; -1.808 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.606 ; -1.681 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.444 ; -1.440 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.698 ; -1.760 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.401 ; -1.390 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.032 ; -1.203 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -3.427 ; -3.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.750 ; -3.761 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.887 ; -3.894 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.969 ; -3.999 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.821 ; -3.810 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.459 ; -3.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.447 ; -3.485 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.030 ; -3.977 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.831 ; -3.849 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.801 ; -3.796 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.431 ; -3.465 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.658 ; -3.740 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.608 ; -3.686 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.427 ; -3.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.482 ; -3.532 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.753 ; -3.880 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.662 ; -3.745 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -3.607 ; -4.007 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 5.921  ; 6.038  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 7.124  ; 7.412  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_addr[*]   ; sys_clk                              ; 6.316  ; 6.508  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                              ; 4.856  ; 5.046  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                              ; 4.531  ; 4.683  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                              ; 4.967  ; 5.221  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                              ; 4.467  ; 4.614  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                              ; 4.539  ; 4.697  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                              ; 5.154  ; 5.505  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                              ; 4.838  ; 5.121  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                              ; 4.885  ; 5.167  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                              ; 4.974  ; 5.255  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                              ; 4.801  ; 5.028  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                              ; 6.316  ; 6.508  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                              ; 4.928  ; 5.233  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                              ; 4.760  ; 4.983  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                              ; 5.036  ; 5.280  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                              ; 5.036  ; 5.280  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                              ; 4.685  ; 4.860  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                              ; 4.604  ; 4.848  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                              ; 3.985  ; 3.921  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                              ; 4.021  ; 4.155  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                              ; 5.767  ; 5.642  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.501  ; 4.323  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.503  ; 4.330  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 3.865  ; 3.818  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 3.856  ; 3.809  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 4.490  ; 4.318  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 5.767  ; 5.642  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.277  ; 4.166  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.494  ; 4.322  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 5.033  ; 4.855  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.552  ; 4.375  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 4.617  ; 4.430  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.603  ; 4.432  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 4.566  ; 4.391  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 4.791  ; 4.541  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 4.578  ; 4.390  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 4.642  ; 4.447  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                              ; 4.913  ; 5.171  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                              ; 4.308  ; 4.474  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                              ; 0.965  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                              ;        ; 0.836  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                              ; 7.765  ; 7.244  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                              ; 11.535 ; 10.989 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                              ; 10.829 ; 10.318 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                              ; 10.623 ; 10.219 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                              ; 11.162 ; 10.572 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                              ; 11.083 ; 10.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                              ; 10.614 ; 10.203 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                              ; 10.060 ; 9.773  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                              ; 10.374 ; 10.038 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                              ; 11.168 ; 10.765 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                              ; 10.739 ; 10.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                              ; 11.535 ; 10.989 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                              ; 11.482 ; 10.911 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                              ; 10.148 ; 9.810  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                              ; 10.611 ; 10.216 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                              ; 11.128 ; 10.694 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                              ; 10.642 ; 10.255 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                              ; 10.912 ; 10.532 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                              ; 6.519  ; 6.221  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                               ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_scl         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 5.673 ; 5.786 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.827 ; 7.104 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_addr[*]   ; sys_clk                              ; 3.938 ; 4.081 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                              ; 4.313 ; 4.497 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                              ; 3.999 ; 4.147 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                              ; 4.418 ; 4.663 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                              ; 3.938 ; 4.081 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                              ; 4.008 ; 4.162 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                              ; 4.599 ; 4.938 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                              ; 4.293 ; 4.566 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                              ; 4.341 ; 4.613 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                              ; 4.427 ; 4.698 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                              ; 4.260 ; 4.480 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                              ; 5.763 ; 5.945 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                              ; 4.383 ; 4.676 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                              ; 4.221 ; 4.436 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                              ; 4.144 ; 4.313 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                              ; 4.481 ; 4.717 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                              ; 4.144 ; 4.313 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                              ; 4.070 ; 4.306 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                              ; 3.477 ; 3.414 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                              ; 3.511 ; 3.640 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                              ; 3.349 ; 3.302 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 3.973 ; 3.800 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 3.970 ; 3.804 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 3.358 ; 3.311 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 3.349 ; 3.302 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 3.958 ; 3.792 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 5.234 ; 5.116 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 3.757 ; 3.649 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 3.962 ; 3.796 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 4.484 ; 4.312 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.018 ; 3.847 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 4.085 ; 3.903 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.071 ; 3.905 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 4.036 ; 3.866 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 4.251 ; 4.010 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 4.047 ; 3.865 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 4.108 ; 3.920 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                              ; 4.363 ; 4.611 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                              ; 3.781 ; 3.942 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                              ; 0.504 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                              ;       ; 0.380 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                              ; 5.714 ; 5.313 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                              ; 5.534 ; 5.213 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                              ; 6.306 ; 5.759 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                              ; 6.157 ; 5.724 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                              ; 6.602 ; 5.994 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                              ; 6.553 ; 5.950 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                              ; 6.064 ; 5.624 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                              ; 5.534 ; 5.213 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                              ; 5.974 ; 5.568 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                              ; 6.316 ; 5.917 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                              ; 6.331 ; 5.876 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                              ; 6.331 ; 5.826 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                              ; 6.272 ; 5.744 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                              ; 6.554 ; 6.066 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                              ; 5.928 ; 5.536 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                              ; 5.881 ; 5.483 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                              ; 5.869 ; 5.497 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                              ; 5.677 ; 5.329 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                              ; 5.083 ; 4.795 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                         ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.366 ; 6.273 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 4.216 ; 4.141 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.386 ; 4.293 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.594 ; 4.519 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 4.216 ; 4.141 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.509 ; 4.434 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 5.275 ; 5.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 6.568 ; 6.541 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.386 ; 4.293 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.509 ; 4.434 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 5.010 ; 4.911 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 5.230 ; 5.155 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 5.331 ; 5.232 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.942 ; 4.843 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 5.331 ; 5.232 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 5.331 ; 5.232 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 5.376 ; 5.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 5.376 ; 5.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                 ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.085 ; 5.992 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 3.726 ; 3.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 3.846 ; 3.753 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.088 ; 4.013 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 3.726 ; 3.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.008 ; 3.933 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 4.743 ; 4.668 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 6.035 ; 6.008 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 3.846 ; 3.753 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.008 ; 3.933 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 4.492 ; 4.393 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.699 ; 4.624 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 4.800 ; 4.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.427 ; 4.328 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 4.800 ; 4.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 4.800 ; 4.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 4.844 ; 4.745 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 4.844 ; 4.745 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.139     ; 6.232     ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 4.060     ; 4.135     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.235     ; 4.328     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.368     ; 4.443     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 4.060     ; 4.135     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.304     ; 4.379     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 4.980     ; 5.055     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 6.320     ; 6.347     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.235     ; 4.328     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.304     ; 4.379     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 4.732     ; 4.831     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.937     ; 5.012     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 5.014     ; 5.113     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.686     ; 4.785     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 5.014     ; 5.113     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 5.014     ; 5.113     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 5.057     ; 5.156     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 5.057     ; 5.156     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                        ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 5.864     ; 5.957     ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 3.573     ; 3.648     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 3.698     ; 3.791     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 3.869     ; 3.944     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 3.573     ; 3.648     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 3.807     ; 3.882     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 4.456     ; 4.531     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 5.795     ; 5.822     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 3.698     ; 3.791     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 3.807     ; 3.882     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 4.221     ; 4.320     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.415     ; 4.490     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 4.492     ; 4.591     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.177     ; 4.276     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 4.492     ; 4.591     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 4.492     ; 4.591     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 4.533     ; 4.632     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 4.533     ; 4.632     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; -1.091 ; -41.019       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -1.088 ; -3.123        ;
; cam_pclk                                              ; -0.528 ; -9.027        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.494 ; -1.282        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -0.826 ; -1.167        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.061 ; -0.061        ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; 0.185  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.186  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; cam_pclk ; -1.059 ; -32.902           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+--------+------------------+
; Clock    ; Slack  ; End Point TNS    ;
+----------+--------+------------------+
; cam_pclk ; -0.243 ; -5.204           ;
+----------+--------+------------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.000 ; -90.203       ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; -1.000 ; -69.000       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.429  ; 0.000         ;
; sys_clk                                               ; 9.594  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.091 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.178      ; 2.256      ;
; -1.063 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.221     ; 1.829      ;
; -1.023 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.178      ; 2.188      ;
; -1.002 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.784      ;
; -0.981 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.763      ;
; -0.972 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.754      ;
; -0.942 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.054     ; 1.875      ;
; -0.903 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[1]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.685      ;
; -0.902 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[5]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.684      ;
; -0.900 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[7]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.682      ;
; -0.877 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.175      ; 2.039      ;
; -0.868 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.818      ;
; -0.866 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.054     ; 1.799      ;
; -0.845 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.001     ; 1.831      ;
; -0.836 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[12]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.001     ; 1.822      ;
; -0.833 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.178      ; 1.998      ;
; -0.832 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.034     ; 1.785      ;
; -0.830 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.001     ; 1.816      ;
; -0.826 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[3]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.608      ;
; -0.825 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.001     ; 1.811      ;
; -0.824 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[0]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.606      ;
; -0.824 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[10]                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.001     ; 1.810      ;
; -0.816 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.598      ;
; -0.815 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[6]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.205     ; 1.597      ;
; -0.815 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.179      ; 1.981      ;
; -0.813 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                        ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.001     ; 1.799      ;
; -0.803 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.752      ;
; -0.803 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.752      ;
; -0.803 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.752      ;
; -0.803 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.752      ;
; -0.803 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.752      ;
; -0.803 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.752      ;
; -0.803 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.752      ;
; -0.801 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.017     ; 1.771      ;
; -0.801 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.034     ; 1.754      ;
; -0.792 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.017     ; 1.762      ;
; -0.776 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.725      ;
; -0.776 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.725      ;
; -0.776 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.725      ;
; -0.776 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.725      ;
; -0.776 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.725      ;
; -0.776 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.725      ;
; -0.776 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.725      ;
; -0.756 ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.705      ;
; -0.751 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.054     ; 1.684      ;
; -0.748 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.697      ;
; -0.748 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.697      ;
; -0.748 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.697      ;
; -0.748 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.697      ;
; -0.748 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.697      ;
; -0.748 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.697      ;
; -0.748 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.697      ;
; -0.747 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.696      ;
; -0.747 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.696      ;
; -0.747 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.696      ;
; -0.747 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.696      ;
; -0.747 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.696      ;
; -0.747 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.696      ;
; -0.747 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.696      ;
; -0.733 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; camera:cam|i2c_dri:u_i2c_dri|scl                              ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.033     ; 1.687      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.682      ;
; -0.732 ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.054     ; 1.665      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.725 ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.047     ; 1.665      ;
; -0.722 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.179      ; 1.888      ;
; -0.717 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|sda_out                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.178      ; 1.882      ;
; -0.714 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.664      ;
; -0.714 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.664      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 1.008      ;
; -1.084 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 1.009      ;
; -1.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 0.998      ;
; -1.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 0.979      ;
; -1.048 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 0.968      ;
; -1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 0.938      ;
; -1.009 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 0.929      ;
; -0.942 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 0.867      ;
; -0.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 0.861      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 0.856      ;
; -0.900 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 0.825      ;
; -0.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 1.232      ;
; -0.395 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 1.071      ;
; -0.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.999      ;
; -0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.955      ;
; -0.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.942      ;
; -0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.864      ;
; -0.172 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.848      ;
; -0.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.831      ;
; -0.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.789      ;
; -0.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.698      ;
; -0.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.689      ;
; 6.736  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 3.011      ;
; 6.737  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 3.010      ;
; 6.740  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 3.007      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.787  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.164      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.077      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.872  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.079      ;
; 6.914  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.833      ;
; 6.915  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.832      ;
; 6.953  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.998      ;
; 6.954  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.997      ;
; 6.957  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.994      ;
; 6.965  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 2.784      ;
; 6.966  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 2.783      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 2.780      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.982      ;
; 7.004  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.742      ;
; 7.004  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.742      ;
; 7.004  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.742      ;
; 7.004  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.742      ;
; 7.004  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.742      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.930      ;
; 7.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.928      ;
; 7.024  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.723      ;
; 7.024  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.723      ;
; 7.024  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.723      ;
; 7.024  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.723      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.917      ;
; 7.072  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 3.073      ;
; 7.076  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.875      ;
; 7.076  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.875      ;
; 7.076  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.875      ;
; 7.076  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.875      ;
; 7.076  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.875      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.471      ;
; -0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.024     ; 1.466      ;
; -0.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.024     ; 1.464      ;
; -0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.104     ; 1.373      ;
; -0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 1.404      ;
; -0.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 1.400      ;
; -0.423 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.024     ; 1.406      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 1.331      ;
; -0.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 1.323      ;
; -0.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 1.185      ;
; -0.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 1.185      ;
; -0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 1.183      ;
; -0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 1.183      ;
; -0.360 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.024     ; 1.343      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.104     ; 1.261      ;
; -0.354 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.339      ;
; -0.354 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.339      ;
; -0.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.337      ;
; -0.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.337      ;
; -0.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.171     ; 1.188      ;
; -0.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.336      ;
; -0.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.336      ;
; -0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.171     ; 1.186      ;
; -0.331 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.316      ;
; -0.331 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.316      ;
; -0.325 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.079     ; 1.253      ;
; -0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.079     ; 1.242      ;
; -0.301 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.286      ;
; -0.299 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.284      ;
; -0.298 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.283      ;
; -0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.008      ; 1.313      ;
; -0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.008      ; 1.313      ;
; -0.293 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 1.112      ;
; -0.293 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 1.112      ;
; -0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.094      ; 1.393      ;
; -0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.079     ; 1.211      ;
; -0.279 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.171     ; 1.115      ;
; -0.278 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.263      ;
; -0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.079     ; 1.201      ;
; -0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.112      ; 1.392      ;
; -0.254 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.066      ; 1.349      ;
; -0.249 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                     ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.201     ; 1.055      ;
; -0.249 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.201     ; 1.055      ;
; -0.249 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.201     ; 1.055      ;
; -0.247 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.092     ; 1.162      ;
; -0.245 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.008      ; 1.260      ;
; -0.238 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.223      ;
; -0.236 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.221      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.226     ; 1.016      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.226     ; 1.016      ;
; -0.235 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.220      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.220      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.220      ;
; -0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.215      ;
; -0.230 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 1.049      ;
; -0.230 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 1.049      ;
; -0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.163      ;
; -0.216 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.171     ; 1.052      ;
; -0.215 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.200      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.079     ; 1.141      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.063      ; 1.296      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.066      ; 1.299      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.063      ; 1.296      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.063      ; 1.294      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.066      ; 1.297      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.063      ; 1.294      ;
; -0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.061      ; 1.273      ;
; -0.182 ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.008      ; 1.197      ;
; -0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.165      ;
; -0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.165      ;
; -0.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.037     ; 1.147      ;
; -0.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.037     ; 1.147      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.037     ; 1.145      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.037     ; 1.145      ;
; -0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.158      ;
; -0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.158      ;
; -0.158 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.079     ; 1.086      ;
; -0.158 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.020      ; 1.185      ;
; -0.158 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.020      ; 1.185      ;
; -0.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.226     ; 0.937      ;
; -0.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.141      ;
; -0.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.141      ;
; -0.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.020      ; 1.183      ;
; -0.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.020      ; 1.183      ;
; -0.154 ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.029     ; 1.132      ;
; -0.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.005     ; 1.156      ;
; -0.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.005     ; 1.156      ;
; -0.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.005     ; 1.156      ;
; -0.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.079     ; 1.081      ;
; -0.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.138      ;
; -0.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.138      ;
; -0.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.005     ; 1.154      ;
; -0.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.005     ; 1.154      ;
; -0.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.005     ; 1.154      ;
; -0.151 ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.071      ; 1.251      ;
; -0.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.079     ; 1.059      ;
; -0.127 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.112      ;
; -0.124 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.063      ; 1.216      ;
; -0.124 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.063      ; 1.216      ;
; -0.120 ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.105      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.082     ; 1.167      ;
; -0.446 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.082     ; 1.119      ;
; -0.436 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; -0.127     ; 0.359      ;
; -0.431 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.127     ; 0.350      ;
; -0.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 1.022      ;
; -0.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 1.017      ;
; -0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.082     ; 0.987      ;
; -0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.981      ;
; -0.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.082     ; 0.978      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.955      ;
; -0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.082     ; 0.915      ;
; -0.166 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.082     ; 0.839      ;
; -0.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.832      ;
; 12.058 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.274      ;
; 12.080 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.252      ;
; 12.084 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.248      ;
; 12.106 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.226      ;
; 12.126 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.206      ;
; 12.148 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.184      ;
; 12.182 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.150      ;
; 12.204 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.128      ;
; 12.224 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.108      ;
; 12.236 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.096      ;
; 12.245 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.087      ;
; 12.250 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.082      ;
; 12.258 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.074      ;
; 12.265 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 3.066      ;
; 12.267 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.065      ;
; 12.287 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 3.044      ;
; 12.292 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.040      ;
; 12.299 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.033      ;
; 12.322 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 3.009      ;
; 12.325 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.007      ;
; 12.329 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 3.002      ;
; 12.342 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.990      ;
; 12.344 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.987      ;
; 12.348 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.984      ;
; 12.349 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.982      ;
; 12.351 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.980      ;
; 12.365 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.967      ;
; 12.367 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.965      ;
; 12.371 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.960      ;
; 12.398 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.933      ;
; 12.402 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.930      ;
; 12.407 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.925      ;
; 12.410 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.921      ;
; 12.411 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.921      ;
; 12.420 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.911      ;
; 12.423 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.909      ;
; 12.431 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.900      ;
; 12.432 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.899      ;
; 12.463 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.869      ;
; 12.470 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.861      ;
; 12.471 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.860      ;
; 12.477 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.855      ;
; 12.486 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.846      ;
; 12.488 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.843      ;
; 12.493 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.838      ;
; 12.493 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.838      ;
; 12.495 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.836      ;
; 12.497 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.957      ;
; 12.497 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.957      ;
; 12.497 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.957      ;
; 12.497 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.957      ;
; 12.497 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.957      ;
; 12.497 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.957      ;
; 12.497 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.957      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.498 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.956      ;
; 12.502 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 3.006      ;
; 12.503 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.829      ;
; 12.504 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 3.004      ;
; 12.506 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.825      ;
; 12.515 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.040     ; 2.816      ;
; 12.517 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.815      ;
; 12.520 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.934      ;
; 12.520 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.934      ;
; 12.520 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.934      ;
; 12.520 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.934      ;
; 12.520 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.934      ;
; 12.520 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.934      ;
; 12.520 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.934      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.521 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.115      ; 2.933      ;
; 12.525 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.807      ;
; 12.526 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 2.806      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.826 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 0.672      ;
; -0.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 0.681      ;
; -0.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 1.151      ;
; -0.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.332      ; 1.151      ;
; -0.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 1.154      ;
; -0.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.332      ; 1.155      ;
; -0.331 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.333      ; 1.166      ;
; -0.325 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 1.173      ;
; -0.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.333      ; 1.177      ;
; -0.306 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.333      ; 1.191      ;
; -0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.333      ; 1.200      ;
; 0.083  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.315      ; 0.502      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.315      ; 0.504      ;
; 0.187  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.314      ;
; 0.187  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.314      ;
; 0.187  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.314      ;
; 0.201  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                         ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.223  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.291      ; 0.618      ;
; 0.229  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.298      ; 0.631      ;
; 0.242  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.126      ; 0.472      ;
; 0.262  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.389      ;
; 0.262  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.389      ;
; 0.275  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.107      ; 0.486      ;
; 0.282  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.107      ; 0.493      ;
; 0.285  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.392      ;
; 0.288  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.107      ; 0.499      ;
; 0.295  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.015      ; 0.394      ;
; 0.300  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.015      ; 0.399      ;
; 0.323  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.431      ;
; 0.325  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.433      ;
; 0.329  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.436      ;
; 0.329  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.436      ;
; 0.335  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.442      ;
; 0.336  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.444      ;
; 0.336  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.444      ;
; 0.342  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.170      ; 0.616      ;
; 0.344  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.451      ;
; 0.349  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.457      ;
; 0.351  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.174      ; 0.629      ;
; 0.352  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.015      ; 0.451      ;
; 0.358  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.104      ; 0.546      ;
; 0.362  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.166      ; 0.632      ;
; 0.362  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.298      ; 0.764      ;
; 0.364  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.471      ;
; 0.368  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.078      ; 0.530      ;
; 0.376  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.291      ; 0.771      ;
; 0.377  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.168      ; 0.649      ;
; 0.380  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.015      ; 0.479      ;
; 0.386  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.166      ; 0.656      ;
; 0.387  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.126      ; 0.617      ;
; 0.388  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.119      ; 0.611      ;
; 0.393  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.166      ; 0.663      ;
; 0.394  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.126      ; 0.624      ;
; 0.396  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.132      ; 0.632      ;
; 0.396  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.119      ; 0.619      ;
; 0.400  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                    ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.114      ; 0.598      ;
; 0.407  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.166      ; 0.677      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.516      ;
; 0.411  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.519      ;
; 0.418  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.525      ;
; 0.427  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.107      ; 0.638      ;
; 0.434  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.541      ;
; 0.436  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.168      ; 0.708      ;
; 0.437  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.544      ;
; 0.437  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                      ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.544      ;
; 0.439  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.100      ; 0.623      ;
; 0.448  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.074      ; 0.606      ;
; 0.453  ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.561      ;
; 0.462  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.174      ; 0.740      ;
; 0.462  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.170      ; 0.736      ;
; 0.473  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.015      ; 0.572      ;
; 0.482  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.174      ; 0.760      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.628      ;
; 0.488  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.596      ;
; 0.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.601      ;
; 0.494  ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.602      ;
; 0.494  ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.126      ; 0.724      ;
; 0.495  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.622      ;
; 0.497  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.624      ;
; 0.498  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.606      ;
; 0.501  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.168      ; 0.773      ;
; 0.502  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.073      ; 0.659      ;
; 0.502  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.168      ; 0.774      ;
; 0.503  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.166      ; 0.773      ;
; 0.512  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.620      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.061 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.307      ;
; -0.050 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.079      ; 0.314      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.205  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.209  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.212  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.332      ;
; 0.216  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.336      ;
; 0.252  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.273  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.392      ;
; 0.277  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.286  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.407      ;
; 0.296  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.305  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.441      ;
; 0.323  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.337  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.639      ;
; 0.340  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.642      ;
; 0.351  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.471      ;
; 0.353  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.655      ;
; 0.354  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.475      ;
; 0.358  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.477      ;
; 0.361  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.086      ; 0.543      ;
; 0.361  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.482      ;
; 0.366  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.486      ;
; 0.367  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.669      ;
; 0.374  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.494      ;
; 0.389  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 0.692      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.513      ;
; 0.395  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 0.698      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 0.704      ;
; 0.403  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.524      ;
; 0.405  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 0.708      ;
; 0.405  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.526      ;
; 0.410  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 0.713      ;
; 0.412  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 0.715      ;
; 0.413  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.534      ;
; 0.420  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.541      ;
; 0.425  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.545      ;
; 0.436  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.556      ;
; 0.444  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.568      ;
; 0.445  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.449  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.570      ;
; 0.449  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.751      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.578      ;
; 0.454  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.185 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.276 ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.398      ;
; 0.298 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.304 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.221      ; 0.635      ;
; 0.320 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.442      ;
; 0.325 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.447      ;
; 0.326 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.448      ;
; 0.366 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.487      ;
; 0.380 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.500      ;
; 0.391 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.513      ;
; 0.395 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.230      ; 0.729      ;
; 0.396 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.029      ; 0.509      ;
; 0.397 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.519      ;
; 0.404 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.535      ;
; 0.409 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.230      ; 0.743      ;
; 0.412 ; camera:cam|i2c_dri:u_i2c_dri|st_done                          ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.535      ;
; 0.416 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.230      ; 0.750      ;
; 0.427 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.230      ; 0.761      ;
; 0.428 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.264      ; 0.776      ;
; 0.447 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.569      ;
; 0.447 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.453 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.230      ; 0.788      ;
; 0.454 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.459 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.582      ;
; 0.459 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.468 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.230      ; 0.803      ;
; 0.470 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.592      ;
; 0.470 ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.592      ;
; 0.471 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.593      ;
; 0.471 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.593      ;
; 0.473 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.595      ;
; 0.474 ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.596      ;
; 0.480 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.230      ; 0.814      ;
; 0.484 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.606      ;
; 0.485 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.608      ;
; 0.487 ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                           ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.609      ;
; 0.494 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|scl                                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.616      ;
; 0.496 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.050      ; 0.630      ;
; 0.496 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.051      ; 0.631      ;
; 0.498 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.263      ; 0.845      ;
; 0.501 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.034      ; 0.619      ;
; 0.507 ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.169     ; 0.422      ;
; 0.507 ; camera:cam|i2c_dri:u_i2c_dri|st_done                          ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.043      ; 0.634      ;
; 0.508 ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                          ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.630      ;
; 0.509 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.044      ; 0.637      ;
; 0.510 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.169     ; 0.425      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.317      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.323      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.478      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.500      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.229 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.513      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.513      ;
; 0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.520      ;
; 0.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.521      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.381      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.383      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.083      ; 0.459      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.617      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.409      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.410      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.059 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.135     ; 1.401      ;
; -1.059 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.135     ; 1.401      ;
; -1.059 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.135     ; 1.401      ;
; -1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.033     ; 1.489      ;
; -1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.033     ; 1.489      ;
; -1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.033     ; 1.489      ;
; -1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.033     ; 1.489      ;
; -1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.033     ; 1.489      ;
; -1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.033     ; 1.489      ;
; -1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.033     ; 1.489      ;
; -1.045 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.033     ; 1.489      ;
; -1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.018     ; 1.489      ;
; -1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.018     ; 1.489      ;
; -1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.018     ; 1.489      ;
; -1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.018     ; 1.489      ;
; -1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.018     ; 1.489      ;
; -1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.018     ; 1.489      ;
; -1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.018     ; 1.489      ;
; -1.030 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.018     ; 1.489      ;
; -0.964 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.034     ; 1.407      ;
; -0.964 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.034     ; 1.407      ;
; -0.964 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.034     ; 1.407      ;
; -0.964 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.034     ; 1.407      ;
; -0.964 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.034     ; 1.407      ;
; -0.964 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.034     ; 1.407      ;
; -0.930 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.014     ; 1.393      ;
; -0.930 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; -0.014     ; 1.393      ;
; -0.926 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.015      ; 1.418      ;
; -0.911 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.030      ; 1.418      ;
; -0.911 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.030      ; 1.418      ;
; -0.911 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.030      ; 1.418      ;
; -0.911 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.030      ; 1.418      ;
; -0.911 ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; 0.500        ; 0.030      ; 1.418      ;
; 0.380  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.476      ;
; 0.380  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.476      ;
; 0.380  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.476      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.564      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.564      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.564      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.564      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.564      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.564      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.564      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.564      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.564      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.564      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.564      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.564      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.564      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.564      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.564      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.564      ;
; 0.440  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.416      ;
; 0.440  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.416      ;
; 0.440  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.416      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.504      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.504      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.504      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.504      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.504      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.504      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.504      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.504      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.504      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.504      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.504      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.504      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.504      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.504      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.504      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.076      ; 1.504      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.482      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.482      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.482      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.482      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.482      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.482      ;
; 0.509  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.080      ; 1.468      ;
; 0.509  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.080      ; 1.468      ;
; 0.514  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.342      ;
; 0.514  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.342      ;
; 0.514  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.959      ; 1.342      ;
; 0.517  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.109      ; 1.489      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.430      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.430      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.430      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.430      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.430      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.430      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.430      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.061      ; 1.430      ;
; 0.532  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.124      ; 1.489      ;
; 0.532  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.124      ; 1.489      ;
; 0.532  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.124      ; 1.489      ;
; 0.532  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.124      ; 1.489      ;
; 0.532  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.124      ; 1.489      ;
; 0.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.422      ;
; 0.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.422      ;
; 0.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.422      ;
; 0.535  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.060      ; 1.422      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.301      ;
; -0.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.301      ;
; -0.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.301      ;
; -0.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.301      ;
; -0.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.301      ;
; -0.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 1.301      ;
; -0.224 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 1.275      ;
; -0.224 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 1.275      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.292      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.292      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.292      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.292      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.292      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.292      ;
; -0.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.361      ;
; -0.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.361      ;
; -0.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.361      ;
; -0.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.361      ;
; -0.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.361      ;
; -0.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 1.361      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 1.334      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 1.334      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.403      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.403      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.403      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.403      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.380      ; 1.403      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.367      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.367      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.367      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.367      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.367      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.367      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.367      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.367      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.351      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.351      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.351      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.351      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.351      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.351      ;
; -0.126 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.365      ; 1.403      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 1.376      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 1.376      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.367      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.367      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.367      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.367      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.367      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.367      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.367      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.367      ;
; -0.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.278      ;
; -0.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.278      ;
; -0.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.278      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.393      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.393      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.393      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.393      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.393      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.314      ; 1.393      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.426      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.426      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.426      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.426      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.426      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.426      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.426      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.426      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.426      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.426      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.426      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.426      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.426      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.426      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.426      ;
; -0.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.426      ;
; -0.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.337      ;
; -0.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.337      ;
; -0.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.337      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.468      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.468      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.468      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.468      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.468      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.468      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.468      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.330      ; 1.468      ;
; -0.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.468      ;
; -0.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.468      ;
; -0.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.468      ;
; -0.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.468      ;
; -0.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.468      ;
; -0.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.468      ;
; -0.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.468      ;
; -0.011 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.315      ; 1.468      ;
; 0.006  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.379      ;
; 0.006  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.379      ;
; 0.006  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 1.379      ;
; 1.604  ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                            ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk    ; -0.500       ; 0.138      ; 1.356      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -0.158 ; 0.072        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -0.158 ; 0.072        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -0.158 ; 0.072        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -0.158 ; 0.072        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -0.156 ; 0.074        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -0.156 ; 0.074        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                    ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                    ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                    ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                     ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                     ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                     ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                     ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                     ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -0.136 ; 0.048        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -0.131 ; 0.053        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -0.131 ; 0.053        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -0.131 ; 0.053        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -0.126 ; 0.058        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                     ;
; -0.126 ; 0.058        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; camera:cam|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'camera:cam|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; 0.212  ; 0.442        ; 0.230          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5281:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0   ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[10] ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[6]  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[7]  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[8]  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[9]  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[1]                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[4]                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                              ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                              ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                              ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                              ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[0]  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[1]  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[2]  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[3]  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[4]  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe3|dffe4a[5]  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                   ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                             ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                             ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                             ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                             ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                             ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; camera:cam|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 1.619 ; 2.255 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 1.619 ; 2.255 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 1.138 ; 1.731 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 1.184 ; 1.823 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 1.290 ; 1.936 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 1.354 ; 2.018 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 1.341 ; 1.975 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 1.150 ; 1.745 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.325 ; 1.949 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 1.976 ; 2.611 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 0.946 ; 1.506 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 2.537 ; 3.181 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.425 ; 3.055 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.482 ; 3.121 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.514 ; 3.113 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.456 ; 3.072 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.286 ; 2.883 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.286 ; 2.877 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.537 ; 3.181 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.464 ; 3.090 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.458 ; 3.070 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.269 ; 2.858 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.377 ; 2.965 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.336 ; 2.922 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.281 ; 2.864 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.304 ; 2.903 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.440 ; 3.049 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.379 ; 2.968 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 2.408 ; 2.613 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.910 ; -1.488 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.011 ; -1.589 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -0.910 ; -1.488 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -0.942 ; -1.558 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -0.993 ; -1.607 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.015 ; -1.650 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -0.982 ; -1.617 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -0.923 ; -1.502 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.024 ; -1.627 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -0.851 ; -1.428 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -0.745 ; -1.298 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -1.903 ; -2.479 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.055 ; -2.668 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.108 ; -2.732 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.143 ; -2.735 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.082 ; -2.683 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.920 ; -2.502 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.919 ; -2.497 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.163 ; -2.789 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.091 ; -2.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.085 ; -2.682 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.903 ; -2.479 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -2.012 ; -2.593 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.972 ; -2.552 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.915 ; -2.485 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.936 ; -2.521 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -2.073 ; -2.674 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.014 ; -2.596 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.033 ; -2.249 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.224  ; 3.173  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.881  ; 3.794  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_addr[*]   ; sys_clk                              ; 3.587  ; 3.417  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                              ; 2.543  ; 2.437  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                              ; 2.337  ; 2.251  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                              ; 2.594  ; 2.495  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                              ; 2.303  ; 2.223  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                              ; 2.357  ; 2.271  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                              ; 2.704  ; 2.591  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                              ; 2.511  ; 2.416  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                              ; 2.563  ; 2.450  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                              ; 2.627  ; 2.503  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                              ; 2.525  ; 2.408  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                              ; 3.587  ; 3.417  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                              ; 2.591  ; 2.474  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                              ; 2.493  ; 2.383  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                              ; 2.629  ; 2.507  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                              ; 2.629  ; 2.507  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                              ; 2.424  ; 2.329  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                              ; 2.397  ; 2.299  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                              ; 1.952  ; 2.013  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                              ; 2.048  ; 2.006  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                              ; 3.071  ; 3.189  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 2.163  ; 2.223  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 2.150  ; 2.218  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 1.885  ; 1.926  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 1.876  ; 1.917  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 2.149  ; 2.210  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 3.071  ; 3.189  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 2.076  ; 2.133  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 2.144  ; 2.214  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 2.415  ; 2.547  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 2.167  ; 2.242  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 2.211  ; 2.305  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 2.211  ; 2.301  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 2.195  ; 2.282  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 2.271  ; 2.357  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 2.199  ; 2.281  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 2.218  ; 2.312  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                              ; 2.556  ; 2.447  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                              ; 2.203  ; 2.135  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                              ; -0.576 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                              ;        ; -0.530 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                              ; 3.543  ; 3.787  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                              ; 5.368  ; 5.518  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                              ; 5.040  ; 5.155  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                              ; 4.991  ; 5.098  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                              ; 5.168  ; 5.288  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                              ; 5.153  ; 5.265  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                              ; 4.997  ; 5.104  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                              ; 4.763  ; 4.853  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                              ; 4.903  ; 5.012  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                              ; 5.232  ; 5.370  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                              ; 5.054  ; 5.166  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                              ; 5.368  ; 5.518  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                              ; 5.330  ; 5.471  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                              ; 4.770  ; 4.822  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                              ; 5.002  ; 5.107  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                              ; 5.208  ; 5.341  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                              ; 5.021  ; 5.127  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                              ; 5.103  ; 5.240  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                              ; 3.015  ; 3.178  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.107  ; 3.058  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.737  ; 3.654  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_addr[*]   ; sys_clk                              ; 2.030  ; 1.953  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                              ; 2.261  ; 2.160  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                              ; 2.062  ; 1.979  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                              ; 2.309  ; 2.214  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                              ; 2.030  ; 1.953  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                              ; 2.083  ; 2.000  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                              ; 2.417  ; 2.308  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                              ; 2.233  ; 2.141  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                              ; 2.285  ; 2.174  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                              ; 2.346  ; 2.226  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                              ; 2.248  ; 2.135  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                              ; 3.304  ; 3.139  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                              ; 2.311  ; 2.198  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                              ; 2.217  ; 2.111  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                              ; 2.149  ; 2.057  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                              ; 2.345  ; 2.229  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                              ; 2.149  ; 2.057  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                              ; 2.126  ; 2.031  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                              ; 1.696  ; 1.757  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                              ; 1.786  ; 1.746  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                              ; 1.620  ; 1.661  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 1.897  ; 1.954  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 1.885  ; 1.951  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 1.629  ; 1.670  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 1.620  ; 1.661  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 1.884  ; 1.943  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 2.806  ; 2.922  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 1.813  ; 1.868  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 1.879  ; 1.947  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 2.142  ; 2.269  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 1.902  ; 1.974  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 1.947  ; 2.037  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 1.946  ; 2.033  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 1.930  ; 2.015  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 2.003  ; 2.087  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 1.934  ; 2.014  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 1.953  ; 2.044  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                              ; 2.275  ; 2.170  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                              ; 1.936  ; 1.870  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                              ; -0.811 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                              ;        ; -0.766 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                              ; 2.637  ; 2.788  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                              ; 2.605  ; 2.717  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                              ; 2.878  ; 3.018  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                              ; 2.868  ; 3.006  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                              ; 3.001  ; 3.147  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                              ; 2.992  ; 3.129  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                              ; 2.828  ; 2.957  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                              ; 2.605  ; 2.717  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                              ; 2.795  ; 2.930  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                              ; 2.951  ; 3.115  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                              ; 2.966  ; 3.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                              ; 2.926  ; 3.069  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                              ; 2.882  ; 3.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                              ; 3.047  ; 3.215  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                              ; 2.786  ; 2.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                              ; 2.766  ; 2.883  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                              ; 2.763  ; 2.886  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                              ; 2.666  ; 2.787  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                              ; 2.356  ; 2.468  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                         ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.335 ; 3.321 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 2.073 ; 2.060 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 2.162 ; 2.148 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 2.225 ; 2.212 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 2.073 ; 2.060 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 2.193 ; 2.180 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 2.515 ; 2.502 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 3.465 ; 3.500 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 2.162 ; 2.148 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 2.193 ; 2.180 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 2.418 ; 2.417 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 2.493 ; 2.480 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 2.548 ; 2.547 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 2.388 ; 2.387 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 2.548 ; 2.547 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 2.548 ; 2.547 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 2.570 ; 2.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 2.570 ; 2.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                 ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.214 ; 3.200 ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 1.817 ; 1.804 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 1.896 ; 1.882 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 1.964 ; 1.951 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 1.817 ; 1.804 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 1.933 ; 1.920 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 2.242 ; 2.229 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 3.191 ; 3.226 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 1.896 ; 1.882 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 1.933 ; 1.920 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 2.151 ; 2.150 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 2.221 ; 2.208 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 2.276 ; 2.275 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 2.123 ; 2.122 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 2.276 ; 2.275 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 2.276 ; 2.275 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 2.297 ; 2.296 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 2.297 ; 2.296 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.377     ; 3.391     ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 2.109     ; 2.122     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 2.209     ; 2.223     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 2.287     ; 2.300     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 2.109     ; 2.122     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 2.245     ; 2.258     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 2.623     ; 2.636     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 3.620     ; 3.585     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 2.209     ; 2.223     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 2.245     ; 2.258     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 2.514     ; 2.515     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 2.593     ; 2.606     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 2.660     ; 2.661     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 2.477     ; 2.478     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 2.660     ; 2.661     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 2.660     ; 2.661     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 2.690     ; 2.691     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 2.690     ; 2.691     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                        ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.253     ; 3.267     ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_data[*]   ; sys_clk                              ; 1.852     ; 1.865     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 1.941     ; 1.955     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 2.022     ; 2.035     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 1.852     ; 1.865     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 1.982     ; 1.995     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 2.345     ; 2.358     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 3.342     ; 3.307     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 1.941     ; 1.955     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 1.982     ; 1.995     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 2.243     ; 2.244     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 2.316     ; 2.329     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 2.383     ; 2.384     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 2.208     ; 2.209     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 2.383     ; 2.384     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 2.383     ; 2.384     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 2.412     ; 2.413     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 2.412     ; 2.413     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+--------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -4.234   ; -1.472 ; -2.816   ; -0.243  ; -3.201              ;
;  cam_pclk                                              ; -2.530   ; -1.472 ; -2.816   ; -0.243  ; -3.201              ;
;  camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; -4.234   ; 0.185  ; N/A      ; N/A     ; -3.201              ;
;  sys_clk                                               ; N/A      ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -3.520   ; 0.186  ; N/A      ; N/A     ; 4.670               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.140   ; -0.352 ; N/A      ; N/A     ; 7.408               ;
; Design-wide TNS                                        ; -318.157 ; -2.098 ; -88.899  ; -5.204  ; -233.596            ;
;  cam_pclk                                              ; -109.080 ; -1.864 ; -88.899  ; -5.204  ; -129.279            ;
;  camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; -193.145 ; 0.000  ; N/A      ; N/A     ; -104.317            ;
;  sys_clk                                               ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -11.248  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -4.684   ; -0.352 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.564 ; 3.670 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 3.564 ; 3.670 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 2.278 ; 2.454 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.391 ; 2.651 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.662 ; 2.915 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.779 ; 3.071 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 2.780 ; 3.064 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.264 ; 2.462 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.708 ; 2.863 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 4.412 ; 4.470 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.797 ; 2.076 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 5.358 ; 5.526 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.058 ; 5.271 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.209 ; 5.432 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.305 ; 5.494 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.151 ; 5.332 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.755 ; 4.970 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.740 ; 4.954 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.358 ; 5.526 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.161 ; 5.381 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.129 ; 5.307 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.724 ; 4.934 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.968 ; 5.201 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.914 ; 5.141 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.722 ; 4.920 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.785 ; 5.008 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.092 ; 5.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.973 ; 5.206 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.906 ; 5.138 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.910 ; -1.434 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.011 ; -1.589 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -0.910 ; -1.434 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -0.942 ; -1.558 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -0.993 ; -1.607 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.015 ; -1.650 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -0.982 ; -1.617 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -0.923 ; -1.440 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.024 ; -1.627 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -0.851 ; -1.390 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -0.745 ; -1.203 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -1.903 ; -2.479 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.055 ; -2.668 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.108 ; -2.732 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.143 ; -2.735 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.082 ; -2.683 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.920 ; -2.502 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.919 ; -2.497 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.163 ; -2.789 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.091 ; -2.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.085 ; -2.682 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.903 ; -2.479 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -2.012 ; -2.593 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.972 ; -2.552 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.915 ; -2.485 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.936 ; -2.521 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -2.073 ; -2.674 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.014 ; -2.596 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.033 ; -2.249 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 6.612  ; 6.693  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 7.963  ; 8.164  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_addr[*]   ; sys_clk                              ; 6.998  ; 7.062  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                              ; 5.299  ; 5.393  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                              ; 4.938  ; 5.019  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                              ; 5.420  ; 5.582  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                              ; 4.870  ; 4.950  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                              ; 4.949  ; 5.035  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                              ; 5.639  ; 5.836  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                              ; 5.288  ; 5.463  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                              ; 5.346  ; 5.503  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                              ; 5.442  ; 5.595  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                              ; 5.247  ; 5.358  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                              ; 6.998  ; 7.062  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                              ; 5.395  ; 5.562  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                              ; 5.204  ; 5.312  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                              ; 5.503  ; 5.644  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                              ; 5.503  ; 5.644  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                              ; 5.114  ; 5.210  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                              ; 5.030  ; 5.168  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                              ; 4.284  ; 4.263  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                              ; 4.368  ; 4.465  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                              ; 6.279  ; 6.249  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 4.824  ; 4.701  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 4.831  ; 4.712  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 4.180  ; 4.143  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 4.171  ; 4.134  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 4.818  ; 4.699  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 6.279  ; 6.249  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 4.602  ; 4.528  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 4.825  ; 4.704  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 5.371  ; 5.312  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 4.883  ; 4.764  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 4.938  ; 4.835  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 4.920  ; 4.836  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 4.882  ; 4.792  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 5.108  ; 4.965  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 4.891  ; 4.789  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 4.950  ; 4.855  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                              ; 5.363  ; 5.533  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                              ; 4.693  ; 4.802  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                              ; 1.191  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                              ;        ; 1.083  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                              ; 8.246  ; 7.956  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                              ; 12.301 ; 11.955 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                              ; 11.559 ; 11.213 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                              ; 11.353 ; 11.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                              ; 11.901 ; 11.501 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                              ; 11.813 ; 11.438 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                              ; 11.343 ; 11.084 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                              ; 10.791 ; 10.592 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                              ; 11.121 ; 10.893 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                              ; 11.948 ; 11.706 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                              ; 11.490 ; 11.239 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                              ; 12.301 ; 11.955 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                              ; 12.241 ; 11.871 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                              ; 10.894 ; 10.626 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                              ; 11.380 ; 11.073 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                              ; 11.910 ; 11.604 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                              ; 11.414 ; 11.115 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                              ; 11.688 ; 11.429 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                              ; 6.944  ; 6.822  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.107  ; 3.058  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; cam_sda         ; camera:cam|i2c_dri:u_i2c_dri|dri_clk ; 3.737  ; 3.654  ; Fall       ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ;
; sdram_addr[*]   ; sys_clk                              ; 2.030  ; 1.953  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                              ; 2.261  ; 2.160  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                              ; 2.062  ; 1.979  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                              ; 2.309  ; 2.214  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                              ; 2.030  ; 1.953  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                              ; 2.083  ; 2.000  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                              ; 2.417  ; 2.308  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                              ; 2.233  ; 2.141  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                              ; 2.285  ; 2.174  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                              ; 2.346  ; 2.226  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                              ; 2.248  ; 2.135  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                              ; 3.304  ; 3.139  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                              ; 2.311  ; 2.198  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                              ; 2.217  ; 2.111  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                              ; 2.149  ; 2.057  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                              ; 2.345  ; 2.229  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                              ; 2.149  ; 2.057  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                              ; 2.126  ; 2.031  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                              ; 1.696  ; 1.757  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                              ; 1.786  ; 1.746  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                              ; 1.620  ; 1.661  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                              ; 1.897  ; 1.954  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                              ; 1.885  ; 1.951  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                              ; 1.629  ; 1.670  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                              ; 1.620  ; 1.661  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                              ; 1.884  ; 1.943  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                              ; 2.806  ; 2.922  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                              ; 1.813  ; 1.868  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                              ; 1.879  ; 1.947  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                              ; 2.142  ; 2.269  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                              ; 1.902  ; 1.974  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                              ; 1.947  ; 2.037  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                              ; 1.946  ; 2.033  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                              ; 1.930  ; 2.015  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                              ; 2.003  ; 2.087  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                              ; 1.934  ; 2.014  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                              ; 1.953  ; 2.044  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                              ; 2.275  ; 2.170  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                              ; 1.936  ; 1.870  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                              ; -0.811 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                              ;        ; -0.766 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                              ; 2.637  ; 2.788  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                              ; 2.605  ; 2.717  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                              ; 2.878  ; 3.018  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                              ; 2.868  ; 3.006  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                              ; 3.001  ; 3.147  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                              ; 2.992  ; 3.129  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                              ; 2.828  ; 2.957  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                              ; 2.605  ; 2.717  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                              ; 2.795  ; 2.930  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                              ; 2.951  ; 3.115  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                              ; 2.966  ; 3.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                              ; 2.926  ; 3.069  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                              ; 2.882  ; 3.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                              ; 3.047  ; 3.215  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                              ; 2.786  ; 2.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                              ; 2.766  ; 2.883  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                              ; 2.763  ; 2.886  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                              ; 2.666  ; 2.787  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                              ; 2.356  ; 2.468  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+--------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cam_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 408      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21       ; 0        ; 0        ; 0        ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; 0        ; 0        ; 0        ; 857      ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5711     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1835     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 408      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21       ; 0        ; 0        ; 0        ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; 0        ; 0        ; 0        ; 857      ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5711     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1835     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                            ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk ; 0        ; 33       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 99       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                            ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; camera:cam|i2c_dri:u_i2c_dri|dri_clk                  ; cam_pclk ; 0        ; 33       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 99       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 567   ; 567  ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 394   ; 394  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 10 11:39:33 2022
Info: Command: quartus_sta cam_vga -c cam_vga
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe3|dffe4a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cam_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -76.15 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cam_pclk cam_pclk
    Info (332105): create_clock -period 1.000 -name camera:cam|i2c_dri:u_i2c_dri|dri_clk camera:cam|i2c_dri:u_i2c_dri|dri_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.234
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.234      -193.145 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.520       -11.248 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.530      -109.080 cam_pclk 
    Info (332119):    -2.140        -4.684 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.472        -1.864 cam_pclk 
    Info (332119):    -0.234        -0.234 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454         0.000 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -2.816
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.816       -88.899 cam_pclk 
Info (332146): Worst-case removal slack is -0.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.225        -2.309 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -129.270 cam_pclk 
    Info (332119):    -3.201      -104.317 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     4.701         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.410         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.934         0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.820
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.820      -174.839 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.163       -10.150 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.319       -97.899 cam_pclk 
    Info (332119):    -1.917        -4.101 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.358        -1.744 cam_pclk 
    Info (332119):    -0.352        -0.352 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.404         0.000 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -2.446
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.446       -76.279 cam_pclk 
Info (332146): Worst-case removal slack is -0.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.181        -1.788 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -129.279 cam_pclk 
    Info (332119):    -3.201      -104.317 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     4.670         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.408         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.943         0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.091       -41.019 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -1.088        -3.123 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.528        -9.027 cam_pclk 
    Info (332119):    -0.494        -1.282 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.826
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.826        -1.167 cam_pclk 
    Info (332119):    -0.061        -0.061 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.185         0.000 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.186         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.059
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.059       -32.902 cam_pclk 
Info (332146): Worst-case removal slack is -0.243
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.243        -5.204 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -90.203 cam_pclk 
    Info (332119):    -1.000       -69.000 camera:cam|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     4.734         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.429         0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.594         0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4649 megabytes
    Info: Processing ended: Mon Oct 10 11:39:36 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


