Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 18 17:06:14 2022
| Host         : tanish-HP-ENVY-Laptop-13-ba1xxx running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 73 register/latch pins with no clock driven by root clock pin: inbit (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[10]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[11]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[12]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[14]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[15]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[16]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[17]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[18]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[19]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[20]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[21]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[22]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[23]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[24]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[25]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[26]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[27]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[28]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[29]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[30]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[31]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[6]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[7]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[8]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: sample_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.939        0.000                      0                   40        0.213        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.939        0.000                      0                   40        0.213        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.688ns (55.686%)  route 1.343ns (44.314%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[2]/Q
                         net (fo=4, routed)           0.674     5.578    Multi_display/counter_reg[2]
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.683 r  Multi_display/counter_new[1]_i_26/O
                         net (fo=1, routed)           0.000     5.683    Multi_display/p_0_in[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.140 r  Multi_display/counter_new_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.140    Multi_display/counter_new_reg[1]_i_18_n_2
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.238 r  Multi_display/counter_new_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.238    Multi_display/counter_new_reg[1]_i_13_n_2
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.336 r  Multi_display/counter_new_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.336    Multi_display/counter_new_reg[1]_i_8_n_2
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  Multi_display/counter_new_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.434    Multi_display/counter_new_reg[1]_i_3_n_2
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.634 r  Multi_display/counter_new_reg[1]_i_2/O[2]
                         net (fo=2, routed)           0.669     7.303    Multi_display/counter_new4[19]
    SLICE_X36Y45         LUT6 (Prop_lut6_I1_O)        0.253     7.556 r  Multi_display/counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000     7.556    Multi_display/counter_new[1]_i_1_n_2
    SLICE_X36Y45         FDRE                                         r  Multi_display/counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Multi_display/counter_new_reg[1]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.032    14.496    Multi_display/counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 1.688ns (55.803%)  route 1.337ns (44.197%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[2]/Q
                         net (fo=4, routed)           0.674     5.578    Multi_display/counter_reg[2]
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.683 r  Multi_display/counter_new[1]_i_26/O
                         net (fo=1, routed)           0.000     5.683    Multi_display/p_0_in[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.140 r  Multi_display/counter_new_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.140    Multi_display/counter_new_reg[1]_i_18_n_2
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.238 r  Multi_display/counter_new_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.238    Multi_display/counter_new_reg[1]_i_13_n_2
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.336 r  Multi_display/counter_new_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.336    Multi_display/counter_new_reg[1]_i_8_n_2
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  Multi_display/counter_new_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.434    Multi_display/counter_new_reg[1]_i_3_n_2
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.634 r  Multi_display/counter_new_reg[1]_i_2/O[2]
                         net (fo=2, routed)           0.663     7.297    Multi_display/counter_new4[19]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.253     7.550 r  Multi_display/counter_new[0]_i_1/O
                         net (fo=1, routed)           0.000     7.550    Multi_display/counter_new[0]_i_1_n_2
    SLICE_X36Y45         FDRE                                         r  Multi_display/counter_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Multi_display/counter_new_reg[0]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.030    14.494    Multi_display/counter_new_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.777ns (81.363%)  route 0.407ns (18.637%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[0]/Q
                         net (fo=4, routed)           0.407     5.311    Multi_display/counter_reg[0]
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.416 r  Multi_display/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.416    Multi_display/counter[0]_i_2_n_2
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.856 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    Multi_display/counter_reg[0]_i_1_n_2
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.954 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.954    Multi_display/counter_reg[4]_i_1_n_2
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.052 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.052    Multi_display/counter_reg[8]_i_1_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.150 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    Multi_display/counter_reg[12]_i_1_n_2
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.248 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.248    Multi_display/counter_reg[16]_i_1_n_2
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.346 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.346    Multi_display/counter_reg[20]_i_1_n_2
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.444 r  Multi_display/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    Multi_display/counter_reg[24]_i_1_n_2
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.709 r  Multi_display/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.709    Multi_display/counter_reg[28]_i_1_n_8
    SLICE_X37Y48         FDRE                                         r  Multi_display/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Multi_display/counter_reg[29]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  7.814    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.772ns (81.321%)  route 0.407ns (18.679%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[0]/Q
                         net (fo=4, routed)           0.407     5.311    Multi_display/counter_reg[0]
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.416 r  Multi_display/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.416    Multi_display/counter[0]_i_2_n_2
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.856 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    Multi_display/counter_reg[0]_i_1_n_2
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.954 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.954    Multi_display/counter_reg[4]_i_1_n_2
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.052 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.052    Multi_display/counter_reg[8]_i_1_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.150 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    Multi_display/counter_reg[12]_i_1_n_2
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.248 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.248    Multi_display/counter_reg[16]_i_1_n_2
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.346 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.346    Multi_display/counter_reg[20]_i_1_n_2
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.444 r  Multi_display/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    Multi_display/counter_reg[24]_i_1_n_2
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.704 r  Multi_display/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.704    Multi_display/counter_reg[28]_i_1_n_6
    SLICE_X37Y48         FDRE                                         r  Multi_display/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Multi_display/counter_reg[31]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.712ns (80.792%)  route 0.407ns (19.208%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[0]/Q
                         net (fo=4, routed)           0.407     5.311    Multi_display/counter_reg[0]
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.416 r  Multi_display/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.416    Multi_display/counter[0]_i_2_n_2
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.856 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    Multi_display/counter_reg[0]_i_1_n_2
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.954 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.954    Multi_display/counter_reg[4]_i_1_n_2
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.052 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.052    Multi_display/counter_reg[8]_i_1_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.150 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    Multi_display/counter_reg[12]_i_1_n_2
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.248 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.248    Multi_display/counter_reg[16]_i_1_n_2
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.346 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.346    Multi_display/counter_reg[20]_i_1_n_2
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.444 r  Multi_display/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    Multi_display/counter_reg[24]_i_1_n_2
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.644 r  Multi_display/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.644    Multi_display/counter_reg[28]_i_1_n_7
    SLICE_X37Y48         FDRE                                         r  Multi_display/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Multi_display/counter_reg[30]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 1.693ns (80.618%)  route 0.407ns (19.382%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[0]/Q
                         net (fo=4, routed)           0.407     5.311    Multi_display/counter_reg[0]
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.416 r  Multi_display/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.416    Multi_display/counter[0]_i_2_n_2
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.856 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    Multi_display/counter_reg[0]_i_1_n_2
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.954 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.954    Multi_display/counter_reg[4]_i_1_n_2
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.052 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.052    Multi_display/counter_reg[8]_i_1_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.150 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    Multi_display/counter_reg[12]_i_1_n_2
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.248 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.248    Multi_display/counter_reg[16]_i_1_n_2
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.346 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.346    Multi_display/counter_reg[20]_i_1_n_2
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.444 r  Multi_display/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    Multi_display/counter_reg[24]_i_1_n_2
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.625 r  Multi_display/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.625    Multi_display/counter_reg[28]_i_1_n_9
    SLICE_X37Y48         FDRE                                         r  Multi_display/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Multi_display/counter_reg[28]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.679ns (80.488%)  route 0.407ns (19.512%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[0]/Q
                         net (fo=4, routed)           0.407     5.311    Multi_display/counter_reg[0]
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.416 r  Multi_display/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.416    Multi_display/counter[0]_i_2_n_2
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.856 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    Multi_display/counter_reg[0]_i_1_n_2
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.954 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.954    Multi_display/counter_reg[4]_i_1_n_2
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.052 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.052    Multi_display/counter_reg[8]_i_1_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.150 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    Multi_display/counter_reg[12]_i_1_n_2
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.248 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.248    Multi_display/counter_reg[16]_i_1_n_2
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.346 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.346    Multi_display/counter_reg[20]_i_1_n_2
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.611 r  Multi_display/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.611    Multi_display/counter_reg[24]_i_1_n_8
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[25]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.674ns (80.441%)  route 0.407ns (19.559%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[0]/Q
                         net (fo=4, routed)           0.407     5.311    Multi_display/counter_reg[0]
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.416 r  Multi_display/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.416    Multi_display/counter[0]_i_2_n_2
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.856 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    Multi_display/counter_reg[0]_i_1_n_2
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.954 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.954    Multi_display/counter_reg[4]_i_1_n_2
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.052 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.052    Multi_display/counter_reg[8]_i_1_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.150 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    Multi_display/counter_reg[12]_i_1_n_2
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.248 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.248    Multi_display/counter_reg[16]_i_1_n_2
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.346 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.346    Multi_display/counter_reg[20]_i_1_n_2
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.606 r  Multi_display/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.606    Multi_display/counter_reg[24]_i_1_n_6
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[27]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 1.614ns (79.860%)  route 0.407ns (20.140%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[0]/Q
                         net (fo=4, routed)           0.407     5.311    Multi_display/counter_reg[0]
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.416 r  Multi_display/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.416    Multi_display/counter[0]_i_2_n_2
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.856 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    Multi_display/counter_reg[0]_i_1_n_2
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.954 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.954    Multi_display/counter_reg[4]_i_1_n_2
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.052 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.052    Multi_display/counter_reg[8]_i_1_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.150 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    Multi_display/counter_reg[12]_i_1_n_2
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.248 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.248    Multi_display/counter_reg[16]_i_1_n_2
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.346 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.346    Multi_display/counter_reg[20]_i_1_n_2
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.546 r  Multi_display/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.546    Multi_display/counter_reg[24]_i_1_n_7
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[26]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 1.595ns (79.669%)  route 0.407ns (20.331%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[0]/Q
                         net (fo=4, routed)           0.407     5.311    Multi_display/counter_reg[0]
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.105     5.416 r  Multi_display/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.416    Multi_display/counter[0]_i_2_n_2
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.856 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.856    Multi_display/counter_reg[0]_i_1_n_2
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.954 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.954    Multi_display/counter_reg[4]_i_1_n_2
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.052 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.052    Multi_display/counter_reg[8]_i_1_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.150 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.150    Multi_display/counter_reg[12]_i_1_n_2
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.248 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.248    Multi_display/counter_reg[16]_i_1_n_2
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.346 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.346    Multi_display/counter_reg[20]_i_1_n_2
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.527 r  Multi_display/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.527    Multi_display/counter_reg[24]_i_1_n_9
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[24]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  7.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.953%)  route 0.135ns (42.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  Multi_display/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[20]/Q
                         net (fo=5, routed)           0.135     1.722    Multi_display/counter_reg[20]
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.767 r  Multi_display/counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    Multi_display/counter_new[1]_i_1_n_2
    SLICE_X36Y45         FDRE                                         r  Multi_display/counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Multi_display/counter_new_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     1.554    Multi_display/counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.357%)  route 0.191ns (50.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Multi_display/counter_new_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_new_reg[0]/Q
                         net (fo=5, routed)           0.191     1.778    Multi_display/counter_new[0]
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.045     1.823 r  Multi_display/digit_B/O
                         net (fo=1, routed)           0.000     1.823    Multi_display/digit_B_n_2
    SLICE_X41Y44         FDRE                                         r  Multi_display/digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.960    Multi_display/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  Multi_display/digit_B_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092     1.574    Multi_display/digit_B_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.226%)  route 0.192ns (50.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Multi_display/counter_new_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_new_reg[0]/Q
                         net (fo=5, routed)           0.192     1.779    Multi_display/counter_new[0]
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.045     1.824 r  Multi_display/digit_A/O
                         net (fo=1, routed)           0.000     1.824    Multi_display/digit_A_n_2
    SLICE_X41Y44         FDRE                                         r  Multi_display/digit_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.960    Multi_display/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  Multi_display/digit_A_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.091     1.573    Multi_display/digit_A_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Multi_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[15]/Q
                         net (fo=4, routed)           0.115     1.703    Multi_display/counter_reg[15]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Multi_display/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    Multi_display/counter_reg[12]_i_1_n_6
    SLICE_X37Y44         FDRE                                         r  Multi_display/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Multi_display/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    Multi_display/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Multi_display/counter_reg[3]/Q
                         net (fo=4, routed)           0.118     1.704    Multi_display/counter_reg[3]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Multi_display/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    Multi_display/counter_reg[0]_i_1_n_6
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.958    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Multi_display/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    Multi_display/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  Multi_display/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[23]/Q
                         net (fo=3, routed)           0.118     1.705    Multi_display/counter_reg[23]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Multi_display/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    Multi_display/counter_reg[20]_i_1_n_6
    SLICE_X37Y46         FDRE                                         r  Multi_display/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  Multi_display/counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    Multi_display/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.447    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Multi_display/counter_reg[27]/Q
                         net (fo=3, routed)           0.118     1.706    Multi_display/counter_reg[27]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  Multi_display/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    Multi_display/counter_reg[24]_i_1_n_6
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.960    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    Multi_display/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Multi_display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[10]/Q
                         net (fo=4, routed)           0.119     1.706    Multi_display/counter_reg[10]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  Multi_display/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    Multi_display/counter_reg[8]_i_1_n_7
    SLICE_X37Y43         FDRE                                         r  Multi_display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Multi_display/counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    Multi_display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  Multi_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[18]/Q
                         net (fo=4, routed)           0.119     1.706    Multi_display/counter_reg[18]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  Multi_display/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    Multi_display/counter_reg[16]_i_1_n_7
    SLICE_X37Y45         FDRE                                         r  Multi_display/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  Multi_display/counter_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    Multi_display/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.447    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Multi_display/counter_reg[26]/Q
                         net (fo=3, routed)           0.119     1.707    Multi_display/counter_reg[26]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  Multi_display/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    Multi_display/counter_reg[24]_i_1_n_7
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.960    Multi_display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Multi_display/counter_reg[26]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    Multi_display/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   Multi_display/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   Multi_display/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   Multi_display/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   Multi_display/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   Multi_display/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   Multi_display/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   Multi_display/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   Multi_display/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   Multi_display/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   Multi_display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   Multi_display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   Multi_display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Multi_display/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Multi_display/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Multi_display/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Multi_display/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Multi_display/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Multi_display/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Multi_display/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   Multi_display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   Multi_display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   Multi_display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Multi_display/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Multi_display/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Multi_display/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   Multi_display/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Multi_display/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Multi_display/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   Multi_display/counter_reg[18]/C



