#! /classes/ece4750/install/stow-pkgs/x86_64-rhel7/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x2835b80 .scope module, "tut4_verilog_regincr_RegIncr" "tut4_verilog_regincr_RegIncr" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "in"
    .port_info 3 /OUTPUT 8 "out"
o0x7f4b96ff7018 .functor BUFZ 1, C4<z>; HiZ drive
v0x2835da0_0 .net "clk", 0 0, o0x7f4b96ff7018;  0 drivers
o0x7f4b96ff7048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2867da0_0 .net "in", 7 0, o0x7f4b96ff7048;  0 drivers
v0x2867e80_0 .var "out", 7 0;
v0x2867f70_0 .var "reg_out", 7 0;
o0x7f4b96ff70d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2868050_0 .net "reset", 0 0, o0x7f4b96ff70d8;  0 drivers
v0x2868160_0 .var "temp_wire", 7 0;
E_0x2858b50 .event edge, v0x2867f70_0;
E_0x28584d0 .event posedge, v0x2835da0_0;
    .scope S_0x2835b80;
T_0 ;
    %wait E_0x28584d0;
    %load/vec4 v0x2868050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2867f70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x2867da0_0;
    %assign/vec4 v0x2867f70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2835b80;
T_1 ;
    %wait E_0x2858b50;
    %load/vec4 v0x2867f70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x2868160_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RegIncr.v";
