
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117999                       # Number of seconds simulated
sim_ticks                                117999339012                       # Number of ticks simulated
final_tick                               687830632146                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135987                       # Simulator instruction rate (inst/s)
host_op_rate                                   176644                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6968493                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894924                       # Number of bytes of host memory used
host_seconds                                 16933.26                       # Real time elapsed on the host
sim_insts                                  2302700275                       # Number of instructions simulated
sim_ops                                    2991152389                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2084864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       896512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2985600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       850688                       # Number of bytes written to this memory
system.physmem.bytes_written::total            850688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16288                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7004                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23325                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6646                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6646                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17668438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7597602                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25301837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7209261                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7209261                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7209261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17668438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7597602                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               32511097                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               282972037                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21126949                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18763859                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829249                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11106809                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10818513                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339595                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52499                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228000336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119636153                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21126949                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12158108                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24182882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5600370                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2459685                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13953731                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258404591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234221709     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096725      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2036895      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765553      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3581129      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4336162      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042469      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565115      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9758834      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258404591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074661                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.422784                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226245990                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4231129                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24145354                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25294                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3756823                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061429                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134677882                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3756823                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226521355                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2107365                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1276328                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23886199                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       856519                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134556449                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88366                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177609321                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608367354                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608367354                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30898122                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18449                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9229                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2622345                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23459231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        72713                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927358                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134055183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127291137                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80038                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20355388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42697440                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258404591                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492604                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175644                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203924980     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22847235      8.84%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11711885      4.53%     92.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6741023      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503314      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3757048      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1501638      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       351005      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66463      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258404591                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233551     47.61%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        182112     37.12%     84.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74932     15.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99904868     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005979      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22250061     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121009      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127291137                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.449836                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             490595                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003854                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513557498                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154429324                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124335607                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127781732                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223597                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3933422                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113141                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3756823                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1470261                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        67157                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134073635                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23459231                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142049                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9229                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          549                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925887                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126175098                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21976075                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116039                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26097032                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19501482                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120957                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.445892                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124369915                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124335607                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71100778                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164049694                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439392                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433410                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21427618                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833653                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254647768                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442373                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212434925     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15994796      6.28%     89.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12507766      4.91%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471336      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114625      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055208      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4527692      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007176      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1534244      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254647768                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1534244                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387190354                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271910557                       # The number of ROB writes
system.switch_cpus0.timesIdled                6047354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24567446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.829720                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.829720                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.353392                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353392                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584288366                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162146693                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142487814                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               282972037                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25195163                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20674679                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2358525                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10647114                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9932714                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2516851                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110875                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    226170226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138263347                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25195163                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12449565                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29819701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6522038                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7510244                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13677527                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2347927                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267643117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.633698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.994043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       237823416     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2219814      0.83%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4035601      1.51%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2373503      0.89%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1950249      0.73%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1736153      0.65%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          961667      0.36%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2400144      0.90%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14142570      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267643117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089038                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488611                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       224310657                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9384426                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29730754                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74753                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4142523                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4137682                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          426                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     169529885                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4142523                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       224643022                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         783434                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7582121                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29453670                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1038342                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     169476767                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113727                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       601190                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    238742148                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    786536293                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    786536293                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    203030022                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35712126                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40360                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20211                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3004829                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15736647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8496949                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86960                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1988503                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168194880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        160477553                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75692                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19744987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40674568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267643117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.599595                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.286716                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    200786741     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26581648      9.93%     84.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14001724      5.23%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9791050      3.66%     93.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9783980      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3513115      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2673374      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       314312      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       197173      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267643117                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59096     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        192113     44.66%     58.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       179000     41.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135384514     84.36%     84.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2200919      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20149      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14398374      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8473597      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     160477553                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567115                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             430216                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002681                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    589104131                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    187980719                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157753571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     160907769                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       328391                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2528074                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103292                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4142523                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         546471                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64167                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168235241                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18691                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15736647                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8496949                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20211                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         53094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1364150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1226091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2590241                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158655643                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14288974                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1821910                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22762465                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22478135                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8473491                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.560676                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157753726                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157753571                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92317205                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        251278148                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.557488                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118074284                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145540112                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22695458                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2378313                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263500594                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.552333                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.403960                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    204098650     77.46%     77.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28965122     10.99%     88.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11115010      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5858431      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4967407      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2364808      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1114437      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1744445      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3272284      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263500594                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118074284                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145540112                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21602230                       # Number of memory references committed
system.switch_cpus1.commit.loads             13208573                       # Number of loads committed
system.switch_cpus1.commit.membars              20150                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21110187                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        131024211                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3007821                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3272284                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           428463880                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          340613681                       # The number of ROB writes
system.switch_cpus1.timesIdled                3334291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15328920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118074284                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145540112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118074284                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.396559                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.396559                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417265                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417265                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       713465273                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220310420                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      157035632                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40300                       # number of misc regfile writes
system.l20.replacements                         16302                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          168898                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20398                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.280126                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           58.237546                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.684415                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3159.321608                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           875.756431                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014218                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000655                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.771319                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.213808                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34922                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34922                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7778                       # number of Writeback hits
system.l20.Writeback_hits::total                 7778                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34922                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34922                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34922                       # number of overall hits
system.l20.overall_hits::total                  34922                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16288                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16302                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16288                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16302                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16288                       # number of overall misses
system.l20.overall_misses::total                16302                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3076006                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3369667868                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3372743874                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3076006                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3369667868                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3372743874                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3076006                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3369667868                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3372743874                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51210                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51224                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7778                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7778                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51210                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51224                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51210                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51224                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.318063                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.318249                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.318063                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.318249                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.318063                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.318249                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 219714.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206880.394646                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206891.416636                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 219714.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206880.394646                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206891.416636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 219714.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206880.394646                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206891.416636                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2462                       # number of writebacks
system.l20.writebacks::total                     2462                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16288                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16302                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16288                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16302                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16288                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16302                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2237397                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2392752705                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2394990102                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2237397                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2392752705                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2394990102                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2237397                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2392752705                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2394990102                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.318063                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.318249                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.318063                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.318249                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.318063                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.318249                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159814.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146902.793775                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146913.881855                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 159814.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146902.793775                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146913.881855                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 159814.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146902.793775                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146913.881855                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          7023                       # number of replacements
system.l21.tagsinuse                      4095.912395                       # Cycle average of tags in use
system.l21.total_refs                          295751                       # Total number of references to valid blocks.
system.l21.sampled_refs                         11119                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.598705                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          122.283911                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.082302                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2296.728023                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1667.818158                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002217                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.560725                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.407182                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31836                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31836                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10242                       # number of Writeback hits
system.l21.Writeback_hits::total                10242                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31836                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31836                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31836                       # number of overall hits
system.l21.overall_hits::total                  31836                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6984                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 7003                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         7004                       # number of demand (read+write) misses
system.l21.demand_misses::total                  7023                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         7004                       # number of overall misses
system.l21.overall_misses::total                 7023                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3822221                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1510196496                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1514018717                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      4114891                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      4114891                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3822221                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1514311387                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1518133608                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3822221                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1514311387                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1518133608                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        38820                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              38839                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10242                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10242                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        38840                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               38859                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        38840                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              38859                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.179907                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.180308                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.180330                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.180730                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.180330                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.180730                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 201169.526316                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 216236.611684                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 216195.732829                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 205744.550000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 205744.550000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 201169.526316                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 216206.651485                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 216165.970098                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 201169.526316                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 216206.651485                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 216165.970098                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4184                       # number of writebacks
system.l21.writebacks::total                     4184                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6984                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            7003                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         7004                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             7023                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         7004                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            7023                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2678878                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1090276276                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1092955154                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2913135                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2913135                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2678878                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1093189411                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1095868289                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2678878                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1093189411                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1095868289                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.179907                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.180308                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.180330                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.180730                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.180330                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.180730                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140993.578947                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 156110.577892                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 156069.563616                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 145656.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 145656.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140993.578947                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 156080.726870                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 156039.910152                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140993.578947                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 156080.726870                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 156039.910152                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992284                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013985832                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874280.650647                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992284                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13953716                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13953716                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13953716                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13953716                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13953716                       # number of overall hits
system.cpu0.icache.overall_hits::total       13953716                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3522377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3522377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3522377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3522377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3522377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3522377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13953731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13953731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13953731                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13953731                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13953731                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13953731                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 234825.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 234825.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 234825.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 234825.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 234825.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 234825.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3192206                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3192206                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3192206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3192206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3192206                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3192206                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 228014.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 228014.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 228014.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 228014.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 228014.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 228014.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51210                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246974060                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51466                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4798.780943                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.961126                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.038874                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.812348                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.187652                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20064774                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20064774                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9232                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9232                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24075208                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24075208                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24075208                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24075208                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       192230                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       192230                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       192230                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        192230                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       192230                       # number of overall misses
system.cpu0.dcache.overall_misses::total       192230                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24783232578                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24783232578                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24783232578                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24783232578                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24783232578                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24783232578                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20257004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20257004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24267438                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24267438                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24267438                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24267438                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009490                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007921                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007921                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007921                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007921                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 128924.895063                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 128924.895063                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 128924.895063                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 128924.895063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 128924.895063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 128924.895063                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7778                       # number of writebacks
system.cpu0.dcache.writebacks::total             7778                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       141020                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       141020                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       141020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       141020                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141020                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51210                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51210                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51210                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51210                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5779710121                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5779710121                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5779710121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5779710121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5779710121                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5779710121                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112862.919762                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112862.919762                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112862.919762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112862.919762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112862.919762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112862.919762                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.142238                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098311141                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361959.443011                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.142238                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027472                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742215                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13677504                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13677504                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13677504                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13677504                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13677504                       # number of overall hits
system.cpu1.icache.overall_hits::total       13677504                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4723013                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4723013                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4723013                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4723013                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4723013                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4723013                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13677527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13677527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13677527                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13677527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13677527                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13677527                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 205348.391304                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 205348.391304                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 205348.391304                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 205348.391304                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 205348.391304                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 205348.391304                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3980144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3980144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3980144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3980144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3980144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3980144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 209481.263158                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 209481.263158                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 209481.263158                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 209481.263158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 209481.263158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 209481.263158                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38840                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178200415                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39096                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4558.021665                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.697903                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.302097                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901164                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098836                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10651511                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10651511                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8352926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8352926                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20183                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20183                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20150                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20150                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19004437                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19004437                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19004437                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19004437                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99859                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99859                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          162                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          162                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       100021                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        100021                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       100021                       # number of overall misses
system.cpu1.dcache.overall_misses::total       100021                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9972115833                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9972115833                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     36675913                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36675913                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10008791746                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10008791746                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10008791746                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10008791746                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10751370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10751370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8353088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8353088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19104458                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19104458                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19104458                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19104458                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009288                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005235                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005235                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005235                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005235                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99861.963699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99861.963699                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 226394.524691                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 226394.524691                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100066.903410                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100066.903410                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100066.903410                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100066.903410                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       273165                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       273165                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10242                       # number of writebacks
system.cpu1.dcache.writebacks::total            10242                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        61039                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        61039                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        61181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        61181                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61181                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38820                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38840                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38840                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38840                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38840                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3643070153                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3643070153                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4285457                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4285457                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3647355610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3647355610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3647355610                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3647355610                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93845.186837                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93845.186837                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 214272.850000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 214272.850000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93907.199022                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93907.199022                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93907.199022                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93907.199022                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
