$date
	Mon Feb 16 22:52:02 2026
$end

$version
	Synopsys VCS version T-2022.06_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 257155c6d101c66c $end


$scope module id_rr_pr_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # stall $end
$var reg 1 $ flush $end
$var reg 3 % instr_length_in [2:0] $end
$var reg 32 & pc_in [31:0] $end
$var reg 7 ' ctrl_in [6:0] $end
$var reg 3 ( src1_idx_in [2:0] $end
$var reg 3 ) src2_idx_in [2:0] $end
$var reg 32 * imm_in [31:0] $end
$var reg 1 + valid_in $end
$var wire 32 , pc_out [31:0] $end
$var wire 7 - ctrl_out [6:0] $end
$var wire 3 . dst_idx [2:0] $end
$var wire 3 / src1_idx_out [2:0] $end
$var wire 3 0 src2_idx_out [2:0] $end
$var wire 32 1 imm_out [31:0] $end
$var wire 1 2 valid_out $end
$var wire 3 3 instr_length_out [2:0] $end
$var integer 32 4 errors $end

$scope module uut $end
$var wire 1 5 clk $end
$var wire 1 6 rst $end
$var wire 1 7 stall $end
$var wire 1 8 flush $end
$var wire 3 9 instr_length_in [2:0] $end
$var wire 32 : pc_in [31:0] $end
$var wire 7 ; ctrl_in [6:0] $end
$var wire 3 < src1_idx_in [2:0] $end
$var wire 3 = src2_idx_in [2:0] $end
$var wire 32 > imm_in [31:0] $end
$var wire 1 ? valid_in $end
$var wire 32 , pc_out [31:0] $end
$var wire 7 - ctrl_out [6:0] $end
$var wire 3 . dst_idx [2:0] $end
$var wire 3 / src1_idx_out [2:0] $end
$var wire 3 0 src2_idx_out [2:0] $end
$var wire 32 1 imm_out [31:0] $end
$var wire 1 2 valid_out $end
$var wire 3 3 instr_length_out [2:0] $end
$var wire 1 @ we $end
$var wire 1 A rst_sig $end
$var wire 1 B rst_bar $end
$var wire 1 C valid_next $end
$var wire 1 D ctrl_loop[0].d_in $end
$var wire 1 E ctrl_loop[1].d_in $end
$var wire 1 F ctrl_loop[2].d_in $end
$var wire 1 G ctrl_loop[3].d_in $end
$var wire 1 H ctrl_loop[4].d_in $end
$var wire 1 I ctrl_loop[5].d_in $end
$var wire 1 J ctrl_loop[6].d_in $end
$var wire 1 K src1_loop[0].d_in $end
$var wire 1 L src1_loop[1].d_in $end
$var wire 1 M src1_loop[2].d_in $end
$var wire 1 N src2_loop[0].d_in $end
$var wire 1 O src2_loop[1].d_in $end
$var wire 1 P src2_loop[2].d_in $end
$var wire 1 Q len_loop[0].d_in $end
$var wire 1 R len_loop[1].d_in $end
$var wire 1 S len_loop[2].d_in $end

$scope module inv_stall $end
$var wire 1 7 in $end
$var wire 1 @ out $end
$upscope $end


$scope module or_flush $end
$var wire 1 6 in0 $end
$var wire 1 8 in1 $end
$var wire 1 A out $end
$upscope $end


$scope module inv_rst $end
$var wire 1 A in $end
$var wire 1 B out $end
$upscope $end


$scope module pc_reg $end
$var wire 1 5 clk $end
$var wire 1 T set $end
$var wire 1 A rst $end
$var wire 32 : wdata [31:0] $end
$var wire 1 @ we $end
$var wire 32 , rdata [31:0] $end
$var wire 32 U qbar [31:0] $end
$var wire 1 V setbar $end
$var wire 1 W rstbar $end
$var wire 32 X candidate_input [31:0] $end

$scope module i1 $end
$var wire 1 T in $end
$var wire 1 Y out $end
$upscope $end


$scope module i2 $end
$var wire 1 A in $end
$var wire 1 Z out $end
$upscope $end


$scope module m1 $end
$var wire 32 , IN0 [31:0] $end
$var wire 32 : IN1 [31:0] $end
$var wire 1 @ S0 $end
$var wire 32 X Y [31:0] $end
$var wire 16 [ Y_lsb [15:0] $end
$var wire 16 \ Y_msb [15:0] $end
$var wire 16 ] IN0_lsb [15:0] $end
$var wire 16 ^ IN0_msb [15:0] $end
$var wire 16 _ IN1_lsb [15:0] $end
$var wire 16 ` IN1_msb [15:0] $end

$scope module lsb $end
$var wire 16 ] IN0 [15:0] $end
$var wire 16 _ IN1 [15:0] $end
$var wire 1 @ S0 $end
$var reg 16 a Y [15:0] $end
$var wire 16 b IN0_temp [15:0] $end
$var wire 16 c IN1_temp [15:0] $end
$var wire 1 d S0_temp $end
$upscope $end


$scope module msb $end
$var wire 16 ^ IN0 [15:0] $end
$var wire 16 ` IN1 [15:0] $end
$var wire 1 @ S0 $end
$var reg 16 e Y [15:0] $end
$var wire 16 f IN0_temp [15:0] $end
$var wire 16 g IN1_temp [15:0] $end
$var wire 1 h S0_temp $end
$upscope $end

$upscope $end


$scope module bit_reg[0].ff $end
$var wire 1 V s $end
$var wire 1 i d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 j qbar $end
$var wire 1 k q $end
$upscope $end


$scope module bit_reg[1].ff $end
$var wire 1 V s $end
$var wire 1 l d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 m qbar $end
$var wire 1 n q $end
$upscope $end


$scope module bit_reg[2].ff $end
$var wire 1 V s $end
$var wire 1 o d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 p qbar $end
$var wire 1 q q $end
$upscope $end


$scope module bit_reg[3].ff $end
$var wire 1 V s $end
$var wire 1 r d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 s qbar $end
$var wire 1 t q $end
$upscope $end


$scope module bit_reg[4].ff $end
$var wire 1 V s $end
$var wire 1 u d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 v qbar $end
$var wire 1 w q $end
$upscope $end


$scope module bit_reg[5].ff $end
$var wire 1 V s $end
$var wire 1 x d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 y qbar $end
$var wire 1 z q $end
$upscope $end


$scope module bit_reg[6].ff $end
$var wire 1 V s $end
$var wire 1 { d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 | qbar $end
$var wire 1 } q $end
$upscope $end


$scope module bit_reg[7].ff $end
$var wire 1 V s $end
$var wire 1 ~ d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "! qbar $end
$var wire 1 "" q $end
$upscope $end


$scope module bit_reg[8].ff $end
$var wire 1 V s $end
$var wire 1 "# d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "$ qbar $end
$var wire 1 "% q $end
$upscope $end


$scope module bit_reg[9].ff $end
$var wire 1 V s $end
$var wire 1 "& d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "' qbar $end
$var wire 1 "( q $end
$upscope $end


$scope module bit_reg[10].ff $end
$var wire 1 V s $end
$var wire 1 ") d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "* qbar $end
$var wire 1 "+ q $end
$upscope $end


$scope module bit_reg[11].ff $end
$var wire 1 V s $end
$var wire 1 ", d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "- qbar $end
$var wire 1 ". q $end
$upscope $end


$scope module bit_reg[12].ff $end
$var wire 1 V s $end
$var wire 1 "/ d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "0 qbar $end
$var wire 1 "1 q $end
$upscope $end


$scope module bit_reg[13].ff $end
$var wire 1 V s $end
$var wire 1 "2 d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "3 qbar $end
$var wire 1 "4 q $end
$upscope $end


$scope module bit_reg[14].ff $end
$var wire 1 V s $end
$var wire 1 "5 d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "6 qbar $end
$var wire 1 "7 q $end
$upscope $end


$scope module bit_reg[15].ff $end
$var wire 1 V s $end
$var wire 1 "8 d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "9 qbar $end
$var wire 1 ": q $end
$upscope $end


$scope module bit_reg[16].ff $end
$var wire 1 V s $end
$var wire 1 "; d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "< qbar $end
$var wire 1 "= q $end
$upscope $end


$scope module bit_reg[17].ff $end
$var wire 1 V s $end
$var wire 1 "> d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "? qbar $end
$var wire 1 "@ q $end
$upscope $end


$scope module bit_reg[18].ff $end
$var wire 1 V s $end
$var wire 1 "A d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "B qbar $end
$var wire 1 "C q $end
$upscope $end


$scope module bit_reg[19].ff $end
$var wire 1 V s $end
$var wire 1 "D d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "E qbar $end
$var wire 1 "F q $end
$upscope $end


$scope module bit_reg[20].ff $end
$var wire 1 V s $end
$var wire 1 "G d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "H qbar $end
$var wire 1 "I q $end
$upscope $end


$scope module bit_reg[21].ff $end
$var wire 1 V s $end
$var wire 1 "J d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "K qbar $end
$var wire 1 "L q $end
$upscope $end


$scope module bit_reg[22].ff $end
$var wire 1 V s $end
$var wire 1 "M d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "N qbar $end
$var wire 1 "O q $end
$upscope $end


$scope module bit_reg[23].ff $end
$var wire 1 V s $end
$var wire 1 "P d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "Q qbar $end
$var wire 1 "R q $end
$upscope $end


$scope module bit_reg[24].ff $end
$var wire 1 V s $end
$var wire 1 "S d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "T qbar $end
$var wire 1 "U q $end
$upscope $end


$scope module bit_reg[25].ff $end
$var wire 1 V s $end
$var wire 1 "V d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "W qbar $end
$var wire 1 "X q $end
$upscope $end


$scope module bit_reg[26].ff $end
$var wire 1 V s $end
$var wire 1 "Y d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "Z qbar $end
$var wire 1 "[ q $end
$upscope $end


$scope module bit_reg[27].ff $end
$var wire 1 V s $end
$var wire 1 "\ d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "] qbar $end
$var wire 1 "^ q $end
$upscope $end


$scope module bit_reg[28].ff $end
$var wire 1 V s $end
$var wire 1 "_ d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "` qbar $end
$var wire 1 "a q $end
$upscope $end


$scope module bit_reg[29].ff $end
$var wire 1 V s $end
$var wire 1 "b d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "c qbar $end
$var wire 1 "d q $end
$upscope $end


$scope module bit_reg[30].ff $end
$var wire 1 V s $end
$var wire 1 "e d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "f qbar $end
$var wire 1 "g q $end
$upscope $end


$scope module bit_reg[31].ff $end
$var wire 1 V s $end
$var wire 1 "h d $end
$var wire 1 W r $end
$var wire 1 5 clk $end
$var wire 1 "i qbar $end
$var wire 1 "j q $end
$upscope $end

$upscope $end


$scope module imm_reg $end
$var wire 1 5 clk $end
$var wire 1 "k set $end
$var wire 1 A rst $end
$var wire 32 > wdata [31:0] $end
$var wire 1 @ we $end
$var wire 32 1 rdata [31:0] $end
$var wire 32 "l qbar [31:0] $end
$var wire 1 "m setbar $end
$var wire 1 "n rstbar $end
$var wire 32 "o candidate_input [31:0] $end

$scope module i1 $end
$var wire 1 "k in $end
$var wire 1 "p out $end
$upscope $end


$scope module i2 $end
$var wire 1 A in $end
$var wire 1 "q out $end
$upscope $end


$scope module m1 $end
$var wire 32 1 IN0 [31:0] $end
$var wire 32 > IN1 [31:0] $end
$var wire 1 @ S0 $end
$var wire 32 "o Y [31:0] $end
$var wire 16 "r Y_lsb [15:0] $end
$var wire 16 "s Y_msb [15:0] $end
$var wire 16 "t IN0_lsb [15:0] $end
$var wire 16 "u IN0_msb [15:0] $end
$var wire 16 "v IN1_lsb [15:0] $end
$var wire 16 "w IN1_msb [15:0] $end

$scope module lsb $end
$var wire 16 "t IN0 [15:0] $end
$var wire 16 "v IN1 [15:0] $end
$var wire 1 @ S0 $end
$var reg 16 "x Y [15:0] $end
$var wire 16 "y IN0_temp [15:0] $end
$var wire 16 "z IN1_temp [15:0] $end
$var wire 1 "{ S0_temp $end
$upscope $end


$scope module msb $end
$var wire 16 "u IN0 [15:0] $end
$var wire 16 "w IN1 [15:0] $end
$var wire 1 @ S0 $end
$var reg 16 "| Y [15:0] $end
$var wire 16 "} IN0_temp [15:0] $end
$var wire 16 "~ IN1_temp [15:0] $end
$var wire 1 #! S0_temp $end
$upscope $end

$upscope $end


$scope module bit_reg[0].ff $end
$var wire 1 "m s $end
$var wire 1 #" d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 ## qbar $end
$var wire 1 #$ q $end
$upscope $end


$scope module bit_reg[1].ff $end
$var wire 1 "m s $end
$var wire 1 #% d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #& qbar $end
$var wire 1 #' q $end
$upscope $end


$scope module bit_reg[2].ff $end
$var wire 1 "m s $end
$var wire 1 #( d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #) qbar $end
$var wire 1 #* q $end
$upscope $end


$scope module bit_reg[3].ff $end
$var wire 1 "m s $end
$var wire 1 #+ d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #, qbar $end
$var wire 1 #- q $end
$upscope $end


$scope module bit_reg[4].ff $end
$var wire 1 "m s $end
$var wire 1 #. d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #/ qbar $end
$var wire 1 #0 q $end
$upscope $end


$scope module bit_reg[5].ff $end
$var wire 1 "m s $end
$var wire 1 #1 d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #2 qbar $end
$var wire 1 #3 q $end
$upscope $end


$scope module bit_reg[6].ff $end
$var wire 1 "m s $end
$var wire 1 #4 d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #5 qbar $end
$var wire 1 #6 q $end
$upscope $end


$scope module bit_reg[7].ff $end
$var wire 1 "m s $end
$var wire 1 #7 d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #8 qbar $end
$var wire 1 #9 q $end
$upscope $end


$scope module bit_reg[8].ff $end
$var wire 1 "m s $end
$var wire 1 #: d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #; qbar $end
$var wire 1 #< q $end
$upscope $end


$scope module bit_reg[9].ff $end
$var wire 1 "m s $end
$var wire 1 #= d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #> qbar $end
$var wire 1 #? q $end
$upscope $end


$scope module bit_reg[10].ff $end
$var wire 1 "m s $end
$var wire 1 #@ d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #A qbar $end
$var wire 1 #B q $end
$upscope $end


$scope module bit_reg[11].ff $end
$var wire 1 "m s $end
$var wire 1 #C d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #D qbar $end
$var wire 1 #E q $end
$upscope $end


$scope module bit_reg[12].ff $end
$var wire 1 "m s $end
$var wire 1 #F d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #G qbar $end
$var wire 1 #H q $end
$upscope $end


$scope module bit_reg[13].ff $end
$var wire 1 "m s $end
$var wire 1 #I d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #J qbar $end
$var wire 1 #K q $end
$upscope $end


$scope module bit_reg[14].ff $end
$var wire 1 "m s $end
$var wire 1 #L d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #M qbar $end
$var wire 1 #N q $end
$upscope $end


$scope module bit_reg[15].ff $end
$var wire 1 "m s $end
$var wire 1 #O d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #P qbar $end
$var wire 1 #Q q $end
$upscope $end


$scope module bit_reg[16].ff $end
$var wire 1 "m s $end
$var wire 1 #R d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #S qbar $end
$var wire 1 #T q $end
$upscope $end


$scope module bit_reg[17].ff $end
$var wire 1 "m s $end
$var wire 1 #U d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #V qbar $end
$var wire 1 #W q $end
$upscope $end


$scope module bit_reg[18].ff $end
$var wire 1 "m s $end
$var wire 1 #X d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #Y qbar $end
$var wire 1 #Z q $end
$upscope $end


$scope module bit_reg[19].ff $end
$var wire 1 "m s $end
$var wire 1 #[ d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #\ qbar $end
$var wire 1 #] q $end
$upscope $end


$scope module bit_reg[20].ff $end
$var wire 1 "m s $end
$var wire 1 #^ d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #_ qbar $end
$var wire 1 #` q $end
$upscope $end


$scope module bit_reg[21].ff $end
$var wire 1 "m s $end
$var wire 1 #a d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #b qbar $end
$var wire 1 #c q $end
$upscope $end


$scope module bit_reg[22].ff $end
$var wire 1 "m s $end
$var wire 1 #d d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #e qbar $end
$var wire 1 #f q $end
$upscope $end


$scope module bit_reg[23].ff $end
$var wire 1 "m s $end
$var wire 1 #g d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #h qbar $end
$var wire 1 #i q $end
$upscope $end


$scope module bit_reg[24].ff $end
$var wire 1 "m s $end
$var wire 1 #j d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #k qbar $end
$var wire 1 #l q $end
$upscope $end


$scope module bit_reg[25].ff $end
$var wire 1 "m s $end
$var wire 1 #m d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #n qbar $end
$var wire 1 #o q $end
$upscope $end


$scope module bit_reg[26].ff $end
$var wire 1 "m s $end
$var wire 1 #p d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #q qbar $end
$var wire 1 #r q $end
$upscope $end


$scope module bit_reg[27].ff $end
$var wire 1 "m s $end
$var wire 1 #s d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #t qbar $end
$var wire 1 #u q $end
$upscope $end


$scope module bit_reg[28].ff $end
$var wire 1 "m s $end
$var wire 1 #v d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #w qbar $end
$var wire 1 #x q $end
$upscope $end


$scope module bit_reg[29].ff $end
$var wire 1 "m s $end
$var wire 1 #y d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #z qbar $end
$var wire 1 #{ q $end
$upscope $end


$scope module bit_reg[30].ff $end
$var wire 1 "m s $end
$var wire 1 #| d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 #} qbar $end
$var wire 1 #~ q $end
$upscope $end


$scope module bit_reg[31].ff $end
$var wire 1 "m s $end
$var wire 1 $! d $end
$var wire 1 "n r $end
$var wire 1 5 clk $end
$var wire 1 $" qbar $end
$var wire 1 $# q $end
$upscope $end

$upscope $end


$scope module valid_mux $end
$var wire 1 2 in0 $end
$var wire 1 ? in1 $end
$var wire 1 @ s0 $end
$var wire 1 C outb $end
$var wire 1 $$ temp $end
$upscope $end


$scope module valid_reg $end
$var wire 1 $% s $end
$var wire 1 C d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $& qbar $end
$var wire 1 2 q $end
$upscope $end


$scope module ctrl_loop[0].m $end
$var wire 1 $' in0 $end
$var wire 1 $( in1 $end
$var wire 1 @ s0 $end
$var wire 1 D outb $end
$var wire 1 $) temp $end
$upscope $end


$scope module ctrl_loop[0].ff $end
$var wire 1 $* s $end
$var wire 1 D d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $+ qbar $end
$var wire 1 $' q $end
$upscope $end


$scope module ctrl_loop[1].m $end
$var wire 1 $, in0 $end
$var wire 1 $- in1 $end
$var wire 1 @ s0 $end
$var wire 1 E outb $end
$var wire 1 $. temp $end
$upscope $end


$scope module ctrl_loop[1].ff $end
$var wire 1 $/ s $end
$var wire 1 E d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $0 qbar $end
$var wire 1 $, q $end
$upscope $end


$scope module ctrl_loop[2].m $end
$var wire 1 $1 in0 $end
$var wire 1 $2 in1 $end
$var wire 1 @ s0 $end
$var wire 1 F outb $end
$var wire 1 $3 temp $end
$upscope $end


$scope module ctrl_loop[2].ff $end
$var wire 1 $4 s $end
$var wire 1 F d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $5 qbar $end
$var wire 1 $1 q $end
$upscope $end


$scope module ctrl_loop[3].m $end
$var wire 1 $6 in0 $end
$var wire 1 $7 in1 $end
$var wire 1 @ s0 $end
$var wire 1 G outb $end
$var wire 1 $8 temp $end
$upscope $end


$scope module ctrl_loop[3].ff $end
$var wire 1 $9 s $end
$var wire 1 G d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $: qbar $end
$var wire 1 $6 q $end
$upscope $end


$scope module ctrl_loop[4].m $end
$var wire 1 $; in0 $end
$var wire 1 $< in1 $end
$var wire 1 @ s0 $end
$var wire 1 H outb $end
$var wire 1 $= temp $end
$upscope $end


$scope module ctrl_loop[4].ff $end
$var wire 1 $> s $end
$var wire 1 H d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $? qbar $end
$var wire 1 $; q $end
$upscope $end


$scope module ctrl_loop[5].m $end
$var wire 1 $@ in0 $end
$var wire 1 $A in1 $end
$var wire 1 @ s0 $end
$var wire 1 I outb $end
$var wire 1 $B temp $end
$upscope $end


$scope module ctrl_loop[5].ff $end
$var wire 1 $C s $end
$var wire 1 I d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $D qbar $end
$var wire 1 $@ q $end
$upscope $end


$scope module ctrl_loop[6].m $end
$var wire 1 $E in0 $end
$var wire 1 $F in1 $end
$var wire 1 @ s0 $end
$var wire 1 J outb $end
$var wire 1 $G temp $end
$upscope $end


$scope module ctrl_loop[6].ff $end
$var wire 1 $H s $end
$var wire 1 J d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $I qbar $end
$var wire 1 $E q $end
$upscope $end


$scope module src1_loop[0].m $end
$var wire 1 $J in0 $end
$var wire 1 $K in1 $end
$var wire 1 @ s0 $end
$var wire 1 K outb $end
$var wire 1 $L temp $end
$upscope $end


$scope module src1_loop[0].ff $end
$var wire 1 $M s $end
$var wire 1 K d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $N qbar $end
$var wire 1 $J q $end
$upscope $end


$scope module src1_loop[1].m $end
$var wire 1 $O in0 $end
$var wire 1 $P in1 $end
$var wire 1 @ s0 $end
$var wire 1 L outb $end
$var wire 1 $Q temp $end
$upscope $end


$scope module src1_loop[1].ff $end
$var wire 1 $R s $end
$var wire 1 L d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $S qbar $end
$var wire 1 $O q $end
$upscope $end


$scope module src1_loop[2].m $end
$var wire 1 $T in0 $end
$var wire 1 $U in1 $end
$var wire 1 @ s0 $end
$var wire 1 M outb $end
$var wire 1 $V temp $end
$upscope $end


$scope module src1_loop[2].ff $end
$var wire 1 $W s $end
$var wire 1 M d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $X qbar $end
$var wire 1 $T q $end
$upscope $end


$scope module src2_loop[0].m $end
$var wire 1 $Y in0 $end
$var wire 1 $Z in1 $end
$var wire 1 @ s0 $end
$var wire 1 N outb $end
$var wire 1 $[ temp $end
$upscope $end


$scope module src2_loop[0].ff $end
$var wire 1 $\ s $end
$var wire 1 N d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $] qbar $end
$var wire 1 $Y q $end
$upscope $end


$scope module src2_loop[1].m $end
$var wire 1 $^ in0 $end
$var wire 1 $_ in1 $end
$var wire 1 @ s0 $end
$var wire 1 O outb $end
$var wire 1 $` temp $end
$upscope $end


$scope module src2_loop[1].ff $end
$var wire 1 $a s $end
$var wire 1 O d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $b qbar $end
$var wire 1 $^ q $end
$upscope $end


$scope module src2_loop[2].m $end
$var wire 1 $c in0 $end
$var wire 1 $d in1 $end
$var wire 1 @ s0 $end
$var wire 1 P outb $end
$var wire 1 $e temp $end
$upscope $end


$scope module src2_loop[2].ff $end
$var wire 1 $f s $end
$var wire 1 P d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $g qbar $end
$var wire 1 $c q $end
$upscope $end


$scope module len_loop[0].m $end
$var wire 1 $h in0 $end
$var wire 1 $i in1 $end
$var wire 1 @ s0 $end
$var wire 1 Q outb $end
$var wire 1 $j temp $end
$upscope $end


$scope module len_loop[0].ff $end
$var wire 1 $k s $end
$var wire 1 Q d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $l qbar $end
$var wire 1 $h q $end
$upscope $end


$scope module len_loop[1].m $end
$var wire 1 $m in0 $end
$var wire 1 $n in1 $end
$var wire 1 @ s0 $end
$var wire 1 R outb $end
$var wire 1 $o temp $end
$upscope $end


$scope module len_loop[1].ff $end
$var wire 1 $p s $end
$var wire 1 R d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $q qbar $end
$var wire 1 $m q $end
$upscope $end


$scope module len_loop[2].m $end
$var wire 1 $r in0 $end
$var wire 1 $s in1 $end
$var wire 1 @ s0 $end
$var wire 1 S outb $end
$var wire 1 $t temp $end
$upscope $end


$scope module len_loop[2].ff $end
$var wire 1 $u s $end
$var wire 1 S d $end
$var wire 1 B r $end
$var wire 1 5 clk $end
$var wire 1 $v qbar $end
$var wire 1 $r q $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
0$
1"
0#
0+
b0000000 '
bxxx .
b00000000000000000000000000000000 4
b00000000000000000000000000000000 *
b000 %
b00000000000000000000000000000000 &
b000 (
b000 )
bxxxxxxxxxxxxxxxx b
bxxxxxxxxxxxxxxxx c
bxxxxxxxxxxxxxxxx [
bxxxxxxxxxxxxxxxx \
bxxxxxxxxxxxxxxxx a
bxxxxxxxxxxxxxxxx f
bxxxxxxxxxxxxxxxx g
bxxxxxxxxxxxxxxxx e
bxxxxxxxxxxxxxxxx ^
bxxxxxxxxxxxxxxxx ]
bxxxxxxxxxxxxxxxx `
bxxxxxxxxxxxxxxxx _
bxxxxxxxxxxxxxxxx "y
bxxxxxxxxxxxxxxxx "z
bxxxxxxxxxxxxxxxx "r
bxxxxxxxxxxxxxxxx "s
bxxxxxxxxxxxxxxxx "x
bxxxxxxxxxxxxxxxx "}
bxxxxxxxxxxxxxxxx "~
bxxxxxxxxxxxxxxxx "|
bxxxxxxxxxxxxxxxx "u
bxxxxxxxxxxxxxxxx "t
bxxxxxxxxxxxxxxxx "w
bxxxxxxxxxxxxxxxx "v
x$$
x$)
x$.
x$3
x$8
x$=
x$B
x$G
x$L
x$Q
x$V
x$[
x$`
x$e
x$j
x$o
x$t
bxxxxxxx -
bxxx /
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ,
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 1
0$(
0$-
0$2
0$7
0$<
0$A
0$F
0$K
0$P
0$U
0$Z
0$_
0$d
0$i
0$n
0$s
xi
xl
xo
xr
xu
xx
x{
x~
x"#
x"&
x")
x",
x"/
x"2
x"5
x"8
x";
x">
x"A
x"D
x"G
x"J
x"M
x"P
x"S
x"V
x"Y
x"\
x"_
x"b
x"e
x"h
x#"
x#%
x#(
x#+
x#.
x#1
x#4
x#7
x#:
x#=
x#@
x#C
x#F
x#I
x#L
x#O
x#R
x#U
x#X
x#[
x#^
x#a
x#d
x#g
x#j
x#m
x#p
x#s
x#v
x#y
x#|
x$!
xY
xV
xZ
xW
x"q
x"n
x"p
x"m
05
x@
xA
xB
xd
xh
x"{
x#!
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
0T
0"k
b0000000 ;
b000 <
bxxx 0
b000 =
bxxx 3
b000 9
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx X
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx U
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx "o
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx "l
07
16
08
b00000000000000000000000000000000 :
b00000000000000000000000000000000 >
x2
0?
x$'
x$,
x$1
x$6
x$;
x$@
x$E
x$J
x$O
x$T
x$Y
x$^
x$c
x$h
x$m
x$r
xk
xj
xn
xm
xq
xp
xt
xs
xw
xv
xz
xy
x}
x|
x""
x"!
x"%
x"$
x"(
x"'
x"+
x"*
x".
x"-
x"1
x"0
x"4
x"3
x"7
x"6
x":
x"9
x"=
x"<
x"@
x"?
x"C
x"B
x"F
x"E
x"I
x"H
x"L
x"K
x"O
x"N
x"R
x"Q
x"U
x"T
x"X
x"W
x"[
x"Z
x"^
x"]
x"a
x"`
x"d
x"c
x"g
x"f
x"j
x"i
x#$
x##
x#'
x#&
x#*
x#)
x#-
x#,
x#0
x#/
x#3
x#2
x#6
x#5
x#9
x#8
x#<
x#;
x#?
x#>
x#B
x#A
x#E
x#D
x#H
x#G
x#K
x#J
x#N
x#M
x#Q
x#P
x#T
x#S
x#W
x#V
x#Z
x#Y
x#]
x#\
x#`
x#_
x#c
x#b
x#f
x#e
x#i
x#h
x#l
x#k
x#o
x#n
x#r
x#q
x#u
x#t
x#x
x#w
x#{
x#z
x#~
x#}
x$#
x$"
1$%
1$*
1$/
1$4
1$9
1$>
1$C
1$H
1$M
1$R
1$W
1$\
1$a
1$f
1$k
1$p
1$u
x$&
x$+
x$0
x$5
x$:
x$?
x$D
x$I
x$N
x$S
x$X
x$]
x$b
x$g
x$l
x$q
x$v
$end
b0000000000000000 `
b0000000000000000 _
b0000000000000000 "w
b0000000000000000 "v
#150
1@
1$$
1$)
1$.
1$3
1$8
1$=
1$B
1$G
1$L
1$Q
1$V
1$[
1$`
1$e
1$j
1$o
1$t
1"p
1"m
1Y
1V
#200
b0000000000000000 g
b0000000000000000 c
b0000000000000000 "~
b0000000000000000 "z
#350
1A
#450
1d
1h
1"{
1#!
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
b0000000000000000 a
b0000000000000000 [
bxxxxxxxxxxxxxxxx0000000000000000 X
0i
0l
0o
0r
0u
0x
0{
0~
0"#
0"&
0")
0",
0"/
0"2
0"5
0"8
b0000000000000000 e
b0000000000000000 \
b00000000000000000000000000000000 X
0";
0">
0"A
0"D
0"G
0"J
0"M
0"P
0"S
0"V
0"Y
0"\
0"_
0"b
0"e
0"h
b0000000000000000 "x
b0000000000000000 "r
bxxxxxxxxxxxxxxxx0000000000000000 "o
0#"
0#%
0#(
0#+
0#.
0#1
0#4
0#7
0#:
0#=
0#@
0#C
0#F
0#I
0#L
0#O
b0000000000000000 "|
b0000000000000000 "s
b00000000000000000000000000000000 "o
0#R
0#U
0#X
0#[
0#^
0#a
0#d
0#g
0#j
0#m
0#p
0#s
0#v
0#y
0#|
0$!
#500
0B
0Z
0W
0"q
0"n
#850
0$#
0#~
0#{
0#x
0#u
0#r
0#o
0#l
0#i
0#f
0#c
0#`
0#]
0#Z
0#W
0#T
0#Q
0#N
0#K
0#H
0#E
0#B
0#?
0#<
0#9
0#6
0#3
0#0
0#-
0#*
0#'
0#$
0"j
0"g
0"d
0"a
0"^
0"[
0"X
0"U
0"R
0"O
0"L
0"I
0"F
0"C
0"@
0"=
0":
0"7
0"4
0"1
0".
0"+
0"(
0"%
0""
0}
0z
0w
0t
0q
0n
0k
0$r
0$m
0$h
0$c
0$^
0$Y
0$T
0$O
0$J
0$E
0$@
0$;
0$6
0$1
0$,
0$'
02
b00000000000000000000000000000000 1
b0000000000000000 "u
b0000000000000000 "t
b00000000000000000000000000000000 ,
b0000000000000000 ^
b0000000000000000 ]
b000 /
b000 .
b0000000 -
b000 3
b000 0
1$&
1$+
1$0
1$5
1$:
1$?
1$D
1$I
1$N
1$S
1$X
1$]
1$b
1$g
1$l
1$q
1$v
1j
1m
1p
1s
1v
1y
1|
1"!
1"$
1"'
1"*
1"-
1"0
1"3
1"6
1"9
1"<
1"?
1"B
1"E
1"H
1"K
1"N
1"Q
1"T
1"W
1"Z
1"]
1"`
1"c
1"f
1"i
1##
1#&
1#)
1#,
1#/
1#2
1#5
1#8
1#;
1#>
1#A
1#D
1#G
1#J
1#M
1#P
1#S
1#V
1#Y
1#\
1#_
1#b
1#e
1#h
1#k
1#n
1#q
1#t
1#w
1#z
1#}
1$"
b11111111111111111111111111111111 U
b11111111111111111111111111111111 "l
#1050
b0000000000000000 "}
b0000000000000000 "y
b0000000000000000 f
b0000000000000000 b
#5000
1!
15
#10000
0"
06
0!
05
#10350
0A
#10500
1B
1Z
1W
1"q
1"n
#15000
1!
15
#20000
0!
05
b00010010001101000101011001111000 &
b00010010001101000101011001111000 :
b0001001000110100 `
b0101011001111000 _
b1010101 '
b1010101 ;
1$(
0$)
1$2
0$3
1$<
0$=
1$F
0$G
b001 (
b001 <
1$K
0$L
b010 )
b010 =
1$_
0$`
b11111111111111111111111111111111 *
b11111111111111111111111111111111 >
b1111111111111111 "w
b1111111111111111 "v
1+
1?
0$$
b101 %
b101 9
1$i
0$j
1$s
0$t
#20200
b0001001000110100 g
b0101011001111000 c
b1111111111111111 "~
b1111111111111111 "z
1S
1Q
1C
1O
1K
1J
1H
1F
1D
b0001001000110100 e
b0001001000110100 \
b00010010001101000000000000000000 X
1"A
1"G
1"J
1"V
1"_
b0101011001111000 a
b0101011001111000 [
b00010010001101000101011001111000 X
1r
1u
1x
1{
1"&
1")
1"/
1"5
b1111111111111111 "|
b1111111111111111 "s
b11111111111111110000000000000000 "o
1#R
1#U
1#X
1#[
1#^
1#a
1#d
1#g
1#j
1#m
1#p
1#s
1#v
1#y
1#|
1$!
b1111111111111111 "x
b1111111111111111 "r
b11111111111111111111111111111111 "o
1#"
1#%
1#(
1#+
1#.
1#1
1#4
1#7
1#:
1#=
1#@
1#C
1#F
1#I
1#L
1#O
#25000
1!
15
#25080
1$r
1$h
1$^
1$J
1$E
1$;
1$1
1$'
12
1$#
1#~
1#{
1#x
1#u
1#r
1#o
1#l
1#i
1#f
1#c
1#`
1#]
1#Z
1#W
1#T
1#Q
1#N
1#K
1#H
1#E
1#B
1#?
1#<
1#9
1#6
1#3
1#0
1#-
1#*
1#'
1#$
1"a
1"X
1"L
1"I
1"C
1"7
1"1
1"+
1"(
1}
1z
1w
1t
b001 /
b001 .
b1010101 -
b11111111111111111111111111111111 1
b1111111111111111 "u
b1111111111111111 "t
b00010010001101000101011001111000 ,
b0001001000110100 ^
b0101011001111000 ]
b101 3
b010 0
0s
0v
0y
0|
0"'
0"*
0"0
0"6
0"B
0"H
0"K
0"W
0"`
0##
0#&
0#)
0#,
0#/
0#2
0#5
0#8
0#;
0#>
0#A
0#D
0#G
0#J
0#M
0#P
0#S
0#V
0#Y
0#\
0#_
0#b
0#e
0#h
0#k
0#n
0#q
0#t
0#w
0#z
0#}
0$"
0$&
0$+
0$5
0$?
0$I
0$N
0$b
0$l
0$v
b11101101110010111010100110000111 U
b00000000000000000000000000000000 "l
#25280
b1111111111111111 "}
b1111111111111111 "y
b0001001000110100 f
b0101011001111000 b
#30000
0!
05
1#
17
b11011110101011011011111011101111 &
b11011110101011011011111011101111 :
b1101111010101101 `
b1011111011101111 _
b0000000 '
b0000000 ;
0$(
1$)
0$2
1$3
0$<
1$=
0$F
1$G
0+
0?
1$$
#30150
0@
0$$
0$)
0$3
0$=
0$G
#30200
b1101111010101101 g
b1011111011101111 c
b1101111010101101 e
b1101111010101101 \
b11011110101011010101011001111000 X
1";
1"D
0"G
1"P
1"Y
1"\
1"e
1"h
b1011111011101111 a
b1011111011101111 [
b11011110101011011011111011101111 X
1i
1l
1o
0u
1~
1",
1"2
0"5
1"8
#30450
0d
0h
0"{
0#!
b0101011001111000 a
b0101011001111000 [
b11011110101011010101011001111000 X
0i
0l
0o
1u
0~
0",
0"2
1"5
0"8
b0001001000110100 e
b0001001000110100 \
b00010010001101000101011001111000 X
0";
0"D
1"G
0"P
0"Y
0"\
0"e
0"h
#35000
1!
15
#36000
0#
07
#36150
1@
1$$
1$)
1$3
1$=
1$G
#36450
1d
1h
1"{
1#!
0J
0H
0F
0D
0C
b1011111011101111 a
b1011111011101111 [
b00010010001101001011111011101111 X
1i
1l
1o
0u
1~
1",
1"2
0"5
1"8
b1101111010101101 e
b1101111010101101 \
b11011110101011011011111011101111 X
1";
1"D
0"G
1"P
1"Y
1"\
1"e
1"h
#40000
0!
05
1$
18
b10011001100110011001100110011001 &
b10011001100110011001100110011001 :
b1001100110011001 `
b1001100110011001 _
#40200
b1001100110011001 g
b1001100110011001 c
b1001100110011001 e
b1001100110011001 \
b10011001100110011011111011101111 X
0"A
1"G
0"J
1"S
0"V
0"Y
0"e
b1001100110011001 a
b1001100110011001 [
b10011001100110011001100110011001 X
0l
0o
1u
0x
0{
1"#
0"&
0")
0"2
#40350
1A
#40500
0B
0Z
0W
0"q
0"n
#40850
0$#
0#~
0#{
0#x
0#u
0#r
0#o
0#l
0#i
0#f
0#c
0#`
0#]
0#Z
0#W
0#T
0#Q
0#N
0#K
0#H
0#E
0#B
0#?
0#<
0#9
0#6
0#3
0#0
0#-
0#*
0#'
0#$
0"a
0"X
0"L
0"I
0"C
0"7
0"1
0"+
0"(
0}
0z
0w
0t
0$r
0$h
0$^
0$J
0$E
0$;
0$1
0$'
02
b00000000000000000000000000000000 1
b0000000000000000 "u
b0000000000000000 "t
b00000000000000000000000000000000 ,
b0000000000000000 ^
b0000000000000000 ]
b000 /
b000 .
b0000000 -
b000 3
b000 0
1$&
1$+
1$5
1$?
1$I
1$N
1$b
1$l
1$v
1s
1v
1y
1|
1"'
1"*
1"0
1"6
1"B
1"H
1"K
1"W
1"`
1##
1#&
1#)
1#,
1#/
1#2
1#5
1#8
1#;
1#>
1#A
1#D
1#G
1#J
1#M
1#P
1#S
1#V
1#Y
1#\
1#_
1#b
1#e
1#h
1#k
1#n
1#q
1#t
1#w
1#z
1#}
1$"
b11111111111111111111111111111111 U
b11111111111111111111111111111111 "l
#41050
b0000000000000000 "}
b0000000000000000 "y
b0000000000000000 f
b0000000000000000 b
#45000
1!
15
