// Seed: 607073713
module module_0 (
    input wand id_0,
    output supply1 id_1
);
endmodule
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri id_6,
    output wire id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wire id_10,
    input wand id_11
);
  reg id_13;
  module_0 modCall_1 (
      id_11,
      id_5
  );
  always @(posedge -1 or posedge module_1) id_13 = id_11;
  assign id_7 = 1;
  assign id_9 = -1;
endmodule
