<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\TangPrimer20K_LUT-Network\mega138K_pro\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\TangPrimer20K_LUT-Network\mega138K_pro\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\git\TangPrimer20K_LUT-Network\mega138K_pro\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 30 22:23:20 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>31358</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>26112</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>87</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>163</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>933</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>cmos_16bit_clk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>mem_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>3.077</td>
<td>325.000
<td>0.000</td>
<td>1.538</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.000
<td>0.000</td>
<td>7.692</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
<td>mem_clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cmos_pclk</td>
<td>24.000(MHz)</td>
<td>367.478(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_16bit_clk</td>
<td>12.000(MHz)</td>
<td>121.854(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>56.003(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>138.450(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>65.000(MHz)</td>
<td style="color: #FF0000;" class = "error">61.778(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>114.298(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>-0.802</td>
<td>1</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.144</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.040</td>
<td>17.753</td>
</tr>
<tr>
<td>2</td>
<td>2.497</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>17.400</td>
</tr>
<tr>
<td>3</td>
<td>3.575</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>16.314</td>
</tr>
<tr>
<td>4</td>
<td>3.905</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.034</td>
<td>15.998</td>
</tr>
<tr>
<td>5</td>
<td>4.043</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>15.889</td>
</tr>
<tr>
<td>6</td>
<td>4.194</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.043</td>
<td>15.699</td>
</tr>
<tr>
<td>7</td>
<td>4.232</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>15.675</td>
</tr>
<tr>
<td>8</td>
<td>5.871</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.050</td>
<td>14.015</td>
</tr>
<tr>
<td>9</td>
<td>11.989</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.005</td>
<td>7.705</td>
</tr>
<tr>
<td>10</td>
<td>13.068</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>6.611</td>
</tr>
<tr>
<td>11</td>
<td>13.115</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.025</td>
<td>6.796</td>
</tr>
<tr>
<td>12</td>
<td>13.335</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.025</td>
<td>6.576</td>
</tr>
<tr>
<td>13</td>
<td>13.818</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>5.858</td>
</tr>
<tr>
<td>14</td>
<td>13.820</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>6.105</td>
</tr>
<tr>
<td>15</td>
<td>13.835</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.005</td>
<td>6.106</td>
</tr>
<tr>
<td>16</td>
<td>13.932</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>5.995</td>
</tr>
<tr>
<td>17</td>
<td>14.064</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.625</td>
</tr>
<tr>
<td>18</td>
<td>14.258</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.679</td>
</tr>
<tr>
<td>19</td>
<td>14.312</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>5.611</td>
</tr>
<tr>
<td>20</td>
<td>14.334</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>5.328</td>
</tr>
<tr>
<td>21</td>
<td>14.566</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>5.110</td>
</tr>
<tr>
<td>22</td>
<td>14.733</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>5.176</td>
</tr>
<tr>
<td>23</td>
<td>14.760</td>
<td>i2c_config_m0/state_1_s2/Q</td>
<td>i2c_config_m0/lut_index_6_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>4.921</td>
</tr>
<tr>
<td>24</td>
<td>14.806</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/ld_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>5.123</td>
</tr>
<tr>
<td>25</td>
<td>14.848</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.089</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>i2c_config_m0/state_0_s0/Q</td>
<td>i2c_config_m0/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/lut_index_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.281</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>13</td>
<td>0.281</td>
<td>i2c_config_m0/lut_index_1_s2/Q</td>
<td>i2c_config_m0/lut_index_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>14</td>
<td>0.281</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/lut_index_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>15</td>
<td>0.281</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>16</td>
<td>0.281</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>17</td>
<td>0.287</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/lut_index_0_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>18</td>
<td>0.290</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>19</td>
<td>0.328</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>20</td>
<td>0.328</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>21</td>
<td>0.328</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>22</td>
<td>0.328</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>23</td>
<td>0.331</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>24</td>
<td>0.334</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.598</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.811</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.589</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.589</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.579</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.792</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.199</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.199</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.197</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.194</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.194</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>1.250</td>
<td>2.515</td>
<td>4.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.001</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>2.500</td>
<td>2.166</td>
<td>4.811</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.992</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>2.500</td>
<td>2.166</td>
<td>4.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.992</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>2.500</td>
<td>2.166</td>
<td>4.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.982</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>2.500</td>
<td>2.166</td>
<td>4.792</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.603</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>2.500</td>
<td>2.166</td>
<td>4.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.603</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>2.500</td>
<td>2.166</td>
<td>4.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.600</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>2.500</td>
<td>2.166</td>
<td>4.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.597</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>2.500</td>
<td>2.166</td>
<td>4.743</td>
</tr>
<tr>
<td>18</td>
<td>6.099</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.443</td>
<td>4.811</td>
</tr>
<tr>
<td>19</td>
<td>6.118</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.453</td>
<td>4.802</td>
</tr>
<tr>
<td>20</td>
<td>6.129</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.464</td>
<td>4.802</td>
</tr>
<tr>
<td>21</td>
<td>6.137</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.462</td>
<td>4.792</td>
</tr>
<tr>
<td>22</td>
<td>6.560</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.496</td>
<td>4.749</td>
</tr>
<tr>
<td>23</td>
<td>6.560</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.496</td>
<td>4.749</td>
</tr>
<tr>
<td>24</td>
<td>6.560</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.494</td>
<td>4.746</td>
</tr>
<tr>
<td>25</td>
<td>6.560</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.491</td>
<td>4.743</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.137</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.080</td>
<td>2.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.137</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.080</td>
<td>2.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.133</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.090</td>
<td>2.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.121</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>2.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.121</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.075</td>
<td>2.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.120</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.095</td>
<td>2.163</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.116</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.104</td>
<td>2.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.116</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.104</td>
<td>2.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.116</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.105</td>
<td>2.177</td>
</tr>
<tr>
<td>10</td>
<td>3.285</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>0.000</td>
<td>1.342</td>
<td>2.131</td>
</tr>
<tr>
<td>11</td>
<td>3.285</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>0.000</td>
<td>1.342</td>
<td>2.131</td>
</tr>
<tr>
<td>12</td>
<td>3.296</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>0.000</td>
<td>1.342</td>
<td>2.142</td>
</tr>
<tr>
<td>13</td>
<td>3.296</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>0.000</td>
<td>1.342</td>
<td>2.142</td>
</tr>
<tr>
<td>14</td>
<td>3.299</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>0.000</td>
<td>1.342</td>
<td>2.145</td>
</tr>
<tr>
<td>15</td>
<td>3.317</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>0.000</td>
<td>1.342</td>
<td>2.163</td>
</tr>
<tr>
<td>16</td>
<td>3.330</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>0.000</td>
<td>1.342</td>
<td>2.176</td>
</tr>
<tr>
<td>17</td>
<td>3.330</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[R]</td>
<td>0.000</td>
<td>1.342</td>
<td>2.176</td>
</tr>
<tr>
<td>18</td>
<td>4.274</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>-1.250</td>
<td>1.079</td>
<td>2.131</td>
</tr>
<tr>
<td>19</td>
<td>4.274</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>-1.250</td>
<td>1.079</td>
<td>2.131</td>
</tr>
<tr>
<td>20</td>
<td>4.286</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>-1.250</td>
<td>1.079</td>
<td>2.142</td>
</tr>
<tr>
<td>21</td>
<td>4.286</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>-1.250</td>
<td>1.079</td>
<td>2.142</td>
</tr>
<tr>
<td>22</td>
<td>4.289</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>-1.250</td>
<td>1.079</td>
<td>2.145</td>
</tr>
<tr>
<td>23</td>
<td>4.306</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>-1.250</td>
<td>1.079</td>
<td>2.163</td>
</tr>
<tr>
<td>24</td>
<td>4.319</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>-1.250</td>
<td>1.079</td>
<td>2.176</td>
</tr>
<tr>
<td>25</td>
<td>4.319</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>mem_clk:[F]</td>
<td>-1.250</td>
<td>1.079</td>
<td>2.176</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-1.370</td>
<td>-1.120</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>-1.370</td>
<td>-1.120</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>-1.365</td>
<td>-1.115</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>-1.361</td>
<td>-1.111</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>-1.359</td>
<td>-1.109</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td>6</td>
<td>-1.356</td>
<td>-1.106</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4</td>
</tr>
<tr>
<td>7</td>
<td>-1.356</td>
<td>-1.106</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>-1.356</td>
<td>-1.106</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>-1.356</td>
<td>-1.106</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>-1.356</td>
<td>-1.106</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.719</td>
<td>5.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.102</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>7.883</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s27/I0</td>
</tr>
<tr>
<td>8.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R65C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s27/F</td>
</tr>
<tr>
<td>12.569</td>
<td>4.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s107/I2</td>
</tr>
<tr>
<td>12.858</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R47C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s107/F</td>
</tr>
<tr>
<td>15.714</td>
<td>2.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C144[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s93/I2</td>
</tr>
<tr>
<td>16.222</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R66C144[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s93/F</td>
</tr>
<tr>
<td>17.086</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s74/I1</td>
</tr>
<tr>
<td>17.542</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C144[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s74/F</td>
</tr>
<tr>
<td>18.707</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s123/I2</td>
</tr>
<tr>
<td>19.026</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s123/F</td>
</tr>
<tr>
<td>19.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s105/I1</td>
</tr>
<tr>
<td>19.609</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C141[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s105/F</td>
</tr>
<tr>
<td>20.524</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s56/I2</td>
</tr>
<tr>
<td>20.813</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s56/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s23/I0</td>
</tr>
<tr>
<td>22.232</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s23/F</td>
</tr>
<tr>
<td>22.613</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s10/I3</td>
</tr>
<tr>
<td>23.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s10/F</td>
</tr>
<tr>
<td>23.183</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s6/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>23.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C142[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.679</td>
<td>4.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>25.616</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.933%; route: 5.037, 88.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.131, 23.271%; route: 13.239, 74.574%; tC2Q: 0.382, 2.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.017%; route: 4.997, 87.983%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.719</td>
<td>5.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.102</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>7.886</td>
<td>1.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C139[3][B]</td>
<td>i2c_config_m0/n124_s16/I2</td>
</tr>
<tr>
<td>8.433</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R66C139[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s16/F</td>
</tr>
<tr>
<td>11.905</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s108/I2</td>
</tr>
<tr>
<td>12.472</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R49C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s108/F</td>
</tr>
<tr>
<td>14.501</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C145[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s118/I2</td>
</tr>
<tr>
<td>15.048</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C145[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s118/F</td>
</tr>
<tr>
<td>16.011</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s58/I0</td>
</tr>
<tr>
<td>16.300</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s58/F</td>
</tr>
<tr>
<td>17.222</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C142[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s29/I2</td>
</tr>
<tr>
<td>17.730</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C142[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s29/F</td>
</tr>
<tr>
<td>18.298</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C142[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s13/I2</td>
</tr>
<tr>
<td>18.755</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C142[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s13/F</td>
</tr>
<tr>
<td>20.300</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s29/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s29/F</td>
</tr>
<tr>
<td>20.881</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s16/I2</td>
</tr>
<tr>
<td>21.448</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s16/F</td>
</tr>
<tr>
<td>21.621</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s10/I2</td>
</tr>
<tr>
<td>22.077</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C140[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s10/F</td>
</tr>
<tr>
<td>22.080</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s7/I0</td>
</tr>
<tr>
<td>22.658</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s7/F</td>
</tr>
<tr>
<td>22.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s71/I0</td>
</tr>
<tr>
<td>23.120</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s71/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.681</td>
<td>4.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>25.617</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.933%; route: 5.037, 88.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.385, 30.948%; route: 11.633, 66.854%; tC2Q: 0.382, 2.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.014%; route: 4.998, 87.986%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.719</td>
<td>5.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.102</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>7.883</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s27/I0</td>
</tr>
<tr>
<td>8.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R65C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s27/F</td>
</tr>
<tr>
<td>12.294</td>
<td>3.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s13/I2</td>
</tr>
<tr>
<td>12.583</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R48C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>14.996</td>
<td>2.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s85/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R61C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s85/F</td>
</tr>
<tr>
<td>16.529</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C143[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s93/I3</td>
</tr>
<tr>
<td>17.037</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C143[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s93/F</td>
</tr>
<tr>
<td>17.248</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s65/I2</td>
</tr>
<tr>
<td>17.827</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C145[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s65/F</td>
</tr>
<tr>
<td>18.578</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s31/I3</td>
</tr>
<tr>
<td>19.152</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s31/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s12/I3</td>
</tr>
<tr>
<td>20.686</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s12/F</td>
</tr>
<tr>
<td>20.688</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C143[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s7/I3</td>
</tr>
<tr>
<td>21.144</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C143[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s7/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s6/I0</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s6/F</td>
</tr>
<tr>
<td>22.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C142[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.672</td>
<td>4.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>25.608</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.933%; route: 5.037, 88.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.608, 28.243%; route: 11.324, 69.412%; tC2Q: 0.382, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.034%; route: 4.989, 87.966%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.719</td>
<td>5.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.102</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>7.883</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s27/I0</td>
</tr>
<tr>
<td>8.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R65C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s27/F</td>
</tr>
<tr>
<td>12.294</td>
<td>3.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s13/I2</td>
</tr>
<tr>
<td>12.583</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R48C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>14.996</td>
<td>2.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s85/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R61C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s85/F</td>
</tr>
<tr>
<td>16.529</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s55/I3</td>
</tr>
<tr>
<td>17.103</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s55/F</td>
</tr>
<tr>
<td>17.879</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s38/I3</td>
</tr>
<tr>
<td>18.447</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C141[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s38/F</td>
</tr>
<tr>
<td>19.408</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s17/I1</td>
</tr>
<tr>
<td>19.982</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s17/F</td>
</tr>
<tr>
<td>20.154</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s9/I2</td>
</tr>
<tr>
<td>20.446</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s9/F</td>
</tr>
<tr>
<td>21.138</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C143[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s6/I2</td>
</tr>
<tr>
<td>21.717</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C143[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>21.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C143[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.686</td>
<td>5.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C143[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>25.622</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C143[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.933%; route: 5.037, 88.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.995, 24.973%; route: 11.620, 72.636%; tC2Q: 0.382, 2.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.004%; route: 5.003, 87.996%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.719</td>
<td>5.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.102</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>7.883</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s27/I0</td>
</tr>
<tr>
<td>8.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R65C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s27/F</td>
</tr>
<tr>
<td>12.569</td>
<td>4.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s107/I2</td>
</tr>
<tr>
<td>12.858</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R47C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s107/F</td>
</tr>
<tr>
<td>16.928</td>
<td>4.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s97/I3</td>
</tr>
<tr>
<td>17.496</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s97/F</td>
</tr>
<tr>
<td>17.498</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s68/I2</td>
</tr>
<tr>
<td>18.066</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s68/F</td>
</tr>
<tr>
<td>18.238</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s34/I3</td>
</tr>
<tr>
<td>18.817</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s34/F</td>
</tr>
<tr>
<td>19.731</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s15/I0</td>
</tr>
<tr>
<td>20.298</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s15/F</td>
</tr>
<tr>
<td>20.471</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s9/I3</td>
</tr>
<tr>
<td>21.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s9/F</td>
</tr>
<tr>
<td>21.041</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s6/I3</td>
</tr>
<tr>
<td>21.608</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s6/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C139[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.714</td>
<td>5.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>25.651</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.933%; route: 5.037, 88.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.253, 26.764%; route: 11.254, 70.828%; tC2Q: 0.382, 2.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.944%; route: 5.032, 88.056%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.719</td>
<td>5.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.102</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>7.883</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s27/I0</td>
</tr>
<tr>
<td>8.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R65C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s27/F</td>
</tr>
<tr>
<td>12.294</td>
<td>3.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s13/I2</td>
</tr>
<tr>
<td>12.583</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R48C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>15.952</td>
<td>3.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C140[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s113/I0</td>
</tr>
<tr>
<td>16.241</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C140[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s113/F</td>
</tr>
<tr>
<td>16.392</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s96/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s96/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C143[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s62/I3</td>
</tr>
<tr>
<td>18.366</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C143[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s62/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C143[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s32/I2</td>
</tr>
<tr>
<td>18.916</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C143[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s32/F</td>
</tr>
<tr>
<td>19.851</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C142[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s14/I3</td>
</tr>
<tr>
<td>20.358</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C142[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s14/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C142[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s9/I0</td>
</tr>
<tr>
<td>20.908</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C142[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s9/F</td>
</tr>
<tr>
<td>20.911</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s6/I3</td>
</tr>
<tr>
<td>21.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>21.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C142[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.676</td>
<td>4.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>25.613</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.933%; route: 5.037, 88.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.102, 26.133%; route: 11.214, 71.431%; tC2Q: 0.382, 2.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.024%; route: 4.994, 87.976%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.719</td>
<td>5.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.102</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>7.883</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s27/I0</td>
</tr>
<tr>
<td>8.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R65C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s27/F</td>
</tr>
<tr>
<td>12.294</td>
<td>3.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s13/I2</td>
</tr>
<tr>
<td>12.583</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R48C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>15.523</td>
<td>2.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s57/I2</td>
</tr>
<tr>
<td>16.031</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C143[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s57/F</td>
</tr>
<tr>
<td>17.723</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C143[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s90/I1</td>
</tr>
<tr>
<td>18.042</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C143[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s90/F</td>
</tr>
<tr>
<td>18.198</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C144[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s62/I2</td>
</tr>
<tr>
<td>18.746</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C144[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s62/F</td>
</tr>
<tr>
<td>18.748</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s35/I0</td>
</tr>
<tr>
<td>19.327</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C144[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s35/F</td>
</tr>
<tr>
<td>19.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s14/I2</td>
</tr>
<tr>
<td>19.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C144[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s14/F</td>
</tr>
<tr>
<td>20.069</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s8/I3</td>
</tr>
<tr>
<td>20.643</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s8/F</td>
</tr>
<tr>
<td>20.816</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s6/I3</td>
</tr>
<tr>
<td>21.394</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s6/F</td>
</tr>
<tr>
<td>21.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.691</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>25.627</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.933%; route: 5.037, 88.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.509, 28.764%; route: 10.784, 68.796%; tC2Q: 0.382, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.993%; route: 5.008, 88.007%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.719</td>
<td>5.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.102</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>7.883</td>
<td>1.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s27/I0</td>
</tr>
<tr>
<td>8.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R65C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s27/F</td>
</tr>
<tr>
<td>12.294</td>
<td>3.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s13/I2</td>
</tr>
<tr>
<td>12.583</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R48C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>14.921</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s19/I2</td>
</tr>
<tr>
<td>15.499</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C143[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s19/F</td>
</tr>
<tr>
<td>15.674</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s25/I0</td>
</tr>
<tr>
<td>16.242</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s25/F</td>
</tr>
<tr>
<td>16.453</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s17/I2</td>
</tr>
<tr>
<td>16.742</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s17/F</td>
</tr>
<tr>
<td>17.697</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s13/I2</td>
</tr>
<tr>
<td>18.204</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s13/F</td>
</tr>
<tr>
<td>18.586</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s10/I1</td>
</tr>
<tr>
<td>19.164</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s10/F</td>
</tr>
<tr>
<td>19.167</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s6/I3</td>
</tr>
<tr>
<td>19.734</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>19.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C139[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.669</td>
<td>4.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>25.605</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.933%; route: 5.037, 88.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.925, 28.006%; route: 9.708, 69.265%; tC2Q: 0.382, 2.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.039%; route: 4.987, 87.961%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.695</td>
<td>5.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/CLK</td>
</tr>
<tr>
<td>6.077</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R47C140[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/Q</td>
</tr>
<tr>
<td>7.047</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3/I1</td>
</tr>
<tr>
<td>7.555</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C141[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s7/I2</td>
</tr>
<tr>
<td>8.297</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s7/F</td>
</tr>
<tr>
<td>8.904</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0/I2</td>
</tr>
<tr>
<td>9.471</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C141[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0/F</td>
</tr>
<tr>
<td>9.685</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I0</td>
</tr>
<tr>
<td>10.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>10.851</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I3</td>
</tr>
<tr>
<td>11.359</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>11.512</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/I0</td>
</tr>
<tr>
<td>12.091</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/F</td>
</tr>
<tr>
<td>12.094</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/I0</td>
</tr>
<tr>
<td>12.601</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C139[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/F</td>
</tr>
<tr>
<td>13.400</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>25.389</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.984%; route: 5.012, 88.016%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.810, 49.448%; route: 3.513, 45.587%; tC2Q: 0.382, 4.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.709</td>
<td>5.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>6.092</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R45C140[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/Q</td>
</tr>
<tr>
<td>7.299</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I0</td>
</tr>
<tr>
<td>7.867</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C141[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>8.258</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s3/I1</td>
</tr>
<tr>
<td>8.766</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s3/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I2</td>
</tr>
<tr>
<td>9.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>9.621</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0/I3</td>
</tr>
<tr>
<td>10.199</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R45C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0/F</td>
</tr>
<tr>
<td>10.564</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s9/I0</td>
</tr>
<tr>
<td>11.132</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s9/F</td>
</tr>
<tr>
<td>11.137</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s3/I3</td>
</tr>
<tr>
<td>11.711</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s3/F</td>
</tr>
<tr>
<td>11.713</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I0</td>
</tr>
<tr>
<td>12.169</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C139[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>25.389</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.954%; route: 5.027, 88.046%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.540, 53.545%; route: 2.689, 40.669%; tC2Q: 0.382, 5.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R51C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>10.452</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>10.455</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>10.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>11.917</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10/I0</td>
</tr>
<tr>
<td>12.496</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.675</td>
<td>4.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>25.611</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.735, 40.243%; route: 3.679, 54.129%; tC2Q: 0.382, 5.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.026%; route: 4.992, 87.974%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R51C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>10.452</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>10.455</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>10.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/I0</td>
</tr>
<tr>
<td>12.276</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>12.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.675</td>
<td>4.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>25.611</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.664, 40.506%; route: 3.530, 53.678%; tC2Q: 0.382, 5.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.026%; route: 4.992, 87.974%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R51C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>10.452</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>10.455</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>10.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.687</td>
<td>5.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2/CLK</td>
</tr>
<tr>
<td>25.376</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.156, 36.812%; route: 3.319, 56.658%; tC2Q: 0.382, 6.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.001%; route: 5.004, 87.999%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/I1</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C139[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s12/I3</td>
</tr>
<tr>
<td>10.129</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s12/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s11/I2</td>
</tr>
<tr>
<td>10.854</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C141[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s11/F</td>
</tr>
<tr>
<td>11.238</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s8/I3</td>
</tr>
<tr>
<td>11.805</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s8/F</td>
</tr>
<tr>
<td>11.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C139[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.689</td>
<td>5.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2_s0/CLK</td>
</tr>
<tr>
<td>25.625</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.673, 43.776%; route: 3.050, 49.959%; tC2Q: 0.382, 6.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.997%; route: 5.006, 88.003%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.695</td>
<td>5.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/CLK</td>
</tr>
<tr>
<td>6.077</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R47C140[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/Q</td>
</tr>
<tr>
<td>7.047</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3/I1</td>
</tr>
<tr>
<td>7.555</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C141[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s7/I2</td>
</tr>
<tr>
<td>8.297</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s7/F</td>
</tr>
<tr>
<td>8.904</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0/I2</td>
</tr>
<tr>
<td>9.471</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C141[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0/F</td>
</tr>
<tr>
<td>9.685</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I0</td>
</tr>
<tr>
<td>10.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>10.851</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I3</td>
</tr>
<tr>
<td>11.359</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>11.801</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>25.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.984%; route: 5.012, 88.016%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.724, 44.606%; route: 3.000, 49.130%; tC2Q: 0.382, 6.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.709</td>
<td>5.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>6.092</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R45C140[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/Q</td>
</tr>
<tr>
<td>7.299</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I0</td>
</tr>
<tr>
<td>7.867</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C141[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>8.258</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s3/I1</td>
</tr>
<tr>
<td>8.766</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s3/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I2</td>
</tr>
<tr>
<td>9.446</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>9.621</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0/I3</td>
</tr>
<tr>
<td>10.199</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R45C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0/F</td>
</tr>
<tr>
<td>10.564</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s9/I0</td>
</tr>
<tr>
<td>11.132</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s9/F</td>
</tr>
<tr>
<td>11.137</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/I0</td>
</tr>
<tr>
<td>11.704</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/F</td>
</tr>
<tr>
<td>11.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>25.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.954%; route: 5.027, 88.046%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.077, 51.334%; route: 2.535, 42.285%; tC2Q: 0.382, 6.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R51C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>10.452</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>10.455</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>10.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>11.325</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>25.389</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.156, 38.333%; route: 3.086, 54.867%; tC2Q: 0.382, 6.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n213_s7/I1</td>
</tr>
<tr>
<td>9.002</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R51C139[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n213_s7/F</td>
</tr>
<tr>
<td>9.751</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n215_s7/I2</td>
</tr>
<tr>
<td>10.319</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n215_s7/F</td>
</tr>
<tr>
<td>10.321</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n215_s6/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n215_s6/F</td>
</tr>
<tr>
<td>10.871</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n215_s4/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n215_s4/F</td>
</tr>
<tr>
<td>11.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_s0/CLK</td>
</tr>
<tr>
<td>25.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.421, 42.637%; route: 2.875, 50.627%; tC2Q: 0.382, 6.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/I1</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C139[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/F</td>
</tr>
<tr>
<td>9.672</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s16/I2</td>
</tr>
<tr>
<td>10.129</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s16/F</td>
</tr>
<tr>
<td>10.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s15/I1</td>
</tr>
<tr>
<td>10.639</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n199_s15/F</td>
</tr>
<tr>
<td>11.311</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.687</td>
<td>5.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2/CLK</td>
</tr>
<tr>
<td>25.623</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.039, 36.333%; route: 3.190, 56.850%; tC2Q: 0.382, 6.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.001%; route: 5.004, 87.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.727</td>
<td>5.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C139[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>6.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R56C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>6.661</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td>i2c_config_m0/n77_s3/I2</td>
</tr>
<tr>
<td>7.168</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s3/F</td>
</tr>
<tr>
<td>7.919</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C139[2][A]</td>
<td>i2c_config_m0/n74_s7/I0</td>
</tr>
<tr>
<td>8.427</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s7/F</td>
</tr>
<tr>
<td>8.437</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C139[1][B]</td>
<td>i2c_config_m0/n124_s17/I0</td>
</tr>
<tr>
<td>8.944</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R58C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s17/F</td>
</tr>
<tr>
<td>10.042</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[1][A]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>10.609</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>10.614</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[1][B]</td>
<td>i2c_config_m0/i2c_write_req_s4/I0</td>
</tr>
<tr>
<td>10.903</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_write_req_s4/F</td>
</tr>
<tr>
<td>11.054</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[2][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>25.389</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C139[2][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.917%; route: 5.044, 88.083%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.379, 44.650%; route: 2.566, 48.170%; tC2Q: 0.382, 7.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/I1</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C139[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s0/I2</td>
</tr>
<tr>
<td>10.011</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s0/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.687</td>
<td>5.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0_s1/CLK</td>
</tr>
<tr>
<td>25.376</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.649, 32.265%; route: 3.079, 60.250%; tC2Q: 0.382, 7.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 12.001%; route: 5.004, 87.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.727</td>
<td>5.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C139[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>6.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R56C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>6.661</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td>i2c_config_m0/n77_s3/I2</td>
</tr>
<tr>
<td>7.168</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s3/F</td>
</tr>
<tr>
<td>7.919</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C139[2][A]</td>
<td>i2c_config_m0/n74_s7/I0</td>
</tr>
<tr>
<td>8.427</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s7/F</td>
</tr>
<tr>
<td>8.437</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C139[1][B]</td>
<td>i2c_config_m0/n124_s17/I0</td>
</tr>
<tr>
<td>8.944</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R58C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s17/F</td>
</tr>
<tr>
<td>10.042</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[1][A]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>10.609</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>10.903</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[2][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>25.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C139[2][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.917%; route: 5.044, 88.083%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.090, 40.377%; route: 2.704, 52.234%; tC2Q: 0.382, 7.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[0][A]</td>
<td>i2c_config_m0/state_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R63C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_1_s2/Q</td>
</tr>
<tr>
<td>6.474</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C139[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s5/I1</td>
</tr>
<tr>
<td>6.981</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_write_req_s5/F</td>
</tr>
<tr>
<td>8.270</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C139[1][A]</td>
<td>i2c_config_m0/state_1_s4/I3</td>
</tr>
<tr>
<td>8.559</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/state_1_s4/F</td>
</tr>
<tr>
<td>9.314</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C139[0][B]</td>
<td>i2c_config_m0/lut_index_9_s5/I1</td>
</tr>
<tr>
<td>9.602</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/lut_index_9_s5/F</td>
</tr>
<tr>
<td>10.621</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.692</td>
<td>5.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C139[0][A]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>25.381</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C139[0][A]</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.085, 22.047%; route: 3.454, 70.180%; tC2Q: 0.382, 7.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.989%; route: 5.010, 88.011%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/ld_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/I1</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C139[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/F</td>
</tr>
<tr>
<td>10.244</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n211_s5/I1</td>
</tr>
<tr>
<td>10.822</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n211_s5/F</td>
</tr>
<tr>
<td>10.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C141[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/ld_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.692</td>
<td>5.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/ld_s0/CLK</td>
</tr>
<tr>
<td>25.629</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/ld_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.654, 32.284%; route: 3.086, 60.249%; tC2Q: 0.382, 7.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.989%; route: 5.010, 88.011%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>6.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>7.455</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>7.962</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/I1</td>
</tr>
<tr>
<td>9.281</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C139[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n106_s4/F</td>
</tr>
<tr>
<td>9.886</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n193_s11/I3</td>
</tr>
<tr>
<td>10.205</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C140[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n193_s11/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n193_s10/I1</td>
</tr>
<tr>
<td>10.789</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n193_s10/F</td>
</tr>
<tr>
<td>10.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.700</td>
<td>5.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>25.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.973, 38.762%; route: 2.734, 53.721%; tC2Q: 0.382, 7.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.974%; route: 5.017, 88.026%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.724</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C71[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.865</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R70C71[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C71[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s3/I0</td>
</tr>
<tr>
<td>3.024</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C71[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s3/F</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C71[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.724</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C71[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.749</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C71[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.800%; route: 2.048, 75.200%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.800%; route: 2.048, 75.200%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.721</td>
<td>2.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C70[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>2.862</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R71C70[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C70[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3/I0</td>
</tr>
<tr>
<td>3.021</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C70[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3/F</td>
</tr>
<tr>
<td>3.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C70[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.721</td>
<td>2.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C70[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>2.746</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C70[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.825%; route: 2.046, 75.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.825%; route: 2.046, 75.175%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.891</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I1</td>
</tr>
<tr>
<td>3.044</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.769</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.620%; route: 2.068, 75.380%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.620%; route: 2.068, 75.380%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C141[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.891</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/I2</td>
</tr>
<tr>
<td>3.044</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/F</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C141[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.769</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.620%; route: 2.068, 75.380%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.620%; route: 2.068, 75.380%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.723</td>
<td>2.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.864</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R52C141[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>2.870</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3/I1</td>
</tr>
<tr>
<td>3.023</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3/F</td>
</tr>
<tr>
<td>3.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.723</td>
<td>2.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.748</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.809%; route: 2.047, 75.191%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.809%; route: 2.047, 75.191%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.725</td>
<td>2.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R54C141[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
</tr>
<tr>
<td>2.872</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s9/I1</td>
</tr>
<tr>
<td>3.025</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C141[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s9/F</td>
</tr>
<tr>
<td>3.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C141[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.725</td>
<td>2.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>2.750</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.787%; route: 2.050, 75.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.787%; route: 2.050, 75.213%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>2.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R49C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
</tr>
<tr>
<td>2.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>3.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.714</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>2.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.894%; route: 2.038, 75.106%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.894%; route: 2.038, 75.106%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.745</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.720</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C70[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.861</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R70C70[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/Q</td>
</tr>
<tr>
<td>2.870</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C70[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n54_s3/I0</td>
</tr>
<tr>
<td>3.023</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C70[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n54_s3/F</td>
</tr>
<tr>
<td>3.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C70[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.720</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C70[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.745</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C70[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.837%; route: 2.044, 75.163%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.837%; route: 2.044, 75.163%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.734</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C139[0][A]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>2.875</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R62C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/Q</td>
</tr>
<tr>
<td>2.884</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C139[0][A]</td>
<td>i2c_config_m0/n100_s8/I2</td>
</tr>
<tr>
<td>3.036</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n100_s8/F</td>
</tr>
<tr>
<td>3.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.734</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C139[0][A]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>2.759</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C139[0][A]</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.712%; route: 2.058, 75.288%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.712%; route: 2.058, 75.288%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C139[0][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R57C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>2.895</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C139[0][A]</td>
<td>i2c_config_m0/n79_s3/I0</td>
</tr>
<tr>
<td>3.049</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n79_s3/F</td>
</tr>
<tr>
<td>3.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C139[0][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>2.770</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C139[0][A]</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.604%; route: 2.070, 75.396%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.604%; route: 2.070, 75.396%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.725</td>
<td>2.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C139[0][A]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R54C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>2.875</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C139[0][A]</td>
<td>i2c_config_m0/n75_s1/I2</td>
</tr>
<tr>
<td>3.028</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n75_s1/F</td>
</tr>
<tr>
<td>3.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.725</td>
<td>2.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C139[0][A]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>2.750</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C139[0][A]</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.787%; route: 2.050, 75.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.787%; route: 2.050, 75.213%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.724</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C69[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/CLK</td>
</tr>
<tr>
<td>2.865</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R70C69[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/Q</td>
</tr>
<tr>
<td>2.877</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C69[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s12/I2</td>
</tr>
<tr>
<td>3.030</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C69[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s12/F</td>
</tr>
<tr>
<td>3.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C69[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.724</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C69[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/CLK</td>
</tr>
<tr>
<td>2.749</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C69[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.800%; route: 2.048, 75.200%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.800%; route: 2.048, 75.200%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.747</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td>i2c_config_m0/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>2.888</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R56C139[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>2.900</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td>i2c_config_m0/n80_s2/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n80_s2/F</td>
</tr>
<tr>
<td>3.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.747</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td>i2c_config_m0/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C139[1][A]</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.588%; route: 2.072, 75.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.588%; route: 2.072, 75.412%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.742</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>2.883</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>2.895</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/n74_s6/I0</td>
</tr>
<tr>
<td>3.048</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s6/F</td>
</tr>
<tr>
<td>3.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.742</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>2.767</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.635%; route: 2.066, 75.365%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.635%; route: 2.066, 75.365%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C139[0][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R58C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>2.897</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C139[0][A]</td>
<td>i2c_config_m0/n73_s1/I2</td>
</tr>
<tr>
<td>3.050</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s1/F</td>
</tr>
<tr>
<td>3.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C139[0][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>2.769</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C139[0][A]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.620%; route: 2.068, 75.380%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.620%; route: 2.068, 75.380%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.725</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C69[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R71C69[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/Q</td>
</tr>
<tr>
<td>2.878</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C69[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C69[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12/F</td>
</tr>
<tr>
<td>3.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C69[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.725</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C69[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>2.750</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C69[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.789%; route: 2.049, 75.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.789%; route: 2.049, 75.211%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.747</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C139[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>2.891</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R56C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C139[0][A]</td>
<td>i2c_config_m0/n81_s5/I0</td>
</tr>
<tr>
<td>3.059</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n81_s5/F</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.747</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C139[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C139[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.588%; route: 2.072, 75.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.588%; route: 2.072, 75.412%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.729</td>
<td>2.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C68[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.873</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R71C68[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.891</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C68[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12/I1</td>
</tr>
<tr>
<td>3.044</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R71C68[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12/F</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C68[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.729</td>
<td>2.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C68[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.754</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C68[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.753%; route: 2.053, 75.247%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.018, 5.714%; tC2Q: 0.144, 45.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.753%; route: 2.053, 75.247%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.721</td>
<td>2.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C70[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>2.862</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R71C70[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C70[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n53_s3/I0</td>
</tr>
<tr>
<td>3.074</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C70[2][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n53_s3/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C70[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.721</td>
<td>2.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C70[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>2.746</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C70[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.825%; route: 2.046, 75.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.825%; route: 2.046, 75.175%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.725</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C71[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R71C71[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/Q</td>
</tr>
<tr>
<td>2.872</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C71[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3/I0</td>
</tr>
<tr>
<td>3.078</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C71[2][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3/F</td>
</tr>
<tr>
<td>3.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C71[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.725</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C71[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.750</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C71[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.789%; route: 2.049, 75.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.789%; route: 2.049, 75.211%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C139[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.891</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>3.097</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>3.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C139[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.769</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.620%; route: 2.068, 75.380%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.620%; route: 2.068, 75.380%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.747</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.888</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R38C139[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.894</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2/I1</td>
</tr>
<tr>
<td>3.100</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2/F</td>
</tr>
<tr>
<td>3.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C139[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.747</td>
<td>2.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.588%; route: 2.072, 75.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.588%; route: 2.072, 75.412%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.717</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R50C141[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/write_s5/Q</td>
</tr>
<tr>
<td>2.868</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s8/I1</td>
</tr>
<tr>
<td>3.074</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s8/F</td>
</tr>
<tr>
<td>3.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/write_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.717</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.857%; route: 2.042, 75.143%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.857%; route: 2.042, 75.143%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.724</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C71[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.865</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R70C71[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/Q</td>
</tr>
<tr>
<td>2.877</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C71[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n296_s4/I0</td>
</tr>
<tr>
<td>3.083</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C71[2][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n296_s4/F</td>
</tr>
<tr>
<td>3.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C71[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.724</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C71[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.749</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C71[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.800%; route: 2.048, 75.200%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.382%; route: 0.012, 3.343%; tC2Q: 0.141, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.800%; route: 2.048, 75.200%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.769</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C140[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C140[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_s0/Q</td>
</tr>
<tr>
<td>2.951</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0/I0</td>
</tr>
<tr>
<td>3.104</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.744</td>
<td>2.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/CLK</td>
</tr>
<tr>
<td>2.769</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.615%; route: 2.069, 75.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.615%; route: 2.069, 75.385%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.591</td>
<td>4.444</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>3.993</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.444, 92.362%; tC2Q: 0.368, 7.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>4.434</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>3.993</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.434, 92.347%; tC2Q: 0.368, 7.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>4.434</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>3.993</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.434, 92.347%; tC2Q: 0.368, 7.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.572</td>
<td>4.425</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>3.993</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.425, 92.332%; tC2Q: 0.368, 7.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.529</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>4.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.529</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>4.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.526</td>
<td>4.378</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>4.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.378, 92.257%; tC2Q: 0.368, 7.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.523</td>
<td>4.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>4.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.376, 92.252%; tC2Q: 0.368, 7.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.523</td>
<td>4.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.515</td>
<td>3.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>4.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.376, 92.252%; tC2Q: 0.368, 7.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.265, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.591</td>
<td>4.444</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.114</td>
<td>3.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.590</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.444, 92.362%; tC2Q: 0.368, 7.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.614, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>4.434</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.114</td>
<td>3.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.590</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.434, 92.347%; tC2Q: 0.368, 7.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.614, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>4.434</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.114</td>
<td>3.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.590</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.434, 92.347%; tC2Q: 0.368, 7.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.614, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.572</td>
<td>4.425</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.114</td>
<td>3.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.590</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.425, 92.332%; tC2Q: 0.368, 7.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.614, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.529</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.114</td>
<td>3.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>5.926</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.614, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.529</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.114</td>
<td>3.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>5.926</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.614, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.526</td>
<td>4.378</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.114</td>
<td>3.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>5.926</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.378, 92.257%; tC2Q: 0.368, 7.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.614, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.523</td>
<td>4.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.114</td>
<td>3.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>5.926</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.376, 92.252%; tC2Q: 0.368, 7.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.614, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.591</td>
<td>4.444</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.223</td>
<td>3.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>17.188</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>16.690</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.444, 92.362%; tC2Q: 0.368, 7.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.825, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>4.434</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.233</td>
<td>3.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>17.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>16.700</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.434, 92.347%; tC2Q: 0.368, 7.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.834, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.582</td>
<td>4.434</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.244</td>
<td>3.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>17.209</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>16.711</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.434, 92.347%; tC2Q: 0.368, 7.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.845, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.572</td>
<td>4.425</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.242</td>
<td>3.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>17.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>16.709</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.425, 92.332%; tC2Q: 0.368, 7.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.843, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.529</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.276</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>17.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>17.088</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.529</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.276</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>17.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>17.088</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.526</td>
<td>4.378</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.274</td>
<td>3.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>17.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>17.086</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.494</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.378, 92.257%; tC2Q: 0.368, 7.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.875, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.780</td>
<td>5.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.147</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.523</td>
<td>4.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>17.271</td>
<td>3.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>17.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>17.083</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.808%; route: 5.097, 88.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.376, 92.252%; tC2Q: 0.368, 7.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.873, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.880</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.829</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>4.864</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 93.243%; tC2Q: 0.144, 6.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.880</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.829</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>4.864</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>5.017</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 93.243%; tC2Q: 0.144, 6.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.894</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.839</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>4.874</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>5.027</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.001, 93.287%; tC2Q: 0.144, 6.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.891</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>4.859</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>5.012</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 93.277%; tC2Q: 0.144, 6.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.891</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>4.859</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>5.012</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 93.277%; tC2Q: 0.144, 6.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.844</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>4.879</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>5.032</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.019, 93.343%; tC2Q: 0.144, 6.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.924</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.852</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>4.887</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>5.040</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 93.382%; tC2Q: 0.144, 6.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.924</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.852</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>4.887</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>5.040</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 93.382%; tC2Q: 0.144, 6.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.926</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.399</td>
<td>3.399</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.854</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>4.889</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>5.042</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 93.387%; tC2Q: 0.144, 6.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.880</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 93.243%; tC2Q: 0.144, 6.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.880</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 93.243%; tC2Q: 0.144, 6.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.891</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 93.277%; tC2Q: 0.144, 6.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.891</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 93.277%; tC2Q: 0.144, 6.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.894</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.001, 93.287%; tC2Q: 0.144, 6.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.019, 93.343%; tC2Q: 0.144, 6.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.924</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 93.382%; tC2Q: 0.144, 6.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.924</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>1.595</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 93.382%; tC2Q: 0.144, 6.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.880</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.419</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>0.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>0.605</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 93.243%; tC2Q: 0.144, 6.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.880</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.419</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>0.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>0.605</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.987, 93.243%; tC2Q: 0.144, 6.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.891</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.419</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>0.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>0.605</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 93.277%; tC2Q: 0.144, 6.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.891</td>
<td>1.998</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.419</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>0.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>0.605</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.998, 93.277%; tC2Q: 0.144, 6.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.894</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.419</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>0.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>0.605</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.001, 93.287%; tC2Q: 0.144, 6.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.912</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.419</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>0.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>0.605</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.019, 93.343%; tC2Q: 0.144, 6.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.924</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.419</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>0.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>0.605</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 93.382%; tC2Q: 0.144, 6.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C52[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.893</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R58C52[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.924</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.419</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>0.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>0.605</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.079</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.575%; route: 2.073, 75.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 93.382%; tC2Q: 0.144, 6.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.869</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.869</td>
<td>4.663</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.749</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.365</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.115</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>4.648</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.739</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.361</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/wloadn_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.853</td>
<td>4.648</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.743</td>
<td>2.067</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/wloadn_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.359</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.109</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.844</td>
<td>4.638</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.735</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.835</td>
<td>4.630</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.729</td>
<td>2.053</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.835</td>
<td>4.630</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.729</td>
<td>2.053</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.835</td>
<td>4.630</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.729</td>
<td>2.053</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.835</td>
<td>4.630</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.729</td>
<td>2.053</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-1.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-1.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.834</td>
<td>4.628</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.728</td>
<td>2.052</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5771</td>
<td>dma_clk</td>
<td>-11.931</td>
<td>3.999</td>
</tr>
<tr>
<td>5175</td>
<td>ddr_rst</td>
<td>-6.598</td>
<td>4.976</td>
</tr>
<tr>
<td>858</td>
<td>cmos_16bit_clk</td>
<td>38.749</td>
<td>5.487</td>
</tr>
<tr>
<td>798</td>
<td>cmos_xclk_d</td>
<td>-26.673</td>
<td>4.041</td>
</tr>
<tr>
<td>792</td>
<td>prev2_vsync</td>
<td>34.444</td>
<td>6.490</td>
</tr>
<tr>
<td>784</td>
<td>n7705_4</td>
<td>30.284</td>
<td>4.204</td>
</tr>
<tr>
<td>414</td>
<td>init_calib_complete</td>
<td>1.084</td>
<td>4.594</td>
</tr>
<tr>
<td>400</td>
<td>dvi_y[4]</td>
<td>-0.802</td>
<td>8.231</td>
</tr>
<tr>
<td>344</td>
<td>eye_calib_start_rr</td>
<td>4.326</td>
<td>4.644</td>
</tr>
<tr>
<td>336</td>
<td>ddr_init_internal_rr</td>
<td>4.308</td>
<td>4.710</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R49C117</td>
<td>86.11%</td>
</tr>
<tr>
<td>R50C126</td>
<td>86.11%</td>
</tr>
<tr>
<td>R51C117</td>
<td>86.11%</td>
</tr>
<tr>
<td>R51C124</td>
<td>86.11%</td>
</tr>
<tr>
<td>R43C113</td>
<td>84.72%</td>
</tr>
<tr>
<td>R49C122</td>
<td>84.72%</td>
</tr>
<tr>
<td>R51C122</td>
<td>84.72%</td>
</tr>
<tr>
<td>R49C118</td>
<td>83.33%</td>
</tr>
<tr>
<td>R53C125</td>
<td>83.33%</td>
</tr>
<tr>
<td>R54C118</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 41.667 -waveform {0 5} [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_16bit_clk -period 83.333 -waveform {0 41.666} [get_nets {cmos_16bit_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 -waveform {0 500} [get_ports {cmos_vsync}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
