Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 19:48:09 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_85_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 Delay1No26_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.053ns (30.259%)  route 2.427ns (69.741%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 6.595 - 4.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.240ns (routing 1.147ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.935ns (routing 1.043ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=62225, routed)       2.240     3.191    Delay1No26_instance/clk_IBUF_BUFG
    SLICE_X155Y433       FDCE                                         r  Delay1No26_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y433       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.270 r  Delay1No26_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.997     4.267    Delay1No26_instance/Q[31]
    SLICE_X161Y347       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.419 r  Delay1No26_instance/geqOp_carry__0_i_9__2/O
                         net (fo=1, routed)           0.015     4.434    Sum10_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X161Y347       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.551 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.577    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X161Y348       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.629 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.241     4.870    Delay1No26_instance/CO[0]
    SLICE_X162Y350       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     4.968 f  Delay1No26_instance/shiftedFracY_d1[32]_i_5__2/O
                         net (fo=3, routed)           0.222     5.190    Delay1No26_instance/Sum10_3_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X159Y350       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.287 f  Delay1No26_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.092     5.379    Delay1No26_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X159Y349       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.476 r  Delay1No26_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.265     5.741    Delay1No27_instance/Y_reg[23]_0
    SLICE_X157Y345       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     5.864 r  Delay1No27_instance/shiftedFracY_d1[18]_i_3__2/O
                         net (fo=5, routed)           0.293     6.157    Delay1No27_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X161Y349       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     6.307 r  Delay1No27_instance/shiftedFracY_d1[30]_i_3__2/O
                         net (fo=2, routed)           0.226     6.533    Delay1No26_instance/Y_reg[26]_0[7]
    SLICE_X158Y345       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     6.621 r  Delay1No26_instance/shiftedFracY_d1[14]_i_1__2/O
                         net (fo=1, routed)           0.050     6.671    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY[3]
    SLICE_X158Y345       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=62225, routed)       1.935     6.595    Sum10_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X158Y345       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.395     6.990    
                         clock uncertainty           -0.035     6.954    
    SLICE_X158Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.979    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.979    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  0.309    




