Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 29 22:25:00 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/CLK_DIV4/ff0/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff0/Q_reg/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff1/Q_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[2]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[3]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[4]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff7/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_2_i/TxFIFO/inst/m00_axis_tvalid_reg_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 480 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.012        0.000                      0                30384        0.015        0.000                      0                30384        3.750        0.000                       0                 10472  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.012        0.000                      0                30342        0.020        0.000                      0                30342        3.750        0.000                       0                 10472  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.433        0.000                      0                   42        0.015        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.931ns  (logic 1.020ns (25.948%)  route 2.911ns (74.052%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.667    10.715    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X58Y92         LUT3 (Prop_lut3_I1_O)        0.124    10.839 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[11]_i_1/O
                         net (fo=3, routed)           0.896    11.735    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_reg_reg[12][11]
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.859 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    11.859    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X58Y92         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.536    12.715    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y92         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.081    12.871    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.835ns  (logic 1.020ns (26.596%)  route 2.815ns (73.404%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.680    10.727    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.124    10.851 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[7]_i_1/O
                         net (fo=3, routed)           0.788    11.639    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_reg_reg[12][7]
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    11.763 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.763    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X51Y90         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.464    12.643    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y90         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.263    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)        0.031    12.783    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.839ns  (logic 1.020ns (26.569%)  route 2.819ns (73.431%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.651    10.698    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X56Y89         LUT3 (Prop_lut3_I1_O)        0.124    10.822 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[3]_i_1/O
                         net (fo=3, routed)           0.821    11.643    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_reg_reg[12][3]
    SLICE_X56Y88         LUT6 (Prop_lut6_I1_O)        0.124    11.767 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.767    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X56Y88         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.534    12.713    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y88         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)        0.029    12.817    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.832ns  (logic 1.237ns (32.285%)  route 2.595ns (67.715%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.820    10.867    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.117    10.984 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_gray_reg[4]_i_1/O
                         net (fo=2, routed)           0.427    11.412    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_gray_reg_reg[12][4]
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.348    11.760 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    11.760    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X54Y88         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.533    12.712    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.079    12.866    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.816ns  (logic 1.020ns (26.732%)  route 2.796ns (73.268%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.820    10.867    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.124    10.991 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[5]_i_1/O
                         net (fo=3, routed)           0.628    11.620    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_reg_reg[12][5]
    SLICE_X54Y88         LUT6 (Prop_lut6_I1_O)        0.124    11.744 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.744    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X54Y88         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.533    12.712    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.079    12.866    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.482ns  (logic 0.891ns (25.588%)  route 2.591ns (74.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.699    10.747    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.119    10.866 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[10]_i_1/O
                         net (fo=3, routed)           0.544    11.410    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_21
    SLICE_X56Y92         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X56Y92         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[10]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)       -0.251    12.539    design_2_i/RxFIFO/inst/wr_ptr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.413ns  (logic 0.891ns (26.105%)  route 2.522ns (73.895%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.651    10.698    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.119    10.817 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_gray_reg[2]_i_1/O
                         net (fo=2, routed)           0.524    11.341    design_2_i/RxFIFO/inst/dbg_word3_int[2]
    SLICE_X57Y89         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.535    12.714    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X57Y89         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[2]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)       -0.316    12.473    design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.442ns  (logic 0.889ns (25.829%)  route 2.553ns (74.171%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.667    10.715    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I1_O)        0.117    10.832 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_gray_reg[10]_i_1/O
                         net (fo=2, routed)           0.538    11.370    design_2_i/RxFIFO/inst/dbg_word3_int[10]
    SLICE_X59Y92         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X59Y92         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[10]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X59Y92         FDRE (Setup_fdre_C_D)       -0.268    12.522    design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.671ns  (logic 0.896ns (24.408%)  route 2.775ns (75.592%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.820    10.867    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.124    10.991 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[5]_i_1/O
                         net (fo=3, routed)           0.608    11.599    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_26
    SLICE_X54Y89         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.534    12.713    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X54Y89         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_reg_reg[5]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.028    12.760    design_2_i/RxFIFO/inst/wr_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.426ns  (logic 0.890ns (25.981%)  route 2.536ns (74.019%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 7.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.634     7.928    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.524     8.452 r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q
                         net (fo=2, routed)           0.445     8.897    design_2_i/BiDirChannels_0/inst/X1/X1/X0/a
    SLICE_X51Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.021 f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid_INST_0/O
                         net (fo=19, routed)          0.902     9.924    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axis_tvalid
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.048 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2/O
                         net (fo=26, routed)          0.695    10.743    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_addr_reg[12]_i_2_n_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I1_O)        0.118    10.861 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_gray_reg[8]_i_1/O
                         net (fo=2, routed)           0.493    11.354    design_2_i/RxFIFO/inst/dbg_word3_int[8]
    SLICE_X59Y91         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.536    12.715    design_2_i/RxFIFO/inst/s00_axis_aclk
    SLICE_X59Y91         FDRE                                         r  design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[8]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)       -0.263    12.527    design_2_i/RxFIFO/inst/wr_ptr_gray_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.871%)  route 0.219ns (63.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.558     0.894    design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X51Y46         FDRE                                         r  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][3]/Q
                         net (fo=1, routed)           0.219     1.241    design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIC1
    SLICE_X46Y45         RAMD32                                       r  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.829     1.195    design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X46Y45         RAMD32                                       r  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.221    design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.918%)  route 0.228ns (64.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.559     0.895    design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X52Y47         FDRE                                         r  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][5]/Q
                         net (fo=1, routed)           0.228     1.251    design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA1
    SLICE_X46Y47         RAMD32                                       r  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.830     1.196    design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X46Y47         RAMD32                                       r  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
                         clock pessimism             -0.035     1.161    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.228    design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.548     0.884    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y64         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[30]/Q
                         net (fo=1, routed)           0.159     1.190    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_MM2S.queue_dout_new_reg[31][46]
    SLICE_X48Y64         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.819     1.185    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y64         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.016     1.166    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.657%)  route 0.153ns (40.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.555     0.891    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.153     1.171    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[29]
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.098     1.269 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.269    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X51Y94         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.820     1.186    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.091     1.242    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.253%)  route 0.175ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.548     0.884    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X48Y81         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[82]/Q
                         net (fo=1, routed)           0.175     1.187    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg2[82]
    SLICE_X52Y81         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.811     1.177    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X52Y81         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[82]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.017     1.159    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.728%)  route 0.214ns (60.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.553     0.889    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X49Y60         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[47]/Q
                         net (fo=1, routed)           0.214     1.244    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg1[47]
    SLICE_X51Y61         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.818     1.184    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X51Y61         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.066     1.215    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.265%)  route 0.190ns (59.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.548     0.884    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X52Y64         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[9]/Q
                         net (fo=1, routed)           0.190     1.201    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg1[9]
    SLICE_X48Y67         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.816     1.182    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X48Y67         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[9]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.025     1.172    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.562     0.898    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X43Y43         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.094    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X42Y43         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.829     1.195    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X42Y43         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.975%)  route 0.218ns (51.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.544     0.880    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/m_axi_sg_aclk
    SLICE_X50Y80         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[24]/Q
                         net (fo=2, routed)           0.218     1.261    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ftch_error_addr_reg[31][18]
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.306 r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_1_in[18]
    SLICE_X46Y81         FDRE                                         r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.815     1.181    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X46Y81         FDRE                                         r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.121     1.267    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.557     0.893    design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y98         FDRE                                         r  design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.099     1.133    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X36Y98         SRLC32E                                      r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.825     1.191    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y98         SRLC32E                                      r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18  design_2_i/RxFIFO/inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18  design_2_i/RxFIFO/inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19  design_2_i/RxFIFO/inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19  design_2_i/RxFIFO/inst/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16  design_2_i/TxFIFO/inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16  design_2_i/TxFIFO/inst/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17  design_2_i/RxFIFO/inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17  design_2_i/RxFIFO/inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16  design_2_i/RxFIFO/inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16  design_2_i/RxFIFO/inst/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y46  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y46  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y45  design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.574ns (23.407%)  route 1.878ns (76.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 7.640 - 5.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.995     5.577    design_2_i/BiDirChannels_0/inst/X1/X1/X1/slv_reg0_reg[31]
    SLICE_X51Y86         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.461     7.640    design_2_i/BiDirChannels_0/inst/X1/X1/X1/clk0
    SLICE_X51Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.769    
                         clock uncertainty           -0.154     7.615    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.604     7.011    design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg
  -------------------------------------------------------------------
                         required time                          7.011    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.574ns (23.407%)  route 1.878ns (76.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 7.640 - 5.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.995     5.577    design_2_i/BiDirChannels_0/inst/X1/X1/X0/slv_reg0_reg[31]
    SLICE_X50Y86         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.461     7.640    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X50Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.769    
                         clock uncertainty           -0.154     7.615    
    SLICE_X50Y86         FDCE (Recov_fdce_C_CLR)     -0.516     7.099    design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.574ns (25.038%)  route 1.718ns (74.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 7.653 - 5.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.835     5.417    design_2_i/BiDirChannels_0/inst/X1/X0/X0/slv_reg0_reg[31]
    SLICE_X32Y86         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.474     7.653    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X32Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.782    
                         clock uncertainty           -0.154     7.628    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.516     7.112    design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.574ns (25.038%)  route 1.718ns (74.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 7.653 - 5.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.835     5.417    design_2_i/BiDirChannels_0/inst/X1/X0/X1/slv_reg0_reg[31]
    SLICE_X32Y86         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.474     7.653    design_2_i/BiDirChannels_0/inst/X1/X0/X1/clk0
    SLICE_X32Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.782    
                         clock uncertainty           -0.154     7.628    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.516     7.112    design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.574ns (14.196%)  route 3.469ns (85.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         2.586     7.168    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.518    12.697    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[3]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.563    12.109    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.574ns (14.196%)  route 3.469ns (85.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         2.586     7.168    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.518    12.697    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[5]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.563    12.109    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.574ns (14.196%)  route 3.469ns (85.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         2.586     7.168    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.518    12.697    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[7]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.563    12.109    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.574ns (14.196%)  route 3.469ns (85.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         2.586     7.168    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.518    12.697    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[14]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.521    12.151    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.574ns (14.196%)  route 3.469ns (85.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         2.586     7.168    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.518    12.697    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[21]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.521    12.151    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.574ns (14.196%)  route 3.469ns (85.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.831     3.125    design_2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y105        FDRE                                         r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.883     4.464    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.118     4.582 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         2.586     7.168    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.518    12.697    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[23]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.521    12.151    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  4.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.187ns (31.236%)  route 0.412ns (68.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.213     1.490    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/slv_reg0_reg[31]
    SLICE_X47Y88         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       1.022     1.388    design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/s00_axi_aclk
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.056     1.444 r  design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/Q_i_2/O
                         net (fo=1, routed)           0.216     1.660    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/clock_base
    SLICE_X47Y88         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.030     1.629    
    SLICE_X47Y88         FDCE (Remov_fdce_C_CLR)     -0.154     1.475    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X10/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.187ns (15.648%)  route 1.008ns (84.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.809     2.087    design_2_i/BiDirChannels_0/inst/X1/X10/slv_reg0_reg[31]
    SLICE_X58Y99         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X10/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.848     1.214    design_2_i/BiDirChannels_0/inst/X1/X10/s00_axi_aclk
    SLICE_X58Y99         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X10/Q_reg/C
                         clock pessimism             -0.035     1.179    
    SLICE_X58Y99         FDCE (Remov_fdce_C_CLR)     -0.129     1.050    design_2_i/BiDirChannels_0/inst/X1/X10/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.187ns (18.892%)  route 0.803ns (81.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.604     1.881    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y84         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.838     1.204    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[13]/C
                         clock pessimism             -0.264     0.940    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.129     0.811    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.187ns (18.892%)  route 0.803ns (81.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.604     1.881    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y84         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.838     1.204    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[15]/C
                         clock pessimism             -0.264     0.940    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.129     0.811    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.187ns (18.892%)  route 0.803ns (81.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.604     1.881    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y84         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.838     1.204    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[25]/C
                         clock pessimism             -0.264     0.940    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.129     0.811    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.187ns (18.892%)  route 0.803ns (81.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.604     1.881    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y84         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.838     1.204    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[27]/C
                         clock pessimism             -0.264     0.940    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.129     0.811    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.187ns (18.892%)  route 0.803ns (81.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.604     1.881    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y84         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.838     1.204    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[29]/C
                         clock pessimism             -0.264     0.940    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.129     0.811    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.187ns (18.892%)  route 0.803ns (81.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.604     1.881    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/slv_reg0_reg[31]
    SLICE_X30Y84         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.838     1.204    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/s00_axi_aclk
    SLICE_X30Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[9]/C
                         clock pessimism             -0.264     0.940    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.129     0.811    design_2_i/BiDirChannels_0/inst/X1/TX_DELAY_REG/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.187ns (19.340%)  route 0.780ns (80.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.581     1.858    design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/slv_reg0_reg[31]
    SLICE_X44Y89         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.822     1.188    design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/r_reg_reg[0]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X44Y89         FDCE (Remov_fdce_C_CLR)     -0.154     0.752    design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.187ns (19.340%)  route 0.780ns (80.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.556     0.892    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.199     1.232    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[31]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.046     1.278 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[31]_i_2/O
                         net (fo=120, routed)         0.581     1.858    design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/slv_reg0_reg[31]
    SLICE_X44Y89         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10473, routed)       0.822     1.188    design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/r_reg_reg[1]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X44Y89         FDCE (Remov_fdce_C_CLR)     -0.154     0.752    design_2_i/BiDirChannels_0/inst/X1/CLk_DIV_CNTR/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  1.107    





