{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590370390062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590370390064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 22:33:09 2020 " "Processing started: Sun May 24 22:33:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590370390064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370390064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370390064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590370390386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590370390386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file UC-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC-1 " "Found entity 1: UC-1" {  } { { "UC-1.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/UC-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406220 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction Up_Down_3Bit_Counter.v(7) " "Verilog HDL syntax error at Up_Down_3Bit_Counter.v(7) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Up_Down_3Bit_Counter.v" "" { Text "/home/marcos/Documentos/E5/Ev20/EV20/Up_Down_3Bit_Counter.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1590370406222 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu Up_Down_3Bit_Counter.v(3) " "Ignored design unit \"alu\" at Up_Down_3Bit_Counter.v(3) due to previous errors" {  } { { "Up_Down_3Bit_Counter.v" "" { Text "/home/marcos/Documentos/E5/Ev20/EV20/Up_Down_3Bit_Counter.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1590370406223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Up_Down_3Bit_Counter.v 0 0 " "Found 0 design units, including 0 entities, in source file Up_Down_3Bit_Counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "/home/marcos/Documentos/E5/Ev20/EV20/ALU.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TP2_E5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file TP2_E5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIR.v 1 1 " "Found 1 design units, including 1 entities, in source file MIR.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.v" "" { Text "/home/marcos/Documentos/E5/Ev20/EV20/MIR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Word_Register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Control_Word_Register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Word_Register " "Found entity 1: Control_Word_Register" {  } { { "Control_Word_Register.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Control_Word_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode_Unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Decode_Unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Unit " "Found entity 1: Decode_Unit" {  } { { "Decode_Unit.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Decode_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406228 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decode_Test.bdf " "Can't analyze file -- file Decode_Test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590370406229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5B_to_6B.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5B_to_6B.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5B_to_6B " "Found entity 1: 5B_to_6B" {  } { { "5B_to_6B.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/5B_to_6B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pre_Load_Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Pre_Load_Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre_Load_Block " "Found entity 1: Pre_Load_Block" {  } { { "Pre_Load_Block.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Pre_Load_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Carry_Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Carry_Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Carry_Block " "Found entity 1: Carry_Block" {  } { { "Carry_Block.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Carry_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file AND16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND16 " "Found entity 1: AND16" {  } { { "AND16.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/AND16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ON_When_16_Zeros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ON_When_16_Zeros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ON_When_16_Zeros " "Found entity 1: ON_When_16_Zeros" {  } { { "ON_When_16_Zeros.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/ON_When_16_Zeros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Reg " "Found entity 1: Instruction_Reg" {  } { { "Instruction_Reg.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Instruction_Reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instr_Separator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Instr_Separator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Separator " "Found entity 1: Instr_Separator" {  } { { "Instr_Separator.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Instr_Separator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Kmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmux " "Found entity 1: Kmux" {  } { { "Kmux.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Kmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SubRoutine_Control_Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SubRoutine_Control_Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SubRoutine_Control_Block " "Found entity 1: SubRoutine_Control_Block" {  } { { "SubRoutine_Control_Block.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/SubRoutine_Control_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Word_Register2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Control_Word_Register2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Word_Register2 " "Found entity 1: Control_Word_Register2" {  } { { "Control_Word_Register2.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Control_Word_Register2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC-2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file UC-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC-2 " "Found entity 1: UC-2" {  } { { "UC-2.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/UC-2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_Comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg_Comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Comp " "Found entity 1: Reg_Comp" {  } { { "Reg_Comp.bdf" "" { Schematic "/home/marcos/Documentos/E5/Ev20/EV20/Reg_Comp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590370406236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406236 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "842 " "Peak virtual memory: 842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590370406305 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 24 22:33:26 2020 " "Processing ended: Sun May 24 22:33:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590370406305 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590370406305 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590370406305 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590370406305 ""}
