
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2395.230 ; gain = 0.000 ; free physical = 10686 ; free virtual = 123004
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2397.344 ; gain = 0.000 ; free physical = 10626 ; free virtual = 122935
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.418 ; gain = 0.000 ; free physical = 10157 ; free virtual = 122495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.418 ; gain = 236.156 ; free physical = 10157 ; free virtual = 122495
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2734.074 ; gain = 80.875 ; free physical = 10105 ; free virtual = 122427

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13e449a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2734.074 ; gain = 0.000 ; free physical = 10105 ; free virtual = 122427

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a0a80324

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10233 ; free virtual = 122556
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a0a80324

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10233 ; free virtual = 122556
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e492b28c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10233 ; free virtual = 122555
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e492b28c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10233 ; free virtual = 122555
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e492b28c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10233 ; free virtual = 122555
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e492b28c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10233 ; free virtual = 122555
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10234 ; free virtual = 122556
Ending Logic Optimization Task | Checksum: 11f4c6d91

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10234 ; free virtual = 122556

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11f4c6d91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10273 ; free virtual = 122595

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11f4c6d91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10276 ; free virtual = 122598

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10276 ; free virtual = 122598
Ending Netlist Obfuscation Task | Checksum: 11f4c6d91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.059 ; gain = 0.000 ; free physical = 10276 ; free virtual = 122598
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.328 ; gain = 0.000 ; free physical = 11551 ; free virtual = 123873
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d5247ccd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2979.328 ; gain = 0.000 ; free physical = 11551 ; free virtual = 123873
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.328 ; gain = 0.000 ; free physical = 11551 ; free virtual = 123873

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5247ccd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2995.336 ; gain = 16.008 ; free physical = 11555 ; free virtual = 123878

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1031b5fdd

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3027.352 ; gain = 48.023 ; free physical = 11559 ; free virtual = 123881

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1031b5fdd

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3027.352 ; gain = 48.023 ; free physical = 11559 ; free virtual = 123881
Phase 1 Placer Initialization | Checksum: 1031b5fdd

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3027.352 ; gain = 48.023 ; free physical = 11558 ; free virtual = 123881

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1031b5fdd

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3027.352 ; gain = 48.023 ; free physical = 11557 ; free virtual = 123880

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1031b5fdd

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3027.352 ; gain = 48.023 ; free physical = 11556 ; free virtual = 123879

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: e6db0be3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11280 ; free virtual = 123605
Phase 2 Global Placement | Checksum: e6db0be3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11280 ; free virtual = 123605

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e6db0be3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11279 ; free virtual = 123605

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11278 ; free virtual = 123605

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11276 ; free virtual = 123604

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11276 ; free virtual = 123604

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11273 ; free virtual = 123601

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11273 ; free virtual = 123601

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11273 ; free virtual = 123601
Phase 3 Detail Placement | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11273 ; free virtual = 123601

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11273 ; free virtual = 123601

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11275 ; free virtual = 123603

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11275 ; free virtual = 123603
Phase 4.3 Placer Reporting | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11275 ; free virtual = 123603

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.359 ; gain = 0.000 ; free physical = 11275 ; free virtual = 123603

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11275 ; free virtual = 123603
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 178ee33e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11275 ; free virtual = 123603
Ending Placer Task | Checksum: 10226855f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.359 ; gain = 64.031 ; free physical = 11275 ; free virtual = 123603
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3043.359 ; gain = 0.000 ; free physical = 11282 ; free virtual = 123612
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3043.359 ; gain = 0.000 ; free physical = 11280 ; free virtual = 123609
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3043.359 ; gain = 0.000 ; free physical = 11234 ; free virtual = 123563
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3043.359 ; gain = 0.000 ; free physical = 11214 ; free virtual = 123545
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2d020892 ConstDB: 0 ShapeSum: d5247ccd RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p_7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 418b83da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3065.309 ; gain = 21.949 ; free physical = 9897 ; free virtual = 122228
Post Restoration Checksum: NetGraph: 2e68aabb NumContArr: 1322d91f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 418b83da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3081.117 ; gain = 37.758 ; free physical = 9898 ; free virtual = 122228

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 418b83da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.117 ; gain = 45.758 ; free physical = 9863 ; free virtual = 122194

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 418b83da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.117 ; gain = 45.758 ; free physical = 9863 ; free virtual = 122194
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1deee10fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9862 ; free virtual = 122192
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.965  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2 Router Initialization | Checksum: 1e042d41f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9861 ; free virtual = 122192

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e042d41f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9859 ; free virtual = 122190
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 185fb0103

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122188

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122187
Phase 4 Rip-up And Reroute | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122187

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122187

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122187
Phase 5 Delay and Skew Optimization | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122187

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122187
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Hold Fix Iter | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122187
Phase 6 Post Hold Fix | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9857 ; free virtual = 122187

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9856 ; free virtual = 122186

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 116464a62

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.023 ; gain = 66.664 ; free physical = 9854 ; free virtual = 122185

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1791a6f8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.039 ; gain = 98.680 ; free physical = 9854 ; free virtual = 122185

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1791a6f8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.039 ; gain = 98.680 ; free physical = 9855 ; free virtual = 122186
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.039 ; gain = 98.680 ; free physical = 9892 ; free virtual = 122222

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3142.039 ; gain = 98.680 ; free physical = 9892 ; free virtual = 122222
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3142.039 ; gain = 0.000 ; free physical = 9888 ; free virtual = 122221
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_32/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 00:20:25 2021...
