<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='79' ll='82' type='iterator_range&lt;SmallVectorImpl&lt;MCPhysReg&gt;::const_iterator&gt; llvm::TargetRegisterClass::getRegisters() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='672' u='c' c='_ZNK4llvm16AMDGPUAsmPrinter20analyzeResourceUsageERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='681' u='c' c='_ZNK4llvm16AMDGPUAsmPrinter20analyzeResourceUsageERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='692' u='c' c='_ZNK4llvm16AMDGPUAsmPrinter20analyzeResourceUsageERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='655' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='376' u='c' c='_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib'/>
