// Seed: 978305118
module module_0 (
    input uwire id_0,
    input wire id_1,
    output supply1 id_2,
    input uwire id_3
);
  final $display(1, id_1);
endmodule
module module_1 (
    output wand  id_0,
    input  wor   id_1,
    input  logic id_2
);
  always_latch @(posedge id_1) begin
    id_4((1'b0 % id_4));
    if (1)
      fork
        while (1) id_4 <= id_2;
      join_any
    id_0 = 1;
    id_4 <= "";
  end
  wire id_5;
  wire id_6;
  module_0(
      id_1, id_1, id_0, id_1
  );
endmodule
