<?xml version="1.0" encoding="UTF-8"?>
<Module name="tangnano20k_step6" Register="24" Lut="104" T_Register="1376(24)" T_Alu="111(0)" T_Lut="2852(104)" T_Bsram="12(0)" T_Ssram="14(0)">
 <SubModule name="u_pll"/>
 <SubModule name="u_esp32_conn" Register="68" Lut="74" Ssram="2" T_Register="68(68)" T_Lut="74(74)" T_Ssram="2(2)"/>
 <SubModule name="u_z80" Register="24" Lut="59" T_Register="239(24)" T_Alu="81(0)" T_Lut="1470(59)" T_Ssram="12(0)">
  <SubModule name="u_cz80" Register="215" Alu="70" Lut="1115" T_Register="215(215)" T_Alu="81(70)" T_Lut="1411(1115)" T_Ssram="12(0)">
   <SubModule name="u_mcode" Lut="276" T_Lut="276(276)"/>
   <SubModule name="u_alu" Alu="11" Lut="11" T_Alu="11(11)" T_Lut="11(11)"/>
   <SubModule name="u_regs" Lut="9" Ssram="12" T_Lut="9(9)" T_Ssram="12(12)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_uart" Register="11" Lut="6" T_Register="37(11)" T_Lut="39(6)">
  <SubModule name="u_uart" Register="26" Lut="33" T_Register="26(26)" T_Lut="33(33)"/>
 </SubModule>
 <SubModule name="u_ppi" T_Register="25(0)" T_Lut="24(0)">
  <SubModule name="u_ppi" Register="25" Lut="24" T_Register="25(25)" T_Lut="24(24)"/>
 </SubModule>
 <SubModule name="u_exp_slot0" Register="17" Lut="13" T_Register="17(17)" T_Lut="13(13)"/>
 <SubModule name="u_exp_slot3" Register="17" Lut="12" T_Register="17(17)" T_Lut="12(12)"/>
 <SubModule name="u_ssg" Register="9" Lut="5" T_Register="9(9)" T_Lut="5(5)"/>
 <SubModule name="u_v9918" Register="2" Lut="1" T_Register="833(2)" T_Alu="30(0)" T_Lut="952(1)" T_Bsram="4(0)">
  <SubModule name="u_v9918_core" Register="4" Lut="14" T_Register="831(4)" T_Alu="30(0)" T_Lut="951(14)" T_Bsram="4(0)">
   <SubModule name="u_vdp_color_bus" Register="41" Lut="152" T_Register="41(41)" T_Lut="152(152)"/>
   <SubModule name="u_vdp_interrupt" Register="1" Lut="4" T_Register="1(1)" T_Lut="4(4)"/>
   <SubModule name="u_vdp_ssg" Register="85" Lut="152" T_Register="85(85)" T_Lut="152(152)"/>
   <SubModule name="u_vdp_color_decoder" Register="18" Lut="28" T_Register="18(18)" T_Lut="28(28)"/>
   <SubModule name="u_vdp_text12" Register="66" Alu="12" Lut="98" T_Register="66(66)" T_Alu="12(12)" T_Lut="98(98)"/>
   <SubModule name="u_vdp_graphic123m" Register="66" Lut="70" T_Register="66(66)" T_Lut="70(70)"/>
   <SubModule name="u_vdp_sprite" Register="202" Alu="8" Lut="240" T_Register="354(202)" T_Alu="8(8)" T_Lut="303(240)" T_Bsram="2(0)">
    <SubModule name="u_sprite_info_ram" Register="118" Lut="62" T_Register="118(118)" T_Lut="62(62)"/>
    <SubModule name="u_even_line_buf" Register="17" Lut="1" Bsram="1" T_Register="17(17)" T_Lut="1(1)" T_Bsram="1(1)"/>
    <SubModule name="u_odd_line_buf" Register="17" Bsram="1" T_Register="17(17)" T_Bsram="1(1)"/>
   </SubModule>
   <SubModule name="u_vdp_register" Register="93" Lut="32" T_Register="93(93)" T_Lut="32(32)"/>
   <SubModule name="u_vdp_lcd" Register="16" Alu="10" Lut="46" T_Register="103(16)" T_Alu="10(10)" T_Lut="98(46)" T_Bsram="2(0)">
    <SubModule name="dbuf" Register="51" Lut="52" T_Register="87(51)" T_Lut="52(52)" T_Bsram="2(0)">
     <SubModule name="u_buf_even" Register="25" Bsram="1" T_Register="25(25)" T_Bsram="1(1)"/>
     <SubModule name="u_buf_odd" Register="11" Bsram="1" T_Register="11(11)" T_Bsram="1(1)"/>
    </SubModule>
   </SubModule>
  </SubModule>
 </SubModule>
 <SubModule name="u_vram" Register="2" Lut="10" Bsram="8" T_Register="2(2)" T_Lut="10(10)" T_Bsram="8(8)"/>
 <SubModule name="u_sdram" Register="105" Lut="149" T_Register="105(105)" T_Lut="149(149)"/>
</Module>
