library ieee;
use std_logic_1164.all;


entity shifr_8in3 is
	port(
		input : in std_logic_vector(7 downto 0);
		W : in std_logic;
		output: out std_logic_vector(2 downto 0)
		);
end entity;

architecture Behaving of shifr_8in3 is
begin
	output(0) <= (input(0) OR input(1) OR input(2) OR input(3))AND W;
	output(1) <= (input(0) OR input(1) OR input(4) OR input(5)) AND (input(0) OR input(1) OR (NOT (input(2)))) AND (input(0) OR input(1) OR input(2) OR (NOT(input(3)))) AND W;
	output(2) <= ((input(0) OR input(2) OR input(4)) OR(NOT(input(5)))) AND (input(0) OR input(2) OR input(4) OR input(6)) AND (input(0) OR input(1) OR input(2) OR (NOT (input(3)))) AND (input(0) OR (NOT (input(1)))) AND W;
end Behaving;