// Seed: 3114792567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_2.id_13 = 0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd3,
    parameter id_4 = 32'd24
) ();
  wire _id_1;
  wire id_2, id_3, _id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2
  );
  wire [id_4 : id_1  ==  -1] id_5;
endmodule
module module_2 #(
    parameter id_1 = 32'd33,
    parameter id_2 = 32'd43,
    parameter id_4 = 32'd94
) (
    output uwire id_0,
    input wire _id_1,
    input tri0 _id_2,
    input tri0 id_3,
    input supply0 _id_4,
    output tri id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire id_8[id_1 : 1 'b0],
    input wand id_9,
    input wire id_10,
    output uwire id_11,
    output wand id_12,
    input wor id_13,
    input supply1 id_14,
    output logic id_15,
    output wor id_16,
    input wand id_17,
    output wire id_18
);
  wire id_20 [id_2 : id_4];
  wire id_21;
  ;
  parameter id_22 = 1;
  logic id_23;
  logic id_24 = -1;
  assign id_18 = id_2;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_24,
      id_24
  );
  final id_15 = -1;
  always id_23 = -1;
endmodule
