==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: close_solution 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.591 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.01 seconds; current allocated memory: 0.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.726 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.422 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:52:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:80:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:162:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:163:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:205:9)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:272:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.366 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:179:7)
INFO: [HLS 214-131] Inlining function 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:188:13)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:290:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:296:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:77:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:76:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:84:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:92:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:98:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_4' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:101:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:107:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_117_6' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:117:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:183:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:135:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:141:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (src/srcnn.cpp:84:19) in function 'precompute_conv12_halo' completely with a factor of 16 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_6' (src/srcnn.cpp:117:23) in function 'precompute_conv12_halo' completely with a factor of 4 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_3' (src/srcnn.cpp:98:22) in function 'precompute_conv12_halo' completely with a factor of 9 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_4' (src/srcnn.cpp:101:25) in function 'precompute_conv12_halo' completely with a factor of 9 (src/srcnn.cpp:160:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_101_4' (src/srcnn.cpp:101:25) in function 'precompute_conv12_halo' has been removed because the loop is unrolled completely (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_5' (src/srcnn.cpp:107:27) in function 'precompute_conv12_halo' completely with a factor of 4 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_2' (src/srcnn.cpp:92:19) in function 'precompute_conv12_halo' completely with a factor of 4 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_3' (src/srcnn.cpp:183:25) in function 'precompute_conv12_halo' completely with a factor of 32 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_2' (src/srcnn.cpp:141:21) in function 'precompute_conv12_halo' completely with a factor of 64 (src/srcnn.cpp:160:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_141_2' (src/srcnn.cpp:141:21) in function 'precompute_conv12_halo' has been removed because the loop is unrolled completely (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (src/srcnn.cpp:135:20) in function 'precompute_conv12_halo' completely with a factor of 64 (src/srcnn.cpp:160:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_135_1' (src/srcnn.cpp:135:20) in function 'precompute_conv12_halo' has been removed because the loop is unrolled completely (src/srcnn.cpp:160:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [28])' (src/srcnn.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:160:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [20][20], float (*) [255][255])' (src/srcnn.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [20][20], float (*) [255][255])' (src/srcnn.cpp:203:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow.i': Complete partitioning on dimension 1. (src/srcnn.cpp:133:10)
INFO: [HLS 214-248] Applying array_partition to 'v_lane.i': Complete partitioning on dimension 1. (src/srcnn.cpp:88:13)
INFO: [HLS 214-248] Applying array_partition to 'acc3_row': Complete partitioning on dimension 1. (src/srcnn.cpp:213:15)
INFO: [HLS 214-248] Applying array_partition to 'k': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:225:17)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weights': Block partitioning with factor 4 on dimension 1. (src/srcnn.cpp:270:0)
INFO: [HLS 214-248] Applying array_partition to 'conv1_biases': Block partitioning with factor 4 on dimension 1. (src/srcnn.cpp:270:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 215.642 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 12.395 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'fmaxf' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.357 seconds; current allocated memory: 1.148 GB.
INFO: [XFORM 203-102] Partitioning array 'c1_vec' (src/srcnn.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'fmaxf' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317:31) to (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7:5) in function 'fmaxf'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_from_precomputed_conv2' (src/srcnn.cpp:32:31)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 37 seconds. CPU system time: 1 seconds. Elapsed time: 38.597 seconds; current allocated memory: 1.226 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_1' (src/srcnn.cpp:172:20) in function 'precompute_conv12_halo'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (src/srcnn.cpp:56:19) in function 'load_patch_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_5' (src/srcnn.cpp:227:20) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_8' (src/srcnn.cpp:238:29) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_7' (src/srcnn.cpp:233:27) in function 'conv3_from_precomputed_conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_223_4' (src/srcnn.cpp:223:25) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_211_2' (src/srcnn.cpp:211:23) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[23]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[34]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[14]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[2]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[37]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[6]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[40]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[3]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[29]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[35]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[38]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[39]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[41]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[42]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[30]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[12]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[20]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[43]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[4]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[27]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[1]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[21]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[7]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[8]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[10]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[13]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[22]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[31]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[33]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[36]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[18]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[9]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[5]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[11]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[15]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[16]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[17]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[19]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[0]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[24]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[25]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[26]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[28]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[32]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[50]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[48]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[62]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[45]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[53]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[46]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[47]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[52]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[44]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[55]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[58]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[56]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[57]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[54]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[49]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[51]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[60]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[59]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[61]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[63]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[23]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[34]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[14]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[2]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[37]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[6]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[40]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[3]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[29]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[35]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[38]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[39]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[41]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[42]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[30]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[12]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[20]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[43]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[4]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[27]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[1]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[21]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[7]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[8]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[10]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[13]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[22]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[31]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[33]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[36]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[18]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[9]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[5]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[11]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[15]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[16]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[17]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[19]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[0]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[24]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[25]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[26]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[28]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[32]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[50]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[48]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[62]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[45]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[53]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[46]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[47]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[52]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[44]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[55]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[58]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[56]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[57]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[54]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[49]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[51]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[60]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[59]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[61]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[63]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[23]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[34]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[14]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[2]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[37]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[6]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[40]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[3]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[29]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[35]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[38]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[39]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[41]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[42]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[30]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[12]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[20]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[43]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[4]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[27]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[1]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[21]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[7]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[8]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[10]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[13]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[22]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[31]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[33]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[36]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[18]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[9]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[5]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[11]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[15]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[16]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[17]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[19]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[0]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[24]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[25]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[26]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[28]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[32]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[50]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[48]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[62]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[45]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[53]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[46]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[47]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[52]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[44]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[55]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[58]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[56]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[57]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[54]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[49]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[51]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[60]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[59]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[61]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[63]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[23]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[34]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[14]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[2]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[37]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[6]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[40]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[3]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[29]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[35]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[38]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[39]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[41]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[42]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[30]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[12]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[20]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[43]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[4]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[27]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[1]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[21]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[7]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[8]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[10]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[13]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[22]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[31]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[33]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[36]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[18]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[9]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[5]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[11]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[15]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[16]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[17]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[19]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[0]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[24]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[25]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[26]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[28]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[32]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[50]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[48]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[62]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[45]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[53]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[46]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[47]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[52]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[44]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[55]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[58]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[56]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[57]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[54]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[49]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[51]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[60]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[59]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[61]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[63]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 40 seconds. CPU system time: 2 seconds. Elapsed time: 47.347 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'patch'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 37 seconds. CPU system time: 2 seconds. Elapsed time: 41.5 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:46:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:130:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:131:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:171:9)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:228:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.244 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:147:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:248:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:255:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:71:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:70:9)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [28])' (src/srcnn.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [20][20], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [20][20], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow': Complete partitioning on dimension 1. (src/srcnn.cpp:99:10)
INFO: [HLS 214-248] Applying array_partition to 'k': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:184:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.438 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.053 GB.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:112:3) in function 'conv2_single_from_c1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_from_precomputed_conv2' (src/srcnn.cpp:26:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_2' (src/srcnn.cpp:75:22) in function 'precompute_conv12_halo'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_1' (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_2' (src/srcnn.cpp:143:23) in function 'precompute_conv12_halo' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/srcnn.cpp:141:20) in function 'precompute_conv12_halo'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (src/srcnn.cpp:50:19) in function 'load_patch_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_5' (src/srcnn.cpp:186:20) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_7' (src/srcnn.cpp:192:29) in function 'conv3_from_precomputed_conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_182_4' (src/srcnn.cpp:182:27) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_177_2' (src/srcnn.cpp:177:23) in function 'conv3_from_precomputed_conv2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (src/srcnn.cpp:176:21) in function 'conv3_from_precomputed_conv2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 9, loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 9, loop 'VITIS_LOOP_108_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 10, loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline 'VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' pipeline 'VITIS_LOOP_108_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_single_from_c1/grp_fu_1025_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'precompute_conv12_halo/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline 'VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_from_precomputed_conv2/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_patch_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.225 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 16.886 seconds; current allocated memory: 191.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:46:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:130:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:131:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:171:9)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:228:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.618 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'precompute_conv12_halo(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [36][36])' (src/srcnn.cpp:147:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:248:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:255:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:71:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:70:9)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [44])' (src/srcnn.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'precompute_conv12_halo(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [36][36])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'precompute_conv12_halo(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [36][36])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'precompute_conv12_halo(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [36][36])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [36][36], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [36][36], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow': Complete partitioning on dimension 1. (src/srcnn.cpp:99:10)
INFO: [HLS 214-248] Applying array_partition to 'k': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:184:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.756 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.053 GB.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:112:3) in function 'conv2_single_from_c1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_from_precomputed_conv2' (src/srcnn.cpp:26:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_2' (src/srcnn.cpp:75:22) in function 'precompute_conv12_halo'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_1' (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_2' (src/srcnn.cpp:143:23) in function 'precompute_conv12_halo' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/srcnn.cpp:141:20) in function 'precompute_conv12_halo'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (src/srcnn.cpp:50:19) in function 'load_patch_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_5' (src/srcnn.cpp:186:20) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_7' (src/srcnn.cpp:192:29) in function 'conv3_from_precomputed_conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_182_4' (src/srcnn.cpp:182:27) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_177_2' (src/srcnn.cpp:177:23) in function 'conv3_from_precomputed_conv2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (src/srcnn.cpp:176:21) in function 'conv3_from_precomputed_conv2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 9, loop 'VITIS_LOOP_108_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 10, loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_9ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline 'VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_6ns_6ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' pipeline 'VITIS_LOOP_108_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_single_from_c1/grp_fu_1023_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'precompute_conv12_halo/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline 'VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_from_precomputed_conv2/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_patch_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.225 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 19.568 seconds; current allocated memory: 191.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:46:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:130:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:131:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:171:9)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:228:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.259 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'precompute_conv12_halo(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [68][68])' (src/srcnn.cpp:147:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:248:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:255:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:71:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:70:9)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [76])' (src/srcnn.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'precompute_conv12_halo(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [68][68])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'precompute_conv12_halo(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [68][68])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'precompute_conv12_halo(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [68][68])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [68][68], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [68][68], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow': Complete partitioning on dimension 1. (src/srcnn.cpp:99:10)
INFO: [HLS 214-248] Applying array_partition to 'k': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:184:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.524 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.052 GB.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:112:3) in function 'conv2_single_from_c1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_from_precomputed_conv2' (src/srcnn.cpp:26:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_2' (src/srcnn.cpp:75:22) in function 'precompute_conv12_halo'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_1' (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_2' (src/srcnn.cpp:143:23) in function 'precompute_conv12_halo' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/srcnn.cpp:141:20) in function 'precompute_conv12_halo'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (src/srcnn.cpp:50:19) in function 'load_patch_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_5' (src/srcnn.cpp:186:20) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_7' (src/srcnn.cpp:192:29) in function 'conv3_from_precomputed_conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_182_4' (src/srcnn.cpp:182:27) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_177_2' (src/srcnn.cpp:177:23) in function 'conv3_from_precomputed_conv2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (src/srcnn.cpp:176:21) in function 'conv3_from_precomputed_conv2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 9, loop 'VITIS_LOOP_108_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 10, loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline 'VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_7ns_11s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' pipeline 'VITIS_LOOP_108_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_single_from_c1/grp_fu_1021_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'precompute_conv12_halo/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline 'VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_from_precomputed_conv2/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_patch_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 1.225 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 16.939 seconds; current allocated memory: 191.258 MB.
