<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_243ce763aa699d4ab757f403b35b464a.html">SystemZ</a></li><li class="navelem"><a class="el" href="dir_a44a13930a51de46d498ddb224934b5b.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SystemZMCTargetDesc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SystemZMCTargetDesc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SystemZMCTargetDesc.h - SystemZ target descriptions -----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_SYSTEMZ_MCTARGETDESC_SYSTEMZMCTARGETDESC_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2DataTypes_8h.html">llvm/Support/DataTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">class </span>MCAsmBackend;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">class </span>MCCodeEmitter;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">class </span>MCContext;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>MCObjectTargetWriter;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MCRegisterInfo;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MCTargetOptions;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SystemZMC.html">   28</a></span>&#160;<span class="keyword">namespace </span>SystemZMC {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// How many bytes are in the ABI-defined, caller-allocated part of</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// a stack frame.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SystemZMC.html#a6b61566754b11f0948d412edeebd7237">   31</a></span>&#160;<span class="keyword">const</span> int64_t <a class="code" href="namespacellvm_1_1SystemZMC.html#a6b61566754b11f0948d412edeebd7237">ELFCallFrameSize</a> = 160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// The offset of the DWARF CFA from the incoming stack pointer.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SystemZMC.html#a83f02207faff8f50e2fec3a8b2c7e383">   34</a></span>&#160;<span class="keyword">const</span> int64_t <a class="code" href="namespacellvm_1_1SystemZMC.html#a83f02207faff8f50e2fec3a8b2c7e383">ELFCFAOffsetFromInitialSP</a> = <a class="code" href="namespacellvm_1_1SystemZMC.html#a6b61566754b11f0948d412edeebd7237">ELFCallFrameSize</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// Maps of asm register numbers to LLVM register numbers, with 0 indicating</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// an invalid register.  In principle we could use 32-bit and 64-bit register</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// classes directly, provided that we relegated the GPR allocation order</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// in SystemZRegisterInfo.td to an AltOrder and left the default order</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// as %r0-%r15.  It seems better to provide the same interface for</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// all classes though.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a640b988d69a7d105bd1f2543233eb031">GR32Regs</a>[16];</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a5bbb22e4166061f9c214d29f8f7abeb4">GRH32Regs</a>[16];</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a22c07ea31c0c1774f83ab964155ff683">GR64Regs</a>[16];</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a588fd291961cb84f4b2e0fa5262d5d0b">GR128Regs</a>[16];</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a5e498ec412c19364e7f2026c5e77f6bd">FP32Regs</a>[16];</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a652db0e436dd051605bdb2e3a66a139c">FP64Regs</a>[16];</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#aba63c397cd848c21c7eb114ccf4802f2">FP128Regs</a>[16];</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#acf15b194926f73073a930d47cc686882">VR32Regs</a>[32];</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a96f1d5adc114ef1308e84ee12d3b574d">VR64Regs</a>[32];</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a3156ad6f368d52baa67780b59e8616a3">VR128Regs</a>[32];</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#abd06e92184b1d860d72ed7db36759858">AR32Regs</a>[16];</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#ade2aaf7bc0af0eb47fd3361f8550d1e0">CR64Regs</a>[16];</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Return the 0-based number of the first architectural register that</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// contains the given LLVM register.   E.g. R1D -&gt; 1.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a9f82a4d56f6a5e71cbf7ebe23bb53d24">getFirstReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">// Return the given register as a GR64.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SystemZMC.html#ab9d9da4af59fe3a9a8b60bf5622abec5">   60</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#ab9d9da4af59fe3a9a8b60bf5622abec5">getRegAsGR64</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a22c07ea31c0c1774f83ab964155ff683">GR64Regs</a>[<a class="code" href="namespacellvm_1_1SystemZMC.html#a9f82a4d56f6a5e71cbf7ebe23bb53d24">getFirstReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)];</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Return the given register as a low GR32.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SystemZMC.html#a20b2be9d8ff516d5478757c14dac3b58">   65</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a20b2be9d8ff516d5478757c14dac3b58">getRegAsGR32</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a640b988d69a7d105bd1f2543233eb031">GR32Regs</a>[<a class="code" href="namespacellvm_1_1SystemZMC.html#a9f82a4d56f6a5e71cbf7ebe23bb53d24">getFirstReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)];</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// Return the given register as a high GR32.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SystemZMC.html#a32c6ef22e9f5a480e20df9524c991f09">   70</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a32c6ef22e9f5a480e20df9524c991f09">getRegAsGRH32</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a5bbb22e4166061f9c214d29f8f7abeb4">GRH32Regs</a>[<a class="code" href="namespacellvm_1_1SystemZMC.html#a9f82a4d56f6a5e71cbf7ebe23bb53d24">getFirstReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)];</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// Return the given register as a VR128.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SystemZMC.html#a3e1c35d6865422ed00364cfd47460286">   75</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a3e1c35d6865422ed00364cfd47460286">getRegAsVR128</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SystemZMC.html#a3156ad6f368d52baa67780b59e8616a3">VR128Regs</a>[<a class="code" href="namespacellvm_1_1SystemZMC.html#a9f82a4d56f6a5e71cbf7ebe23bb53d24">getFirstReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)];</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;} <span class="comment">// end namespace SystemZMC</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;MCCodeEmitter *<a class="code" href="namespacellvm.html#aab4735b51e949fb5acb5209a8389b6ee">createSystemZMCCodeEmitter</a>(<span class="keyword">const</span> MCInstrInfo &amp;MCII,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                          MCContext &amp;Ctx);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;MCAsmBackend *<a class="code" href="namespacellvm.html#a5e2f30307ffe41c5d4e80899ee135826">createSystemZMCAsmBackend</a>(<span class="keyword">const</span> Target &amp;T,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                        <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                        <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                        <span class="keyword">const</span> MCTargetOptions &amp;<a class="code" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;std::unique_ptr&lt;MCObjectTargetWriter&gt; <a class="code" href="namespacellvm.html#a5e818de9e82a7667d955b6912924a282">createSystemZObjectWriter</a>(uint8_t OSABI);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Defines symbolic names for SystemZ registers.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// This defines a mapping from register name to register number.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="SystemZMCTargetDesc_8h.html#a08a185753458ada847ed2d41b47ac1d1">   93</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_ENUM</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#include &quot;SystemZGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// Defines symbolic names for the SystemZ instructions.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="SystemZMCTargetDesc_8h.html#a2433e9e503264e8ca019761dad9d06d1">   97</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="SystemZMCTargetDesc_8h.html#a30d75935b44738c70f8b1cff3165755a">   98</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_MC_HELPER_DECLS</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#include &quot;SystemZGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="SystemZMCTargetDesc_8h.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">  101</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_ENUM</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#include &quot;SystemZGenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a588fd291961cb84f4b2e0fa5262d5d0b"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a588fd291961cb84f4b2e0fa5262d5d0b">llvm::SystemZMC::GR128Regs</a></div><div class="ttdeci">const unsigned GR128Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00056">SystemZMCTargetDesc.cpp:56</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a20b2be9d8ff516d5478757c14dac3b58"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a20b2be9d8ff516d5478757c14dac3b58">llvm::SystemZMC::getRegAsGR32</a></div><div class="ttdeci">unsigned getRegAsGR32(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8h_source.html#l00065">SystemZMCTargetDesc.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a3156ad6f368d52baa67780b59e8616a3"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a3156ad6f368d52baa67780b59e8616a3">llvm::SystemZMC::VR128Regs</a></div><div class="ttdeci">const unsigned VR128Regs[32]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00106">SystemZMCTargetDesc.cpp:106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a5e498ec412c19364e7f2026c5e77f6bd"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a5e498ec412c19364e7f2026c5e77f6bd">llvm::SystemZMC::FP32Regs</a></div><div class="ttdeci">const unsigned FP32Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00063">SystemZMCTargetDesc.cpp:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a22c07ea31c0c1774f83ab964155ff683"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a22c07ea31c0c1774f83ab964155ff683">llvm::SystemZMC::GR64Regs</a></div><div class="ttdeci">const unsigned GR64Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00049">SystemZMCTargetDesc.cpp:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">llvm::AMDGPU::Exp::Target</a></div><div class="ttdeci">Target</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00868">SIDefines.h:868</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_aba63c397cd848c21c7eb114ccf4802f2"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#aba63c397cd848c21c7eb114ccf4802f2">llvm::SystemZMC::FP128Regs</a></div><div class="ttdeci">const unsigned FP128Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00077">SystemZMCTargetDesc.cpp:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_abd06e92184b1d860d72ed7db36759858"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#abd06e92184b1d860d72ed7db36759858">llvm::SystemZMC::AR32Regs</a></div><div class="ttdeci">const unsigned AR32Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00117">SystemZMCTargetDesc.cpp:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_ade2aaf7bc0af0eb47fd3361f8550d1e0"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#ade2aaf7bc0af0eb47fd3361f8550d1e0">llvm::SystemZMC::CR64Regs</a></div><div class="ttdeci">const unsigned CR64Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00124">SystemZMCTargetDesc.cpp:124</a></div></div>
<div class="ttc" id="anamespacellvm_html_aab4735b51e949fb5acb5209a8389b6ee"><div class="ttname"><a href="namespacellvm.html#aab4735b51e949fb5acb5209a8389b6ee">llvm::createSystemZMCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createSystemZMCCodeEmitter(const MCInstrInfo &amp;MCII, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCCodeEmitter_8cpp_source.html#l00324">SystemZMCCodeEmitter.cpp:324</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a640b988d69a7d105bd1f2543233eb031"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a640b988d69a7d105bd1f2543233eb031">llvm::SystemZMC::GR32Regs</a></div><div class="ttdeci">const unsigned GR32Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00035">SystemZMCTargetDesc.cpp:35</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_a47c521bf7ba0bb2147b96d068af30d04"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a></div><div class="ttdeci">const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00048">PassBuilderBindings.cpp:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a83f02207faff8f50e2fec3a8b2c7e383"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a83f02207faff8f50e2fec3a8b2c7e383">llvm::SystemZMC::ELFCFAOffsetFromInitialSP</a></div><div class="ttdeci">const int64_t ELFCFAOffsetFromInitialSP</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8h_source.html#l00034">SystemZMCTargetDesc.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a32c6ef22e9f5a480e20df9524c991f09"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a32c6ef22e9f5a480e20df9524c991f09">llvm::SystemZMC::getRegAsGRH32</a></div><div class="ttdeci">unsigned getRegAsGRH32(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8h_source.html#l00070">SystemZMCTargetDesc.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a652db0e436dd051605bdb2e3a66a139c"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a652db0e436dd051605bdb2e3a66a139c">llvm::SystemZMC::FP64Regs</a></div><div class="ttdeci">const unsigned FP64Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00070">SystemZMCTargetDesc.cpp:70</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5e818de9e82a7667d955b6912924a282"><div class="ttname"><a href="namespacellvm.html#a5e818de9e82a7667d955b6912924a282">llvm::createSystemZObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createSystemZObjectWriter(uint8_t OSABI)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCObjectWriter_8cpp_source.html#l00168">SystemZMCObjectWriter.cpp:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a5bbb22e4166061f9c214d29f8f7abeb4"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a5bbb22e4166061f9c214d29f8f7abeb4">llvm::SystemZMC::GRH32Regs</a></div><div class="ttdeci">const unsigned GRH32Regs[16]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00042">SystemZMCTargetDesc.cpp:42</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a9f82a4d56f6a5e71cbf7ebe23bb53d24"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a9f82a4d56f6a5e71cbf7ebe23bb53d24">llvm::SystemZMC::getFirstReg</a></div><div class="ttdeci">unsigned getFirstReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00131">SystemZMCTargetDesc.cpp:131</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a96f1d5adc114ef1308e84ee12d3b574d"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a96f1d5adc114ef1308e84ee12d3b574d">llvm::SystemZMC::VR64Regs</a></div><div class="ttdeci">const unsigned VR64Regs[32]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00095">SystemZMCTargetDesc.cpp:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a3e1c35d6865422ed00364cfd47460286"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a3e1c35d6865422ed00364cfd47460286">llvm::SystemZMC::getRegAsVR128</a></div><div class="ttdeci">unsigned getRegAsVR128(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8h_source.html#l00075">SystemZMCTargetDesc.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5e2f30307ffe41c5d4e80899ee135826"><div class="ttname"><a href="namespacellvm.html#a5e2f30307ffe41c5d4e80899ee135826">llvm::createSystemZMCAsmBackend</a></div><div class="ttdeci">MCAsmBackend * createSystemZMCAsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCAsmBackend_8cpp_source.html#l00195">SystemZMCAsmBackend.cpp:195</a></div></div>
<div class="ttc" id="aSupport_2DataTypes_8h_html"><div class="ttname"><a href="Support_2DataTypes_8h.html">DataTypes.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_ab9d9da4af59fe3a9a8b60bf5622abec5"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#ab9d9da4af59fe3a9a8b60bf5622abec5">llvm::SystemZMC::getRegAsGR64</a></div><div class="ttdeci">unsigned getRegAsGR64(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8h_source.html#l00060">SystemZMCTargetDesc.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_acf15b194926f73073a930d47cc686882"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#acf15b194926f73073a930d47cc686882">llvm::SystemZMC::VR32Regs</a></div><div class="ttdeci">const unsigned VR32Regs[32]</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8cpp_source.html#l00084">SystemZMCTargetDesc.cpp:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZMC_html_a6b61566754b11f0948d412edeebd7237"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a6b61566754b11f0948d412edeebd7237">llvm::SystemZMC::ELFCallFrameSize</a></div><div class="ttdeci">const int64_t ELFCallFrameSize</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8h_source.html#l00031">SystemZMCTargetDesc.h:31</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:55 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
