Checking out Encounter license ...
Virtuoso_Digital_Implem 13.2 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
This Encounter release has been compiled with OA version 22.43-p024.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.27-s024_1 (64bit) 07/22/2014 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v13.27-s002 NR140623-1045/13_20-UB (database version 2.30, 211.6.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.27-s002_1 (64bit) 07/03/2014 03:57:28 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.27-s005 (64bit) 07/22/2014 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.27-s004_1 (64bit) Jul  8 2014 04:11:35 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.27-s017
@(#)CDS: IQRC/TQRC 13.1.0-s302 (64bit) Mon Jan 13 11:11:46 PST 2014 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.27-s024_1" on Mon Apr 23 13:53:21 2018 (mem=75.8M) ---
--- Running on ssh7.eecs.wsu.edu (x86_64 w/Linux 2.6.32-696.23.1.el6.x86_64) ---
This version was compiled on Tue Jul 22 12:41:28 PDT 2014.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set init_design_settop 0
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file lib/lef/NangateOpenCellLibrary.lef
<CMD> set init_mmmc_file pmul32_4_fm.view
<CMD> set init_verilog pmul32_4_fm.v
<CMD> set lsgOCPGainMult 1.000000
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> init_design

Loading LEF file lib/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 280.

viaInitial starts at Mon Apr 23 13:56:03 2018
viaInitial ends at Mon Apr 23 13:56:03 2018
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'pmul32_4_fm.v'

*** Memory Usage v#1 (Current mem = 601.004M, initial mem = 75.750M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=601.0M) ***
Top level cell is myPMul32_4.
Reading NG_lib_typ timing library '/net/ugrads/jfonda1/pvt/EE434/Lab3/lib/lib/NangateOpenCellLibrary_typical_ecsm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.44min, fe_real=3.05min, fe_mem=625.5M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell myPMul32_4 ...
*** Netlist is unique.
Set DBUPerIGU to techSite FreePDK45_38x28_10R_NP_162NW_34O width 380.
** info: there are 135 modules.
** info: there are 15045 stdCell insts.

*** Memory Usage v#1 (Current mem = 643.961M, initial mem = 75.750M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
NG_view_typ
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File lib/cap/NangateOpenCellLibrary.cap ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: NG_view_typ
    RC-Corner Name        : NG_rc_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'lib/cap/NangateOpenCellLibrary.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'pmul32_4_fm.sdc' ...
Current (total cpu=0:00:26.5, real=0:03:03, peak res=372.2M, current mem=732.5M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File pmul32_4_fm.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=378.0M, current mem=740.2M)
Current (total cpu=0:00:26.5, real=0:03:03, peak res=378.0M, current mem=740.2M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
NG_view_typ
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.989466530751 0.5 1 1 1 1
Adjusting Core to Left to: 1.1200. Core to Bottom to: 1.1200.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.983243635253 0.499999 1.12 1.12 1.0 1.0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.972572838569 0.5 5 5 5 5
Adjusting Core to Left to: 5.0400. Core to Bottom to: 5.0400.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.961981349341 0.499997 5.04 5.04 5.0 5.0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat/myPMul32_4.v.gz" ...
Saving configuration ...
Saving preference file floorplan.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=744.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=744.1M) ***
Writing DEF file 'floorplan.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 13:57:55 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'floorplan.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 13:57:55 2018 ...
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer metal10 -around core -jog_distance 0.095 -threshold 0.095 -nets {VDD VSS} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 1 -spacing 1 -offset 0.095

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 746.8M) ***
<CMD> addRing -stacked_via_top_layer metal10 -around core -jog_distance 0.095 -threshold 0.095 -nets {VDD VSS} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 1 -spacing 1 -offset 0.095

*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 746.8M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -stripeSCpinTarget { firstAfterRowEnd } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal10 -crossoverViaTopLayer metal10 -targetViaBottomLayer metal1 -nets { VDD VSS }
**WARN: (ENCSR-4054):	Option "-checkAlignedSecondaryPin" is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "-checkAlignedSecondaryPin" from your script.
**WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
**WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Mon Apr 23 13:58:49 2018 ***
SPECIAL ROUTE ran on directory: /net/ugrads/jfonda1/pvt/EE434/Lab3
SPECIAL ROUTE ran on machine: ssh7.eecs.wsu.edu (Linux 2.6.32-696.23.1.el6.x86_64 Xeon 2.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1270.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 31 used
Read in 31 components
  31 core components: 31 unplaced, 0 placed, 0 fixed
Read in 257 logical pins
Read in 257 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 362
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 181
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1307.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 29 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Apr 23 13:58:49 2018
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Apr 23 13:58:49 2018

sroute post-processing starts at Mon Apr 23 13:58:49 2018
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Apr 23 13:58:49 2018
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 2.43 megs
sroute: Total Peak Memory used = 754.11 megs
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -stripeSCpinTarget { firstAfterRowEnd } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal10 -crossoverViaTopLayer metal10 -targetViaBottomLayer metal1 -nets { VDD VSS }
**WARN: (ENCSR-4054):	Option "-checkAlignedSecondaryPin" is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "-checkAlignedSecondaryPin" from your script.
**WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
**WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Mon Apr 23 13:58:51 2018 ***
SPECIAL ROUTE ran on directory: /net/ugrads/jfonda1/pvt/EE434/Lab3
SPECIAL ROUTE ran on machine: ssh7.eecs.wsu.edu (Linux 2.6.32-696.23.1.el6.x86_64 Xeon 2.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1307.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 31 used
Read in 31 components
  31 core components: 31 unplaced, 0 placed, 0 fixed
Read in 257 logical pins
Read in 257 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1307.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 30 via definition ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 754.11 megs
<CMD> saveDesign pg.enc
Writing Netlist "pg.enc.dat/myPMul32_4.v.gz" ...
Saving configuration ...
Saving preference file pg.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=754.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=754.1M) ***
Writing DEF file 'pg.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 13:59:13 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'pg.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 13:59:13 2018 ...
<CMD> setPlaceMode -fp false
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.13534 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 779.2M, InitMEM = 779.2M)
siFlow : Timing analysis mode is single, using late cdB files
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=821.617 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 821.6M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=801.0M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=805.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=811.0M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
Current (total cpu=0:01:00, real=0:07:02, peak res=433.5M, current mem=794.8M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=410.6M, current mem=797.0M)
Current (total cpu=0:01:00, real=0:07:02, peak res=433.5M, current mem=797.0M)
***Info:set default view from current views (1 active views)****
NG_view_typ
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File lib/cap/NangateOpenCellLibrary.cap ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: NG_view_typ
    RC-Corner Name        : NG_rc_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'lib/cap/NangateOpenCellLibrary.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'pmul32_4_fm.sdc' ...
Current (total cpu=0:01:01, real=0:07:02, peak res=433.5M, current mem=766.2M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File pmul32_4_fm.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=406.0M, current mem=768.6M)
Current (total cpu=0:01:01, real=0:07:02, peak res=433.5M, current mem=768.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
NG_view_typ
#std cell=15045 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=21036 #term=56217 #term/net=2.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=257
stdCell: 15045 single + 0 double + 0 multi
Total standard cell length = 24.1030 (mm), area = 0.0337 (mm^2)
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 126858 sites (33744 um^2) / alloc_area 253581 sites (67453 um^2).
Pin Density = 0.443.
            = total # of pins 56217 / total Instance area 126858.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.651e-10 (6.74e-10 9.12e-11)
              Est.  stn bbox = 7.651e-10 (6.74e-10 9.12e-11)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 821.0M
Iteration  2: Total net bbox = 7.651e-10 (6.74e-10 9.12e-11)
              Est.  stn bbox = 7.651e-10 (6.74e-10 9.12e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 821.0M
Iteration  3: Total net bbox = 2.365e+06 (1.18e+06 1.19e+06)
              Est.  stn bbox = 2.365e+06 (1.18e+06 1.19e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 821.7M
Iteration  4: Total net bbox = 1.664e+05 (7.82e+04 8.82e+04)
              Est.  stn bbox = 1.664e+05 (7.82e+04 8.82e+04)
              cpu = 0:00:02.2 real = 0:00:03.0 mem = 821.7M
Iteration  5: Total net bbox = 1.935e+05 (9.25e+04 1.01e+05)
              Est.  stn bbox = 1.935e+05 (9.25e+04 1.01e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 821.7M
Iteration  6: Total net bbox = 1.932e+05 (9.28e+04 1.00e+05)
              Est.  stn bbox = 1.932e+05 (9.28e+04 1.00e+05)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 824.6M
Iteration  7: Total net bbox = 2.074e+05 (1.01e+05 1.06e+05)
              Est.  stn bbox = 2.427e+05 (1.17e+05 1.26e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 815.8M
Iteration  8: Total net bbox = 2.142e+05 (1.06e+05 1.09e+05)
              Est.  stn bbox = 2.495e+05 (1.21e+05 1.28e+05)
              cpu = 0:00:05.6 real = 0:00:06.0 mem = 815.8M
Iteration  9: Total net bbox = 2.074e+05 (1.01e+05 1.07e+05)
              Est.  stn bbox = 2.443e+05 (1.17e+05 1.28e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 817.9M
Iteration 10: Total net bbox = 2.125e+05 (1.03e+05 1.09e+05)
              Est.  stn bbox = 2.495e+05 (1.19e+05 1.30e+05)
              cpu = 0:00:05.7 real = 0:00:05.0 mem = 817.8M
Iteration 11: Total net bbox = 2.092e+05 (1.01e+05 1.08e+05)
              Est.  stn bbox = 2.463e+05 (1.17e+05 1.29e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 820.0M
Iteration 12: Total net bbox = 2.148e+05 (1.05e+05 1.10e+05)
              Est.  stn bbox = 2.520e+05 (1.21e+05 1.31e+05)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 820.0M
Iteration 13: Total net bbox = 2.223e+05 (1.07e+05 1.15e+05)
              Est.  stn bbox = 2.596e+05 (1.24e+05 1.36e+05)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 820.0M
Iteration 14: Total net bbox = 2.223e+05 (1.07e+05 1.15e+05)
              Est.  stn bbox = 2.596e+05 (1.24e+05 1.36e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 820.0M
*** cost = 2.223e+05 (1.07e+05 1.15e+05) (cpu for global=0:00:39.2) real=0:00:40.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:21.9 real: 0:00:23.0
Current (total cpu=0:01:42, real=0:07:44, peak res=433.5M, current mem=782.0M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=422.0M, current mem=784.3M)
Current (total cpu=0:01:42, real=0:07:44, peak res=433.5M, current mem=784.3M)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=784.3MB) @(0:01:43 - 0:01:44).
move report: preRPlace moves 15045 insts, mean move: 0.40 um, max move: 1.28 um
	max move on inst (mult_22/S2_25_39): (82.91, 131.76) --> (83.51, 132.44)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.147e+05 = 9.861e+04 H + 1.161e+05 V
wire length = 2.128e+05 = 9.731e+04 H + 1.155e+05 V
Placement tweakage ends.
move report: tweak moves 2144 insts, mean move: 3.02 um, max move: 28.99 um
	max move on inst (U14884): (120.75, 77.84) --> (101.56, 68.04)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=784.3MB) @(0:01:44 - 0:01:44).
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:01.0)
move report: xdp moves 7685 insts, mean move: 2.69 um, max move: 55.83 um
	max move on inst (U15916): (145.07, 219.24) --> (193.90, 226.24)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:01.4, real=0:00:01.0, mem=792.3MB) @(0:01:44 - 0:01:46).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=792.3MB) @(0:01:46 - 0:01:46).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 15045 insts, mean move: 1.71 um, max move: 69.31 um
	max move on inst (U15916): (130.00, 220.83) --> (193.90, 226.24)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        69.31 um
  inst (U15916) with max move: (130, 220.829) -> (193.9, 226.24)
  mean    (X+Y) =         1.71 um
Total instances flipped for WireLenOpt: 12287
Total instances moved : 15045
[CPU] RefinePlace/total (cpu=0:00:03.4, real=0:00:03.0, mem=792.3MB) @(0:01:43 - 0:01:46).
Total net length = 2.070e+05 (9.645e+04 1.106e+05) (ext = 7.834e+03)
*** End of Placement (cpu=0:00:46.4, real=0:00:46.0, mem=792.3M) ***
default core: bins with density >  0.75 = 0.277 % ( 1 / 361 )
*** Free Virtual Timing Model ...(mem=782.3M)
Starting IO pin assignment...
Completed IO pin assignment.
NG_view_typ
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File lib/cap/NangateOpenCellLibrary.cap ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: NG_view_typ
    RC-Corner Name        : NG_rc_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'lib/cap/NangateOpenCellLibrary.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'pmul32_4_fm.sdc' ...
Current (total cpu=0:01:46, real=0:07:48, peak res=433.5M, current mem=780.3M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File pmul32_4_fm.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=420.1M, current mem=782.6M)
Current (total cpu=0:01:46, real=0:07:48, peak res=433.5M, current mem=782.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
NG_view_typ
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=783.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.2 795.4M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 796.1M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.4 792.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	3	 0.01%	0	 0.00%
  5:	26893	99.99%	26896	100.00%


Total length: 2.298e+05um, number of vias: 99332
M1(H) length: 7.131e+03um, number of vias: 55976
M2(V) length: 1.201e+05um, number of vias: 42727
M3(H) length: 9.548e+04um, number of vias: 488
M4(V) length: 5.237e+03um, number of vias: 105
M5(H) length: 1.662e+03um, number of vias: 19
M6(V) length: 1.945e+02um, number of vias: 11
M7(H) length: 3.420e+00um, number of vias: 3
M8(V) length: 2.390e+00um, number of vias: 2
M9(H) length: 7.600e-01um, number of vias: 1
M10(V) length: 1.910e+00um

Peak Memory Usage was 802.6M 
*** Finished trialRoute (cpu=0:00:01.8 mem=805.4M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:54, real = 0: 0:56, mem = 805.4M **
<CMD> fit
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> saveDesign pl.enc
Writing Netlist "pl.enc.dat/myPMul32_4.v.gz" ...
Saving configuration ...
Saving preference file pl.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=807.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=807.4M) ***
Writing DEF file 'pl.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 14:01:45 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'pl.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 14:01:45 2018 ...
<CMD> setDelayCalMode -siAware false
<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=807.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=807.4M) ***

Extraction called for design 'myPMul32_4' of instances=15045 and nets=21147 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 807.438M)
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ
siFlow : Timing analysis mode is single, using late cdB files
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=870.949 CPU=0:00:05.2 REAL=0:00:06.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.719  | -1.719  |  6.361  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -71.704 | -71.704 |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   69    |   69    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.37 sec
Total Real time: 11.0 sec
Total Memory Usage: 872.257812 Mbytes
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin reg_out_reg[125]/CK 
Endpoint:   reg_out_reg[125]/D (v) checked with  leading edge of 'myCLK'
Beginpoint: reg_mid_0_reg[1]/Q (^) triggered by  leading edge of 'myCLK'
Analysis View: NG_view_typ
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   6.400
= Required Time                 6.357
- Arrival Time                  8.076
= Slack Time                   -1.719
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     | reg_mid_0_reg[1] | CK ^         |           |       |   0.001 |   -1.717 | 
     | reg_mid_0_reg[1] | CK ^ -> Q ^  | DFF_X1    | 0.092 |   0.093 |   -1.626 | 
     | U7756            | A ^ -> Z ^   | BUF_X1    | 0.058 |   0.151 |   -1.567 | 
     | U16086           | A2 ^ -> ZN v | NAND2_X1  | 0.021 |   0.173 |   -1.546 | 
     | U7320            | A v -> Z v   | XOR2_X1   | 0.053 |   0.226 |   -1.493 | 
     | mult_22/S2_2_58  | CI v -> S ^  | FA_X1     | 0.115 |   0.340 |   -1.378 | 
     | mult_22/S2_3_57  | CI ^ -> S v  | FA_X1     | 0.093 |   0.433 |   -1.285 | 
     | mult_22/S2_4_56  | CI v -> S ^  | FA_X1     | 0.117 |   0.551 |   -1.168 | 
     | mult_22/S2_5_55  | CI ^ -> S v  | FA_X1     | 0.094 |   0.644 |   -1.074 | 
     | mult_22/S2_6_54  | CI v -> S ^  | FA_X1     | 0.116 |   0.760 |   -0.958 | 
     | mult_22/S2_7_53  | CI ^ -> S v  | FA_X1     | 0.094 |   0.854 |   -0.864 | 
     | mult_22/S2_8_52  | CI v -> S ^  | FA_X1     | 0.123 |   0.977 |   -0.741 | 
     | U7857            | A ^ -> Z ^   | XOR2_X1   | 0.061 |   1.039 |   -0.680 | 
     | mult_22/S2_10_50 | CI ^ -> S v  | FA_X1     | 0.101 |   1.139 |   -0.579 | 
     | mult_22/S2_11_49 | CI v -> S ^  | FA_X1     | 0.117 |   1.256 |   -0.462 | 
     | mult_22/S2_12_48 | CI ^ -> S v  | FA_X1     | 0.094 |   1.351 |   -0.368 | 
     | mult_22/S2_13_47 | CI v -> CO v | FA_X1     | 0.080 |   1.431 |   -0.288 | 
     | U7749            | A v -> Z v   | XOR2_X1   | 0.056 |   1.487 |   -0.232 | 
     | U7750            | B v -> Z v   | XOR2_X1   | 0.062 |   1.548 |   -0.171 | 
     | mult_22/S2_15_46 | CI v -> S ^  | FA_X1     | 0.115 |   1.663 |   -0.056 | 
     | mult_22/S2_16_45 | CI ^ -> S v  | FA_X1     | 0.094 |   1.757 |    0.038 | 
     | mult_22/S2_17_44 | CI v -> CO v | FA_X1     | 0.075 |   1.833 |    0.114 | 
     | mult_22/S2_18_44 | B v -> S ^   | FA_X1     | 0.126 |   1.959 |    0.240 | 
     | mult_22/S2_19_43 | CI ^ -> S v  | FA_X1     | 0.096 |   2.054 |    0.336 | 
     | mult_22/S2_20_42 | CI v -> S ^  | FA_X1     | 0.119 |   2.173 |    0.454 | 
     | mult_22/S2_21_41 | CI ^ -> S v  | FA_X1     | 0.095 |   2.268 |    0.549 | 
     | mult_22/S2_22_40 | CI v -> S ^  | FA_X1     | 0.117 |   2.385 |    0.666 | 
     | mult_22/S2_23_39 | CI ^ -> S v  | FA_X1     | 0.095 |   2.480 |    0.761 | 
     | mult_22/S2_24_38 | CI v -> S ^  | FA_X1     | 0.116 |   2.596 |    0.878 | 
     | mult_22/S2_25_37 | CI ^ -> S v  | FA_X1     | 0.095 |   2.691 |    0.972 | 
     | mult_22/S2_26_36 | CI v -> CO v | FA_X1     | 0.075 |   2.766 |    1.048 | 
     | mult_22/S2_27_36 | B v -> CO v  | FA_X1     | 0.084 |   2.850 |    1.131 | 
     | mult_22/S2_28_36 | B v -> S ^   | FA_X1     | 0.126 |   2.976 |    1.257 | 
     | mult_22/S2_29_35 | CI ^ -> S v  | FA_X1     | 0.093 |   3.069 |    1.350 | 
     | mult_22/S2_30_34 | CI v -> S ^  | FA_X1     | 0.117 |   3.186 |    1.467 | 
     | mult_22/S2_31_33 | CI ^ -> S v  | FA_X1     | 0.097 |   3.283 |    1.564 | 
     | mult_22/S2_32_32 | CI v -> S ^  | FA_X1     | 0.120 |   3.403 |    1.684 | 
     | mult_22/S2_33_31 | CI ^ -> S v  | FA_X1     | 0.099 |   3.502 |    1.783 | 
     | mult_22/S2_34_30 | CI v -> S ^  | FA_X1     | 0.129 |   3.631 |    1.912 | 
     | mult_22/S2_35_29 | CI ^ -> S v  | FA_X1     | 0.103 |   3.734 |    2.015 | 
     | mult_22/S2_36_28 | CI v -> S ^  | FA_X1     | 0.117 |   3.851 |    2.132 | 
     | mult_22/S2_37_27 | CI ^ -> S v  | FA_X1     | 0.095 |   3.946 |    2.227 | 
     | mult_22/S2_38_26 | CI v -> S ^  | FA_X1     | 0.117 |   4.063 |    2.344 | 
     | mult_22/S2_39_25 | CI ^ -> S v  | FA_X1     | 0.093 |   4.156 |    2.438 | 
     | mult_22/S2_40_24 | CI v -> S ^  | FA_X1     | 0.115 |   4.272 |    2.553 | 
     | mult_22/S2_41_23 | CI ^ -> S v  | FA_X1     | 0.093 |   4.364 |    2.646 | 
     | mult_22/S2_42_22 | CI v -> S ^  | FA_X1     | 0.118 |   4.482 |    2.764 | 
     | mult_22/S2_43_21 | CI ^ -> S v  | FA_X1     | 0.095 |   4.577 |    2.858 | 
     | mult_22/S2_44_20 | CI v -> S ^  | FA_X1     | 0.118 |   4.695 |    2.976 | 
     | mult_22/S2_45_19 | CI ^ -> S v  | FA_X1     | 0.093 |   4.788 |    3.070 | 
     | mult_22/S2_46_18 | CI v -> S ^  | FA_X1     | 0.116 |   4.905 |    3.186 | 
     | mult_22/S2_47_17 | CI ^ -> S v  | FA_X1     | 0.094 |   4.999 |    3.280 | 
     | mult_22/S2_48_16 | CI v -> S ^  | FA_X1     | 0.116 |   5.115 |    3.397 | 
     | mult_22/S2_49_15 | CI ^ -> S v  | FA_X1     | 0.094 |   5.209 |    3.490 | 
     | mult_22/S2_50_14 | CI v -> S ^  | FA_X1     | 0.117 |   5.326 |    3.607 | 
     | mult_22/S2_51_13 | CI ^ -> S v  | FA_X1     | 0.095 |   5.421 |    3.702 | 
     | mult_22/S2_52_12 | CI v -> S ^  | FA_X1     | 0.117 |   5.538 |    3.819 | 
     | mult_22/S2_53_11 | CI ^ -> S v  | FA_X1     | 0.094 |   5.633 |    3.914 | 
     | mult_22/S2_54_10 | CI v -> S ^  | FA_X1     | 0.119 |   5.752 |    4.033 | 
     | mult_22/S2_55_9  | CI ^ -> S v  | FA_X1     | 0.094 |   5.846 |    4.128 | 
     | mult_22/S2_56_8  | CI v -> CO v | FA_X1     | 0.075 |   5.922 |    4.203 | 
     | mult_22/S2_57_8  | B v -> S ^   | FA_X1     | 0.126 |   6.048 |    4.329 | 
     | mult_22/S2_58_7  | CI ^ -> S v  | FA_X1     | 0.094 |   6.142 |    4.423 | 
     | mult_22/S2_59_6  | CI v -> S ^  | FA_X1     | 0.119 |   6.261 |    4.542 | 
     | mult_22/S2_60_5  | CI ^ -> S v  | FA_X1     | 0.094 |   6.356 |    4.637 | 
     | mult_22/S2_61_4  | CI v -> S ^  | FA_X1     | 0.116 |   6.472 |    4.753 | 
     | mult_22/S2_62_3  | CI ^ -> S v  | FA_X1     | 0.094 |   6.566 |    4.847 | 
     | mult_22/S4_2     | CI v -> S ^  | FA_X1     | 0.125 |   6.691 |    4.972 | 
     | U7627            | B ^ -> Z ^   | XOR2_X1   | 0.063 |   6.754 |    5.035 | 
     | U8475            | A2 ^ -> ZN v | NAND2_X1  | 0.030 |   6.783 |    5.064 | 
     | U7758            | A3 v -> ZN v | OR3_X1    | 0.083 |   6.866 |    5.148 | 
     | U8150            | A2 v -> ZN ^ | NAND3_X1  | 0.028 |   6.895 |    5.176 | 
     | U7987            | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   6.912 |    5.194 | 
     | U16108           | A v -> ZN ^  | OAI211_X1 | 0.022 |   6.935 |    5.216 | 
     | U8066            | A1 ^ -> ZN v | NAND2_X1  | 0.016 |   6.950 |    5.232 | 
     | U16095           | A v -> ZN ^  | OAI211_X1 | 0.022 |   6.972 |    5.254 | 
     | U16103           | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   6.990 |    5.272 | 
     | U7776            | A1 v -> ZN ^ | OAI22_X1  | 0.036 |   7.026 |    5.307 | 
     | U7784            | B1 ^ -> ZN v | AOI21_X1  | 0.019 |   7.045 |    5.327 | 
     | U16094           | B1 v -> ZN ^ | OAI21_X1  | 0.028 |   7.073 |    5.355 | 
     | U7913            | B1 ^ -> ZN v | AOI21_X1  | 0.017 |   7.090 |    5.372 | 
     | U8465            | B1 v -> ZN ^ | OAI21_X1  | 0.036 |   7.126 |    5.407 | 
     | U7772            | B1 ^ -> ZN v | AOI21_X1  | 0.019 |   7.146 |    5.427 | 
     | U7771            | B v -> ZN ^  | OAI211_X1 | 0.027 |   7.173 |    5.454 | 
     | U16072           | A1 ^ -> ZN v | NAND2_X1  | 0.020 |   7.193 |    5.474 | 
     | U16081           | A v -> ZN ^  | OAI211_X1 | 0.022 |   7.215 |    5.497 | 
     | U16104           | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   7.233 |    5.515 | 
     | U7775            | A1 v -> ZN ^ | OAI22_X1  | 0.030 |   7.264 |    5.545 | 
     | U16121           | B1 ^ -> ZN v | AOI21_X1  | 0.025 |   7.288 |    5.569 | 
     | U16096           | B1 v -> ZN ^ | OAI21_X1  | 0.068 |   7.356 |    5.637 | 
     | U7781            | B1 ^ -> ZN v | AOI21_X1  | 0.025 |   7.381 |    5.662 | 
     | U16099           | B1 v -> ZN ^ | OAI21_X1  | 0.048 |   7.429 |    5.710 | 
     | U7837            | A1 ^ -> ZN v | NAND2_X1  | 0.022 |   7.451 |    5.732 | 
     | U7774            | A v -> ZN ^  | OAI211_X1 | 0.024 |   7.475 |    5.756 | 
     | U7973            | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   7.493 |    5.774 | 
     | U16075           | A v -> ZN ^  | OAI211_X1 | 0.023 |   7.516 |    5.797 | 
     | U7914            | B1 ^ -> ZN v | AOI21_X1  | 0.017 |   7.533 |    5.814 | 
     | U7994            | B1 v -> ZN ^ | OAI21_X1  | 0.027 |   7.560 |    5.841 | 
     | U16120           | A1 ^ -> ZN v | NAND2_X1  | 0.018 |   7.578 |    5.859 | 
     | U16100           | C1 v -> ZN ^ | OAI221_X1 | 0.032 |   7.610 |    5.891 | 
     | U16119           | B1 ^ -> ZN v | AOI21_X1  | 0.020 |   7.630 |    5.911 | 
     | U16097           | B1 v -> ZN ^ | OAI21_X1  | 0.034 |   7.665 |    5.946 | 
     | U7812            | B1 ^ -> ZN v | AOI21_X1  | 0.019 |   7.683 |    5.964 | 
     | U16107           | B1 v -> ZN ^ | OAI21_X1  | 0.028 |   7.711 |    5.992 | 
     | U7912            | B1 ^ -> ZN v | AOI21_X1  | 0.017 |   7.728 |    6.010 | 
     | U16080           | B1 v -> ZN ^ | OAI21_X1  | 0.028 |   7.757 |    6.038 | 
     | U8112            | B1 ^ -> ZN v | AOI21_X1  | 0.017 |   7.774 |    6.055 | 
     | U16078           | B1 v -> ZN ^ | OAI21_X1  | 0.033 |   7.807 |    6.088 | 
     | U7890            | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   7.825 |    6.106 | 
     | U16091           | B1 v -> ZN ^ | OAI21_X1  | 0.028 |   7.853 |    6.134 | 
     | U16111           | B1 ^ -> ZN v | AOI21_X1  | 0.018 |   7.870 |    6.152 | 
     | U16110           | A1 v -> ZN ^ | OAI22_X1  | 0.034 |   7.905 |    6.186 | 
     | U7811            | A ^ -> Z ^   | CLKBUF_X1 | 0.044 |   7.949 |    6.230 | 
     | U7844            | B1 ^ -> ZN v | AOI21_X1  | 0.014 |   7.963 |    6.244 | 
     | U7904            | B1 v -> ZN ^ | OAI21_X1  | 0.041 |   8.004 |    6.285 | 
     | U7906            | B1 ^ -> ZN v | AOI21_X1  | 0.021 |   8.025 |    6.306 | 
     | U7488            | A v -> Z v   | XOR2_X1   | 0.051 |   8.076 |    6.357 | 
     | reg_out_reg[125] | D v          | DFF_X2    | 0.000 |   8.076 |    6.357 | 
     +--------------------------------------------------------------------------+ 

<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 879.7M, totSessionCpu=0:02:23 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=878.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=878.9M) ***

Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.719  |
|           TNS (ns):| -71.704 |
|    Violating Paths:|   69    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.027%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 878.9M, totSessionCpu=0:02:24 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 878.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 878.9M) ***
Info: 1 clock net  excluded from IPO operation.
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 951.8M, totSessionCpu=0:02:26 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Iter 1: high fanout nets: 0 density 50.026619
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.719  TNS Slack -71.704 
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  -1.719| -71.704|    50.03%|   0:00:00.0| 1012.1M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.719| -71.704|    50.03%|   0:00:05.0| 1017.2M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.719| -71.523|    50.99%|   0:00:07.0| 1023.4M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.694| -70.699|    51.03%|   0:00:04.0| 1023.5M|NG_view_typ|  default| reg_out_reg[125]/D   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:24.0 real=0:00:25.0 mem=1022.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:24.0 real=0:00:25.0 mem=1022.1M) ***
** GigaOpt Global Opt End WNS Slack -1.694  TNS Slack -70.699 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 978.7M, totSessionCpu=0:02:54 **
*** Timing NOT met, worst failing slack is -1.694
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: GigaOpt Reclaim Optimization
Reclaim Optimization WNS Slack -1.694  TNS Slack -70.699 Density 51.03
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (13.4) : commits = 298
** reclaim pass 2 (1.6) : commits = 89
** reclaim pass 3 (0.1) : commits = 2
** reclaim pass 4 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -1.688  TNS Slack -70.482 Density 50.52

** Summary: Restruct = 0 Buffer Deletion = 225 Declone = 73 Resize = 89 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      87  |       4    |
| Num insts Downsized               |      87  |       4    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Core Reclaim Opt (cpu = 0:00:16.0) (real = 0:00:16.0) **
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:16.0) (real = 0:00:16.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 983.3M, totSessionCpu=0:03:10 **
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 15076 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 2.057e+05 (9.596e+04 1.098e+05) (ext = 7.689e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=9.56763e+07, new_wl=5.65656e+07, |g|=17551.3, maxD=63496.00, avgD=1.93
Total net length = 2.091e+05 (9.704e+04 1.121e+05) (ext = 7.877e+03)
[CPU] RefinePlace/CPR (cpu=0:00:02.5, real=0:00:02.0, mem=978.0MB) @(0:03:11 - 0:03:13).
move report: CPR moves 772 insts, mean move: 4.60 um, max move: 49.45 um
	max move on inst (mult_22/S2_17_23): (24.23, 20.44) --> (49.88, 44.24)
default core: bins with density >  0.75 = 0.831 % ( 3 / 361 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=978.0MB) @(0:03:13 - 0:03:13).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:03.0, real=0:00:03.0, mem=975.3MB) @(0:03:13 - 0:03:16).
move report: preRPlace moves 2052 insts, mean move: 0.72 um, max move: 5.84 um
	max move on inst (U10602): (50.83, 47.04) --> (47.79, 49.84)
wireLenOptFixPriorityInst 3229 inst fixed
Placement tweakage begins.
wire length = 2.101e+05 = 9.755e+04 H + 1.126e+05 V
wire length = 2.092e+05 = 9.665e+04 H + 1.126e+05 V
Placement tweakage ends.
move report: tweak moves 1373 insts, mean move: 1.62 um, max move: 11.78 um
	max move on inst (reg_ini_3_reg[15]): (45.89, 159.04) --> (57.67, 159.04)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=975.3MB) @(0:03:16 - 0:03:16).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=975.3MB) @(0:03:16 - 0:03:16).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3178 insts, mean move: 1.13 um, max move: 11.97 um
	max move on inst (reg_mid_1_reg[18]): (49.31, 48.44) --> (37.34, 48.44)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        50.59 um
  inst (mult_22/S2_17_23) with max move: (24.23, 20.44) -> (51.02, 44.24)
  mean    (X+Y) =         2.02 um
Total instances flipped for WireLenOpt: 415
Total instances flipped, including legalization: 532
Total instances moved : 3276
[CPU] RefinePlace/total (cpu=0:00:05.8, real=0:00:05.0, mem=975.3MB) @(0:03:11 - 0:03:16).
Total net length = 2.088e+05 (9.635e+04 1.125e+05) (ext = 7.877e+03)
default core: bins with density >  0.75 =    0 % ( 0 / 361 )
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=975.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.3 979.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.1 980.2M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.7 976.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.00%
  4:	10	 0.04%	2	 0.01%
  5:	26886	99.96%	26893	99.99%


Total length: 2.321e+05um, number of vias: 99248
M1(H) length: 7.113e+03um, number of vias: 56037
M2(V) length: 1.207e+05um, number of vias: 42302
M3(H) length: 9.483e+04um, number of vias: 692
M4(V) length: 6.693e+03um, number of vias: 166
M5(H) length: 2.412e+03um, number of vias: 34
M6(V) length: 3.585e+02um, number of vias: 11
M7(H) length: 3.420e+00um, number of vias: 3
M8(V) length: 2.390e+00um, number of vias: 2
M9(H) length: 7.600e-01um, number of vias: 1
M10(V) length: 1.910e+00um

Peak Memory Usage was 985.7M 
*** Finished trialRoute (cpu=0:00:02.3 mem=986.3M) ***

Extraction called for design 'myPMul32_4' of instances=15076 and nets=21251 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 986.344M)
**INFO : Skipped repairing congestion 
*** Starting trialRoute (mem=975.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=975.5M) ***

Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=969.559 CPU=0:00:04.7 REAL=0:00:05.0)

------------------------------------------------------------
     Summary (cpu=0.16min real=0.17min mem=975.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.647  |
|           TNS (ns):| -69.320 |
|    Violating Paths:|   68    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.517%
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 971.1M, totSessionCpu=0:03:25 **
*** Timing NOT met, worst failing slack is -1.647
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 77 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -1.647 TNS Slack -69.320 Density 50.52
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  -1.647| -69.320|    50.52%|   0:00:01.0| 1027.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.639| -68.953|    50.52%|   0:00:01.0| 1029.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.628| -68.538|    50.52%|   0:00:01.0| 1029.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.617| -68.302|    50.52%|   0:00:00.0| 1029.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.620| -68.299|    50.53%|   0:00:00.0| 1029.6M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.606| -67.471|    50.54%|   0:00:00.0| 1029.6M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.593| -66.915|    50.54%|   0:00:01.0| 1029.6M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.586| -66.825|    50.54%|   0:00:00.0| 1029.6M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.574| -66.478|    50.54%|   0:00:00.0| 1029.6M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.564| -66.302|    50.54%|   0:00:01.0| 1029.6M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.557| -65.374|    50.54%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.551| -65.347|    50.55%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.540| -65.292|    50.55%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.525| -64.751|    50.56%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.517| -64.542|    50.56%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.516| -64.461|    50.57%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.508| -64.282|    50.57%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.485| -63.391|    50.58%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.470| -62.908|    50.58%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.461| -62.622|    50.59%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.439| -62.241|    50.61%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.433| -62.120|    50.61%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.425| -62.028|    50.61%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.410| -61.612|    50.61%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.401| -61.426|    50.61%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.384| -61.317|    50.62%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.365| -61.148|    50.63%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.351| -60.866|    50.63%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.344| -60.802|    50.64%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.329| -60.722|    50.64%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.321| -60.684|    50.64%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.317| -60.445|    50.64%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.311| -60.267|    50.64%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.306| -60.156|    50.65%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.293| -59.488|    50.69%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.290| -59.389|    50.69%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.285| -59.276|    50.70%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.276| -58.958|    50.70%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.273| -58.885|    50.70%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.267| -58.739|    50.71%|   0:00:00.0| 1032.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.253| -58.632|    50.71%|   0:00:01.0| 1032.6M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.237| -58.367|    50.71%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -1.228| -58.207|    50.72%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.218| -57.808|    50.73%|   0:00:01.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.208| -57.681|    50.73%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.202| -57.523|    50.73%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.197| -57.326|    50.74%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.194| -57.308|    50.74%|   0:00:01.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.192| -57.279|    50.81%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.180| -56.155|    50.83%|   0:00:01.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.176| -56.102|    50.83%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.168| -56.036|    50.84%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.159| -55.620|    50.91%|   0:00:02.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.155| -55.468|    50.91%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.147| -55.389|    50.95%|   0:00:01.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.141| -55.000|    51.03%|   0:00:02.0| 1032.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.132| -54.814|    51.04%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.123| -54.650|    51.10%|   0:00:01.0| 1032.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.117| -54.521|    51.11%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.105| -53.750|    51.12%|   0:00:01.0| 1032.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.098| -53.380|    51.13%|   0:00:00.0| 1032.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.093| -53.213|    51.18%|   0:00:01.0| 1032.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.086| -52.933|    51.24%|   0:00:00.0| 1032.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.077| -52.861|    51.24%|   0:00:01.0| 1032.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.066| -52.057|    51.31%|   0:00:01.0| 1032.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.062| -51.918|    51.31%|   0:00:00.0| 1032.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.059| -51.732|    51.36%|   0:00:01.0| 1033.8M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.057| -51.600|    51.40%|   0:00:01.0| 1033.8M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.053| -51.084|    51.46%|   0:00:00.0| 1033.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.048| -50.679|    51.66%|   0:00:02.0| 1034.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.045| -50.643|    51.66%|   0:00:01.0| 1034.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.042| -50.633|    51.66%|   0:00:00.0| 1034.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.037| -50.469|    51.79%|   0:00:03.0| 1034.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.033| -50.311|    51.83%|   0:00:00.0| 1034.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.031| -50.087|    52.16%|   0:00:05.0| 1036.0M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.026| -49.863|    52.18%|   0:00:01.0| 1036.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.022| -49.714|    52.22%|   0:00:01.0| 1036.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.019| -49.394|    52.54%|   0:00:04.0| 1037.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -1.014| -49.155|    52.61%|   0:00:01.0| 1037.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.013| -48.990|    52.86%|   0:00:04.0| 1038.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.009| -48.768|    52.86%|   0:00:00.0| 1038.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.007| -48.450|    53.04%|   0:00:01.0| 1038.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -1.000| -48.078|    53.20%|   0:00:03.0| 1038.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.994| -47.788|    53.59%|   0:00:04.0| 1039.1M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.989| -47.357|    53.78%|   0:00:02.0| 1040.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.986| -47.094|    53.79%|   0:00:01.0| 1040.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.985| -47.059|    53.84%|   0:00:00.0| 1040.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.980| -46.841|    53.86%|   0:00:01.0| 1042.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.975| -46.418|    53.88%|   0:00:00.0| 1042.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.968| -45.946|    53.94%|   0:00:01.0| 1042.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.968| -45.914|    54.12%|   0:00:02.0| 1042.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.967| -45.854|    54.12%|   0:00:01.0| 1043.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.958| -45.608|    54.21%|   0:00:00.0| 1043.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.950| -45.147|    54.50%|   0:00:04.0| 1047.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.945| -44.835|    54.50%|   0:00:00.0| 1047.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.940| -44.344|    54.53%|   0:00:02.0| 1054.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.939| -44.299|    54.61%|   0:00:02.0| 1054.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.936| -44.126|    54.61%|   0:00:00.0| 1054.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.933| -43.780|    54.71%|   0:00:01.0| 1054.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.930| -43.542|    54.79%|   0:00:01.0| 1054.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.927| -43.499|    55.02%|   0:00:02.0| 1054.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.924| -43.172|    55.14%|   0:00:02.0| 1054.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.921| -43.032|    55.25%|   0:00:01.0| 1054.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.918| -42.775|    55.61%|   0:00:04.0| 1055.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.912| -42.500|    55.80%|   0:00:02.0| 1055.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.909| -42.139|    56.24%|   0:00:09.0| 1055.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.909| -42.087|    56.38%|   0:00:02.0| 1055.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.905| -42.001|    56.43%|   0:00:00.0| 1055.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.900| -41.568|    56.57%|   0:00:02.0| 1056.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.893| -41.246|    56.73%|   0:00:03.0| 1056.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.887| -40.711|    56.99%|   0:00:02.0| 1056.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.885| -40.560|    57.03%|   0:00:01.0| 1056.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.881| -40.383|    57.21%|   0:00:02.0| 1056.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.876| -40.063|    57.59%|   0:00:04.0| 1057.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.876| -39.729|    57.83%|   0:00:04.0| 1057.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.871| -39.470|    57.92%|   0:00:01.0| 1057.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.867| -39.389|    58.11%|   0:00:02.0| 1057.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.863| -38.983|    58.45%|   0:00:05.0| 1060.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.861| -38.901|    58.45%|   0:00:00.0| 1060.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.856| -38.757|    58.57%|   0:00:00.0| 1060.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.850| -38.271|    58.81%|   0:00:03.0| 1060.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.847| -38.180|    58.94%|   0:00:01.0| 1060.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.844| -37.835|    59.18%|   0:00:03.0| 1060.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.840| -37.726|    59.32%|   0:00:01.0| 1061.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.835| -37.449|    59.52%|   0:00:02.0| 1061.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.830| -37.450|    59.56%|   0:00:01.0| 1061.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.821| -37.243|    59.56%|   0:00:01.0| 1061.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.815| -36.805|    59.61%|   0:00:00.0| 1061.1M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -0.811| -36.769|    59.72%|   0:00:01.0| 1061.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.806| -36.373|    59.97%|   0:00:02.0| 1061.1M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -0.804| -36.299|    60.02%|   0:00:01.0| 1061.1M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.799| -36.133|    60.03%|   0:00:00.0| 1061.1M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -0.799| -36.062|    60.09%|   0:00:01.0| 1061.1M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -0.798| -35.939|    60.09%|   0:00:00.0| 1061.1M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -0.792| -35.698|    60.13%|   0:00:01.0| 1061.1M|NG_view_typ|  default| reg_out_reg[125]/D   |
|  -0.786| -35.257|    60.19%|   0:00:01.0| 1061.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.780| -35.070|    60.24%|   0:00:01.0| 1062.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.775| -34.831|    60.38%|   0:00:01.0| 1062.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.773| -34.429|    60.53%|   0:00:02.0| 1062.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.769| -34.302|    60.53%|   0:00:00.0| 1062.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.764| -33.996|    60.81%|   0:00:03.0| 1062.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.764| -33.852|    61.02%|   0:00:02.0| 1062.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.760| -33.762|    61.02%|   0:00:00.0| 1062.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.756| -33.598|    61.09%|   0:00:00.0| 1062.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.752| -33.452|    61.11%|   0:00:01.0| 1063.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.749| -33.182|    61.38%|   0:00:02.0| 1064.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.745| -32.979|    61.59%|   0:00:02.0| 1064.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.743| -32.842|    61.70%|   0:00:02.0| 1064.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.736| -32.340|    61.82%|   0:00:01.0| 1064.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.733| -32.148|    61.89%|   0:00:01.0| 1064.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.731| -32.035|    62.13%|   0:00:02.0| 1065.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.726| -31.509|    62.20%|   0:00:01.0| 1065.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.720| -31.151|    62.45%|   0:00:02.0| 1065.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.715| -30.815|    62.48%|   0:00:00.0| 1065.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.710| -30.688|    62.65%|   0:00:04.0| 1065.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.711| -30.536|    62.88%|   0:00:06.0| 1066.0M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.709| -30.546|    62.88%|   0:00:00.0| 1066.0M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.704| -30.261|    62.97%|   0:00:01.0| 1067.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.702| -30.029|    63.15%|   0:00:01.0| 1067.1M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.698| -29.829|    63.22%|   0:00:02.0| 1068.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.693| -29.542|    63.26%|   0:00:00.0| 1068.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.688| -29.111|    63.62%|   0:00:03.0| 1068.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.684| -28.881|    63.74%|   0:00:02.0| 1068.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.678| -28.307|    63.93%|   0:00:05.0| 1069.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.673| -28.163|    63.98%|   0:00:00.0| 1069.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.669| -27.815|    64.01%|   0:00:00.0| 1069.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.665| -27.710|    64.09%|   0:00:01.0| 1069.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.660| -27.192|    64.25%|   0:00:01.0| 1081.8M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.655| -26.869|    64.36%|   0:00:01.0| 1081.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.651| -26.633|    64.49%|   0:00:01.0| 1081.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.647| -26.411|    64.52%|   0:00:01.0| 1081.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.645| -26.241|    64.67%|   0:00:01.0| 1081.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.640| -26.061|    64.72%|   0:00:01.0| 1081.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.635| -25.781|    64.79%|   0:00:00.0| 1081.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.631| -25.517|    64.85%|   0:00:02.0| 1081.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.627| -25.211|    65.02%|   0:00:03.0| 1081.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.624| -25.117|    65.13%|   0:00:02.0| 1081.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.621| -24.927|    65.19%|   0:00:01.0| 1081.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.618| -24.737|    65.34%|   0:00:01.0| 1081.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.615| -24.502|    65.44%|   0:00:01.0| 1081.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.612| -24.373|    65.69%|   0:00:02.0| 1082.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.608| -24.131|    65.87%|   0:00:02.0| 1082.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.603| -23.696|    65.95%|   0:00:01.0| 1082.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.599| -23.525|    66.08%|   0:00:03.0| 1082.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.595| -23.291|    66.39%|   0:00:02.0| 1082.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.593| -23.107|    66.59%|   0:00:01.0| 1082.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.588| -22.871|    66.78%|   0:00:02.0| 1082.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.585| -22.719|    66.89%|   0:00:02.0| 1082.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.582| -22.470|    67.16%|   0:00:02.0| 1085.1M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.580| -22.289|    67.37%|   0:00:02.0| 1085.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.575| -22.144|    67.56%|   0:00:02.0| 1086.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.571| -21.764|    68.23%|   0:00:09.0| 1088.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.567| -21.537|    68.43%|   0:00:02.0| 1088.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.565| -21.350|    68.47%|   0:00:01.0| 1088.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.561| -21.229|    68.59%|   0:00:01.0| 1088.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.556| -20.963|    68.76%|   0:00:02.0| 1088.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.553| -20.684|    69.27%|   0:00:05.0| 1090.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.549| -20.419|    69.37%|   0:00:01.0| 1089.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.542| -19.756|    69.52%|   0:00:01.0| 1089.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.537| -19.611|    69.53%|   0:00:01.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.531| -19.465|    69.55%|   0:00:03.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.527| -19.119|    69.58%|   0:00:01.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.527| -19.024|    69.64%|   0:00:00.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.525| -18.966|    69.64%|   0:00:00.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.521| -18.726|    69.65%|   0:00:00.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.515| -18.513|    69.65%|   0:00:01.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.510| -18.213|    69.77%|   0:00:01.0| 1090.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.505| -17.896|    69.85%|   0:00:00.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.501| -17.711|    69.96%|   0:00:02.0| 1090.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.493| -17.267|    70.05%|   0:00:00.0| 1091.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.488| -17.027|    70.61%|   0:00:08.0| 1091.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.487| -16.852|    71.07%|   0:00:05.0| 1091.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.484| -16.758|    71.32%|   0:00:02.0| 1091.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.480| -16.525|    71.43%|   0:00:01.0| 1092.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.475| -16.255|    71.96%|   0:00:09.0| 1092.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.472| -15.954|    72.03%|   0:00:01.0| 1092.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.466| -15.618|    72.04%|   0:00:00.0| 1092.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.466| -15.581|    72.04%|   0:00:01.0| 1092.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.463| -15.546|    72.04%|   0:00:00.0| 1092.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.459| -15.377|    72.10%|   0:00:00.0| 1092.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.450| -14.856|    72.23%|   0:00:01.0| 1092.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.445| -14.596|    72.54%|   0:00:03.0| 1093.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.441| -14.410|    72.65%|   0:00:01.0| 1093.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.438| -14.207|    72.88%|   0:00:02.0| 1093.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.433| -13.953|    72.89%|   0:00:01.0| 1093.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.431| -13.878|    73.07%|   0:00:02.0| 1093.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.427| -13.621|    73.07%|   0:00:00.0| 1093.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.423| -13.449|    73.11%|   0:00:00.0| 1093.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.419| -13.248|    73.14%|   0:00:01.0| 1093.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.417| -13.080|    73.20%|   0:00:00.0| 1093.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.412| -12.900|    73.41%|   0:00:02.0| 1093.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.407| -12.609|    73.49%|   0:00:01.0| 1093.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.400| -12.274|    73.54%|   0:00:00.0| 1094.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.394| -11.876|    73.70%|   0:00:04.0| 1094.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.390| -11.786|    73.73%|   0:00:01.0| 1094.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.386| -11.542|    73.94%|   0:00:01.0| 1095.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.383| -11.404|    73.96%|   0:00:01.0| 1095.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.379| -11.159|    74.40%|   0:00:03.0| 1096.1M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.374| -11.021|    74.53%|   0:00:01.0| 1097.1M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.368| -10.601|    75.20%|   0:00:06.0| 1097.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.359| -10.303|    75.50%|   0:00:02.0| 1097.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.358| -10.134|    75.83%|   0:00:02.0| 1098.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.354|  -9.983|    75.88%|   0:00:00.0| 1098.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.351|  -9.838|    76.26%|   0:00:09.0| 1098.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.345|  -9.493|    76.33%|   0:00:01.0| 1098.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.340|  -9.339|    76.39%|   0:00:01.0| 1098.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.335|  -9.030|    76.45%|   0:00:00.0| 1098.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.329|  -8.783|    76.54%|   0:00:01.0| 1098.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.322|  -8.458|    76.93%|   0:00:06.0| 1099.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.316|  -8.278|    77.05%|   0:00:01.0| 1099.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.312|  -8.091|    77.25%|   0:00:04.0| 1099.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.309|  -7.975|    77.44%|   0:00:01.0| 1099.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.304|  -7.719|    77.65%|   0:00:01.0| 1099.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.300|  -7.581|    77.83%|   0:00:01.0| 1100.0M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.296|  -7.363|    78.07%|   0:00:02.0| 1101.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.291|  -7.165|    78.44%|   0:00:04.0| 1101.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.287|  -7.013|    78.53%|   0:00:00.0| 1101.0M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.286|  -6.952|    78.74%|   0:00:03.0| 1101.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.281|  -6.775|    78.81%|   0:00:00.0| 1101.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.278|  -6.644|    79.06%|   0:00:03.0| 1101.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.274|  -6.462|    79.52%|   0:00:02.0| 1102.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.271|  -6.334|    79.64%|   0:00:02.0| 1102.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.266|  -6.162|    79.76%|   0:00:01.0| 1102.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.261|  -5.927|    79.95%|   0:00:01.0| 1102.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.257|  -5.800|    80.50%|   0:00:07.0| 1103.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.252|  -5.589|    80.75%|   0:00:05.0| 1103.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.247|  -5.407|    80.79%|   0:00:01.0| 1103.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.244|  -5.266|    80.96%|   0:00:02.0| 1103.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.240|  -5.112|    81.04%|   0:00:01.0| 1103.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.238|  -5.036|    81.20%|   0:00:01.0| 1103.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.235|  -4.929|    81.24%|   0:00:01.0| 1103.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.230|  -4.762|    81.52%|   0:00:01.0| 1104.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.226|  -4.629|    81.74%|   0:00:03.0| 1105.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.224|  -4.552|    81.85%|   0:00:01.0| 1105.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.220|  -4.401|    81.89%|   0:00:00.0| 1105.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.214|  -4.178|    82.00%|   0:00:01.0| 1105.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.209|  -4.057|    82.01%|   0:00:01.0| 1105.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.208|  -4.001|    82.46%|   0:00:04.0| 1105.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.206|  -3.914|    82.71%|   0:00:02.0| 1107.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.202|  -3.786|    82.88%|   0:00:01.0| 1107.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.198|  -3.691|    83.09%|   0:00:03.0| 1107.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.196|  -3.618|    83.24%|   0:00:01.0| 1107.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.192|  -3.496|    83.37%|   0:00:02.0| 1107.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.188|  -3.368|    83.60%|   0:00:01.0| 1108.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.186|  -3.302|    83.82%|   0:00:02.0| 1108.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.181|  -3.168|    83.84%|   0:00:00.0| 1108.1M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.177|  -3.029|    84.10%|   0:00:04.0| 1108.1M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.172|  -2.915|    84.48%|   0:00:03.0| 1108.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.168|  -2.788|    84.57%|   0:00:00.0| 1111.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.164|  -2.656|    84.60%|   0:00:01.0| 1111.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.162|  -2.560|    84.78%|   0:00:03.0| 1111.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.157|  -2.499|    84.81%|   0:00:01.0| 1111.7M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.153|  -2.391|    85.15%|   0:00:03.0| 1112.8M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.152|  -2.359|    85.26%|   0:00:02.0| 1112.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.150|  -2.289|    85.28%|   0:00:00.0| 1112.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.147|  -2.220|    85.29%|   0:00:01.0| 1112.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.142|  -2.112|    85.42%|   0:00:01.0| 1112.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.138|  -1.998|    85.73%|   0:00:03.0| 1112.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.135|  -1.911|    86.11%|   0:00:04.0| 1112.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.132|  -1.838|    86.30%|   0:00:05.0| 1113.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.128|  -1.750|    86.66%|   0:00:03.0| 1113.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.124|  -1.634|    86.83%|   0:00:03.0| 1114.0M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.124|  -1.572|    87.16%|   0:00:05.0| 1115.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.120|  -1.550|    87.16%|   0:00:00.0| 1115.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.115|  -1.463|    87.40%|   0:00:05.0| 1116.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.111|  -1.384|    87.58%|   0:00:03.0| 1116.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.107|  -1.317|    87.77%|   0:00:02.0| 1116.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.103|  -1.230|    87.99%|   0:00:02.0| 1116.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.099|  -1.142|    88.47%|   0:00:06.0| 1117.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.093|  -1.027|    88.66%|   0:00:01.0| 1117.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.088|  -0.945|    89.13%|   0:00:07.0| 1117.5M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.083|  -0.870|    89.16%|   0:00:01.0| 1117.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.080|  -0.799|    89.27%|   0:00:01.0| 1118.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.076|  -0.756|    89.64%|   0:00:08.0| 1122.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.073|  -0.688|    90.24%|   0:00:05.0| 1122.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.069|  -0.650|    90.35%|   0:00:01.0| 1122.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.065|  -0.528|    90.41%|   0:00:02.0| 1123.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.065|  -0.527|    90.57%|   0:00:05.0| 1123.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.061|  -0.508|    90.56%|   0:00:00.0| 1123.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.057|  -0.459|    91.14%|   0:00:16.0| 1123.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.053|  -0.403|    91.32%|   0:00:03.0| 1123.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.049|  -0.350|    91.45%|   0:00:03.0| 1123.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.048|  -0.323|    91.59%|   0:00:04.0| 1123.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.043|  -0.292|    91.73%|   0:00:02.0| 1123.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.039|  -0.255|    91.93%|   0:00:03.0| 1123.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.039|  -0.217|    92.00%|   0:00:02.0| 1123.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.037|  -0.215|    92.00%|   0:00:00.0| 1123.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.032|  -0.177|    92.36%|   0:00:05.0| 1125.0M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.026|  -0.125|    92.76%|   0:00:05.0| 1125.0M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.023|  -0.084|    92.96%|   0:00:05.0| 1128.8M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.021|  -0.079|    93.05%|   0:00:01.0| 1128.8M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.016|  -0.049|    93.16%|   0:00:02.0| 1128.8M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.011|  -0.028|    93.44%|   0:00:06.0| 1129.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.009|  -0.018|    93.54%|   0:00:02.0| 1129.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.007|  -0.012|    93.55%|   0:00:01.0| 1129.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|  -0.003|  -0.006|    93.62%|   0:00:02.0| 1129.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.001|  -0.001|    94.51%|   0:00:12.0| 1130.9M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.004|   0.000|    94.61%|   0:00:01.0| 1131.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.006|   0.000|    94.65%|   0:00:02.0| 1131.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.011|   0.000|    94.78%|   0:00:01.0| 1131.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.018|   0.000|    94.84%|   0:00:04.0| 1131.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.022|   0.000|    94.99%|   0:00:02.0| 1131.2M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.024|   0.000|    95.03%|   0:01:33.0| 1132.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.025|   0.000|    95.02%|   0:00:01.0| 1132.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.027|   0.000|    95.02%|   0:00:02.0| 1132.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.027|   0.000|    95.02%|   0:00:00.0| 1132.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.031|   0.000|    95.02%|   0:00:01.0| 1132.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.034|   0.000|    95.02%|   0:00:00.0| 1132.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.037|   0.000|    95.03%|   0:00:01.0| 1132.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.038|   0.000|    95.04%|   0:00:01.0| 1132.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.040|   0.000|    95.06%|   0:00:03.0| 1132.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.042|   0.000|    95.07%|   0:00:02.0| 1132.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.045|   0.000|    95.07%|   0:00:04.0| 1132.3M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.052|   0.000|    95.07%|   0:00:01.0| 1132.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.059|   0.000|    95.07%|   0:00:01.0| 1132.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.064|   0.000|    95.08%|   0:00:03.0| 1132.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.064|   0.000|    95.09%|   0:00:04.0| 1132.7M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.066|   0.000|    95.09%|   0:00:02.0| 1132.4M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.069|   0.000|    95.11%|   0:00:03.0| 1132.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.073|   0.000|    95.11%|   0:00:04.0| 1132.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.076|   0.000|    95.13%|   0:00:09.0| 1133.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.080|   0.000|    95.13%|   0:00:05.0| 1133.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.084|   0.000|    95.14%|   0:00:11.0| 1133.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.088|   0.000|    95.15%|   0:00:08.0| 1133.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.092|   0.000|    95.15%|   0:00:01.0| 1133.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.094|   0.000|    95.15%|   0:00:03.0| 1133.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.097|   0.000|    95.15%|   0:00:04.0| 1133.6M|NG_view_typ|  default| reg_out_reg[127]/D   |
|   0.100|   0.000|    95.16%|   0:00:08.0| 1134.6M|         NA|       NA| NA                   |
|   0.100|   0.000|    95.16%|   0:00:00.0| 1134.3M|NG_view_typ|       NA| NA                   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Optimize Step (cpu=0:12:36 real=0:12:37 mem=1134.3M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 95.16
Begin: GigaOpt Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 95.16
** reclaim pass 0 (63.8) : commits = 5062
** reclaim pass 1 (74.1) : commits = 14612
** reclaim pass 2 (15.2) : commits = 1289
** reclaim pass 3 (2.8) : commits = 177
** reclaim pass 4 (0.5) : commits = 28
** reclaim pass 5 (0.2) : commits = 8
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 73.96

** Summary: Restruct = 0 Buffer Deletion = 392 Declone = 4670 Resize = 16113 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |   15260  |       2    |
| Num insts Downsized               |   15260  |       2    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Core Reclaim Opt (cpu = 0:02:37) (real = 0:02:36) **
** Finished Reclaim (cpu = 0:02:37) (real = 0:02:36) **
End: GigaOpt Reclaim Optimization
*** Starting refinePlace (0:18:39 mem=1145.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 41826 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 33.5 % ( 121 / 361 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =2.485135, incremental np is triggered.
default core: bins with density >  0.75 = 75.1 % ( 271 / 361 )
RPlace postIncrNP: Density = 2.485135 -> 1.005405.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 72 (19.94%) -> 0 (0.00%)
[1.05 - 1.10] :	 4 (1.11%) -> 0 (0.00%)
[1.00 - 1.05] :	 8 (2.22%) -> 1 (0.28%)
[0.95 - 1.00] :	 9 (2.49%) -> 30 (8.31%)
[0.90 - 0.95] :	 5 (1.39%) -> 82 (22.71%)
[0.85 - 0.90] :	 3 (0.83%) -> 92 (25.48%)
[0.80 - 0.85] :	 10 (2.77%) -> 47 (13.02%)
[CPU] RefinePlace/IncrNP (cpu=0:00:16.3, real=0:00:16.0, mem=1144.8MB) @(0:18:40 - 0:18:56).
move report: incrNP moves 41415 insts, mean move: 12.25 um, max move: 72.96 um
	max move on inst (FE_RC_18499_0): (122.27, 185.64) --> (142.03, 238.84)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:06.6, real=0:00:07.0, mem=1153.9MB) @(0:18:56 - 0:19:03).
move report: preRPlace moves 30542 insts, mean move: 0.44 um, max move: 3.56 um
	max move on inst (FE_RC_22072_0): (133.67, 21.84) --> (134.43, 19.04)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.659e+05 = 1.336e+05 H + 1.323e+05 V
wire length = 2.530e+05 = 1.207e+05 H + 1.323e+05 V
Placement tweakage ends.
move report: tweak moves 11368 insts, mean move: 0.83 um, max move: 12.35 um
	max move on inst (U15571): (235.13, 156.24) --> (222.78, 156.24)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=1153.9MB) @(0:19:03 - 0:19:03).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1153.9MB) @(0:19:03 - 0:19:03).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 31831 insts, mean move: 0.55 um, max move: 12.16 um
	max move on inst (U15571): (234.94, 156.24) --> (222.78, 156.24)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        72.96 um
  inst (FE_RC_18499_0) with max move: (122.27, 185.64) -> (142.03, 238.84)
  mean    (X+Y) =        12.28 um
Total instances flipped for WireLenOpt: 349
Total instances flipped, including legalization: 40
Total instances moved : 41483
[CPU] RefinePlace/total (cpu=0:00:23.7, real=0:00:23.0, mem=1152.9MB) @(0:18:40 - 0:19:03).
*** maximum move = 73.0um ***
*** Finished refinePlace (0:19:04 mem=1152.9M) ***
*** Finished re-routing un-routed nets (1153.9M) ***

*** Finish Physical Update (cpu=0:00:42.8 real=0:00:43.0 mem=1172.3M) ***
** GigaOpt Optimizer WNS Slack 0.094 TNS Slack 0.000 Density 73.96
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.094|   0.000|    73.96%|   0:00:00.0| 1170.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.100|   0.000|    73.96%|   0:00:00.0| 1170.6M|NG_view_typ|       NA| NA                   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=1170.6M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 73.96
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 73.96
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.101|   0.000|    73.96%|   0:00:00.0| 1170.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Global Optimization Step (cpu=0:00:04.3 real=0:00:04.0 mem=1171.7M) ***
*** Starting refinePlace (0:19:28 mem=1166.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 41828 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 75.1 % ( 271 / 361 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1170.9MB) @(0:19:28 - 0:19:28).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:06.2, real=0:00:06.0, mem=1170.9MB) @(0:19:28 - 0:19:35).
move report: preRPlace moves 2948 insts, mean move: 0.20 um, max move: 1.59 um
	max move on inst (FE_RC_30332_0): (139.18, 171.64) --> (138.99, 170.24)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1170.9MB) @(0:19:35 - 0:19:35).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2948 insts, mean move: 0.20 um, max move: 1.59 um
	max move on inst (FE_RC_30332_0): (139.18, 171.64) --> (138.99, 170.24)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.59 um
  inst (FE_RC_30332_0) with max move: (139.18, 171.64) -> (138.99, 170.24)
  mean    (X+Y) =         0.20 um
Total instances moved : 2948
[CPU] RefinePlace/total (cpu=0:00:06.2, real=0:00:07.0, mem=1169.9MB) @(0:19:28 - 0:19:35).
*** maximum move = 1.6um ***
*** Finished refinePlace (0:19:35 mem=1163.9M) ***
*** Finished re-routing un-routed nets (1163.9M) ***

*** Finish Physical Update (cpu=0:00:07.0 real=0:00:07.0 mem=1169.9M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 73.97

*** Finish pre-CTS Setup Fixing (cpu=0:16:09 real=0:16:10 mem=1169.7M) ***

End: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Summary (cpu=16.17min real=16.18min mem=1091.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.100  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.971%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:17:13, real = 0:17:15, mem = 1091.9M, totSessionCpu=0:19:36 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1089.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.100  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.971%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:17:14, real = 0:17:16, mem = 1089.9M, totSessionCpu=0:19:37 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 4747 no-driver nets excluded.
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.100|   0.000|    73.97%|   0:00:00.0| 1134.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1134.3M) ***
End: GigaOpt harden opt
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: GigaOpt Reclaim Optimization
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 73.97
** reclaim pass 0 (0.4) : commits = 1
** reclaim pass 1 (0.0) : commits = 0
** reclaim pass 2 (33.7) : commits = 2476
** reclaim pass 3 (15.5) : commits = 1101
** reclaim pass 4 (1.3) : commits = 58
** reclaim pass 5 (0.2) : commits = 5
** reclaim pass 6 (0.1) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 70.78

** Summary: Restruct = 0 Buffer Deletion = 115 Declone = 2361 Resize = 1164 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |    1149  |       0    |
| Num insts Downsized               |    1149  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Core Reclaim Opt (cpu = 0:00:52.7) (real = 0:00:53.0) **
Executing incremental physical updates
Executing incremental physical updates
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 39352 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =   74 % ( 267 / 361 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1086.9MB) @(0:20:32 - 0:20:32).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1086.9MB) @(0:20:32 - 0:20:33).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.537e+05 = 1.213e+05 H + 1.324e+05 V
wire length = 2.525e+05 = 1.201e+05 H + 1.324e+05 V
Placement tweakage ends.
move report: tweak moves 3625 insts, mean move: 0.84 um, max move: 10.26 um
	max move on inst (U12152): (96.81, 69.44) --> (107.07, 69.44)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:01.0, mem=1086.9MB) @(0:20:33 - 0:20:34).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1086.9MB) @(0:20:34 - 0:20:34).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3625 insts, mean move: 0.84 um, max move: 10.26 um
	max move on inst (U12152): (96.81, 69.44) --> (107.07, 69.44)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        10.26 um
  inst (U12152) with max move: (96.81, 69.44) -> (107.07, 69.44)
  mean    (X+Y) =         0.84 um
Total instances flipped for WireLenOpt: 323
Total instances flipped, including legalization: 1605
Total instances moved : 3625
[CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1086.3MB) @(0:20:32 - 0:20:34).
** Finished Reclaim (cpu = 0:00:54.6) (real = 0:00:55.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=1086.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.4 1091.4M)

Overflow: 0.00% H + 0.00% V (0:00:00.1 1091.9M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:01.0 1087.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	1	 0.00%	0	 0.00%
  4:	16	 0.06%	1	 0.00%
  5:	26879	99.94%	26895	100.00%


Total length: 2.919e+05um, number of vias: 196548
M1(H) length: 1.354e+04um, number of vias: 123636
M2(V) length: 1.361e+05um, number of vias: 68756
M3(H) length: 1.081e+05um, number of vias: 3620
M4(V) length: 2.629e+04um, number of vias: 411
M5(H) length: 5.818e+03um, number of vias: 90
M6(V) length: 1.915e+03um, number of vias: 19
M7(H) length: 9.020e+00um, number of vias: 11
M8(V) length: 1.836e+02um, number of vias: 4
M9(H) length: 3.280e+00um, number of vias: 1
M10(V) length: 1.910e+00um

Peak Memory Usage was 1097.4M 
*** Finished trialRoute (cpu=0:00:03.7 mem=1090.3M) ***

Extraction called for design 'myPMul32_4' of instances=39352 and nets=51019 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1090.332M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 1068.4M, InitMEM = 1068.4M)
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1067.03 CPU=0:00:07.3 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1067.0M) ***
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Summary (cpu=1.17min real=1.17min mem=1070.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.038  |
|           TNS (ns):| -0.239  |
|    Violating Paths:|   10    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:18:27, real = 0:18:29, mem = 1070.1M, totSessionCpu=0:20:50 **
**INFO : Skipped repairing congestion 
*** Timing NOT met, worst failing slack is -0.038
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 7108 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.239 Density 70.78
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  -0.038|  -0.239|    70.78%|   0:00:00.0| 1125.6M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.029|  -0.154|    70.78%|   0:00:04.0| 1142.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.020|  -0.087|    70.79%|   0:00:00.0| 1142.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.012|  -0.041|    70.80%|   0:00:01.0| 1142.4M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.007|  -0.019|    70.80%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|  -0.002|  -0.002|    70.81%|   0:00:00.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.004|   0.000|    70.85%|   0:00:02.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.010|   0.000|    70.95%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.014|   0.000|    71.01%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.021|   0.000|    71.05%|   0:00:00.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.025|   0.000|    71.08%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.027|   0.000|    71.12%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.032|   0.000|    71.14%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.036|   0.000|    71.17%|   0:00:00.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.041|   0.000|    71.21%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.046|   0.000|    71.30%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.051|   0.000|    71.32%|   0:00:00.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.055|   0.000|    71.38%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.060|   0.000|    71.49%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.065|   0.000|    71.51%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.071|   0.000|    71.55%|   0:00:00.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.075|   0.000|    71.57%|   0:00:01.0| 1144.3M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.079|   0.000|    71.62%|   0:00:01.0| 1148.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.080|   0.000|    71.76%|   0:00:01.0| 1148.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.084|   0.000|    71.78%|   0:00:00.0| 1148.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.087|   0.000|    71.83%|   0:00:01.0| 1148.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.091|   0.000|    71.96%|   0:00:01.0| 1148.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.095|   0.000|    72.02%|   0:00:01.0| 1148.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.100|   0.000|    72.06%|   0:00:00.0| 1148.2M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.100|   0.000|    72.09%|   0:00:01.0| 1148.2M|         NA|       NA| NA                   |
|   0.100|   0.000|    72.09%|   0:00:00.0| 1147.9M|NG_view_typ|       NA| NA                   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Optimize Step (cpu=0:00:24.3 real=0:00:25.0 mem=1147.9M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 72.09
Begin: GigaOpt Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 72.09
** reclaim pass 0 (0.4) : commits = 7
** reclaim pass 1 (10.1) : commits = 908
** reclaim pass 2 (0.5) : commits = 33
** reclaim pass 3 (0.1) : commits = 4
** reclaim pass 4 (0.1) : commits = 0
Reclaim Optimization End WNS Slack 0.099  TNS Slack 0.000 Density 71.38

** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 0 Resize = 944 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |     925  |       1    |
| Num insts Downsized               |     925  |       1    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Core Reclaim Opt (cpu = 0:00:11.6) (real = 0:00:11.0) **
** Finished Reclaim (cpu = 0:00:11.6) (real = 0:00:11.0) **
End: GigaOpt Reclaim Optimization
*** Starting refinePlace (0:21:29 mem=1148.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 40334 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 73.1 % ( 264 / 361 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.066216, incremental np is triggered.
default core: bins with density >  0.75 = 74.8 % ( 270 / 361 )
RPlace postIncrNP: Density = 1.066216 -> 0.975676.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[1.05 - 1.10] :	 1 (0.28%) -> 0 (0.00%)
[1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[0.95 - 1.00] :	 11 (3.05%) -> 2 (0.55%)
[0.90 - 0.95] :	 32 (8.86%) -> 21 (5.82%)
[0.85 - 0.90] :	 104 (28.81%) -> 128 (35.46%)
[0.80 - 0.85] :	 77 (21.33%) -> 83 (22.99%)
[CPU] RefinePlace/IncrNP (cpu=0:00:05.5, real=0:00:05.0, mem=1152.3MB) @(0:21:29 - 0:21:34).
move report: incrNP moves 27258 insts, mean move: 1.37 um, max move: 13.75 um
	max move on inst (U15923): (81.42, 70.84) --> (93.77, 72.24)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:06.2, real=0:00:06.0, mem=1152.3MB) @(0:21:34 - 0:21:40).
move report: preRPlace moves 20127 insts, mean move: 0.37 um, max move: 3.87 um
	max move on inst (FE_RC_39198_0): (51.59, 30.24) --> (54.06, 28.84)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.615e+05 = 1.288e+05 H + 1.327e+05 V
wire length = 2.523e+05 = 1.197e+05 H + 1.327e+05 V
Placement tweakage ends.
move report: tweak moves 8438 insts, mean move: 0.85 um, max move: 15.01 um
	max move on inst (FE_RC_38444_0): (54.63, 72.24) --> (69.64, 72.24)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:01.0, mem=1152.3MB) @(0:21:40 - 0:21:41).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1152.3MB) @(0:21:41 - 0:21:41).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 21919 insts, mean move: 0.52 um, max move: 15.96 um
	max move on inst (FE_RC_38449_0): (51.78, 70.84) --> (67.74, 70.84)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        22.11 um
  inst (FE_RC_38303_0) with max move: (146.21, 122.64) -> (166.92, 121.24)
  mean    (X+Y) =         1.39 um
Total instances flipped for WireLenOpt: 364
Total instances flipped, including legalization: 503
Total instances moved : 29726
[CPU] RefinePlace/total (cpu=0:00:12.4, real=0:00:12.0, mem=1151.4MB) @(0:21:29 - 0:21:41).
*** maximum move = 22.1um ***
*** Finished refinePlace (0:21:41 mem=1151.4M) ***
*** Finished re-routing un-routed nets (1151.4M) ***

*** Finish Physical Update (cpu=0:00:14.1 real=0:00:14.0 mem=1151.4M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 71.38
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.100|   0.000|    71.38%|   0:00:00.0| 1151.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.100|   0.000|    71.39%|   0:00:00.0| 1151.1M|NG_view_typ|       NA| NA                   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1151.1M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 71.39
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.100|   0.000|    71.39%|   0:00:00.0| 1151.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Global Optimization Step (cpu=0:00:05.8 real=0:00:06.0 mem=1151.1M) ***
*** Starting refinePlace (0:21:49 mem=1151.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 40342 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 74.8 % ( 270 / 361 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1152.3MB) @(0:21:49 - 0:21:49).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:04.8, real=0:00:05.0, mem=1154.5MB) @(0:21:49 - 0:21:54).
move report: preRPlace moves 711 insts, mean move: 0.24 um, max move: 1.40 um
	max move on inst (FE_RC_35222_0): (140.70, 161.84) --> (140.70, 160.44)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1154.5MB) @(0:21:54 - 0:21:54).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 711 insts, mean move: 0.24 um, max move: 1.40 um
	max move on inst (FE_RC_35222_0): (140.70, 161.84) --> (140.70, 160.44)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.40 um
  inst (FE_RC_35222_0) with max move: (140.7, 161.84) -> (140.7, 160.44)
  mean    (X+Y) =         0.24 um
Total instances flipped for legalization: 1
Total instances moved : 711
[CPU] RefinePlace/total (cpu=0:00:04.9, real=0:00:05.0, mem=1153.6MB) @(0:21:49 - 0:21:54).
*** maximum move = 1.4um ***
*** Finished refinePlace (0:21:54 mem=1153.6M) ***
*** Finished re-routing un-routed nets (1153.6M) ***

*** Finish Physical Update (cpu=0:00:05.8 real=0:00:06.0 mem=1153.6M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 71.44

*** Finish pre-CTS Setup Fixing (cpu=0:01:03 real=0:01:03 mem=1153.3M) ***

End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Summary (cpu=1.08min real=1.08min mem=1088.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.107  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.441%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:19:33, real = 0:19:35, mem = 1088.2M, totSessionCpu=0:21:56 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1086.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.107  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.441%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:19:34, real = 0:19:36, mem = 1086.2M, totSessionCpu=0:21:57 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 7108 no-driver nets excluded.
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.107|   0.000|    71.44%|   0:00:00.0| 1128.5M|NG_view_typ|  default| reg_out_reg[126]/D   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1128.5M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=1088.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.6 1091.8M)

Overflow: 0.00% H + 0.00% V (0:00:00.1 1092.3M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:01.2 1088.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	2	 0.01%	0	 0.00%
  3:	11	 0.04%	0	 0.00%
  4:	21	 0.08%	0	 0.00%
  5:	26862	99.87%	26896	100.00%


Total length: 2.928e+05um, number of vias: 199664
M1(H) length: 1.354e+04um, number of vias: 126174
M2(V) length: 1.367e+05um, number of vias: 69129
M3(H) length: 1.077e+05um, number of vias: 3792
M4(V) length: 2.689e+04um, number of vias: 438
M5(H) length: 5.704e+03um, number of vias: 98
M6(V) length: 2.017e+03um, number of vias: 21
M7(H) length: 5.522e+01um, number of vias: 9
M8(V) length: 1.645e+02um, number of vias: 2
M9(H) length: 7.600e-01um, number of vias: 1
M10(V) length: 1.910e+00um

Peak Memory Usage was 1097.8M 
*** Finished trialRoute (cpu=0:00:04.6 mem=1087.6M) ***

Extraction called for design 'myPMul32_4' of instances=40342 and nets=51944 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1087.648M)
*** Starting delays update (0:22:05 mem=1074.7M) ***
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1067.45 CPU=0:00:07.6 REAL=0:00:08.0)
*** Finished delays update (0:22:16 mem=1070.5M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    32   |     32  |     0   |     0   |     0   |     0   | 0.11 |  71.44  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.11 |  71.46  |   0:00:02.0|    1149.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.11 |  71.46  |   0:00:00.0|    1149.3M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=1149.3M) ***

*** Starting refinePlace (0:22:23 mem=1149.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 40342 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1150.5MB) @(0:22:23 - 0:22:23).
move report: rPlace moves 79 insts, mean move: 0.88 um, max move: 3.37 um
	max move on inst (U13960): (14.35, 167.44) --> (14.92, 170.24)
move report: overall moves 79 insts, mean move: 0.88 um, max move: 3.37 um
	max move on inst (U13960): (14.35, 167.44) --> (14.92, 170.24)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.37 um
  inst (U13960) with max move: (14.35, 167.44) -> (14.92, 170.24)
  mean    (X+Y) =         0.88 um
Total instances moved : 79
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1149.6MB) @(0:22:23 - 0:22:23).
*** maximum move = 3.4um ***
*** Finished refinePlace (0:22:23 mem=1149.6M) ***
*** Finished re-routing un-routed nets (1149.6M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1149.6M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 0.106700003147 -> 0.110500000417 (bump = -0.00379999727)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 7108 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 71.46

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1128.1M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 0.106700003147 -> 0.110500000417 (bump = -0.00379999727)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=1082.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1082.7M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'myPMul32_4' of instances=40342 and nets=51944 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1085.945M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 1067.9M, InitMEM = 1067.9M)
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1065.63 CPU=0:00:07.8 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1065.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:20:14, real = 0:20:16, mem = 1067.6M, totSessionCpu=0:22:37 **
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  |  6.360  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.465%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:20:17, real = 0:20:19, mem = 1067.6M, totSessionCpu=0:22:40 **
*** Finished optDesign ***
<CMD> saveDesign prectsopt.enc
Writing Netlist "prectsopt.enc.dat/myPMul32_4.v.gz" ...
Saving configuration ...
Saving preference file prectsopt.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=995.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=995.1M) ***
Writing DEF file 'prectsopt.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 14:29:46 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'prectsopt.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 14:29:46 2018 ...
Saving rc congestion map prectsopt.enc.dat/myPMul32_4.congmap.gz ...
<CMD> clockDesign -specFile pmul32_4_fm.ctstch outDir clk_report
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 995.1M **

Usage: clockDesign [-help] [-check] [-clk <string>]
                   [-incrPostCTSsdcFile <string>] [-macromodel <string>]
                   [-noDeleteClockTree] [-outDir <string>]
                   [-postCTSsdcFile <string>] [-skipPostCTS]
                   [-specFile <string>] [-specViewList <string>]
                   [-updateIoLatency] [-skipTimeDesign ]

**ERROR: (ENCTCM-48):	"outDir" is not a legal option for command "clockDesign". Either the current option or an option prior to it is not specified correctly.
  
<CMD> clockDesign -specFile pmul32_4_fm.ctstch -outDir clk_report
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 995.1M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file pmul32_4_fm.ctstch
Checking spec file integrity...

Reading clock tree spec file 'pmul32_4_fm.ctstch' ...

**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View NG_view_typ :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View NG_view_typ :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 NG_view_typ
Default Analysis Views is NG_view_typ


****** AutoClockRootPin ******
AutoClockRootPin 1: g_inClk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   YES
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1005.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
*** Removed (0) buffers and (0) inverters in Clock g_inClk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1006.441M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1005.5M) ***
<clockDesign CMD> ckSynthesis -report clk_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Allocate Placement Memory Finished (MEM: 1001.066M)

Start to trace clock trees ...
*** Begin Tracer (mem=1001.1M) ***
Tracing Clock g_inClk ...

Reconvergent mux Check for spec:g_inClk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1001.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1001.441M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          4.2(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          203(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (g_inClk) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          45(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [100(ps) 100(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock g_inClk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================
**WARN: (ENCCK-6320):	The root input transition specified at g_inClk is 100p. This may make it difficult to achieve an acceptable transition time.

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          1
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          28(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          28(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          203(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          100 Ohm (user set)
   Net length threshold for resistance checks     :          28 um (derived 200*M2 layer pitch)


****** Clock (g_inClk) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          45(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          6.586000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [100(ps) 100(ps)]



****** Clock Tree (g_inClk) Structure
Max. Skew           : 20(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF_X1) (CLKBUF_X2) (CLKBUF_X3) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 384
Nr.          Rising  Sync Pins  : 384
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (g_inClk)
Output_Net: (g_inClk)   
**** CK_START: TopDown Tree Construction for g_inClk (384-leaf) (mem=1001.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=19[185,204*] trVio=S6(314)ps N384 B16 G1 A27(26.7) L[3,3] score=36382 cpu=0:00:57.0 mem=1002M 

**** CK_END: TopDown Tree Construction for g_inClk (cpu=0:00:57.4, real=0:00:58.0, mem=1002.1M)



**** CK_START: Update Database (mem=1002.1M)
16 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1002.1M)
NG_con_typ

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 6.586000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:06.2, real=0:00:06.0, mem=980.9MB) @(0:24:27 - 0:24:33).
move report: preRPlace moves 624 insts, mean move: 0.42 um, max move: 2.73 um
	max move on inst (FE_RC_21915_0): (157.80, 83.44) --> (159.13, 82.04)
wireLenOptFixPriorityInst 400 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=980.9MB) @(0:24:33 - 0:24:33).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 624 insts, mean move: 0.42 um, max move: 2.73 um
	max move on inst (FE_RC_21915_0): (157.80, 83.44) --> (159.13, 82.04)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.73 um
  inst (FE_RC_21915_0) with max move: (157.8, 83.44) -> (159.13, 82.04)
  mean    (X+Y) =         0.42 um
Total instances moved : 624
[CPU] RefinePlace/total (cpu=0:00:06.3, real=0:00:07.0, mem=980.6MB) @(0:24:27 - 0:24:33).
***** Refine Placement Finished (CPU Time: 0:00:06.4  MEM: 980.551M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:06.5 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...

**** Clock Tree g_inClk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
g_inClk delay[0(ps) 0(ps)] (  g_inClk__L1_I0/A )
Level 3 (Total=384	Sink=384)
Level 2 (Total=15	Sink=0	CLKBUF_X3=15)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 384

# Analysis View: NG_view_typ
********** Clock g_inClk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 384
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): reg_out_reg[123]/CK 205.2(ps)
Min trig. edge delay at sink(R): reg_out_reg[56]/CK 186.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 186.1~205.2(ps)        0~1000(ps)          
Fall Phase Delay               : 204.3~223.2(ps)        0~1000(ps)          
Trig. Edge Skew                : 19.1(ps)               20(ps)              
Rise Skew                      : 19.1(ps)               
Fall Skew                      : 18.9(ps)               
Max. Rise Buffer Tran.         : 37.9(ps)               100(ps)             
Max. Fall Buffer Tran.         : 37.6(ps)               100(ps)             
Max. Rise Sink Tran.           : 56.5(ps)               50(ps)              
Max. Fall Sink Tran.           : 55.9(ps)               50(ps)              
Min. Rise Buffer Tran.         : 37.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 37.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 42.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.6(ps)               0(ps)               

view NG_view_typ : skew = 19.1ps (required = 20ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'NG_view_typ'...
*** Look For Reconvergent Clock Component ***
The clock tree g_inClk has no reconvergent cell.
Reducing the latency of clock tree 'g_inClk' in 'NG_view_typ' view ...

Calculating pre-route downstream delay for clock tree 'g_inClk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'g_inClk__L1_I0' from (282920 10080) to (257840 144480)
MaxTriggerDelay: 192.3 (ps)
MinTriggerDelay: 174.7 (ps)
Skew: 17.6 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=980.4M) ***
Reducing the skew of clock tree 'g_inClk' in 'NG_view_typ' view ...

MaxTriggerDelay: 192.3 (ps)
MinTriggerDelay: 174.7 (ps)
Skew: 17.6 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=980.4M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 1 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=980.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:05.7, real=0:00:06.0, mem=980.7MB) @(0:24:33 - 0:24:39).
move report: preRPlace moves 65 insts, mean move: 0.25 um, max move: 0.57 um
	max move on inst (FE_RC_37150_0): (124.93, 72.24) --> (124.36, 72.24)
wireLenOptFixPriorityInst 400 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=980.7MB) @(0:24:39 - 0:24:39).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 65 insts, mean move: 0.25 um, max move: 0.57 um
	max move on inst (FE_RC_37150_0): (124.93, 72.24) --> (124.36, 72.24)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.57 um
  inst (FE_RC_37150_0) with max move: (124.93, 72.24) -> (124.36, 72.24)
  mean    (X+Y) =         0.25 um
Total instances moved : 65
[CPU] RefinePlace/total (cpu=0:00:05.8, real=0:00:06.0, mem=980.4MB) @(0:24:33 - 0:24:39).
***** Refine Placement Finished (CPU Time: 0:00:06.0  MEM: 980.367M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree g_inClk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
g_inClk delay[0(ps) 0(ps)] (  g_inClk__L1_I0/A )
Level 3 (Total=384	Sink=384)
Level 2 (Total=15	Sink=0	CLKBUF_X3=15)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 384

# Analysis View: NG_view_typ
********** Clock g_inClk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 384
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): reg_out_reg[123]/CK 192.3(ps)
Min trig. edge delay at sink(R): reg_out_reg[56]/CK 174.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 174.7~192.3(ps)        0~1000(ps)          
Fall Phase Delay               : 192~209.4(ps)          0~1000(ps)          
Trig. Edge Skew                : 17.6(ps)               20(ps)              
Rise Skew                      : 17.6(ps)               
Fall Skew                      : 17.4(ps)               
Max. Rise Buffer Tran.         : 32(ps)                 100(ps)             
Max. Fall Buffer Tran.         : 31.8(ps)               100(ps)             
Max. Rise Sink Tran.           : 56.5(ps)               50(ps)              
Max. Fall Sink Tran.           : 55.9(ps)               50(ps)              
Min. Rise Buffer Tran.         : 32(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 31.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 42.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.6(ps)               0(ps)               

view NG_view_typ : skew = 17.6ps (required = 20ps)


Generating Clock Analysis Report clk_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:06.2 real=0:00:06.0 mem=980.7M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=981.5MB) @(0:24:39 - 0:24:40).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 400 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=981.5MB) @(0:24:40 - 0:24:41).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
[CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=980.9MB) @(0:24:39 - 0:24:41).
***** Refine Placement Finished (CPU Time: 0:00:01.4  MEM: 980.867M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree g_inClk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
g_inClk delay[0(ps) 0(ps)] (  g_inClk__L1_I0/A )
Level 3 (Total=384	Sink=384)
Level 2 (Total=15	Sink=0	CLKBUF_X3=15)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 384

# Analysis View: NG_view_typ
********** Clock g_inClk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 384
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): reg_out_reg[123]/CK 192.3(ps)
Min trig. edge delay at sink(R): reg_out_reg[56]/CK 174.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 174.7~192.3(ps)        0~1000(ps)          
Fall Phase Delay               : 192~209.4(ps)          0~1000(ps)          
Trig. Edge Skew                : 17.6(ps)               20(ps)              
Rise Skew                      : 17.6(ps)               
Fall Skew                      : 17.4(ps)               
Max. Rise Buffer Tran.         : 32(ps)                 100(ps)             
Max. Fall Buffer Tran.         : 31.8(ps)               100(ps)             
Max. Rise Sink Tran.           : 56.5(ps)               50(ps)              
Max. Fall Sink Tran.           : 55.9(ps)               50(ps)              
Min. Rise Buffer Tran.         : 32(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 31.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 42.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.6(ps)               0(ps)               

view NG_view_typ : skew = 17.6ps (required = 20ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Mon Apr 23 14:32:21 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.10 (MB)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 743.25 (MB) peak = 896.36 (MB)
#NanoRoute Version v13.27-s002 NR140623-1045/13_20-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.140.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 750.45 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Apr 23 14:32:24 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Apr 23 14:32:24 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1846          35       16500    76.58%
#  Metal 2        V        1904          70       16500     2.25%
#  Metal 3        H        1882           0       16500     0.00%
#  Metal 4        V         986           0       16500     0.00%
#  Metal 5        H         940           0       16500     0.00%
#  Metal 6        V         986           0       16500     0.00%
#  Metal 7        H         313           0       16500     0.00%
#  Metal 8        V         328           0       16500     0.00%
#  Metal 9        H         126           0       16500     0.00%
#  Metal 10       V         132           0       16500     0.01%
#  --------------------------------------------------------------
#  Total                   9443       0.54%  165000     7.88%
#
#  17 nets (0.03%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.62 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.63 (MB)
#
#There are 17 nets globally routed, including 17 constrainted nets.
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 4748 um.
#Total half perimeter of net bounding box = 3516 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 8 um.
#Total wire length on LAYER metal3 = 2524 um.
#Total wire length on LAYER metal4 = 2216 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1216
#Up-Via Summary (total 1216):
#           
#-----------------------
#  Metal 1          416
#  Metal 2          387
#  Metal 3          413
#-----------------------
#                  1216 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.24 (MB)
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 10.98 (MB)
#Total memory = 754.24 (MB)
#Peak memory = 896.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.5% of the total area was rechecked for DRC, and 53.9% required routing.
#    number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 775.29 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 775.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 4724 um.
#Total half perimeter of net bounding box = 3516 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 57 um.
#Total wire length on LAYER metal3 = 2419 um.
#Total wire length on LAYER metal4 = 2248 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1334
#Up-Via Summary (total 1334):
#           
#-----------------------
#  Metal 1          416
#  Metal 2          398
#  Metal 3          520
#-----------------------
#                  1334 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 4.07 (MB)
#Total memory = 758.32 (MB)
#Peak memory = 896.36 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 4.09 (MB)
#Total memory = 758.34 (MB)
#Peak memory = 896.36 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 758.34 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.38 (MB) peak = 896.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:12
#Increased memory = 16.29 (MB)
#Total memory = 752.38 (MB)
#Peak memory = 896.36 (MB)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 23 14:32:33 2018
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 28 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
**WARN: (ENCCK-6350):	Clock net g_inClk__L2_N13 has 26.9807 percent resistance deviation between preRoute resistance (769.667 ohm) and after route resistance (1054.06 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net g_inClk__L2_N7 has 26.2454 percent resistance deviation between preRoute resistance (831.066 ohm) and after route resistance (1126.8 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net g_inClk__L2_N8 has 25.832 percent resistance deviation between preRoute resistance (833.7 ohm) and after route resistance (1124.07 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net g_inClk__L1_N0 has 23.7295 percent resistance deviation between preRoute resistance (386.943 ohm) and after route resistance (507.33 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net g_inClk__L2_N12 has 22.6226 percent resistance deviation between preRoute resistance (954.334 ohm) and after route resistance (1233.35 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net g_inClk__L2_N5 has 21.4312 percent resistance deviation between preRoute resistance (892.039 ohm) and after route resistance (1135.36 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net g_inClk__L2_N10 has 21.3143 percent resistance deviation between preRoute resistance (878.416 ohm) and after route resistance (1116.36 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net g_inClk__L2_N1 has 20.8511 percent resistance deviation between preRoute resistance (938.761 ohm) and after route resistance (1186.07 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree g_inClk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
g_inClk delay[0(ps) 0(ps)] (  g_inClk__L1_I0/A )
Level 3 (Total=384	Sink=384)
Level 2 (Total=15	Sink=0	CLKBUF_X3=15)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 384

# Analysis View: NG_view_typ
********** Clock g_inClk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 384
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): reg_out_reg[123]/CK 194.9(ps)
Min trig. edge delay at sink(R): reg_mid_0_reg[62]/CK 177.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 177.2~194.9(ps)        0~1000(ps)          
Fall Phase Delay               : 194.6~212.7(ps)        0~1000(ps)          
Trig. Edge Skew                : 17.7(ps)               20(ps)              
Rise Skew                      : 17.7(ps)               
Fall Skew                      : 18.1(ps)               
Max. Rise Buffer Tran.         : 32.3(ps)               100(ps)             
Max. Fall Buffer Tran.         : 32.1(ps)               100(ps)             
Max. Rise Sink Tran.           : 57.3(ps)               50(ps)              
Max. Fall Sink Tran.           : 56.7(ps)               50(ps)              
Min. Rise Buffer Tran.         : 32.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 32.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 42.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.6(ps)               0(ps)               

view NG_view_typ : skew = 17.7ps (required = 20ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'NG_view_typ'...
Selecting the worst MMMC view of clock tree 'g_inClk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1004.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1004.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'NG_view_typ' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree g_inClk has no reconvergent cell.

**** Clock Tree g_inClk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
g_inClk delay[0(ps) 0(ps)] (  g_inClk__L1_I0/A )
Level 3 (Total=384	Sink=384)
Level 2 (Total=15	Sink=0	CLKBUF_X3=15)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 384

# Analysis View: NG_view_typ
********** Clock g_inClk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 384
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): reg_out_reg[123]/CK 194.9(ps)
Min trig. edge delay at sink(R): reg_mid_0_reg[62]/CK 177.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 177.2~194.9(ps)        0~1000(ps)          
Fall Phase Delay               : 194.6~212.7(ps)        0~1000(ps)          
Trig. Edge Skew                : 17.7(ps)               20(ps)              
Rise Skew                      : 17.7(ps)               
Fall Skew                      : 18.1(ps)               
Max. Rise Buffer Tran.         : 32.3(ps)               100(ps)             
Max. Fall Buffer Tran.         : 32.1(ps)               100(ps)             
Max. Rise Sink Tran.           : 57.3(ps)               50(ps)              
Max. Fall Sink Tran.           : 56.7(ps)               50(ps)              
Min. Rise Buffer Tran.         : 32.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 32.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 42.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.6(ps)               0(ps)               

view NG_view_typ : skew = 17.7ps (required = 20ps)


Clock g_inClk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clk_report/clock.report ....
Generating Clock Routing Guide myPMul32_4.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          8

*** End ckSynthesis (cpu=0:01:24, real=0:01:24, mem=1003.4M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clk_report/clock.postCTS.report
Redoing specifyClockTree ...
**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=1004.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.5 1009.6M)

Overflow: 0.00% H + 0.00% V (0:00:00.1 1010.1M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:01.1 1005.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	2	 0.01%	1	 0.00%
  3:	10	 0.04%	0	 0.00%
  4:	45	 0.17%	0	 0.00%
  5:	26839	99.79%	26895	100.00%


Total length: 2.957e+05um, number of vias: 200163
M1(H) length: 1.348e+04um, number of vias: 126200
M2(V) length: 1.364e+05um, number of vias: 69252
M3(H) length: 1.097e+05um, number of vias: 4186
M4(V) length: 2.897e+04um, number of vias: 397
M5(H) length: 5.224e+03um, number of vias: 97
M6(V) length: 1.806e+03um, number of vias: 19
M7(H) length: 2.358e+01um, number of vias: 9
M8(V) length: 1.645e+02um, number of vias: 2
M9(H) length: 7.600e-01um, number of vias: 1
M10(V) length: 1.910e+00um

Peak Memory Usage was 1015.6M 
*** Finished trialRoute (cpu=0:00:04.0 mem=1004.2M) ***

Extraction called for design 'myPMul32_4' of instances=40358 and nets=51960 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1004.164M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'NG_view_typ'...
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...

**** Clock Tree g_inClk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
g_inClk delay[0(ps) 0(ps)] (  g_inClk__L1_I0/A )
Level 3 (Total=384	Sink=384)
Level 2 (Total=15	Sink=0	CLKBUF_X3=15)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 384

# Analysis View: NG_view_typ
********** Clock g_inClk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 384
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): reg_ini_3_reg[10]/CK 178.5(ps)
Min trig. edge delay at sink(R): reg_ini_3_reg[16]/CK 154.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 154.2~178.5(ps)        0~1000(ps)          
Fall Phase Delay               : 166.9~189(ps)          0~1000(ps)          
Trig. Edge Skew                : 24.3(ps)               20(ps)              
Rise Skew                      : 24.3(ps)               
Fall Skew                      : 22.1(ps)               
Max. Rise Buffer Tran.         : 30.7(ps)               100(ps)             
Max. Fall Buffer Tran.         : 29.2(ps)               100(ps)             
Max. Rise Sink Tran.           : 58.2(ps)               50(ps)              
Max. Fall Sink Tran.           : 55.5(ps)               50(ps)              
Min. Rise Buffer Tran.         : 30.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 44.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 42.8(ps)               0(ps)               

view NG_view_typ : skew = 24.3ps (required = 20ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'NG_view_typ' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1021.7M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'g_inClk' ...
Optimizing clock tree 'g_inClk' in 'NG_view_typ' view ...

Calculating post-route downstream delay for clock tree 'g_inClk' ...
*** Look For Reconvergent Clock Component ***
The clock tree g_inClk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
attaching a dummy cell g_inClk__I0(CLKBUF_X3) loc=(365000 80080) at the net g_inClk__L2_N13 around the input term reg_out_reg[56]/CK
global skew: 21.2(ps)
max(R): 178.5(ps) reg_ini_3_reg[10]/CK
min(R): 157.3(ps) reg_mid_0_reg[52]/CK
buffer tran max: [30.7(ps) 29.2(ps)]
sink tran max: [61(ps) 57.3(ps)]
attaching a dummy cell g_inClk__I1(CLKBUF_X3) loc=(393120 242480) at the net g_inClk__L2_N7 around the input term reg_mid_0_reg[52]/CK
global skew: 20.9(ps)
max(R): 178.5(ps) reg_ini_3_reg[10]/CK
min(R): 157.6(ps) reg_out_reg[56]/CK
buffer tran max: [30.7(ps) 29.2(ps)]
sink tran max: [61(ps) 57.3(ps)]
attaching a dummy cell g_inClk__I2(CLKBUF_X3) loc=(365000 80080) at the net g_inClk__L2_N13 around the input term reg_out_reg[56]/CK
global skew: 20.2(ps)
max(R): 178.5(ps) reg_ini_3_reg[10]/CK
min(R): 158.3(ps) reg_out_reg[104]/CK
buffer tran max: [30.7(ps) 29.2(ps)]
sink tran max: [61(ps) 57.3(ps)]
attaching a dummy cell g_inClk__I3(CLKBUF_X3) loc=(423900 334880) at the net g_inClk__L2_N5 around the input term reg_out_reg[104]/CK
Resized (CLKBUF_X3->CLKBUF_X2): g_inClk__L2_I0
Inserted dummy cell (CLKBUF_X3): g_inClk__I2
Inserted dummy cell (CLKBUF_X3): g_inClk__I3
Inserted dummy cell (CLKBUF_X3): g_inClk__I0
Inserted dummy cell (CLKBUF_X3): g_inClk__I1
resized 1 standard cell(s).
inserted 4 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:01.3 real=0:00:01.0 mem=1022.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:01.3 real=0:00:01.0 mem=1021.7M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:05.5, real=0:00:05.0, mem=1022.7MB) @(0:25:00 - 0:25:05).
move report: preRPlace moves 95 insts, mean move: 0.31 um, max move: 1.97 um
	max move on inst (g_inClk__I2): (182.50, 40.04) --> (181.93, 41.44)
wireLenOptFixPriorityInst 404 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1022.7MB) @(0:25:05 - 0:25:05).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 95 insts, mean move: 0.31 um, max move: 1.97 um
	max move on inst (g_inClk__I2): (182.50, 40.04) --> (181.93, 41.44)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.97 um
  inst (g_inClk__I2) with max move: (182.5, 40.04) -> (181.93, 41.44)
  mean    (X+Y) =         0.31 um
Total instances moved : 95
[CPU] RefinePlace/total (cpu=0:00:05.6, real=0:00:05.0, mem=1021.7MB) @(0:25:00 - 0:25:05).
***** Refine Placement Finished (CPU Time: 0:00:06.2  MEM: 1021.746M)

globalDetailRoute

#Start globalDetailRoute on Mon Apr 23 14:32:47 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 768.53 (MB)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 803.57 (MB) peak = 896.36 (MB)
#NanoRoute Version v13.27-s002 NR140623-1045/13_20-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.140.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 805.61 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at (117.225 145.740) on metal1 for NET g_inClk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (190.385 39.425) on metal1 for NET g_inClk__L2_N13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (182.405 40.655) on metal1 for NET g_inClk__L2_N13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (182.055 42.225) on metal1 for NET g_inClk__L2_N13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (184.145 40.650) on metal1 for NET g_inClk__L2_N13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (194.755 42.225) on metal1 for NET g_inClk__L2_N14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (211.285 168.225) on metal1 for NET g_inClk__L2_N5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (213.025 168.225) on metal1 for NET g_inClk__L2_N5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (180.315 42.225) on metal1 for NET g_inClk__L2_N6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (196.275 121.855) on metal1 for NET g_inClk__L2_N7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at (198.015 121.850) on metal1 for NET g_inClk__L2_N7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#17 routed nets are extracted.
#    6 (0.01%) extracted nets are partially routed.
#44728 (86.07%) nets are without wires.
#7219 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 51964.
#Number of eco nets is 6
#
#Start data preparation...
#
#Data preparation is done on Mon Apr 23 14:32:49 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Apr 23 14:32:49 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1846          35       16500    76.58%
#  Metal 2        V        1904          70       16500     2.25%
#  Metal 3        H        1882           0       16500     0.00%
#  Metal 4        V         986           0       16500     0.00%
#  Metal 5        H         940           0       16500     0.00%
#  Metal 6        V         986           0       16500     0.00%
#  Metal 7        H         313           0       16500     0.00%
#  Metal 8        V         328           0       16500     0.00%
#  Metal 9        H         126           0       16500     0.00%
#  Metal 10       V         132           0       16500     0.01%
#  --------------------------------------------------------------
#  Total                   9443       0.54%  165000     7.88%
#
#  17 nets (0.03%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 809.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 811.09 (MB)
#
#There are 6 nets globally routed, including 6 constrainted nets.
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 4730 um.
#Total half perimeter of net bounding box = 3516 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 57 um.
#Total wire length on LAYER metal3 = 2425 um.
#Total wire length on LAYER metal4 = 2248 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1344
#Up-Via Summary (total 1344):
#           
#-----------------------
#  Metal 1          420
#  Metal 2          403
#  Metal 3          521
#-----------------------
#                  1344 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 809.34 (MB)
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.77 (MB)
#Total memory = 809.34 (MB)
#Peak memory = 896.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 57.4% of the total area was rechecked for DRC, and 1.3% required routing.
#    number of violations = 0
#32827 out of 40362 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 827.53 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 4726 um.
#Total half perimeter of net bounding box = 3516 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 56 um.
#Total wire length on LAYER metal3 = 2422 um.
#Total wire length on LAYER metal4 = 2248 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1345
#Up-Via Summary (total 1345):
#           
#-----------------------
#  Metal 1          420
#  Metal 2          402
#  Metal 3          523
#-----------------------
#                  1345 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.23 (MB)
#Total memory = 810.56 (MB)
#Peak memory = 896.36 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.23 (MB)
#Total memory = 810.57 (MB)
#Peak memory = 896.36 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 810.57 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.68 (MB) peak = 896.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 4.16 (MB)
#Total memory = 772.68 (MB)
#Peak memory = 896.36 (MB)
#Number of warnings = 13
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 23 14:32:57 2018
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:09.8 mem=1022.0M) ***
*** Look For Un-Routed Clock Tree Net ***
Extraction called for design 'myPMul32_4' of instances=40362 and nets=51964 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1022.035M)

**** Clock Tree g_inClk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
g_inClk delay[0(ps) 0(ps)] (  g_inClk__L1_I0/A )
Level 3 (Total=384	Sink=384)
Level 2 (Total=15	Sink=0	CLKBUF_X2=1	CLKBUF_X3=14)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 384

# Analysis View: NG_view_typ
********** Clock g_inClk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 384
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): reg_ini_3_reg[10]/CK 178.5(ps)
Min trig. edge delay at sink(R): reg_out_reg[56]/CK 159(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 159~178.5(ps)          0~1000(ps)          
Fall Phase Delay               : 169.5~188.9(ps)        0~1000(ps)          
Trig. Edge Skew                : 19.5(ps)               20(ps)              
Rise Skew                      : 19.5(ps)               
Fall Skew                      : 19.4(ps)               
Max. Rise Buffer Tran.         : 30.7(ps)               100(ps)             
Max. Fall Buffer Tran.         : 29.2(ps)               100(ps)             
Max. Rise Sink Tran.           : 61(ps)                 50(ps)              
Max. Fall Sink Tran.           : 57.4(ps)               50(ps)              
Min. Rise Buffer Tran.         : 30.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 49.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 48(ps)                 0(ps)               

view NG_view_typ : skew = 19.5ps (required = 20ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'NG_view_typ' ...

*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree g_inClk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
g_inClk delay[0(ps) 0(ps)] (  g_inClk__L1_I0/A )
Level 3 (Total=384	Sink=384)
Level 2 (Total=15	Sink=0	CLKBUF_X2=1	CLKBUF_X3=14)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 384

# Analysis View: NG_view_typ
********** Clock g_inClk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 384
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): reg_ini_3_reg[10]/CK 178.5(ps)
Min trig. edge delay at sink(R): reg_out_reg[56]/CK 159(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 159~178.5(ps)          0~1000(ps)          
Fall Phase Delay               : 169.5~188.9(ps)        0~1000(ps)          
Trig. Edge Skew                : 19.5(ps)               20(ps)              
Rise Skew                      : 19.5(ps)               
Fall Skew                      : 19.4(ps)               
Max. Rise Buffer Tran.         : 30.7(ps)               100(ps)             
Max. Fall Buffer Tran.         : 29.2(ps)               100(ps)             
Max. Rise Sink Tran.           : 61(ps)                 50(ps)              
Max. Fall Sink Tran.           : 57.4(ps)               50(ps)              
Min. Rise Buffer Tran.         : 30.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 49.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 48(ps)                 0(ps)               

view NG_view_typ : skew = 19.5ps (required = 20ps)


Generating Clock Analysis Report clk_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:23.5, real=0:00:24.0, mem=1021.3M) ***
**clockDesign ... cpu = 0:01:47, real = 0:01:48, mem = 1021.3M **
<CMD> displayClockTree -mCLK -level1

Usage: displayClockTree [-help] [-allLevel] [-clk <string>] [-level <integer>]
                        [-skew] [-view <string>] [-preRoute  | -clkRouteOnly  | -postRoute  | -postCTS ]

**ERROR: (ENCTCM-48):	"-mCLK" is not a legal option for command "displayClockTree". Either the current option or an option prior to it is not specified correctly.

<CMD> displayClockTree -g_inClk -level1

Usage: displayClockTree [-help] [-allLevel] [-clk <string>] [-level <integer>]
                        [-skew] [-view <string>] [-preRoute  | -clkRouteOnly  | -postRoute  | -postCTS ]

**ERROR: (ENCTCM-48):	"-g_inClk" is not a legal option for command "displayClockTree". Either the current option or an option prior to it is not specified correctly.

<CMD> displayClockTree -clk g_inClk -level1

Usage: displayClockTree [-help] [-allLevel] [-clk <string>] [-level <integer>]
                        [-skew] [-view <string>] [-preRoute  | -clkRouteOnly  | -postRoute  | -postCTS ]

**ERROR: (ENCTCM-48):	"-level1" is not a legal option for command "displayClockTree". Either the current option or an option prior to it is not specified correctly.

<CMD> displayClockTree -clk mCLK -level1

Usage: displayClockTree [-help] [-allLevel] [-clk <string>] [-level <integer>]
                        [-skew] [-view <string>] [-preRoute  | -clkRouteOnly  | -postRoute  | -postCTS ]

**ERROR: (ENCTCM-48):	"-level1" is not a legal option for command "displayClockTree". Either the current option or an option prior to it is not specified correctly.

<CMD> saveDesign cts.enc
Redoing specifyClockTree ...
**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
Checking spec file integrity...
Writing Netlist "cts.enc.dat/myPMul32_4.v.gz" ...
Saving clock tree spec file 'cts.enc.dat/myPMul32_4.ctstch' ...
Saving configuration ...
Saving preference file cts.enc.dat/enc.pref.tcl ...
**ERROR: (ENCSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1020.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1020.3M) ***
Writing DEF file 'cts.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 14:45:29 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'cts.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 14:45:29 2018 ...
<CMD> timeDesign -postCTS
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=1020.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.6 1025.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.1 1026.2M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:01.3 1022.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	2	 0.01%	1	 0.00%
  3:	10	 0.04%	0	 0.00%
  4:	45	 0.17%	0	 0.00%
  5:	26839	99.79%	26895	100.00%


Total length: 2.958e+05um, number of vias: 200175
M1(H) length: 1.351e+04um, number of vias: 126199
M2(V) length: 1.363e+05um, number of vias: 69258
M3(H) length: 1.097e+05um, number of vias: 4193
M4(V) length: 2.902e+04um, number of vias: 397
M5(H) length: 5.224e+03um, number of vias: 97
M6(V) length: 1.806e+03um, number of vias: 19
M7(H) length: 2.358e+01um, number of vias: 9
M8(V) length: 1.645e+02um, number of vias: 2
M9(H) length: 7.600e-01um, number of vias: 1
M10(V) length: 1.910e+00um

Peak Memory Usage was 1031.7M 
*** Finished trialRoute (cpu=0:00:04.6 mem=1023.3M) ***

Extraction called for design 'myPMul32_4' of instances=40362 and nets=51964 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1023.297M)
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1031.07 CPU=0:00:07.6 REAL=0:00:08.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |  6.512  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.504%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 16.87 sec
Total Real time: 17.0 sec
Total Memory Usage: 1031.058594 Mbytes
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1037.1M, totSessionCpu=0:27:15 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=1035.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1035.1M) ***

Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.106  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.504%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1108.5M, totSessionCpu=0:27:18 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 1108.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1108.7M) ***
*** Starting optimizing excluded clock nets MEM= 1108.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1108.7M) ***
Info: 17 nets with fixed/cover wires excluded.
Info: 17 clock nets excluded from IPO operation.
Begin: GigaOpt Reclaim Optimization
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 71.50
** reclaim pass 0 (2.8) : commits = 40
** reclaim pass 0 (0.1) : commits = 2
** reclaim pass 1 (0.0) : commits = 0
** reclaim pass 2 (16.0) : commits = 1031
** reclaim pass 3 (8.0) : commits = 320
** reclaim pass 4 (0.4) : commits = 7
** reclaim pass 5 (0.1) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 70.23

** Summary: Restruct = 40 Buffer Deletion = 38 Declone = 993 Resize = 327 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |     326  |       5    |
| Num insts Downsized               |     326  |       5    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Core Reclaim Opt (cpu = 0:00:29.9) (real = 0:00:30.0) **
Executing incremental physical updates
Executing incremental physical updates
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 39252 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 72.6 % ( 262 / 361 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1129.7MB) @(0:27:48 - 0:27:48).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:05.5, real=0:00:05.0, mem=1129.7MB) @(0:27:48 - 0:27:53).
move report: preRPlace moves 29 insts, mean move: 0.19 um, max move: 0.19 um
	max move on inst (FE_RC_39383_0): (204.54, 47.04) --> (204.35, 47.04)
wireLenOptFixPriorityInst 384 inst fixed
Placement tweakage begins.
wire length = 2.554e+05 = 1.215e+05 H + 1.339e+05 V
wire length = 2.547e+05 = 1.209e+05 H + 1.339e+05 V
Placement tweakage ends.
move report: tweak moves 1816 insts, mean move: 0.85 um, max move: 5.89 um
	max move on inst (U8210): (105.55, 77.84) --> (111.44, 77.84)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:01.0, mem=1129.7MB) @(0:27:53 - 0:27:54).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1129.7MB) @(0:27:54 - 0:27:54).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1838 insts, mean move: 0.85 um, max move: 5.89 um
	max move on inst (U8210): (105.55, 77.84) --> (111.44, 77.84)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.89 um
  inst (U8210) with max move: (105.55, 77.84) -> (111.44, 77.84)
  mean    (X+Y) =         0.85 um
Total instances flipped for WireLenOpt: 310
Total instances flipped, including legalization: 793
Total instances moved : 1838
[CPU] RefinePlace/total (cpu=0:00:06.1, real=0:00:06.0, mem=1128.8MB) @(0:27:48 - 0:27:54).
** Finished Reclaim (cpu = 0:00:36.3) (real = 0:00:36.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=1128.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.7 1134.2M)

Overflow: 0.00% H + 0.00% V (0:00:00.1 1134.7M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:01.3 1130.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	1	 0.00%	0	 0.00%
  2:	1	 0.00%	0	 0.00%
  3:	10	 0.04%	0	 0.00%
  4:	41	 0.15%	1	 0.00%
  5:	26843	99.80%	26895	100.00%


Total length: 2.938e+05um, number of vias: 196794
M1(H) length: 1.337e+04um, number of vias: 123737
M2(V) length: 1.362e+05um, number of vias: 68567
M3(H) length: 1.090e+05um, number of vias: 3985
M4(V) length: 2.791e+04um, number of vias: 391
M5(H) length: 5.415e+03um, number of vias: 93
M6(V) length: 1.854e+03um, number of vias: 13
M7(H) length: 5.100e+00um, number of vias: 5
M8(V) length: 2.927e+01um, number of vias: 2
M9(H) length: 7.600e-01um, number of vias: 1
M10(V) length: 1.910e+00um

Peak Memory Usage was 1140.2M 
*** Finished trialRoute (cpu=0:00:04.8 mem=1128.8M) ***

Extraction called for design 'myPMul32_4' of instances=39252 and nets=51847 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1128.789M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 1111.9M, InitMEM = 1111.9M)
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1110.41 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:09.0  mem= 1110.4M) ***
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Summary (cpu=0.84min real=0.83min mem=1113.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.017  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.229%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1113.5M, totSessionCpu=0:28:09 **
Begin: GigaOpt Optimization in WNS mode
Info: 17 nets with fixed/cover wires excluded.
Info: 17 clock nets excluded from IPO operation.
*info: 17 clock nets excluded
*info: 2 special nets excluded.
*info: 8101 no-driver nets excluded.
*info: 17 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 70.23
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.017|   0.000|    70.23%|   0:00:00.0| 1169.1M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.070|   0.000|    70.61%|   0:00:12.0| 1197.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.075|   0.000|    70.68%|   0:00:01.0| 1197.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.080|   0.000|    70.69%|   0:00:01.0| 1197.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.085|   0.000|    70.76%|   0:00:01.0| 1197.8M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.090|   0.000|    70.80%|   0:00:01.0| 1197.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.094|   0.000|    70.81%|   0:00:00.0| 1197.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.098|   0.000|    70.84%|   0:00:01.0| 1197.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.100|   0.000|    70.84%|   0:00:00.0| 1197.9M|         NA|       NA| NA                   |
|   0.100|   0.000|    70.84%|   0:00:00.0| 1197.9M|NG_view_typ|       NA| NA                   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Optimize Step (cpu=0:00:17.4 real=0:00:17.0 mem=1197.9M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 70.84
*** Starting refinePlace (0:28:30 mem=1198.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 39680 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 72.9 % ( 263 / 361 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.067568, incremental np is triggered.
default core: bins with density >  0.75 = 73.1 % ( 264 / 361 )
RPlace postIncrNP: Density = 1.067568 -> 0.993243.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[1.05 - 1.10] :	 1 (0.28%) -> 0 (0.00%)
[1.00 - 1.05] :	 2 (0.55%) -> 0 (0.00%)
[0.95 - 1.00] :	 2 (0.55%) -> 1 (0.28%)
[0.90 - 0.95] :	 14 (3.88%) -> 8 (2.22%)
[0.85 - 0.90] :	 101 (27.98%) -> 111 (30.75%)
[0.80 - 0.85] :	 109 (30.19%) -> 108 (29.92%)
[CPU] RefinePlace/IncrNP (cpu=0:00:04.9, real=0:00:05.0, mem=1204.9MB) @(0:28:30 - 0:28:35).
move report: incrNP moves 25940 insts, mean move: 0.97 um, max move: 8.69 um
	max move on inst (mult_22/S2_20_13): (17.39, 72.24) --> (11.50, 75.04)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:05.9, real=0:00:06.0, mem=1204.9MB) @(0:28:35 - 0:28:41).
move report: preRPlace moves 18537 insts, mean move: 0.33 um, max move: 3.94 um
	max move on inst (U7334): (99.66, 33.04) --> (100.80, 30.24)
wireLenOptFixPriorityInst 384 inst fixed
Placement tweakage begins.
wire length = 2.621e+05 = 1.294e+05 H + 1.327e+05 V
wire length = 2.540e+05 = 1.214e+05 H + 1.327e+05 V
Placement tweakage ends.
move report: tweak moves 7213 insts, mean move: 0.80 um, max move: 17.10 um
	max move on inst (FE_RC_38873_0): (101.75, 101.64) --> (84.65, 101.64)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=1204.9MB) @(0:28:41 - 0:28:41).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1204.9MB) @(0:28:41 - 0:28:41).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 20308 insts, mean move: 0.46 um, max move: 16.91 um
	max move on inst (FE_RC_38873_0): (101.56, 101.64) --> (84.65, 101.64)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        22.56 um
  inst (FE_RC_38873_0) with max move: (104.41, 104.44) -> (84.65, 101.64)
  mean    (X+Y) =         1.02 um
Total instances flipped for WireLenOpt: 519
Total instances flipped, including legalization: 584
Total instances moved : 27230
[CPU] RefinePlace/total (cpu=0:00:11.6, real=0:00:11.0, mem=1203.9MB) @(0:28:30 - 0:28:41).
*** maximum move = 22.6um ***
*** Finished refinePlace (0:28:42 mem=1203.9M) ***
*** Finished re-routing un-routed nets (1203.9M) ***

*** Finish Physical Update (cpu=0:00:13.0 real=0:00:13.0 mem=1203.9M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 70.84
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 70.84
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.100|   0.000|    70.84%|   0:00:00.0| 1203.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Global Optimization Step (cpu=0:00:05.3 real=0:00:05.0 mem=1203.9M) ***
*** Starting refinePlace (0:28:48 mem=1203.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 39688 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 72.9 % ( 263 / 361 )
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1204.9MB) @(0:28:49 - 0:28:49).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:05.4, real=0:00:05.0, mem=1204.9MB) @(0:28:49 - 0:28:54).
move report: preRPlace moves 508 insts, mean move: 0.28 um, max move: 1.97 um
	max move on inst (FE_RC_31456_0): (139.18, 128.24) --> (138.61, 129.64)
wireLenOptFixPriorityInst 384 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1204.9MB) @(0:28:54 - 0:28:54).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 508 insts, mean move: 0.28 um, max move: 1.97 um
	max move on inst (FE_RC_31456_0): (139.18, 128.24) --> (138.61, 129.64)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.97 um
  inst (FE_RC_31456_0) with max move: (139.18, 128.24) -> (138.61, 129.64)
  mean    (X+Y) =         0.28 um
Total instances moved : 508
[CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:05.0, mem=1203.9MB) @(0:28:49 - 0:28:54).
*** maximum move = 2.0um ***
*** Finished refinePlace (0:28:54 mem=1203.9M) ***
*** Finished re-routing un-routed nets (1203.9M) ***

*** Finish Physical Update (cpu=0:00:06.6 real=0:00:07.0 mem=1203.9M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 70.88

*** Finish post-CTS Setup Fixing (cpu=0:00:43.4 real=0:00:43.0 mem=1203.9M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Summary (cpu=0.76min real=0.75min mem=1132.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.105  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.878%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:01:41, mem = 1132.5M, totSessionCpu=0:28:56 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1130.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.105  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.878%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 1130.5M, totSessionCpu=0:28:57 **
Begin: GigaOpt harden opt
Info: 17 nets with fixed/cover wires excluded.
Info: 17 clock nets excluded from IPO operation.
*info: 17 clock nets excluded
*info: 2 special nets excluded.
*info: 8101 no-driver nets excluded.
*info: 17 nets with fixed/cover wires excluded.
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.105|   0.000|    70.88%|   0:00:00.0| 1176.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish post-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1176.9M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=1134.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.7 1140.0M)

Overflow: 0.00% H + 0.00% V (0:00:00.1 1140.6M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:01.4 1136.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	3	 0.01%	0	 0.00%
  3:	9	 0.03%	0	 0.00%
  4:	36	 0.13%	2	 0.01%
  5:	26848	99.82%	26894	99.99%


Total length: 2.933e+05um, number of vias: 198010
M1(H) length: 1.337e+04um, number of vias: 124856
M2(V) length: 1.363e+05um, number of vias: 68750
M3(H) length: 1.094e+05um, number of vias: 3918
M4(V) length: 2.737e+04um, number of vias: 380
M5(H) length: 4.917e+03um, number of vias: 85
M6(V) length: 1.966e+03um, number of vias: 13
M7(H) length: 5.100e+00um, number of vias: 5
M8(V) length: 2.927e+01um, number of vias: 2
M9(H) length: 7.600e-01um, number of vias: 1
M10(V) length: 1.910e+00um

Peak Memory Usage was 1146.1M 
*** Finished trialRoute (cpu=0:00:05.1 mem=1134.6M) ***

Extraction called for design 'myPMul32_4' of instances=39688 and nets=52252 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1134.551M)
*** Starting delays update (0:29:06 mem=1121.6M) ***
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1116.1 CPU=0:00:07.6 REAL=0:00:08.0)
*** Finished delays update (0:29:14 mem=1119.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 17 nets with fixed/cover wires excluded.
Info: 17 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     9   |      9  |     0   |     0   |     0   |     0   | 0.10 |  70.88  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.10 |  70.88  |   0:00:01.0|    1196.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.10 |  70.88  |   0:00:01.0|    1196.2M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1196.2M) ***

*** Starting refinePlace (0:29:20 mem=1196.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 39688 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 384 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1197.4MB) @(0:29:21 - 0:29:21).
move report: rPlace moves 26 insts, mean move: 0.76 um, max move: 3.18 um
	max move on inst (FE_RC_16652_0): (109.16, 37.24) --> (109.54, 34.44)
move report: overall moves 26 insts, mean move: 0.76 um, max move: 3.18 um
	max move on inst (FE_RC_16652_0): (109.16, 37.24) --> (109.54, 34.44)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.18 um
  inst (FE_RC_16652_0) with max move: (109.16, 37.24) -> (109.54, 34.44)
  mean    (X+Y) =         0.76 um
Total instances moved : 26
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1196.4MB) @(0:29:21 - 0:29:21).
*** maximum move = 3.2um ***
*** Finished refinePlace (0:29:21 mem=1196.4M) ***
*** Finished re-routing un-routed nets (1196.4M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1196.4M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 0.104699999094 -> 0.095600001514 (bump = 0.00909999758)
Begin: all path group post-eco optimization
Info: 17 nets with fixed/cover wires excluded.
Info: 17 clock nets excluded from IPO operation.
*info: 17 clock nets excluded
*info: 2 special nets excluded.
*info: 8101 no-driver nets excluded.
*info: 17 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.096 TNS Slack 0.000 Density 70.88
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+
|   0.096|   0.000|    70.88%|   0:00:00.0| 1176.9M|NG_view_typ|  default| reg_out_reg[126]/D   |
|   0.100|   0.000|    70.89%|   0:00:01.0| 1186.3M|NG_view_typ|       NA| NA                   |
+--------+--------+----------+------------+--------+-----------+---------+----------------------+

*** Finish Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1186.3M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 70.89
*** Starting refinePlace (0:29:24 mem=1186.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 39690 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 384 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1187.5MB) @(0:29:24 - 0:29:24).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1186.6MB) @(0:29:24 - 0:29:24).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:29:25 mem=1186.6M) ***
*** Finished re-routing un-routed nets (1186.6M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1186.6M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 70.89

*** Finish post-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=1186.3M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 0.104699999094 -> 0.100599996746 (bump = 0.004100002348)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0249761591208%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=1131.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1131.5M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'myPMul32_4' of instances=39690 and nets=52254 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1134.559M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 1117.7M, InitMEM = 1117.7M)
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1116.31 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1116.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:22, real = 0:02:22, mem = 1118.3M, totSessionCpu=0:29:37 **
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  6.512  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:25, real = 0:02:25, mem = 1118.3M, totSessionCpu=0:29:40 **
*** Finished optDesign ***
<CMD> saveDesign postctsopt.enc
Redoing specifyClockTree ...
**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
Checking spec file integrity...
Writing Netlist "postctsopt.enc.dat/myPMul32_4.v.gz" ...
Saving clock tree spec file 'postctsopt.enc.dat/myPMul32_4.ctstch' ...
Saving configuration ...
Saving preference file postctsopt.enc.dat/enc.pref.tcl ...
**ERROR: (ENCSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1045.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1045.8M) ***
Writing DEF file 'postctsopt.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 14:51:03 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'postctsopt.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 14:51:03 2018 ...
Saving rc congestion map postctsopt.enc.dat/myPMul32_4.congmap.gz ...
<CMD> timeDesign -postCTS
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=1045.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1045.8M) ***

Extraction called for design 'myPMul32_4' of instances=39690 and nets=52254 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1045.816M)
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1043.82 CPU=0:00:07.6 REAL=0:00:08.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  6.512  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 13.1 sec
Total Real time: 14.0 sec
Total Memory Usage: 1043.910156 Mbytes
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=1045.2M, init mem=1045.2M)
*info: Placed = 39690          (Fixed = 404)
*info: Unplaced = 0           
Placement Density:70.89%(47817/67453)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.0; mem=1045.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (17) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1045.2M) ***
Start route 15 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1045.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Apr 23 14:52:56 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.87 (MB)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[59] connects to NET g_inClk__L2_N14 at location (194.765 42.210) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[71] connects to NET g_inClk__L2_N13 at location (216.045 42.210) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[63] connects to NET g_inClk__L2_N13 at location (210.725 39.410) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[62] connects to NET g_inClk__L2_N13 at location (205.965 40.670) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[61] connects to NET g_inClk__L2_N13 at location (197.985 37.870) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[60] connects to NET g_inClk__L2_N13 at location (194.135 39.410) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[56] connects to NET g_inClk__L2_N13 at location (182.375 40.670) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[2] connects to NET g_inClk__L2_N12 at location (98.655 64.610) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_mid_1_reg[0] connects to NET g_inClk__L2_N12 at location (84.795 73.010) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_mid_1_reg[10] connects to NET g_inClk__L2_N12 at location (76.185 84.210) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_mid_1_reg[2] connects to NET g_inClk__L2_N12 at location (76.045 81.410) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_mid_1_reg[11] connects to NET g_inClk__L2_N12 at location (72.790 79.870) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_mid_1_reg[1] connects to NET g_inClk__L2_N12 at location (71.635 78.610) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[31] connects to NET g_inClk__L2_N12 at location (71.635 73.010) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[11] connects to NET g_inClk__L2_N12 at location (66.175 71.470) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[0] connects to NET g_inClk__L2_N12 at location (82.135 57.470) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[32] connects to NET g_inClk__L2_N12 at location (74.855 59.010) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[35] connects to NET g_inClk__L2_N12 at location (86.265 49.070) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_out_reg[1] connects to NET g_inClk__L2_N12 at location (93.055 43.470) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST reg_mid_1_reg[29] connects to NET g_inClk__L2_N12 at location (83.605 47.810) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET g_inClk__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 820.80 (MB) peak = 920.14 (MB)
#NanoRoute Version v13.27-s002 NR140623-1045/13_20-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.140.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 823.24 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (9.695 75.825) on metal1 for NET g_inClk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (64.610 236.670) on metal1 for NET g_inClk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (213.185 154.225) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (212.235 151.425) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (213.755 165.425) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (213.945 157.025) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (206.535 131.825) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (207.105 134.625) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (206.730 133.070) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (205.965 140.225) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (264.675 133.055) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (269.425 143.025) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (269.235 151.425) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (269.425 158.255) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (266.385 154.225) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (268.475 147.055) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (269.615 133.055) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (261.825 129.025) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (269.615 129.025) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (269.615 131.825) on metal1 for NET g_inClk__L2_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#15 routed nets are extracted.
#    15 (0.03%) extracted nets are partially routed.
#2 routed nets are imported.
#52237 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 52254.
#Number of eco nets is 15
#
#Start data preparation...
#
#Data preparation is done on Mon Apr 23 14:52:59 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Apr 23 14:52:59 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1846          35       16500    76.72%
#  Metal 2        V        1904          70       16500     2.25%
#  Metal 3        H        1882           0       16500     0.00%
#  Metal 4        V         986           0       16500     0.00%
#  Metal 5        H         940           0       16500     0.00%
#  Metal 6        V         986           0       16500     0.00%
#  Metal 7        H         313           0       16500     0.00%
#  Metal 8        V         328           0       16500     0.00%
#  Metal 9        H         126           0       16500     0.00%
#  Metal 10       V         132           0       16500     0.01%
#  --------------------------------------------------------------
#  Total                   9443       0.54%  165000     7.90%
#
#  17 nets (0.03%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 826.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 828.91 (MB)
#
#There are 15 nets globally routed, including 15 constrainted nets.
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 4771 um.
#Total half perimeter of net bounding box = 3513 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 51 um.
#Total wire length on LAYER metal3 = 2453 um.
#Total wire length on LAYER metal4 = 2266 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1347
#Up-Via Summary (total 1347):
#           
#-----------------------
#  Metal 1          419
#  Metal 2          398
#  Metal 3          530
#-----------------------
#                  1347 
#
#Max overcon = 0 track.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.15 (MB)
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.35 (MB)
#Total memory = 827.15 (MB)
#Peak memory = 920.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 34.8% of the total area was rechecked for DRC, and 22.9% required routing.
#    number of violations = 0
#39670 out of 39690 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 845.09 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 845.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 4732 um.
#Total half perimeter of net bounding box = 3513 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 56 um.
#Total wire length on LAYER metal3 = 2415 um.
#Total wire length on LAYER metal4 = 2260 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1356
#Up-Via Summary (total 1356):
#           
#-----------------------
#  Metal 1          420
#  Metal 2          402
#  Metal 3          534
#-----------------------
#                  1356 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 0.96 (MB)
#Total memory = 828.12 (MB)
#Peak memory = 920.14 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 0.96 (MB)
#Total memory = 828.12 (MB)
#Peak memory = 920.14 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 828.12 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.29 (MB) peak = 920.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -22.82 (MB)
#Total memory = 774.05 (MB)
#Peak memory = 920.14 (MB)
#Number of warnings = 59
#Total number of warnings = 74
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 23 14:53:10 2018
#

globalDetailRoute

#Start globalDetailRoute on Mon Apr 23 14:53:11 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 774.05 (MB)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 799.89 (MB) peak = 920.14 (MB)
#NanoRoute Version v13.27-s002 NR140623-1045/13_20-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.140.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.74 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Apr 23 14:53:13 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Apr 23 14:53:13 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1846          35       16500    76.72%
#  Metal 2        V        1904          70       16500     2.25%
#  Metal 3        H        1882           0       16500     0.00%
#  Metal 4        V         986           0       16500     0.00%
#  Metal 5        H         940           0       16500     0.00%
#  Metal 6        V         986           0       16500     0.00%
#  Metal 7        H         313           0       16500     0.00%
#  Metal 8        V         328           0       16500     0.00%
#  Metal 9        H         126           0       16500     0.00%
#  Metal 10       V         132           0       16500     0.01%
#  --------------------------------------------------------------
#  Total                   9443       0.54%  165000     7.90%
#
#  17 nets (0.03%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 804.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 874.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 888.68 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 888.77 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 888.77 (MB)
#
#There are 44025 nets globally routed.
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     28(0.17%)      2(0.01%)   (0.19%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     28(0.02%)      2(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 253516 um.
#Total half perimeter of net bounding box = 304412 um.
#Total wire length on LAYER metal1 = 110 um.
#Total wire length on LAYER metal2 = 84528 um.
#Total wire length on LAYER metal3 = 97346 um.
#Total wire length on LAYER metal4 = 44289 um.
#Total wire length on LAYER metal5 = 23031 um.
#Total wire length on LAYER metal6 = 3379 um.
#Total wire length on LAYER metal7 = 715 um.
#Total wire length on LAYER metal8 = 21 um.
#Total wire length on LAYER metal9 = 78 um.
#Total wire length on LAYER metal10 = 19 um.
#Total number of vias = 174802
#Up-Via Summary (total 174802):
#           
#-----------------------
#  Metal 1       111721
#  Metal 2        54726
#  Metal 3         6441
#  Metal 4         1672
#  Metal 5          201
#  Metal 6           31
#  Metal 7            5
#  Metal 8            4
#  Metal 9            1
#-----------------------
#                174802 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.18 (MB)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Mon Apr 23 14:53:29 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.07 (MB)
#Start Track Assignment.
#Done with 31096 horizontal wires in 1 hboxes and 33249 vertical wires in 2 hboxes.
#Done with 31096 horizontal wires in 1 hboxes and 33249 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 246811 um.
#Total half perimeter of net bounding box = 304412 um.
#Total wire length on LAYER metal1 = 123 um.
#Total wire length on LAYER metal2 = 81028 um.
#Total wire length on LAYER metal3 = 93905 um.
#Total wire length on LAYER metal4 = 44277 um.
#Total wire length on LAYER metal5 = 23236 um.
#Total wire length on LAYER metal6 = 3405 um.
#Total wire length on LAYER metal7 = 716 um.
#Total wire length on LAYER metal8 = 21 um.
#Total wire length on LAYER metal9 = 82 um.
#Total wire length on LAYER metal10 = 18 um.
#Total number of vias = 174802
#Up-Via Summary (total 174802):
#           
#-----------------------
#  Metal 1       111721
#  Metal 2        54726
#  Metal 3         6441
#  Metal 4         1672
#  Metal 5          201
#  Metal 6           31
#  Metal 7            5
#  Metal 8            4
#  Metal 9            1
#-----------------------
#                174802 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 855.26 (MB)
#
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 55.38 (MB)
#Total memory = 855.26 (MB)
#Peak memory = 920.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 8167
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
#	metal1     2804        0     2110        1     1261      489     6665
#	metal2      278       14     1071       93        4        0     1460
#	metal3        0        0        0       42        0        0       42
#	Totals     3082       14     3181      136     1265      489     8167
#cpu time = 00:03:23, elapsed time = 00:03:23, memory = 872.44 (MB)
#start 1st optimization iteration ...
#    completing 10% with 7370 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 872.45 (MB)
#    completing 20% with 6595 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 872.45 (MB)
#    completing 30% with 5719 violations
#    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 872.45 (MB)
#    completing 40% with 4860 violations
#    cpu time = 00:00:34, elapsed time = 00:00:34, memory = 872.45 (MB)
#    completing 50% with 4132 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 872.45 (MB)
#    completing 60% with 3354 violations
#    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 872.45 (MB)
#    completing 70% with 2551 violations
#    cpu time = 00:00:59, elapsed time = 00:01:00, memory = 872.45 (MB)
#    completing 80% with 1703 violations
#    cpu time = 00:01:09, elapsed time = 00:01:09, memory = 872.45 (MB)
#    completing 90% with 840 violations
#    cpu time = 00:01:17, elapsed time = 00:01:17, memory = 872.45 (MB)
#    completing 100% with 35 violations
#    cpu time = 00:01:24, elapsed time = 00:01:24, memory = 872.45 (MB)
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CutSpc   Totals
#	metal1        4        0        3        0        7       14
#	metal2        6        1        7        6        1       21
#	Totals       10        1       10        6        8       35
#cpu time = 00:01:24, elapsed time = 00:01:24, memory = 872.45 (MB)
#start 2nd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   CutSpc   Totals
#	metal1        0        2        2
#	metal2        3        0        3
#	Totals        3        2        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 872.45 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 272855 um.
#Total half perimeter of net bounding box = 304412 um.
#Total wire length on LAYER metal1 = 7395 um.
#Total wire length on LAYER metal2 = 90893 um.
#Total wire length on LAYER metal3 = 99878 um.
#Total wire length on LAYER metal4 = 47210 um.
#Total wire length on LAYER metal5 = 23152 um.
#Total wire length on LAYER metal6 = 3514 um.
#Total wire length on LAYER metal7 = 676 um.
#Total wire length on LAYER metal8 = 25 um.
#Total wire length on LAYER metal9 = 93 um.
#Total wire length on LAYER metal10 = 19 um.
#Total number of vias = 234305
#Up-Via Summary (total 234305):
#           
#-----------------------
#  Metal 1       120116
#  Metal 2        98605
#  Metal 3        13337
#  Metal 4         1979
#  Metal 5          228
#  Metal 6           30
#  Metal 7            5
#  Metal 8            4
#  Metal 9            1
#-----------------------
#                234305 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:49
#Elapsed time = 00:04:50
#Increased memory = 0.23 (MB)
#Total memory = 855.49 (MB)
#Peak memory = 925.73 (MB)
#detailRoute Statistics:
#Cpu time = 00:04:49
#Elapsed time = 00:04:50
#Increased memory = 0.23 (MB)
#Total memory = 855.49 (MB)
#Peak memory = 925.73 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.49 (MB)
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 800.32 (MB) peak = 925.73 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:14
#Elapsed time = 00:05:15
#Increased memory = 26.28 (MB)
#Total memory = 800.32 (MB)
#Peak memory = 925.73 (MB)
#Number of warnings = 3
#Total number of warnings = 77
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 23 14:58:25 2018
#
<CMD> saveDesign route.enc
Redoing specifyClockTree ...
**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
Checking spec file integrity...
Writing Netlist "route.enc.dat/myPMul32_4.v.gz" ...
Saving clock tree spec file 'route.enc.dat/myPMul32_4.ctstch' ...
Saving configuration ...
Saving preference file route.enc.dat/enc.pref.tcl ...
**ERROR: (ENCSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1057.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1057.6M) ***
Writing DEF file 'route.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 14:59:39 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'route.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 14:59:40 2018 ...
<CMD> fit
<CMD> timeDesign -postRoute
Extraction called for design 'myPMul32_4' of instances=39690 and nets=52254 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: NG_rc_typ
extractDetailRC Option : -outfile ./myPMul32_4_13534_zNbcSw.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1057.6M)
Creating parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1083.3M)
Extracted 20.0006% (CPU Time= 0:00:01.1  MEM= 1088.6M)
Extracted 30.0008% (CPU Time= 0:00:01.3  MEM= 1090.6M)
Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 1091.6M)
Extracted 50.0006% (CPU Time= 0:00:01.6  MEM= 1091.6M)
Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1091.6M)
Extracted 70.0004% (CPU Time= 0:00:01.9  MEM= 1091.6M)
Extracted 80.0006% (CPU Time= 0:00:02.3  MEM= 1093.6M)
Extracted 90.0007% (CPU Time= 0:00:02.8  MEM= 1096.8M)
Extracted 100% (CPU Time= 0:00:03.7  MEM= 1101.8M)
Number of Extracted Resistors     : 486542
Number of Extracted Ground Cap.   : 530533
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:04.0  MEM: 1058.898M)
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1087.11 CPU=0:00:07.1 REAL=0:00:07.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.131  |  0.131  |  6.506  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 16.87 sec
Total Real time: 17.0 sec
Total Memory Usage: 1087.105469 Mbytes
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1091.3M, totSessionCpu=0:36:51 **
#Created 135 library cell signatures
#Created 52254 NETS and 0 SPECIALNETS signatures
#Created 39691 instance signatures
Begin checking placement ... (start mem=1106.3M, init mem=1110.3M)
*info: Placed = 39690          (Fixed = 20)
*info: Unplaced = 0           
Placement Density:70.89%(47817/67453)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.0; mem=1104.3M)
setExtractRCMode -coupled false
Closing parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d'. 44042 times net's RC data read were performed.
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'myPMul32_4' of instances=39690 and nets=52254 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: NG_rc_typ
extractDetailRC Option : -outfile ./myPMul32_4_13534_zNbcSw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1086.9M)
Creating parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1115.4M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1120.4M)
Extracted 30.0008% (CPU Time= 0:00:01.5  MEM= 1122.4M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1122.4M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1122.4M)
Extracted 60.0007% (CPU Time= 0:00:01.9  MEM= 1123.4M)
Extracted 70.0004% (CPU Time= 0:00:02.1  MEM= 1123.4M)
Extracted 80.0006% (CPU Time= 0:00:02.5  MEM= 1125.5M)
Extracted 90.0007% (CPU Time= 0:00:02.9  MEM= 1127.5M)
Extracted 100% (CPU Time= 0:00:03.9  MEM= 1132.5M)
Number of Extracted Resistors     : 486542
Number of Extracted Ground Cap.   : 530533
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 1086.855M)
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 1073.0M, InitMEM = 1073.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  Real Time=0:00:01.0  MEM= 1089.4M)
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1094.33 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1094.3M) ***
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.131  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1100.4M, totSessionCpu=0:37:07 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.00min real=0.00min mem=1100.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.131  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1097.5M, totSessionCpu=0:37:09 **
Effort level <high> specified for reg2reg path_group
GigaOpt: target slack met, skip TNS optimization
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.00min real=0.00min mem=1099.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.131  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1099.7M, totSessionCpu=0:37:11 **
Marking critical nets with target slack = 104.7ps.
Critical nets number = 0.
Total 0 nets layer assigned (0.9).
Marking critical nets with target slack = 104.7ps.
Critical nets number = 0.
Total 0 nets layer assigned (1.6).
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.131  |  0.131  |  6.506  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1101.7M, totSessionCpu=0:37:16 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon Apr 23 15:03:28 2018
#
Closing parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d'. 44042 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.92 (MB)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 863.09 (MB) peak = 928.22 (MB)
#NanoRoute Version v13.27-s002 NR140623-1045/13_20-UB
#Loading the last recorded routing design signature
#Created 16808 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.140.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 876.67 (MB)
#Merging special wires...
#16808 routed nets are extracted.
#27234 routed nets are imported.
#8212 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 52254.
#WARNING (NRGR-22) Design is already detail routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.67 (MB)
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 13.58 (MB)
#Total memory = 876.67 (MB)
#Peak memory = 928.22 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.73 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 272855 um.
#Total half perimeter of net bounding box = 304412 um.
#Total wire length on LAYER metal1 = 7395 um.
#Total wire length on LAYER metal2 = 90893 um.
#Total wire length on LAYER metal3 = 99878 um.
#Total wire length on LAYER metal4 = 47210 um.
#Total wire length on LAYER metal5 = 23152 um.
#Total wire length on LAYER metal6 = 3514 um.
#Total wire length on LAYER metal7 = 676 um.
#Total wire length on LAYER metal8 = 25 um.
#Total wire length on LAYER metal9 = 93 um.
#Total wire length on LAYER metal10 = 19 um.
#Total number of vias = 234305
#Up-Via Summary (total 234305):
#           
#-----------------------
#  Metal 1       120116
#  Metal 2        98605
#  Metal 3        13337
#  Metal 4         1979
#  Metal 5          228
#  Metal 6           30
#  Metal 7            5
#  Metal 8            4
#  Metal 9            1
#-----------------------
#                234305 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.09 (MB)
#Total memory = 876.76 (MB)
#Peak memory = 928.22 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.09 (MB)
#Total memory = 876.76 (MB)
#Peak memory = 928.22 (MB)
#Updating routing design signature
#Created 135 library cell signatures
#Created 52254 NETS and 0 SPECIALNETS signatures
#Created 39691 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.86 (MB)
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 850.79 (MB) peak = 928.22 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -32.43 (MB)
#Total memory = 825.51 (MB)
#Peak memory = 928.22 (MB)
#Number of warnings = 3
#Total number of warnings = 80
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 23 15:03:35 2018
#
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1086.7M, totSessionCpu=0:37:24 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'myPMul32_4' of instances=39690 and nets=52254 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: NG_rc_typ
extractDetailRC Option : -outfile ./myPMul32_4_13534_zNbcSw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1086.7M)
Creating parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1109.9M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1113.0M)
Extracted 30.0008% (CPU Time= 0:00:01.4  MEM= 1116.0M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1116.0M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1116.0M)
Extracted 60.0007% (CPU Time= 0:00:01.9  MEM= 1116.0M)
Extracted 70.0004% (CPU Time= 0:00:02.0  MEM= 1116.0M)
Extracted 80.0006% (CPU Time= 0:00:02.5  MEM= 1119.0M)
Extracted 90.0007% (CPU Time= 0:00:02.9  MEM= 1121.0M)
Extracted 100% (CPU Time= 0:00:03.9  MEM= 1126.0M)
Number of Extracted Resistors     : 486542
Number of Extracted Ground Cap.   : 530533
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 1086.719M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1099.3M, totSessionCpu=0:37:29 **
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1105.36 CPU=0:00:07.0 REAL=0:00:07.0)

------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.131  |  0.131  |  6.506  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1105.4M, totSessionCpu=0:37:40 **
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> saveDesign postrouteopt.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
Checking spec file integrity...
Writing Netlist "postrouteopt.enc.dat/myPMul32_4.v.gz" ...
Saving clock tree spec file 'postrouteopt.enc.dat/myPMul32_4.ctstch' ...
Saving configuration ...
Saving preference file postrouteopt.enc.dat/enc.pref.tcl ...
**ERROR: (ENCSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1105.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:02.0 mem=1105.4M) ***
Writing DEF file 'postrouteopt.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 15:04:41 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'postrouteopt.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 15:04:41 2018 ...
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM8 -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM9 -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM10 -isVisible 1
<CMD> setMetalFill -layer metal1 -maxWidth 0.14 -minWidth 0.07 -opcActiveSpacing 0.065 -maxLength 0.7 -minLength 0.14
<CMD> setMetalFill -layer metal2 -minLength 0.14 -maxWidth 0.14 -minWidth 0.07 -opcActiveSpacing 0.070 -maxLength 0.7
<CMD> setMetalFill -layer metal3 -minLength 0.14 -maxWidth 0.14 -minWidth 0.07 -opcActiveSpacing 0.070 -maxLength 0.7
<CMD> setMetalFill -layer metal4 -minLength 0.28 -maxWidth 0.28 -minWidth 0.14 -opcActiveSpacing 0.140 -maxLength 1.4
<CMD> setMetalFill -layer metal5 -minLength 0.28 -maxWidth 0.28 -minWidth 0.14 -opcActiveSpacing 0.140 -maxLength 1.4
<CMD> setMetalFill -layer metal6 -minLength 0.28 -maxWidth 0.28 -minWidth 0.14 -opcActiveSpacing 0.140 -maxLength 1.4
<CMD> setMetalFill -layer metal7 -minLength 0.8 -maxWidth 0.8 -minWidth 0.4 -opcActiveSpacing 0.400 -maxLength 4.0
<CMD> setMetalFill -layer metal8 -minLength 0.8 -maxWidth 0.8 -minWidth 0.4 -opcActiveSpacing 0.400 -maxLength 4.0
<CMD> setMetalFill -layer metal9 -minLength 1.6 -maxWidth 1.6 -maxLength 8.0
<CMD> setMetalFill -layer metal10 -minLength 1.6 -maxLength 8.0 -maxWidth 1.6
<CMD> addMetalFill -layer { metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10 } -nets { VSS VDD }
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 52235
Clock Nets: 17
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:09.6, real time : 0:00:10.0, peak mem : 1228.11 megs
Process data during iteration   1 in region   0 of 4.
Process data during iteration   1 in region   1 of 4.
Process data during iteration   1 in region   2 of 4.
Process data during iteration   1 in region   3 of 4.
End metal filling: cpu:  0:00:20.3,  real:  0:00:21.0,  peak mem:  1277.41  megs.
<CMD> timeDesign -postRoute
Closing parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d'. 44042 times net's RC data read were performed.
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'myPMul32_4' of instances=39690 and nets=52255 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design myPMul32_4.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: NG_rc_typ
extractDetailRC Option : -outfile ./myPMul32_4_13534_zNbcSw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1266.3M)
Creating parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0005% (CPU Time= 0:00:01.3  MEM= 1289.9M)
Extracted 20.0006% (CPU Time= 0:00:01.6  MEM= 1289.9M)
Extracted 30.0008% (CPU Time= 0:00:01.9  MEM= 1289.9M)
Extracted 40.0005% (CPU Time= 0:00:02.1  MEM= 1289.9M)
Extracted 50.0006% (CPU Time= 0:00:02.3  MEM= 1289.9M)
Extracted 60.0007% (CPU Time= 0:00:02.5  MEM= 1289.9M)
Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1289.9M)
Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 1289.9M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1289.9M)
Extracted 100% (CPU Time= 0:00:05.5  MEM= 1292.9M)
Number of Extracted Resistors     : 486542
Number of Extracted Ground Cap.   : 530533
Number of Extracted Coupling Cap. : 0
Opening parasitic data file './myPMul32_4_13534_zNbcSw.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1266.391M)
Found active setup analysis view NG_view_typ
Found active hold analysis view NG_view_typ
Analyzing view NG_view_typ with delay corner[0] NG_dc_typ, rc corner[0] ...
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=1254.83 CPU=0:00:08.5 REAL=0:00:09.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.131  |  0.131  |  6.506  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   384   |   256   |   128   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.891%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 22.3 sec
Total Real time: 22.0 sec
Total Memory Usage: 1254.824219 Mbytes
<CMD> saveDesign fill.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
**WARN: (ENCCK-2070):	The PadBufAfterGate option is obsolete.
Checking spec file integrity...
Writing Netlist "fill.enc.dat/myPMul32_4.v.gz" ...
Saving clock tree spec file 'fill.enc.dat/myPMul32_4.ctstch' ...
Saving configuration ...
Saving preference file fill.enc.dat/enc.pref.tcl ...
**ERROR: (ENCSE-30):	Metric of command '*' has not been computed due to an internal error and the metric file is not saved successfully.
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1254.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1254.8M) ***
Writing DEF file 'fill.enc.dat/myPMul32_4.def.gz', current time is Mon Apr 23 15:09:36 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fill.enc.dat/myPMul32_4.def.gz' is written, current time is Mon Apr 23 15:09:36 2018 ...

*** Memory Usage v#1 (Current mem = 1254.848M, initial mem = 75.750M) ***
--- Ending "Encounter" (totcpu=0:39:05, real=1:16:37, mem=1254.8M) ---
