clkgen.Counter	clkgen.Counter	1.0
clkgen.Counter	clkgen.CountEq0	1.0
ReadStatusOp	StartOp	1.0
SyncStatMdcEn	ScanStatusOp	1.0
SyncStatMdcEn	Nvalid	1.0
SyncStatMdcEn	Busy	2.0
RStatStart_q1	RStatStart_q2	1.0
RStatStart_q1	ReadStatusOp	1.0
RStatStart_q2	ReadStatusOp	1.0
clkgen.MdcEn_n	MdcEn_n	1.0
LatchByte1_d2	LatchByte1_d	1.0
LatchByte0_d	LatchByte	1.0
Reset	RStat_q1	2.0
Reset	RStat_q2	2.0
Reset	RStat_q3	2.0
Reset	clkgen.Reset	1.0
Reset	Busy	3.0
Reset	BitCounter	4.0
Reset	SyncStatMdcEn	2.0
Reset	RStatStart_q1	2.0
Reset	LatchByte	3.0
Reset	InProgress	3.0
Reset	RStatStart_q2	2.0
Reset	EndBusy_d	2.0
Reset	outctrl.Reset	1.0
Reset	UpdateMIIRX_DATAReg	3.0
Reset	RStatStart	3.0
Reset	WCtrlDataStart_q2	2.0
Reset	LatchByte0_d	2.0
Reset	LatchByte1_d	2.0
Reset	WCtrlDataStart_q1	2.0
Reset	WCtrlData_q1	2.0
Reset	WCtrlData_q2	2.0
Reset	WCtrlData_q3	2.0
Reset	InProgress_q1	2.0
Reset	InProgress_q3	2.0
Reset	InProgress_q2	2.0
Reset	EndBusy	2.0
Reset	WCtrlDataStart_q	3.0
Reset	shftrg.Reset	1.0
Reset	WriteOp	3.0
Reset	WCtrlDataStart	3.0
Reset	Nvalid	3.0
Reset	ScanStat_q1	2.0
Reset	ScanStat_q2	2.0
outctrl.MdoEn	MdoEn	1.0
WCtrlDataStart_q1	WriteDataOp	1.0
WCtrlDataStart_q1	WCtrlDataStart_q2	1.0
WCtrlDataStart_q2	WriteDataOp	1.0
InProgress_q1	ScanStatusOp	1.0
InProgress_q1	InProgress_q2	1.0
InProgress_q3	EndBusy_d	1.0
InProgress_q3	Nvalid	2.0
InProgress_q3	Busy	2.0
InProgress_q2	EndBusy_d	1.0
InProgress_q2	ScanStatusOp	1.0
InProgress_q2	InProgress_q3	1.0
InProgress_q2	Nvalid	2.0
shftrg.LatchByte	shftrg.Prsd	3.0
shftrg.LatchByte	shftrg.LinkFail	1.0
Fiad	shftrg.Fiad	1.0
clkgen.MdcEn	MdcEn	1.0
outctrl.BitCounter	outctrl.MdoEn_2d	1.0
outctrl.BitCounter	outctrl.Mdo_2d	1.0
outctrl.BitCounter	outctrl.SerialEn	1.0
shftrg.Reset	shftrg.ShiftReg	8.0
shftrg.Reset	shftrg.Prsd	3.0
shftrg.Reset	shftrg.LinkFail	2.0
StartOp	InProgress	2.0
StartOp	WriteOp	2.0
outctrl.MdcEn_n	outctrl.MdoEn	1.0
outctrl.MdcEn_n	outctrl.Mdo_d	1.0
outctrl.MdcEn_n	outctrl.MdoEn_2d	1.0
outctrl.MdcEn_n	outctrl.MdoEn_d	1.0
outctrl.MdcEn_n	outctrl.Mdo	1.0
outctrl.MdcEn_n	outctrl.Mdo_2d	1.0
outctrl.Mdo	Mdo	1.0
shftrg.LinkFail	LinkFail	1.0
RStat_q1	RStat_q2	1.0
outctrl.WriteOp	outctrl.SerialEn	1.0
RStat_q3	RStatStart	1.0
outctrl.Mdo_d	outctrl.Mdo	1.0
LatchByte	shftrg.LatchByte	1.0
ShiftedBit	outctrl.ShiftedBit	1.0
Divider	clkgen.Divider	1.0
EndBusy_d	EndBusy	1.0
WCtrlData	Busy	2.0
WCtrlData	WCtrlData_q1	1.0
shftrg.ShiftReg	shftrg.ShiftReg	1.0
shftrg.ShiftReg	shftrg.Prsd	2.0
shftrg.ShiftReg	shftrg.ShiftedBit	1.0
shftrg.ShiftReg	shftrg.LinkFail	1.0
shftrg.MdcEn_n	shftrg.ShiftReg	7.0
shftrg.MdcEn_n	shftrg.Prsd	2.0
shftrg.MdcEn_n	shftrg.LinkFail	1.0
LatchByte1_d	LatchByte	1.0
clkgen.TempDivider	clkgen.CounterPreset	1.0
LatchByte0_d2	LatchByte0_d	1.0
Rgad	shftrg.Rgad	1.0
shftrg.CtrlData	shftrg.ShiftReg	2.0
shftrg.Rgad	shftrg.ShiftReg	1.0
shftrg.Rgad	shftrg.LinkFail	1.0
RStat	RStat_q1	1.0
RStat	Busy	2.0
outctrl.SerialEn	outctrl.MdoEn_2d	1.0
outctrl.SerialEn	outctrl.Mdo_2d	1.0
CtrlData	shftrg.CtrlData	1.0
shftrg.Mdi	shftrg.ShiftReg	1.0
shftrg.Mdi	shftrg.Prsd	2.0
Clk	shftrg.Clk	1.0
Clk	clkgen.Clk	1.0
Clk	outctrl.Clk	1.0
RStat_q2	RStatStart	1.0
RStat_q2	RStat_q3	1.0
clkgen.Reset	clkgen.Mdc	2.0
clkgen.Reset	clkgen.Counter	3.0
BitCounter	LatchByte1_d2	1.0
BitCounter	LatchByte0_d2	1.0
BitCounter	BitCounter	3.0
BitCounter	outctrl.BitCounter	1.0
BitCounter	EndOp	1.0
BitCounter	ByteSelect	4.0
InProgress	ScanStatusOp	1.0
InProgress	Busy	2.0
InProgress	outctrl.InProgress	1.0
InProgress	WriteOp	1.0
InProgress	InProgress_q1	1.0
InProgress	LatchByte1_d2	1.0
InProgress	LatchByte0_d2	1.0
InProgress	BitCounter	3.0
InProgress	ByteSelect	4.0
outctrl.Reset	outctrl.MdoEn	2.0
outctrl.Reset	outctrl.Mdo_d	2.0
outctrl.Reset	outctrl.MdoEn_2d	2.0
outctrl.Reset	outctrl.MdoEn_d	2.0
outctrl.Reset	outctrl.Mdo	2.0
outctrl.Reset	outctrl.Mdo_2d	2.0
RStatStart	RStatStart_q1	1.0
RStatStart	Busy	2.0
shftrg.Fiad	shftrg.ShiftReg	2.0
outctrl.NoPre	outctrl.SerialEn	1.0
EndBusy	UpdateMIIRX_DATAReg	2.0
EndBusy	RStatStart	2.0
EndBusy	Busy	2.0
EndBusy	WCtrlDataStart_q	2.0
EndBusy	WCtrlDataStart	2.0
ScanStat_q1	ScanStat_q2	1.0
ScanStatusOp	StartOp	1.0
Mdi	shftrg.Mdi	1.0
WriteOp	ByteSelect	2.0
WriteOp	shftrg.WriteOp	1.0
WriteOp	LatchByte0_d2	1.0
WriteOp	outctrl.WriteOp	1.0
WriteOp	LatchByte1_d2	1.0
NoPre	outctrl.NoPre	1.0
NoPre	ByteSelect	1.0
NoPre	BitCounter	2.0
Nvalid	Busy	2.0
outctrl.MdoEn_2d	outctrl.MdoEn_d	1.0
ScanStat_q2	Nvalid	1.0
ScanStat_q2	SyncStatMdcEn	1.0
shftrg.WriteOp	shftrg.ShiftReg	1.0
clkgen.CountEq0	clkgen.Mdc	1.0
clkgen.CountEq0	clkgen.Counter	2.0
clkgen.CountEq0	clkgen.MdcEn	1.0
clkgen.CountEq0	clkgen.MdcEn_n	1.0
shftrg.ByteSelect	shftrg.ShiftReg	12.0
shftrg.ByteSelect	shftrg.Prsd	2.0
shftrg.ByteSelect	shftrg.LinkFail	1.0
shftrg.ShiftedBit	ShiftedBit	1.0
shftrg.Prsd	Prsd	1.0
outctrl.InProgress	outctrl.MdoEn_2d	1.0
outctrl.InProgress	outctrl.SerialEn	1.0
ByteSelect	shftrg.ByteSelect	1.0
outctrl.MdoEn_d	outctrl.MdoEn	1.0
clkgen.Mdc	clkgen.Mdc	1.0
clkgen.Mdc	Mdc	1.0
clkgen.Mdc	clkgen.MdcEn	1.0
clkgen.Mdc	clkgen.MdcEn_n	1.0
EndOp	InProgress	1.0
EndOp	WriteOp	1.0
WCtrlData_q1	WCtrlData_q2	1.0
WCtrlData_q2	WCtrlDataStart	1.0
WCtrlData_q2	WCtrlData_q3	1.0
WCtrlData_q3	WCtrlDataStart	1.0
MdcEn	WCtrlDataStart_q2	1.0
MdcEn	WCtrlDataStart_q1	1.0
MdcEn	WriteOp	2.0
MdcEn	InProgress_q1	1.0
MdcEn	InProgress_q3	1.0
MdcEn	InProgress_q2	1.0
MdcEn	LatchByte0_d	1.0
MdcEn	SyncStatMdcEn	1.0
MdcEn	RStatStart_q1	1.0
MdcEn	LatchByte	2.0
MdcEn	InProgress	2.0
MdcEn	RStatStart_q2	1.0
MdcEn	LatchByte1_d	1.0
MdcEn	BitCounter	3.0
WCtrlDataStart_q	UpdateMIIRX_DATAReg	2.0
WriteDataOp	StartOp	1.0
WriteDataOp	WriteOp	1.0
outctrl.ShiftedBit	outctrl.Mdo_d	1.0
WCtrlDataStart	WCtrlDataStart_q	1.0
WCtrlDataStart	Busy	2.0
WCtrlDataStart	WCtrlDataStart_q1	1.0
MdcEn_n	shftrg.MdcEn_n	1.0
MdcEn_n	outctrl.MdcEn_n	1.0
ScanStat	ScanStat_q1	1.0
clkgen.CounterPreset	clkgen.Counter	1.0
clkgen.Divider	clkgen.TempDivider	1.0
outctrl.Mdo_2d	outctrl.Mdo_d	1.0