

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Mar 27 21:00:40 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_3b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|   73|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   71|   71|        12|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1922|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     92|
|Register         |        -|      -|    1049|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1049|   2143|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrixmul_mul_32scud_U2  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U4  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U6  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U8  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mux_42_bkb_U1  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U3  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U5  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U7  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |a_2_Din_A                      |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_297_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_291_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_909_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp7_fu_1114_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_1122_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_16_fu_401_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_18_fu_783_p2               |     +    |      0|  0|   5|           4|           5|
    |tmp_19_fu_794_p2               |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_285_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_303_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_425_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_438_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_412_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_323_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_5_fu_393_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_317_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_10_fu_379_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_12_fu_575_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_14_fu_756_p2               |    or    |      0|  0|   6|           5|           2|
    |a_row_0_1_fu_589_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_770_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_964_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_957_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_483_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_491_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_506_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_513_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_520_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_443_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_499_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_430_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_451_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_459_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_467_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_475_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_417_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_653_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_660_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_674_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_681_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_688_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_618_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_667_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_611_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_625_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_632_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_639_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_646_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_604_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_849_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_856_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_870_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_877_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_884_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_814_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_863_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_807_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_821_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_828_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_835_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_842_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_800_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_1020_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_1027_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1041_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1048_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1055_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_985_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1034_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_978_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_992_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_999_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_1006_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_1013_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_971_p3           |  select  |      0|  0|  32|           1|          32|
    |i2_mid2_v_fu_337_p3            |  select  |      0|  0|   3|           1|           3|
    |j_mid2_fu_309_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_fu_329_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1922|         213|        1938|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_1_Addr_A_orig               |  32|          5|   32|        160|
    |a_2_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |i_phi_fu_263_p4               |   3|          2|    3|          6|
    |i_reg_259                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_252_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_248        |   5|          2|    5|         10|
    |j_phi_fu_274_p4               |   3|          2|    3|          6|
    |j_reg_270                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  92|         33|   92|        381|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_84                            |  32|   0|   32|          0|
    |a_row_1_2_fu_88                            |  32|   0|   32|          0|
    |a_row_2_2_fu_92                            |  32|   0|   32|          0|
    |a_row_3_1_reg_1437                         |  32|   0|   32|          0|
    |a_row_3_2_fu_96                            |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_19_reg_1422  |   6|   0|    6|          0|
    |b_copy_0_3_11_fu_100                       |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_108                       |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_112                        |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_104                        |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_116                       |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_124                       |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_128                        |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_120                        |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_132                       |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_140                       |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_144                        |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_136                        |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_148                       |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_156                       |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_160                        |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_152                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1252                  |   1|   0|    1|          0|
    |i2_mid2_v_reg_1291                         |   3|   0|    3|          0|
    |i_reg_259                                  |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1256               |   5|   0|    5|          0|
    |indvar_flatten_reg_248                     |   5|   0|    5|          0|
    |j_1_reg_1432                               |   3|   0|    3|          0|
    |j_mid2_reg_1261                            |   3|   0|    3|          0|
    |j_reg_270                                  |   3|   0|    3|          0|
    |reg_281                                    |  32|   0|   32|          0|
    |sel_tmp2_reg_1353                          |   1|   0|    1|          0|
    |sel_tmp4_reg_1366                          |   1|   0|    1|          0|
    |sel_tmp_reg_1343                           |   1|   0|    1|          0|
    |tmp7_reg_1467                              |  32|   0|   32|          0|
    |tmp_11_1_reg_1457                          |  32|   0|   32|          0|
    |tmp_11_2_reg_1462                          |  32|   0|   32|          0|
    |tmp_11_3_reg_1472                          |  32|   0|   32|          0|
    |tmp_19_reg_1422                            |   6|   0|    6|          0|
    |tmp_2_reg_1382                             |  32|   0|   32|          0|
    |tmp_3_reg_1402                             |  32|   0|   32|          0|
    |tmp_4_reg_1427                             |  32|   0|   32|          0|
    |tmp_5_reg_1330                             |   1|   0|    1|          0|
    |tmp_6_reg_1447                             |  32|   0|   32|          0|
    |tmp_7_reg_1296                             |   3|   0|    5|          2|
    |tmp_mid2_reg_1271                          |   1|   0|    1|          0|
    |tmp_reg_1314                               |   2|   0|    2|          0|
    |tmp_s_reg_1452                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_1252                  |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1049|   1| 1052|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
+------------+-----+-----+------------+--------------+--------------+

