<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API User guide for TLSRB91: D:/Work/Gitlab/src/telink_eagle_driver_src/B91_Driver_Demo/drivers/B91/reg_include/pwm_reg.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API User guide for TLSRB91
   &#160;<span id="projectnumber">v1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('pwm__reg_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">pwm_reg.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="pwm__reg_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa14f0ea84350c206fa331192ff3d8b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#aa14f0ea84350c206fa331192ff3d8b2b">reg_pwm_data_buf_adr</a>&#160;&#160;&#160;0x80140448</td></tr>
<tr class="separator:aa14f0ea84350c206fa331192ff3d8b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24f21e6554cbdd35c326155ddef7760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>&#160;&#160;&#160;0x140400</td></tr>
<tr class="separator:ac24f21e6554cbdd35c326155ddef7760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743524882777cf3158ef66832b29ba46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a743524882777cf3158ef66832b29ba46">reg_pwm_enable</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>)</td></tr>
<tr class="separator:a743524882777cf3158ef66832b29ba46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac608ee91c28c1c4576c56a63621ff55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#ac608ee91c28c1c4576c56a63621ff55f">reg_pwm0_enable</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x01)</td></tr>
<tr class="separator:ac608ee91c28c1c4576c56a63621ff55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bf44dcf62de30ebd932857e9f81745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a71bf44dcf62de30ebd932857e9f81745">reg_pwm_clkdiv</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x02)</td></tr>
<tr class="separator:a71bf44dcf62de30ebd932857e9f81745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500d3fed50034393078cfb61991e1f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a500d3fed50034393078cfb61991e1f56">reg_pwm0_mode</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x03)</td></tr>
<tr class="separator:a500d3fed50034393078cfb61991e1f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afa99213db3ebc4cb1f3f279a50b912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a1afa99213db3ebc4cb1f3f279a50b912">reg_pwm_invert</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x04)</td></tr>
<tr class="separator:a1afa99213db3ebc4cb1f3f279a50b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af132d6234f0ce10bb0b56f9ee292d8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#af132d6234f0ce10bb0b56f9ee292d8f6">reg_pwm_n_invert</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x05)</td></tr>
<tr class="separator:af132d6234f0ce10bb0b56f9ee292d8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204b4326d5082ec0abe25cb10fa5c40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a204b4326d5082ec0abe25cb10fa5c40a">reg_pwm_pol</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x06)</td></tr>
<tr class="separator:a204b4326d5082ec0abe25cb10fa5c40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8e4b937e63cb64dc84b043c3b23181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a0c8e4b937e63cb64dc84b043c3b23181">reg_pwm_mode32k</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x07)</td></tr>
<tr class="separator:a0c8e4b937e63cb64dc84b043c3b23181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2854cdf8995cac89cf8ab37ad30a177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#ae2854cdf8995cac89cf8ab37ad30a177">reg_pwm_cmp</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x14 +(i &lt;&lt; 2))</td></tr>
<tr class="separator:ae2854cdf8995cac89cf8ab37ad30a177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9917cff1071af52a3cd9e2161438e2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a9917cff1071af52a3cd9e2161438e2d9">reg_pwm_cycle</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a814b3471e5d1c516e87f778d6ed9e662">REG_ADDR32</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x14 + (i &lt;&lt; 2))</td></tr>
<tr class="separator:a9917cff1071af52a3cd9e2161438e2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141b40f4a98b5aa258740a20cb14dc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a141b40f4a98b5aa258740a20cb14dc7f">reg_pwm_max</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x16 + (i &lt;&lt; 2))</td></tr>
<tr class="separator:a141b40f4a98b5aa258740a20cb14dc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e9136bd841c50b9cf670623c43075c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#ad2e9136bd841c50b9cf670623c43075c">reg_pwm0_pulse_num0</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x2c)</td></tr>
<tr class="separator:ad2e9136bd841c50b9cf670623c43075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57b713ae6e9efca09a79c18c712f9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#ad57b713ae6e9efca09a79c18c712f9e2">reg_pwm0_pulse_num1</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x2d)</td></tr>
<tr class="separator:ad57b713ae6e9efca09a79c18c712f9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aded28b855fb67ab113d30283626af8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#aded28b855fb67ab113d30283626af8d3">reg_pwm_irq_mask</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x30+i*2)</td></tr>
<tr class="separator:aded28b855fb67ab113d30283626af8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274c4f9a3200e36b57194d17ca6191a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a274c4f9a3200e36b57194d17ca6191a6">reg_pwm_irq_sta</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x31+i*2)</td></tr>
<tr class="separator:a274c4f9a3200e36b57194d17ca6191a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75c4e6959b5cf3c2d2467e8d9d56d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#aa75c4e6959b5cf3c2d2467e8d9d56d74">reg_pwm_cnt</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x34 +(i &lt;&lt; 1))</td></tr>
<tr class="separator:aa75c4e6959b5cf3c2d2467e8d9d56d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f97b9908acad3d83b0271b2d9e2f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#af8f97b9908acad3d83b0271b2d9e2f45">reg_pwm_ncnt_l</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x40)</td></tr>
<tr class="separator:af8f97b9908acad3d83b0271b2d9e2f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c6a843ce36d43e320a58d8dc3c5298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a31c6a843ce36d43e320a58d8dc3c5298">reg_pwm_ncnt_h</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x41)</td></tr>
<tr class="separator:a31c6a843ce36d43e320a58d8dc3c5298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fae8414e7beea6f297bb2ed84fbb49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a9fae8414e7beea6f297bb2ed84fbb49d">reg_pwm_tcmp0_shadow</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x44)</td></tr>
<tr class="separator:a9fae8414e7beea6f297bb2ed84fbb49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc087ddf668dd105b0647dbffccdee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a3bc087ddf668dd105b0647dbffccdee0">reg_pwm_tmax0_shadow</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x46)</td></tr>
<tr class="separator:a3bc087ddf668dd105b0647dbffccdee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8ea3d47d64f6b56d8068bc103f4bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a9b8ea3d47d64f6b56d8068bc103f4bfe">reg_pwm_ir_fifo_dat</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x48+i*2)</td></tr>
<tr class="separator:a9b8ea3d47d64f6b56d8068bc103f4bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d208814c3978bf53ab0be10b34d8d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a6d208814c3978bf53ab0be10b34d8d9e">reg_pwm_ir_fifo_irq_trig_level</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x4c)</td></tr>
<tr class="separator:a6d208814c3978bf53ab0be10b34d8d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca85cf03bc6420a2e7ff2f4411927aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#aca85cf03bc6420a2e7ff2f4411927aef">reg_pwm_ir_fifo_data_status</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(0x14044d)</td></tr>
<tr class="separator:aca85cf03bc6420a2e7ff2f4411927aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bf8e82713e1f41c588a5b8f3f6e70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#af9bf8e82713e1f41c588a5b8f3f6e70a">reg_pwm_ir_clr_fifo_data</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(0x14044e)</td></tr>
<tr class="separator:af9bf8e82713e1f41c588a5b8f3f6e70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a1b70d876770ccff427513794d6b0b2a7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a52edfe215423d02ff985f392ca7e9b51">FLD_PWM1_EN</a> = BIT(1), 
<a class="el" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a30e44ae3e81d37b573f375e8f46ca78d">FLD_PWM2_EN</a> = BIT(2), 
<a class="el" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7afc8b17fd85847a3557f3731f679d2b91">FLD_PWM3_EN</a> = BIT(3), 
<a class="el" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a3357fbb19917dc23b6351a189a7060dc">FLD_PWM4_EN</a> = BIT(4), 
<br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a1b70d876770ccff427513794d6b0b2a7a7eccd403c97b1b1595b2bacd206b58c8">FLD_PWM5_EN</a> = BIT(5)
<br />
 }</td></tr>
<tr class="separator:a1b70d876770ccff427513794d6b0b2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ad55be767ca0a42c9150d24618e4ca"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="pwm__reg_8h.html#a70ad55be767ca0a42c9150d24618e4caa2201b6e965d62759a9337b549ef40214">FLD_PWM0_EN</a> = BIT(0)
 }</td></tr>
<tr class="separator:a70ad55be767ca0a42c9150d24618e4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4213b1f9d54da7c7e36bde32fc7c80"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80ab15aab5499d108f16b7b1fbb69524219">FLD_PWM0_OUT_INVERT</a> = BIT(0), 
<a class="el" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80a0ea9c35cb96aec3f32f40261c75ae1c8">FLD_PWM1_OUT_INVERT</a> = BIT(1), 
<a class="el" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80a23baa287490ec0e60d81187321628904">FLD_PWM2_OUT_INVERT</a> = BIT(2), 
<a class="el" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80ac2f3ab74b7ad00fcce50f590424250e6">FLD_PWM3_OUT_INVERT</a> = BIT(3), 
<br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80aad30b45fa20b519dae031f0438f43028">FLD_PWM4_OUT_INVERT</a> = BIT(4), 
<a class="el" href="pwm__reg_8h.html#a4b4213b1f9d54da7c7e36bde32fc7c80af3b518a0426812ff81606d427ae17468">FLD_PWM5_OUT_INVERT</a> = BIT(5)
<br />
 }</td></tr>
<tr class="separator:a4b4213b1f9d54da7c7e36bde32fc7c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa491173a6b1628f4ff82067b2e1ceaa9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9aa9d607054854bdf00193302da06a3cb7">FLD_PWM0_INV_OUT_INVERT</a> = BIT(0), 
<a class="el" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a6507449e1f8c4d1888f31531536285fb">FLD_PWM1_INV_OUT_INVERT</a> = BIT(1), 
<a class="el" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a29e50798d9fe70dc3471fba963d19427">FLD_PWM2_INV_OUT_INVERT</a> = BIT(2), 
<a class="el" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9af88325547341d14081f59031335acdf2">FLD_PWM3_INV_OUT_INVERT</a> = BIT(3), 
<br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a376010c7b9fc245f2ad69d23a22dc231">FLD_PWM4_INV_OUT_INVERT</a> = BIT(4), 
<a class="el" href="pwm__reg_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9aaf7b0dccb3b78098c0677e6d2df4e73c">FLD_PWM5_INV_OUT_INVERT</a> = BIT(5)
<br />
 }</td></tr>
<tr class="separator:aa491173a6b1628f4ff82067b2e1ceaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3babbf89cae9b856a12864a41506efbd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda3162e7316513dcc941079a711cf41fa5">FLD_PWM0_FIRST_OUT_LEVEL</a> = BIT(0), 
<a class="el" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda8ef011e93834d526dccff693a3e5cb01">FLD_PWM1_FIRST_OUT_LEVEL</a> = BIT(1), 
<a class="el" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbda6f6f05d2019afaa1b6e2b5663b8b58c6">FLD_PWM2_FIRST_OUT_LEVEL</a> = BIT(2), 
<a class="el" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdad82bd7deb362c6c26fffd131a25d05f3">FLD_PWM3_FIRST_OUT_LEVEL</a> = BIT(3), 
<br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdaa92b3e20a5a9efbf932e894bea03eff3">FLD_PWM4_FIRST_OUT_LEVEL</a> = BIT(4), 
<a class="el" href="pwm__reg_8h.html#a3babbf89cae9b856a12864a41506efbdacbb2793d08b199a8c8b16afe8ba3c7f8">FLD_PWM5_FIRST_OUT_LEVEL</a> = BIT(5)
<br />
 }</td></tr>
<tr class="separator:a3babbf89cae9b856a12864a41506efbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57e16cd48de3b9a989056ff8df26f84"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84aa937d557018a8d7991fae7d2b0531aba">FLD_PWM0_32K_ENABLE</a> = BIT(0), 
<a class="el" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84ade8ab2f236216508391655f269875895">FLD_PWM1_32K_ENABLE</a> = BIT(1), 
<a class="el" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a7fdbc346f557dbf974f555e37facf474">FLD_PWM2_32K_ENABLE</a> = BIT(2), 
<a class="el" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a49db6ba5e3e9259580f3d6c9d02f6af1">FLD_PWM3_32K_ENABLE</a> = BIT(3), 
<br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84aff1b0ae8fa4b353d538ef934df6d89e3">FLD_PWM4_32K_ENABLE</a> = BIT(4), 
<a class="el" href="pwm__reg_8h.html#aa57e16cd48de3b9a989056ff8df26f84a4d2be73d59664edad691e08251d2cdb9">FLD_PWM5_32K_ENABLE</a> = BIT(5)
<br />
 }</td></tr>
<tr class="separator:aa57e16cd48de3b9a989056ff8df26f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a634f9f55e799f3052a34590f08100017"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="pwm__reg_8h.html#a634f9f55e799f3052a34590f08100017a04461b2e3a9ce3ad56162c117392eaf1">FLD_PWM_CMP</a> = BIT_RNG(0,15), 
<a class="el" href="pwm__reg_8h.html#a634f9f55e799f3052a34590f08100017abc07d436ef6bba7a277ffacb9d9e37ef">FLD_PWM_MAX</a> = BIT_RNG(16,31)
 }</td></tr>
<tr class="separator:a634f9f55e799f3052a34590f08100017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac345934e03a08bc16575c2c829b064"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064">pwm_irq_e</a> { <br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a59755b7d432f11407c9e2752fd66c494">FLD_PWM0_PNUM_IRQ</a> = BIT(0), 
<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a235268578bcd3cbe456a9f25b58367ae">FLD_PWM0_IR_DMA_FIFO_IRQ</a> = BIT(1), 
<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064af2e8438c41cfa560ba2269c68f2e3836">FLD_PWM0_FRAME_DONE_IRQ</a> = BIT(2), 
<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a2fc7f787ef11a737ab62c7b7f16dedc7">FLD_PWM1_FRAME_DONE_IRQ</a> = BIT(3), 
<br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a7093c4ea284cc58b217e9f1b3b036d35">FLD_PWM2_FRAME_DONE_IRQ</a> = BIT(4), 
<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a56e8fe349533ec36959b092a50bdf096">FLD_PWM3_FRAME_DONE_IRQ</a> = BIT(5), 
<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a2a7ecb923b2ff8d3aef9766eb341d8c9">FLD_PWM4_FRAME_DONE_IRQ</a> = BIT(6), 
<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064adcf78eb46049e4fcb9e1107babb2d411">FLD_PWM5_FRAME_DONE_IRQ</a> = BIT(7), 
<br />
&#160;&#160;<a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064a727f5dc7185b3023e031081d0d70d462">FLD_PWM0_IR_FIFO_IRQ</a> = BIT(16)
<br />
 }</td></tr>
<tr class="separator:a5ac345934e03a08bc16575c2c829b064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39a415800ebd0d977c477376649649b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="pwm__reg_8h.html#ab39a415800ebd0d977c477376649649ba832c9846bb2fd1c7e1b93ba03ab7fbea">FLD_PWM0_FIFO_NUM_OF_TRIGGLE_LEVEL</a> = BIT_RNG(0,3)
 }</td></tr>
<tr class="separator:ab39a415800ebd0d977c477376649649b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33c78feb670de33d2abf21ec0624531"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531a21e03bde61471ba345aaa6dfbd023609">FLD_PWM0_IR_FIFO_DATA_NUM</a> = BIT_RNG(0,3), 
<a class="el" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531ae254a0fcc36f697b6f1380f6a49ad803">FLD_PWM0_IR_FIFO_EMPTY</a> = BIT(4), 
<a class="el" href="pwm__reg_8h.html#ae33c78feb670de33d2abf21ec0624531adf5e8aff46a556c94637d55f0c0fdc38">FLD_PWM0_IR_FIFO_FULL</a> = BIT(5)
 }</td></tr>
<tr class="separator:ae33c78feb670de33d2abf21ec0624531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950bf8e3371138ceb9649d45e9a96340"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="pwm__reg_8h.html#a950bf8e3371138ceb9649d45e9a96340a4f97aed3e23dab606a3145bface68677">FLD_PWM0_IR_FIFO_CLR_DATA</a> = BIT(0)
 }</td></tr>
<tr class="separator:a950bf8e3371138ceb9649d45e9a96340"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa14f0ea84350c206fa331192ff3d8b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14f0ea84350c206fa331192ff3d8b2b">&#9670;&nbsp;</a></span>reg_pwm_data_buf_adr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_data_buf_adr&#160;&#160;&#160;0x80140448</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac24f21e6554cbdd35c326155ddef7760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24f21e6554cbdd35c326155ddef7760">&#9670;&nbsp;</a></span>REG_PWM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_BASE&#160;&#160;&#160;0x140400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Represents the base address register of the PWM </p>

</div>
</div>
<a id="a743524882777cf3158ef66832b29ba46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743524882777cf3158ef66832b29ba46">&#9670;&nbsp;</a></span>reg_pwm_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_enable&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register is used to enable PWM5 ~ PWM1 </p>

</div>
</div>
<a id="ac608ee91c28c1c4576c56a63621ff55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac608ee91c28c1c4576c56a63621ff55f">&#9670;&nbsp;</a></span>reg_pwm0_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm0_enable&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register is used to enable PWM0. </p>

</div>
</div>
<a id="a71bf44dcf62de30ebd932857e9f81745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bf44dcf62de30ebd932857e9f81745">&#9670;&nbsp;</a></span>reg_pwm_clkdiv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_clkdiv&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register is used to set the division factor of the PWM clock. </p>

</div>
</div>
<a id="a500d3fed50034393078cfb61991e1f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500d3fed50034393078cfb61991e1f56">&#9670;&nbsp;</a></span>reg_pwm0_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm0_mode&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[3:0] of this register is used to set the working mode of PWM0.Only PWM0 supports 5 modes. </p>

</div>
</div>
<a id="a1afa99213db3ebc4cb1f3f279a50b912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1afa99213db3ebc4cb1f3f279a50b912">&#9670;&nbsp;</a></span>reg_pwm_invert</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_invert&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register is used to set the inversion of the output state of PWM5 ~ PWM0. PWM and PWM_N can be inverted independently </p>

</div>
</div>
<a id="af132d6234f0ce10bb0b56f9ee292d8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af132d6234f0ce10bb0b56f9ee292d8f6">&#9670;&nbsp;</a></span>reg_pwm_n_invert</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_n_invert&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register is used to set the inversion of the output state of PWM5_N ~ PWM0_N. PWM and PWM_N can be inverted independently </p>

</div>
</div>
<a id="a204b4326d5082ec0abe25cb10fa5c40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a204b4326d5082ec0abe25cb10fa5c40a">&#9670;&nbsp;</a></span>reg_pwm_pol</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_pol&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c8e4b937e63cb64dc84b043c3b23181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c8e4b937e63cb64dc84b043c3b23181">&#9670;&nbsp;</a></span>reg_pwm_mode32k</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_mode32k&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2854cdf8995cac89cf8ab37ad30a177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2854cdf8995cac89cf8ab37ad30a177">&#9670;&nbsp;</a></span>reg_pwm_cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_cmp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x14 +(i &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register configures the length of the capture segment of PWM5 ~ PWM0. This value has a total of 16 bits, divided into lower 8 bits and higher 8 bits. </p>

</div>
</div>
<a id="a9917cff1071af52a3cd9e2161438e2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9917cff1071af52a3cd9e2161438e2d9">&#9670;&nbsp;</a></span>reg_pwm_cycle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_cycle</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a814b3471e5d1c516e87f778d6ed9e662">REG_ADDR32</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x14 + (i &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register is used to configure the period of the PWM waveform. There are 32 bits in total. The lower 16 bits indicate the length of the CMP segment. The higher 16 bits indicate the length of the MAX segment. </p>

</div>
</div>
<a id="a141b40f4a98b5aa258740a20cb14dc7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141b40f4a98b5aa258740a20cb14dc7f">&#9670;&nbsp;</a></span>reg_pwm_max</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_max</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x16 + (i &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register configures the length of the max segment of PWM5 ~ PWM0. This value has a total of 16 bits, divided into lower 8 bits and higher 8 bits. </p>

</div>
</div>
<a id="ad2e9136bd841c50b9cf670623c43075c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e9136bd841c50b9cf670623c43075c">&#9670;&nbsp;</a></span>reg_pwm0_pulse_num0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm0_pulse_num0&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x2c)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>When PWM0 is in count mode or ir mode, the total number of pulse_number is set by the following two registers. </p>

</div>
</div>
<a id="ad57b713ae6e9efca09a79c18c712f9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57b713ae6e9efca09a79c18c712f9e2">&#9670;&nbsp;</a></span>reg_pwm0_pulse_num1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm0_pulse_num1&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x2d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aded28b855fb67ab113d30283626af8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aded28b855fb67ab113d30283626af8d3">&#9670;&nbsp;</a></span>reg_pwm_irq_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_irq_mask</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x30+i*2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register is used to configure the PWM interrupt function. BIT[0]:If this bit is set, an interrupt will be generated after a set of pulses has been sent. When this interrupt is enabled, you can capture an interrupt after a pulse is sent by detecting whether bit[0] of 0x140431 is set. BIT[1]:Enable ir dma fifo mode interrupt.This bit is usually used with 0x140431BIT[1]. BIT[2]:Enable pwm0 frame interrupt. BIT[3]:Enable pwm1 frame interrupt. BIT[4]:Enable pwm2 frame interrupt. BIT[5]:Enable pwm3 frame interrupt. BIT[6]:Enable pwm4 frame interrupt. BIT[7]:Enable pwm5 frame interrupt. BIT[16]:The Bit is to enable the mask_lvl(This level specifically indicates the number of bytes in the FIFO that can trigger an interrupt) interrupt. </p>

</div>
</div>
<a id="a274c4f9a3200e36b57194d17ca6191a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274c4f9a3200e36b57194d17ca6191a6">&#9670;&nbsp;</a></span>reg_pwm_irq_sta</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_irq_sta</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x31+i*2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The bits in this register are used to indicate the various interrupt states of the PWM. BIT[0]:This bit is usually used with BIT[0] of 0x140430. If this bit is set to 1, it means that a pulse group of PWM has been sent.An interrupt was also generated. You can manually write 1 to clear the interrupt flag. BIT[1]:In ir dma fifo mode. If this is set 1 Indicates that a set of pulse of group has been sent. You can manually write 1 to clear the interrupt flag. BIT[2]:If this is set 1 Indicates that a signal frame interrupt has been generated. You can manually write 1 to clear the interrupt flag. BIT[3]:If this is set 1 Indicates that a signal frame interrupt has been generated. You can manually write 1 to clear the interrupt flag. BIT[4]:If this is set 1 Indicates that a signal frame interrupt has been generated. You can manually write 1 to clear the interrupt flag. BIT[5]:If this is set 1 Indicates that a signal frame interrupt has been generated. You can manually write 1 to clear the interrupt flag. BIT[6]:If this is set 1 Indicates that a signal frame interrupt has been generated. You can manually write 1 to clear the interrupt flag. BIT[7]:If this is set 1 Indicates that a signal frame interrupt has been generated. You can manually write 1 to clear the interrupt flag. BIT[16]:When the FIFO value is less than the set value, an interrupt is generated(The premise is that this interrupt has been enabled by register 0x140432 previous). The user can know whether this interrupt is generated by reading the status of this register.If BIT(16):1 Indicates that this interrupt has been generated. </p>

</div>
</div>
<a id="aa75c4e6959b5cf3c2d2467e8d9d56d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75c4e6959b5cf3c2d2467e8d9d56d74">&#9670;&nbsp;</a></span>reg_pwm_cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_cnt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x34 +(i &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register is used to count the number of PWM5~PWM0 pulses.The number of pulses of each PWM consists of 16 bits </p>

</div>
</div>
<a id="af8f97b9908acad3d83b0271b2d9e2f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8f97b9908acad3d83b0271b2d9e2f45">&#9670;&nbsp;</a></span>reg_pwm_ncnt_l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_ncnt_l&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 pulse_cnt value BIT[7:0]. </p>

</div>
</div>
<a id="a31c6a843ce36d43e320a58d8dc3c5298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c6a843ce36d43e320a58d8dc3c5298">&#9670;&nbsp;</a></span>reg_pwm_ncnt_h</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_ncnt_h&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x41)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM0 pulse_cnt value BIT[15:8]. </p>

</div>
</div>
<a id="a9fae8414e7beea6f297bb2ed84fbb49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fae8414e7beea6f297bb2ed84fbb49d">&#9670;&nbsp;</a></span>reg_pwm_tcmp0_shadow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_tcmp0_shadow&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[7:0] bits 7-0 of PWM0's high time or low time(if pola[0]=1),if shadow bit(fifo data[14]) is 1 in ir fifo mode or dma fifo mode. </p>

</div>
</div>
<a id="a3bc087ddf668dd105b0647dbffccdee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc087ddf668dd105b0647dbffccdee0">&#9670;&nbsp;</a></span>reg_pwm_tmax0_shadow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_tmax0_shadow&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x46)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[15:8] bits 15-8 of PWM0's high time or low time(if pola[0]=1),if shadow bit(fifo data[14]) is 1 in ir fifo mode or dma fifo mode. </p>

</div>
</div>
<a id="a9b8ea3d47d64f6b56d8068bc103f4bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8ea3d47d64f6b56d8068bc103f4bfe">&#9670;&nbsp;</a></span>reg_pwm_ir_fifo_dat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_ir_fifo_dat</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a1f39b6227b4be0fe240d21a3b0d15fd1">REG_ADDR16</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x48+i*2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM data fifo.0x140448~0x14044b. </p>

</div>
</div>
<a id="a6d208814c3978bf53ab0be10b34d8d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d208814c3978bf53ab0be10b34d8d9e">&#9670;&nbsp;</a></span>reg_pwm_ir_fifo_irq_trig_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_ir_fifo_irq_trig_level&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="pwm__reg_8h.html#ac24f21e6554cbdd35c326155ddef7760">REG_PWM_BASE</a>+0x4c)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register BIT[3:0] indicates the interrupt trigger level in ir_fifo mode. When fifo numbers is less than this value.It's will take effect. </p>

</div>
</div>
<a id="aca85cf03bc6420a2e7ff2f4411927aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca85cf03bc6420a2e7ff2f4411927aef">&#9670;&nbsp;</a></span>reg_pwm_ir_fifo_data_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_ir_fifo_data_status&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(0x14044d)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register indicates the fifo data status in. BIT[3:0]:Indicates the amount of data in the FIFO. BIT[4]:if BIT[4]=1,Indicates the data fifo is empty. BIT[5]:if BIT[5]=1,Indicates the data fifo is full. </p>

</div>
</div>
<a id="af9bf8e82713e1f41c588a5b8f3f6e70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9bf8e82713e1f41c588a5b8f3f6e70a">&#9670;&nbsp;</a></span>reg_pwm_ir_clr_fifo_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_pwm_ir_clr_fifo_data&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(0x14044e)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This register can be configured to clear the data FIFO. BIT[0]:if BIT[0]=1,Indicates the data FIFO is clear. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a1b70d876770ccff427513794d6b0b2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b70d876770ccff427513794d6b0b2a7">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1b70d876770ccff427513794d6b0b2a7a52edfe215423d02ff985f392ca7e9b51"></a>FLD_PWM1_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a1b70d876770ccff427513794d6b0b2a7a30e44ae3e81d37b573f375e8f46ca78d"></a>FLD_PWM2_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a1b70d876770ccff427513794d6b0b2a7afc8b17fd85847a3557f3731f679d2b91"></a>FLD_PWM3_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a1b70d876770ccff427513794d6b0b2a7a3357fbb19917dc23b6351a189a7060dc"></a>FLD_PWM4_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a1b70d876770ccff427513794d6b0b2a7a7eccd403c97b1b1595b2bacd206b58c8"></a>FLD_PWM5_EN&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a70ad55be767ca0a42c9150d24618e4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ad55be767ca0a42c9150d24618e4ca">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a70ad55be767ca0a42c9150d24618e4caa2201b6e965d62759a9337b549ef40214"></a>FLD_PWM0_EN&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a4b4213b1f9d54da7c7e36bde32fc7c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4213b1f9d54da7c7e36bde32fc7c80">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a4b4213b1f9d54da7c7e36bde32fc7c80ab15aab5499d108f16b7b1fbb69524219"></a>FLD_PWM0_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4b4213b1f9d54da7c7e36bde32fc7c80a0ea9c35cb96aec3f32f40261c75ae1c8"></a>FLD_PWM1_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4b4213b1f9d54da7c7e36bde32fc7c80a23baa287490ec0e60d81187321628904"></a>FLD_PWM2_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4b4213b1f9d54da7c7e36bde32fc7c80ac2f3ab74b7ad00fcce50f590424250e6"></a>FLD_PWM3_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4b4213b1f9d54da7c7e36bde32fc7c80aad30b45fa20b519dae031f0438f43028"></a>FLD_PWM4_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4b4213b1f9d54da7c7e36bde32fc7c80af3b518a0426812ff81606d427ae17468"></a>FLD_PWM5_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="aa491173a6b1628f4ff82067b2e1ceaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa491173a6b1628f4ff82067b2e1ceaa9">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9aa9d607054854bdf00193302da06a3cb7"></a>FLD_PWM0_INV_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9a6507449e1f8c4d1888f31531536285fb"></a>FLD_PWM1_INV_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9a29e50798d9fe70dc3471fba963d19427"></a>FLD_PWM2_INV_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9af88325547341d14081f59031335acdf2"></a>FLD_PWM3_INV_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9a376010c7b9fc245f2ad69d23a22dc231"></a>FLD_PWM4_INV_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9aaf7b0dccb3b78098c0677e6d2df4e73c"></a>FLD_PWM5_INV_OUT_INVERT&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a3babbf89cae9b856a12864a41506efbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3babbf89cae9b856a12864a41506efbd">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a3babbf89cae9b856a12864a41506efbda3162e7316513dcc941079a711cf41fa5"></a>FLD_PWM0_FIRST_OUT_LEVEL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3babbf89cae9b856a12864a41506efbda8ef011e93834d526dccff693a3e5cb01"></a>FLD_PWM1_FIRST_OUT_LEVEL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3babbf89cae9b856a12864a41506efbda6f6f05d2019afaa1b6e2b5663b8b58c6"></a>FLD_PWM2_FIRST_OUT_LEVEL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3babbf89cae9b856a12864a41506efbdad82bd7deb362c6c26fffd131a25d05f3"></a>FLD_PWM3_FIRST_OUT_LEVEL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3babbf89cae9b856a12864a41506efbdaa92b3e20a5a9efbf932e894bea03eff3"></a>FLD_PWM4_FIRST_OUT_LEVEL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3babbf89cae9b856a12864a41506efbdacbb2793d08b199a8c8b16afe8ba3c7f8"></a>FLD_PWM5_FIRST_OUT_LEVEL&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="aa57e16cd48de3b9a989056ff8df26f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57e16cd48de3b9a989056ff8df26f84">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84aa937d557018a8d7991fae7d2b0531aba"></a>FLD_PWM0_32K_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84ade8ab2f236216508391655f269875895"></a>FLD_PWM1_32K_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84a7fdbc346f557dbf974f555e37facf474"></a>FLD_PWM2_32K_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84a49db6ba5e3e9259580f3d6c9d02f6af1"></a>FLD_PWM3_32K_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84aff1b0ae8fa4b353d538ef934df6d89e3"></a>FLD_PWM4_32K_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84a4d2be73d59664edad691e08251d2cdb9"></a>FLD_PWM5_32K_ENABLE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a634f9f55e799f3052a34590f08100017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a634f9f55e799f3052a34590f08100017">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a634f9f55e799f3052a34590f08100017a04461b2e3a9ce3ad56162c117392eaf1"></a>FLD_PWM_CMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a634f9f55e799f3052a34590f08100017abc07d436ef6bba7a277ffacb9d9e37ef"></a>FLD_PWM_MAX&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a5ac345934e03a08bc16575c2c829b064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac345934e03a08bc16575c2c829b064">&#9670;&nbsp;</a></span>pwm_irq_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="pwm__reg_8h.html#a5ac345934e03a08bc16575c2c829b064">pwm_irq_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM interrupt mask or interrupt status </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064a59755b7d432f11407c9e2752fd66c494"></a>FLD_PWM0_PNUM_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064a235268578bcd3cbe456a9f25b58367ae"></a>FLD_PWM0_IR_DMA_FIFO_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064af2e8438c41cfa560ba2269c68f2e3836"></a>FLD_PWM0_FRAME_DONE_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064a2fc7f787ef11a737ab62c7b7f16dedc7"></a>FLD_PWM1_FRAME_DONE_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064a7093c4ea284cc58b217e9f1b3b036d35"></a>FLD_PWM2_FRAME_DONE_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064a56e8fe349533ec36959b092a50bdf096"></a>FLD_PWM3_FRAME_DONE_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064a2a7ecb923b2ff8d3aef9766eb341d8c9"></a>FLD_PWM4_FRAME_DONE_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064adcf78eb46049e4fcb9e1107babb2d411"></a>FLD_PWM5_FRAME_DONE_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5ac345934e03a08bc16575c2c829b064a727f5dc7185b3023e031081d0d70d462"></a>FLD_PWM0_IR_FIFO_IRQ&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ab39a415800ebd0d977c477376649649b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab39a415800ebd0d977c477376649649b">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab39a415800ebd0d977c477376649649ba832c9846bb2fd1c7e1b93ba03ab7fbea"></a>FLD_PWM0_FIFO_NUM_OF_TRIGGLE_LEVEL&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ae33c78feb670de33d2abf21ec0624531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33c78feb670de33d2abf21ec0624531">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae33c78feb670de33d2abf21ec0624531a21e03bde61471ba345aaa6dfbd023609"></a>FLD_PWM0_IR_FIFO_DATA_NUM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae33c78feb670de33d2abf21ec0624531ae254a0fcc36f697b6f1380f6a49ad803"></a>FLD_PWM0_IR_FIFO_EMPTY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae33c78feb670de33d2abf21ec0624531adf5e8aff46a556c94637d55f0c0fdc38"></a>FLD_PWM0_IR_FIFO_FULL&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a950bf8e3371138ceb9649d45e9a96340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950bf8e3371138ceb9649d45e9a96340">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a950bf8e3371138ceb9649d45e9a96340a4f97aed3e23dab606a3145bface68677"></a>FLD_PWM0_IR_FIFO_CLR_DATA&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_1168cc3fafbbeb392d47926f8117eace.html">B91_Driver_Demo</a></li><li class="navelem"><a class="el" href="dir_5709318247154c62888f928c62d473d2.html">drivers</a></li><li class="navelem"><a class="el" href="dir_69c112c435a8545565ab0dd11eeda758.html">B91</a></li><li class="navelem"><a class="el" href="dir_718164420ec71f7a8c173944be786975.html">reg_include</a></li><li class="navelem"><a class="el" href="pwm__reg_8h.html">pwm_reg.h</a></li>
    <li class="footer">Generated on Tue Sep 15 2020 13:20:39 for API User guide for TLSRB91 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
