Akazawa, M., Kuramochi, S., Maruyama, T., Nakayama, K., Takano, A., Yamaguchi, M., and Fukuoka, Y. 2003. High-density packaging technologies on silicon substrates. In Proceedings of the Electronic Components and Technology Conference. 647--651.
Ahmed Al Maashri , Guangyu Sun , Xiangyu Dong , Vijay Narayanan , Yuan Xie, 3D GPU architecture using cache stacking: performance, cost, power and thermal analysis, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
AMD. 2012. AMD Radeon#8482; HD 7970 Graphics. http://www.amd.com/us/products/desktop/graphics/7000/7970/Pages/radeon-7970.aspx.
Andry, P. S., Tsang, C., Sprogis, E., Patel, C., Wright, S. L., Webb, B. C., Buchwalter, L. P., Manzer, D., Horton, R., Polastre, R., and Knickerbocker, J. 2006. A CMOS-compatible process for fabricating electrical through-vias in silicon. In Proceedings of the Electronic Components and Technology Conference. 1--7.
Bakhoda, A., Yuan, G. L., Fung, W. W. L., Wong, H., and Aamodt, T. M. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. 163--174.
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
CUDASDK. 2010. GPU Computing SDK. (2010). https://developer.nvidia.com/gpu-computing-sdk.
Howard David , Chris Fallin , Eugene Gorbatov , Ulf R. Hanebutte , Onur Mutlu, Memory power management via dynamic voltage/frequency scaling, Proceedings of the 8th ACM international conference on Autonomic computing, June 14-18, 2011, Karlsruhe, Germany[doi>10.1145/1998582.1998590]
Qingyuan Deng , David Meisner , Abhishek Bhattacharjee , Thomas F. Wenisch , Ricardo Bianchini, CoScale: Coordinating CPU and Memory System DVFS in Server Systems, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.143-154, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.22]
Qingyuan Deng , David Meisner , Luiz Ramos , Thomas F. Wenisch , Ricardo Bianchini, MemScale: active low-power modes for main memory, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950392]
Xiangyu Dong , Yuan Xie , Naveen Muralimanohar , Norman P. Jouppi, Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-11, November 13-19, 2010[doi>10.1109/SC.2010.50]
Dorsey, P. 2010. Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. Xilinx White Paper: Virtex-7 FPGAs, WP 380, October 27, 2010, 1--10.
Elpida. 2010. Introduction to GDDR5 SGRAM. http://www.elpida.com/pdfs/E1600E10.pdf.
Sameh Galal , Mark Horowitz, Energy-Efficient Floating-Point Unit Design, IEEE Transactions on Computers, v.60 n.7, p.913-922, July 2011[doi>10.1109/TC.2010.121]
Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, Energy-efficient mechanisms for managing thread context in throughput processors, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000093]
Gu, S. Q., Marchal, P., Facchini, M., Wang, F., Suh, M., Lisk, D., and Nowak, M. 2008. Stackable memory of 3D chip integration for mobile applications. In Proceedings of the International Electron Devices Meeting. 1--4.
Sebastian Herbert , Diana Marculescu, Analysis of dynamic voltage/frequency scaling in chip-multiprocessors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283790]
Hynix. 2009. Hynix GDDR5 SGRAM datasheet, http://www.hynix.com/datasheet/pdf/graphics/H5GQ1H24 AFR(Rev1.0).pdf.
Intel. 2005. Thermal protection and monitoring features: A software perspective. In Intel Software Network. 1--6.
Intel. 2012. Turbo boost technology 2.0. http://www.intel.com/content/www/us/en/architecture-and-technology/turbo-boost.
Canturk Isci , Gilberto Contreras , Margaret Martonosi, Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.359-370, December 09-13, 2006[doi>10.1109/MICRO.2006.30]
Janzen, J. 2010. The Micron power calculator. http://www.micron.com/products/dram/syscalc.html.
Y. Jiao , H. Lin , P. Balaji , W. Feng, Power and Performance Characterization of Computational Kernels on the GPU, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing, p.221-228, December 18-20, 2010[doi>10.1109/GreenCom-CPSCom.2010.143]
Stefanos Kaxiras , Margaret Martonosi, Computer Architecture Techniques for Power-Efficiency, Morgan and Claypool Publishers, 2008
Taeho Kgil , Shaun D'Souza , Ali Saidi , Nathan Binkert , Ronald Dreslinski , Trevor Mudge , Steven Reinhardt , Krisztian Flautner, PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168873]
Khan, N., Yoon, S. W., Viswanath, A. G. K., Ganesh, V. P., Ranganathan, D. W., Lim, S., and Vaidyanathan, K. 2006. Development of 3D stack package using silicon interposer for high power application. In Proceedings of the Electronic Components and Technology Conference. 1--5.
Kim, J., Oh, C. S., Lee, H., Lee, D., Hwang, H., Hwang, S., Na, B., Moon, J., Kim, J., Park, H., Ryu, J., Park, K., Kang, S., Kim, S., Kim, H., Bang, J., Cho, H., Jang, M., Han, C., Lee, J., Kyung, K., Choi, J., and Jun, Y. 2011a. A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4×128 I/Os using TSV-based stacking. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 496--498.
Kim, N., Wu, D., Kim, D., Rahman, A., and Wu, P. 2011b. Interposer design optimization for high frequency signal transmission in passive and active interposer using through silicon via (TSV). In Proceedings of the Electronic Components and Technology Conference. 1160--1167.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Christianto C. Liu , Ilya Ganusov , Martin Burtscher , Sandip Tiwari, Bridging the Processor-Memory Performance Gapwith 3D IC Technology, IEEE Design & Test, v.22 n.6, p.556-564, November 2005[doi>10.1109/MDT.2005.134]
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]
Micron. 2013. Hybrid Memory Cube specification 1.0. http://hybridmemorycube.org/files/SiteDownloads/HMC_Specification&percnt;201_0. pdf.
NVIDIA. 2008. PowerMizer 8.0 Intelligent Power Management Technology. Tech. brief. http://www.nvidia.com/object/feature_powermizer.html.
NVIDIA. 2010. Quadro 6000—Workstation graphics card for 3D design, styling, visualization, CAD, and more. http://www.nvidia.com/object/product-quadro-6000-us.html.
Da Qi Ren , Reiji Suda, Modeling and optimizing the power performance of large matrices multiplication on multi-core and GPU platform with CUDA, Proceedings of the 8th international conference on Parallel processing and applied mathematics: Part I, September 13-16, 2009, Wroclaw, Poland
Samsung. 2010. DDR3 and GDDR5. http://www.samsung.com/global/business/semiconductor/products/Products.html.
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
Sunohara, M., Tokunaga, T., Kurihara, T., and Higashi, M. 2008. Silicon interposer with TSVs (through silicon vias) and fine multilayer wiring. In Proceedings of the Electronic Components and Technology Conference. 847--852.
Tezzaron. 2010. FaStack 3D stackable DRAM. http://www.tezzaron.com/memory/FaStack_memory.html.
Vick, E., Goodwin, S., Cunnigham, G., and Temple, D. S. 2012. Vias-last process technology for thick 2.5D Si interposers. In Proceedings of the 3D Systems Integration Conference. 1--4.
Po-Han Wang , Yen-Ming Chen , Chia-Lin Yang , Yu-Jung Cheng, A Predictive Shutdown Technique for GPU Shader Processors, IEEE Computer Architecture Letters, v.8 n.1, p.9-12, January 2009[doi>10.1109/L-CA.2009.1]
Woo, D. H., Seong, N. H., Lewis, D. L., and Lee, H. S. 2010. An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In Proceedings of the International Conference for High Performance Computing. 1--12.
Qiang Wu , Margaret Martonosi , Douglas W. Clark , V. J. Reddi , Dan Connors , Youfeng Wu , Jin Lee , David Brooks, A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.271-282, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.7]
Wing-kei S. Yu , Ruirui Huang , Sarah Q. Xu , Sung-En Wang , Edwin Kan , G. Edward Suh, SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000094]
Jishen Zhao , Guangyu Sun , Gabriel H. Loh , Yuan Xie, Energy-efficient GPU design with reconfigurable in-package graphics memory, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333752]
