Warning: Design 'core' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : core
Version: K-2015.06-SP2
Date   : Fri Mar 21 10:19:02 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_159_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_159_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_152_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_152_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_119_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_119_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_118_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_118_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_117_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_117_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_116_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_116_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_115_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_115_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_114_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_114_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_113_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_113_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_112_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_112_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_111_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_111_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_110_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_110_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_109_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_109_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_108_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_108_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_107_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_107_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_101_/E (EDFQD1)                    0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_101_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_95_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_95_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_84_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_84_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_81_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_81_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_77_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_77_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_73_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_73_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_69_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_69_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_68_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_68_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_66_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_66_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_57_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_57_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_54_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_54_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_48_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_48_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_46_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_46_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_44_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_44_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_37_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_37_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_36_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_36_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_33_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_33_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_31_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_25_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_16_/E (EDFQD1)                     0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_6_/E (EDFQD1)                      0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U531/Z (CKBD1)                                 0.405     0.247      0.911 r
  psum_mem_instance/n1810 (net)                37        0.070               0.000      0.911 r
  psum_mem_instance/memory5_reg_1_/E (EDFQD1)                      0.405     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.002


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_156_/E (EDFQD1)                    0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_156_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_153_/E (EDFQD1)                    0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_153_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_149_/E (EDFQD1)                    0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_149_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_148_/E (EDFQD1)                    0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_148_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_147_/E (EDFQD1)                    0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_147_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_112_/E (EDFQD1)                    0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_112_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_106_/E (EDFQD1)                    0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_106_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_100_/E (EDFQD1)                    0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_100_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_94_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_80_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_76_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_76_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_72_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_72_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_70_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_70_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_67_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_67_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_65_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_65_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_64_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_64_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_60_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_60_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_59_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_59_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_56_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_56_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_45_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_45_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_43_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_43_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_30_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_27_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_24_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_23_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_22_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_21_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_20_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_19_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_18_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_17_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_16_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_15_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_15_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_14_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_14_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_13_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_13_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_12_/E (EDFQD1)                     0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[8] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[8] (in)                                                     0.012     0.003      0.203 r
  inst[8] (net)                                 5        0.006               0.000      0.203 r
  psum_mem_instance/A[0] (sram_w16_sram_bit160)                              0.000      0.203 r
  psum_mem_instance/A[0] (net)                           0.006               0.000      0.203 r
  psum_mem_instance/U81/ZN (CKND2D0)                               0.037     0.027      0.229 f
  psum_mem_instance/n11 (net)                   2        0.002               0.000      0.229 f
  psum_mem_instance/U119/ZN (NR2D1)                                0.420     0.240      0.469 r
  psum_mem_instance/n763 (net)                 45        0.037               0.000      0.469 r
  psum_mem_instance/U528/ZN (INR2D2)                               0.264     0.192      0.661 r
  psum_mem_instance/n822 (net)                 25        0.046               0.000      0.661 r
  psum_mem_instance/U532/Z (CKBD1)                                 0.405     0.247      0.909 r
  psum_mem_instance/n1809 (net)                37        0.070               0.000      0.909 r
  psum_mem_instance/memory7_reg_5_/E (EDFQD1)                      0.405     0.000      0.909 r
  data arrival time                                                                     0.909

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.087      0.913
  data required time                                                                    0.913
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.913
  data arrival time                                                                    -0.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.004


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_42_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_42_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_41_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_41_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_38_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_38_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_35_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_35_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_34_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_34_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_32_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_32_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_30_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_29_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_29_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_28_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_28_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_27_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_26_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_24_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_23_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_22_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_21_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_20_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_19_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_18_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_17_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_11_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_11_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_10_/E (EDFQD1)                     0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_8_/E (EDFQD1)                      0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_7_/E (EDFQD1)                      0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_5_/E (EDFQD1)                      0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_4_/E (EDFQD1)                      0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


  Startpoint: inst[9] (input port clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gplustc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst[9] (in)                                                     0.011     0.002      0.202 f
  inst[9] (net)                                 5        0.005               0.000      0.202 f
  psum_mem_instance/A[1] (sram_w16_sram_bit160)                              0.000      0.202 f
  psum_mem_instance/A[1] (net)                           0.005               0.000      0.202 f
  psum_mem_instance/U80/ZN (IND2D1)                                0.024     0.037      0.239 f
  psum_mem_instance/n10 (net)                   2        0.002               0.000      0.239 f
  psum_mem_instance/U118/ZN (NR2D1)                                0.411     0.232      0.472 r
  psum_mem_instance/n756 (net)                 44        0.036               0.000      0.472 r
  psum_mem_instance/U527/ZN (INR2D2)                               0.264     0.192      0.663 r
  psum_mem_instance/n820 (net)                 25        0.046               0.000      0.663 r
  psum_mem_instance/U6/Z (CKBD3)                                   0.371     0.248      0.911 r
  psum_mem_instance/n4 (net)                  100        0.190               0.000      0.911 r
  psum_mem_instance/memory5_reg_3_/E (EDFQD1)                      0.371     0.000      0.911 r
  data arrival time                                                                     0.911

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_3_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.911
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.005


1
