<profile>

<section name = "Vitis HLS Report for 'StreamingDataWidthConverter_Batch_6u_54u_194688u_s'" level="0">
<item name = "Date">Fri Nov  8 14:19:45 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project_StreamingDataWidthConverter_hls_1</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.591 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">194690, 194690, 1.947 ms, 1.947 ms, 194690, 194690, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_557_3">194688, 194688, 2, 1, 1, 194688, yes(flp)</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 105, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 118, -</column>
<column name="Register">-, -, 112, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_118_p2">+, 0, 0, 39, 32, 1</column>
<column name="t_2_fu_105_p2">+, 0, 0, 25, 18, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_109">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_242">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op33_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln557_fu_99_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln566_fu_124_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter1_fsm">14, 3, 2, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_p_Val2_load">9, 2, 48, 96</column>
<column name="ap_sig_allocacmp_p_Val2_load_1">9, 2, 48, 96</column>
<column name="ap_sig_allocacmp_t_1">9, 2, 18, 36</column>
<column name="i_fu_60">14, 3, 32, 96</column>
<column name="in0_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="intermediate1_blk_n">9, 2, 1, 2</column>
<column name="p_Val2_s_fu_56">9, 2, 48, 96</column>
<column name="t_fu_64">9, 2, 18, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_init_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ei_V_reg_208">6, 0, 6, 0</column>
<column name="i_fu_60">32, 0, 32, 0</column>
<column name="icmp_ln557_reg_204">1, 0, 1, 0</column>
<column name="icmp_ln566_reg_214">1, 0, 1, 0</column>
<column name="p_Val2_s_fu_56">48, 0, 48, 0</column>
<column name="t_fu_64">18, 0, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;6u, 54u, 194688u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;6u, 54u, 194688u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;6u, 54u, 194688u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;6u, 54u, 194688u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;6u, 54u, 194688u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;6u, 54u, 194688u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingDataWidthConverter_Batch&lt;6u, 54u, 194688u&gt;, return value</column>
<column name="in0_V_TVALID">in, 1, axis, in0_V, pointer</column>
<column name="in0_V_TDATA">in, 8, axis, in0_V, pointer</column>
<column name="in0_V_TREADY">out, 1, axis, in0_V, pointer</column>
<column name="intermediate1_din">out, 54, ap_fifo, intermediate1, pointer</column>
<column name="intermediate1_num_data_valid">in, 2, ap_fifo, intermediate1, pointer</column>
<column name="intermediate1_fifo_cap">in, 2, ap_fifo, intermediate1, pointer</column>
<column name="intermediate1_full_n">in, 1, ap_fifo, intermediate1, pointer</column>
<column name="intermediate1_write">out, 1, ap_fifo, intermediate1, pointer</column>
</table>
</item>
</section>
</profile>
