{"sha": "de81c2f2f9499ba85257b597cdfce3f088758d48", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZGU4MWMyZjJmOTQ5OWJhODUyNTdiNTk3Y2RmY2UzZjA4ODc1OGQ0OA==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2017-04-12T08:32:56Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2017-04-12T08:32:56Z"}, "message": "rs6000: Enforce quad_address_p in TImode atomic_load/store (PR80382)\n\nWhatever expand expands to should be valid instructions.  The defined\ninstructions here have a quad_memory_operand predicate, which boils\ndown to quad_address_p on the address, so let's test for that instead\nof only disallowing indexed addresses.\n\n\n\t* config/rs6000/sync.md (atomic_load<mode>, atomic_store<mode): Test\n\tfor quad_address_p for TImode, instead of just not indexed_address.\n\nFrom-SVN: r246868", "tree": {"sha": "b2f78a9b3b3c7f9c5cbbdbe3c2ff8e0079932305", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b2f78a9b3b3c7f9c5cbbdbe3c2ff8e0079932305"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/de81c2f2f9499ba85257b597cdfce3f088758d48", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/de81c2f2f9499ba85257b597cdfce3f088758d48", "html_url": "https://github.com/Rust-GCC/gccrs/commit/de81c2f2f9499ba85257b597cdfce3f088758d48", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/de81c2f2f9499ba85257b597cdfce3f088758d48/comments", "author": null, "committer": null, "parents": [{"sha": "ba6bf284a5a10ba6eba18135c6df05c479aac5ca", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ba6bf284a5a10ba6eba18135c6df05c479aac5ca", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ba6bf284a5a10ba6eba18135c6df05c479aac5ca"}], "stats": {"total": 1, "additions": 1, "deletions": 0}, "files": [{"sha": "1458921cb449ee9b4a99372089071bbf08548544", "filename": "gcc/ChangeLog", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/de81c2f2f9499ba85257b597cdfce3f088758d48/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/de81c2f2f9499ba85257b597cdfce3f088758d48/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=de81c2f2f9499ba85257b597cdfce3f088758d48", "patch": "@@ -1,5 +1,6 @@\n 2017-04-12  Segher Boessenkool  <segher@kernel.crashing.org>\n \n+\tPR target/80382\n \t* config/rs6000/sync.md (atomic_load<mode>, atomic_store<mode): Test\n \tfor quad_address_p for TImode, instead of just not indexed_address.\n "}]}