{"position": "Staff Design Verification Engineer", "company": "Intel Corporation", "profiles": ["Experience Staff Design Verification Engineer Intel Corporation October 2006  \u2013 Present (8 years 11 months) Penang, Malaysia Technical Lead and Mentor \nCPU and SOC functional team lead (project management, plans, direction, resource, risks management) \nSOC verification methodologies and plans (simulation, emulation, FPGA, silicon debug) \nCPU Architecture and Fullchip Validation Logic FI Engineer Intel Corporation May 2001  \u2013  September 2006  (5 years 5 months) Penang, Malaysia Intel Architecture/Microarchitecture \nFunctional and logic fault isolation \nDFT/DFX Staff Design Verification Engineer Intel Corporation October 2006  \u2013 Present (8 years 11 months) Penang, Malaysia Technical Lead and Mentor \nCPU and SOC functional team lead (project management, plans, direction, resource, risks management) \nSOC verification methodologies and plans (simulation, emulation, FPGA, silicon debug) \nCPU Architecture and Fullchip Validation Staff Design Verification Engineer Intel Corporation October 2006  \u2013 Present (8 years 11 months) Penang, Malaysia Technical Lead and Mentor \nCPU and SOC functional team lead (project management, plans, direction, resource, risks management) \nSOC verification methodologies and plans (simulation, emulation, FPGA, silicon debug) \nCPU Architecture and Fullchip Validation Logic FI Engineer Intel Corporation May 2001  \u2013  September 2006  (5 years 5 months) Penang, Malaysia Intel Architecture/Microarchitecture \nFunctional and logic fault isolation \nDFT/DFX Logic FI Engineer Intel Corporation May 2001  \u2013  September 2006  (5 years 5 months) Penang, Malaysia Intel Architecture/Microarchitecture \nFunctional and logic fault isolation \nDFT/DFX Skills Debugging SoC Simulations Intel Semiconductors Verilog ASIC Architecture Processors FPGA Perl C Testing Semiconductor Industry Skills  Debugging SoC Simulations Intel Semiconductors Verilog ASIC Architecture Processors FPGA Perl C Testing Semiconductor Industry Debugging SoC Simulations Intel Semiconductors Verilog ASIC Architecture Processors FPGA Perl C Testing Semiconductor Industry Debugging SoC Simulations Intel Semiconductors Verilog ASIC Architecture Processors FPGA Perl C Testing Semiconductor Industry Education Multimedia University Bachelor's Degree,  Electrical and Electronics Engineering 1997  \u2013 2001 Multimedia University Bachelor's Degree,  Electrical and Electronics Engineering 1997  \u2013 2001 Multimedia University Bachelor's Degree,  Electrical and Electronics Engineering 1997  \u2013 2001 Multimedia University Bachelor's Degree,  Electrical and Electronics Engineering 1997  \u2013 2001 ", "Summary o\t12 years of Experience in ASIC/IP SoC Design/development and verification. \no\tInvolved in more than 9 ASIC tape-outs in Design and Verification stage. \no\tWorked on using Open Verification Methodology(OVM) for SystemVerilog based verification environment development. \no\tExpertise in verification of USB Products like EHCI/OHCI Host Controller, High-Speed Function Controller and PCI-Express products using Denali/Cadence Specman eVC \no\tExpertise in ARM-based (ARM 946/926 and ARM1176 processors) embedded SoC design and verification development using ARM compilers and Specman e-lite environment. \no\tHaving strong experience in SystemVerilog, Verilog and VHDL Programming \no Strong experience with DFT Flows - using MBIST Insertion, BSD Generation,Scan and ATPG Verification \no\tKnowledge of Synopsys DC-SHELL, Modelsim and Cadence Verilog XL \no\tStrong Knowledge of Formal Verification Tools \u2013 Mentor Graphics \u201cFormal Pro\u201d, Synopsys Formality \no\tExtensively used C/C++-models and Verilog PLIs in various IP designs verification. \no\tSolid verification experience using specman \u2018e\u2019, and systemverilog languages \no\tStrong Knowledge of FPGA Development Tools \u2013 Xilinx ISE 5.1i, FPGA Advantage 5.1 and Altera quartus -II \no\tStrong Knowledge in scripting using C-Shell, Sed & Awk, Perl and TCL/TK. Summary o\t12 years of Experience in ASIC/IP SoC Design/development and verification. \no\tInvolved in more than 9 ASIC tape-outs in Design and Verification stage. \no\tWorked on using Open Verification Methodology(OVM) for SystemVerilog based verification environment development. \no\tExpertise in verification of USB Products like EHCI/OHCI Host Controller, High-Speed Function Controller and PCI-Express products using Denali/Cadence Specman eVC \no\tExpertise in ARM-based (ARM 946/926 and ARM1176 processors) embedded SoC design and verification development using ARM compilers and Specman e-lite environment. \no\tHaving strong experience in SystemVerilog, Verilog and VHDL Programming \no Strong experience with DFT Flows - using MBIST Insertion, BSD Generation,Scan and ATPG Verification \no\tKnowledge of Synopsys DC-SHELL, Modelsim and Cadence Verilog XL \no\tStrong Knowledge of Formal Verification Tools \u2013 Mentor Graphics \u201cFormal Pro\u201d, Synopsys Formality \no\tExtensively used C/C++-models and Verilog PLIs in various IP designs verification. \no\tSolid verification experience using specman \u2018e\u2019, and systemverilog languages \no\tStrong Knowledge of FPGA Development Tools \u2013 Xilinx ISE 5.1i, FPGA Advantage 5.1 and Altera quartus -II \no\tStrong Knowledge in scripting using C-Shell, Sed & Awk, Perl and TCL/TK. o\t12 years of Experience in ASIC/IP SoC Design/development and verification. \no\tInvolved in more than 9 ASIC tape-outs in Design and Verification stage. \no\tWorked on using Open Verification Methodology(OVM) for SystemVerilog based verification environment development. \no\tExpertise in verification of USB Products like EHCI/OHCI Host Controller, High-Speed Function Controller and PCI-Express products using Denali/Cadence Specman eVC \no\tExpertise in ARM-based (ARM 946/926 and ARM1176 processors) embedded SoC design and verification development using ARM compilers and Specman e-lite environment. \no\tHaving strong experience in SystemVerilog, Verilog and VHDL Programming \no Strong experience with DFT Flows - using MBIST Insertion, BSD Generation,Scan and ATPG Verification \no\tKnowledge of Synopsys DC-SHELL, Modelsim and Cadence Verilog XL \no\tStrong Knowledge of Formal Verification Tools \u2013 Mentor Graphics \u201cFormal Pro\u201d, Synopsys Formality \no\tExtensively used C/C++-models and Verilog PLIs in various IP designs verification. \no\tSolid verification experience using specman \u2018e\u2019, and systemverilog languages \no\tStrong Knowledge of FPGA Development Tools \u2013 Xilinx ISE 5.1i, FPGA Advantage 5.1 and Altera quartus -II \no\tStrong Knowledge in scripting using C-Shell, Sed & Awk, Perl and TCL/TK. o\t12 years of Experience in ASIC/IP SoC Design/development and verification. \no\tInvolved in more than 9 ASIC tape-outs in Design and Verification stage. \no\tWorked on using Open Verification Methodology(OVM) for SystemVerilog based verification environment development. \no\tExpertise in verification of USB Products like EHCI/OHCI Host Controller, High-Speed Function Controller and PCI-Express products using Denali/Cadence Specman eVC \no\tExpertise in ARM-based (ARM 946/926 and ARM1176 processors) embedded SoC design and verification development using ARM compilers and Specman e-lite environment. \no\tHaving strong experience in SystemVerilog, Verilog and VHDL Programming \no Strong experience with DFT Flows - using MBIST Insertion, BSD Generation,Scan and ATPG Verification \no\tKnowledge of Synopsys DC-SHELL, Modelsim and Cadence Verilog XL \no\tStrong Knowledge of Formal Verification Tools \u2013 Mentor Graphics \u201cFormal Pro\u201d, Synopsys Formality \no\tExtensively used C/C++-models and Verilog PLIs in various IP designs verification. \no\tSolid verification experience using specman \u2018e\u2019, and systemverilog languages \no\tStrong Knowledge of FPGA Development Tools \u2013 Xilinx ISE 5.1i, FPGA Advantage 5.1 and Altera quartus -II \no\tStrong Knowledge in scripting using C-Shell, Sed & Awk, Perl and TCL/TK. Experience Staff Verification Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Sr. Verification Engineer Cisco March 2008  \u2013  February 2010  (2 years) Lead Design Engineer Conexant May 2006  \u2013  February 2008  (1 year 10 months) Sr Member Technical Staff Mentor Graphics August 2002  \u2013  April 2006  (3 years 9 months) Member Technical Staff iWave Systems Technologies 2001  \u2013  2002  (1 year) Staff Verification Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Staff Verification Engineer Intel Corporation January 2010  \u2013 Present (5 years 8 months) Sr. Verification Engineer Cisco March 2008  \u2013  February 2010  (2 years) Sr. Verification Engineer Cisco March 2008  \u2013  February 2010  (2 years) Lead Design Engineer Conexant May 2006  \u2013  February 2008  (1 year 10 months) Lead Design Engineer Conexant May 2006  \u2013  February 2008  (1 year 10 months) Sr Member Technical Staff Mentor Graphics August 2002  \u2013  April 2006  (3 years 9 months) Sr Member Technical Staff Mentor Graphics August 2002  \u2013  April 2006  (3 years 9 months) Member Technical Staff iWave Systems Technologies 2001  \u2013  2002  (1 year) Member Technical Staff iWave Systems Technologies 2001  \u2013  2002  (1 year) Skills SoC ASIC Verilog Functional Verification Specman SystemVerilog OVM Vera C/C++ Perl ARM7, ARM9, ARM11 VHDL Formal Verification Open Verification... FPGA PCIe TCL ModelSim See 3+ \u00a0 \u00a0 See less Skills  SoC ASIC Verilog Functional Verification Specman SystemVerilog OVM Vera C/C++ Perl ARM7, ARM9, ARM11 VHDL Formal Verification Open Verification... FPGA PCIe TCL ModelSim See 3+ \u00a0 \u00a0 See less SoC ASIC Verilog Functional Verification Specman SystemVerilog OVM Vera C/C++ Perl ARM7, ARM9, ARM11 VHDL Formal Verification Open Verification... FPGA PCIe TCL ModelSim See 3+ \u00a0 \u00a0 See less SoC ASIC Verilog Functional Verification Specman SystemVerilog OVM Vera C/C++ Perl ARM7, ARM9, ARM11 VHDL Formal Verification Open Verification... FPGA PCIe TCL ModelSim See 3+ \u00a0 \u00a0 See less Education PSG College of Technology Master of Engineering in VLSI System Design,  VLSI System Design 2000  \u2013 2002 Acharya Nagarjuna University B.Tech,  Electronics & Communications Engg 1996  \u2013 2000 PSG College of Technology Master of Engineering in VLSI System Design,  VLSI System Design 2000  \u2013 2002 PSG College of Technology Master of Engineering in VLSI System Design,  VLSI System Design 2000  \u2013 2002 PSG College of Technology Master of Engineering in VLSI System Design,  VLSI System Design 2000  \u2013 2002 Acharya Nagarjuna University B.Tech,  Electronics & Communications Engg 1996  \u2013 2000 Acharya Nagarjuna University B.Tech,  Electronics & Communications Engg 1996  \u2013 2000 Acharya Nagarjuna University B.Tech,  Electronics & Communications Engg 1996  \u2013 2000 ", "Summary Pre-silicon verification \n Summary Pre-silicon verification \n Pre-silicon verification \n Pre-silicon verification \n Experience DV Engineer Qualcomm 2013  \u2013 Present (2 years) Santa Clara, CA Staff Design Verification Engineer Intel Corporation 2001  \u2013  2013  (12 years) Santa Clara, CA Component Design Engineer Hewlett-Packard 1998  \u2013  2001  (3 years) Cupertino, CA DV Engineer Qualcomm 2013  \u2013 Present (2 years) Santa Clara, CA DV Engineer Qualcomm 2013  \u2013 Present (2 years) Santa Clara, CA Staff Design Verification Engineer Intel Corporation 2001  \u2013  2013  (12 years) Santa Clara, CA Staff Design Verification Engineer Intel Corporation 2001  \u2013  2013  (12 years) Santa Clara, CA Component Design Engineer Hewlett-Packard 1998  \u2013  2001  (3 years) Cupertino, CA Component Design Engineer Hewlett-Packard 1998  \u2013  2001  (3 years) Cupertino, CA Languages English Chinese English Chinese English Chinese Skills UVM Debugging Computer Architecture C++ C ACE AXI Functional Verification lpddr4 Embedded Systems SystemVerilog Microprocessors Perl Semiconductors ASIC VLSI RTL Design SoC Verilog See 4+ \u00a0 \u00a0 See less Skills  UVM Debugging Computer Architecture C++ C ACE AXI Functional Verification lpddr4 Embedded Systems SystemVerilog Microprocessors Perl Semiconductors ASIC VLSI RTL Design SoC Verilog See 4+ \u00a0 \u00a0 See less UVM Debugging Computer Architecture C++ C ACE AXI Functional Verification lpddr4 Embedded Systems SystemVerilog Microprocessors Perl Semiconductors ASIC VLSI RTL Design SoC Verilog See 4+ \u00a0 \u00a0 See less UVM Debugging Computer Architecture C++ C ACE AXI Functional Verification lpddr4 Embedded Systems SystemVerilog Microprocessors Perl Semiconductors ASIC VLSI RTL Design SoC Verilog See 4+ \u00a0 \u00a0 See less Education University of California, Berkeley EECS 1998 University of California, Berkeley EECS 1998 University of California, Berkeley EECS 1998 University of California, Berkeley EECS 1998 "]}