# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/AddRoundConstants.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/AddRoundTweakey.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/LFSR_TK2.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/MixColumns.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/SKINNY_128_64_parallel.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/ShiftRows.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/SubCells_64.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/Subcells_nibble.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/TK2_schedule.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/Testing_IP.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/lfsr.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/mux.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/reg.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sources_1/imports/new/tw_schedule.vhd" \
"../../../../Skinny_128_64_parallel.srcs/sim_1/imports/new/Testing_TB.vhd" \

# Do not sort compile order
nosort
