{
  "module_name": "mmhub_v1_0.c",
  "hash_id": "297a933f611b8e2b4ba5935612e45c42efc11969d26243df404b977ecb35f301",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/mmhub_v1_0.c",
  "human_readable_source": " \n#include \"amdgpu.h\"\n#include \"amdgpu_ras.h\"\n#include \"mmhub_v1_0.h\"\n\n#include \"mmhub/mmhub_1_0_offset.h\"\n#include \"mmhub/mmhub_1_0_sh_mask.h\"\n#include \"mmhub/mmhub_1_0_default.h\"\n#include \"vega10_enum.h\"\n#include \"soc15.h\"\n#include \"soc15_common.h\"\n\n#define mmDAGB0_CNTL_MISC2_RV 0x008f\n#define mmDAGB0_CNTL_MISC2_RV_BASE_IDX 0\n\nstatic u64 mmhub_v1_0_get_fb_location(struct amdgpu_device *adev)\n{\n\tu64 base = RREG32_SOC15(MMHUB, 0, mmMC_VM_FB_LOCATION_BASE);\n\tu64 top = RREG32_SOC15(MMHUB, 0, mmMC_VM_FB_LOCATION_TOP);\n\n\tbase &= MC_VM_FB_LOCATION_BASE__FB_BASE_MASK;\n\tbase <<= 24;\n\n\ttop &= MC_VM_FB_LOCATION_TOP__FB_TOP_MASK;\n\ttop <<= 24;\n\n\tadev->gmc.fb_start = base;\n\tadev->gmc.fb_end = top;\n\n\treturn base;\n}\n\nstatic void mmhub_v1_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid,\n\t\t\t\tuint64_t page_table_base)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];\n\n\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32,\n\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t    lower_32_bits(page_table_base));\n\n\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32,\n\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t    upper_32_bits(page_table_base));\n}\n\nstatic void mmhub_v1_0_init_gart_aperture_regs(struct amdgpu_device *adev)\n{\n\tuint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo);\n\n\tmmhub_v1_0_setup_vm_pt_regs(adev, 0, pt_base);\n\n\tWREG32_SOC15(MMHUB, 0, mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,\n\t\t     (u32)(adev->gmc.gart_start >> 12));\n\tWREG32_SOC15(MMHUB, 0, mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,\n\t\t     (u32)(adev->gmc.gart_start >> 44));\n\n\tWREG32_SOC15(MMHUB, 0, mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,\n\t\t     (u32)(adev->gmc.gart_end >> 12));\n\tWREG32_SOC15(MMHUB, 0, mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,\n\t\t     (u32)(adev->gmc.gart_end >> 44));\n}\n\nstatic void mmhub_v1_0_init_system_aperture_regs(struct amdgpu_device *adev)\n{\n\tuint64_t value;\n\tuint32_t tmp;\n\n\t \n\tWREG32_SOC15(MMHUB, 0, mmMC_VM_AGP_BASE, 0);\n\tWREG32_SOC15(MMHUB, 0, mmMC_VM_AGP_BOT, adev->gmc.agp_start >> 24);\n\tWREG32_SOC15(MMHUB, 0, mmMC_VM_AGP_TOP, adev->gmc.agp_end >> 24);\n\n\t \n\tWREG32_SOC15(MMHUB, 0, mmMC_VM_SYSTEM_APERTURE_LOW_ADDR,\n\t\t     min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18);\n\n\tif (adev->apu_flags & AMD_APU_IS_RAVEN2)\n\t\t \n\t\tWREG32_SOC15(MMHUB, 0, mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,\n\t\t\t     max((adev->gmc.fb_end >> 18) + 0x1,\n\t\t\t\t adev->gmc.agp_end >> 18));\n\telse\n\t\tWREG32_SOC15(MMHUB, 0, mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,\n\t\t\t     max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18);\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\t \n\tvalue = amdgpu_gmc_vram_mc2pa(adev, adev->mem_scratch.gpu_addr);\n\tWREG32_SOC15(MMHUB, 0, mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB,\n\t\t     (u32)(value >> 12));\n\tWREG32_SOC15(MMHUB, 0, mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB,\n\t\t     (u32)(value >> 44));\n\n\t \n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32,\n\t\t     (u32)(adev->dummy_page_addr >> 12));\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32,\n\t\t     (u32)((u64)adev->dummy_page_addr >> 44));\n\n\ttmp = RREG32_SOC15(MMHUB, 0, mmVM_L2_PROTECTION_FAULT_CNTL2);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL2,\n\t\t\t    ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY, 1);\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_PROTECTION_FAULT_CNTL2, tmp);\n}\n\nstatic void mmhub_v1_0_init_tlb_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\t \n\ttmp = RREG32_SOC15(MMHUB, 0, mmMC_VM_MX_L1_TLB_CNTL);\n\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t    ENABLE_ADVANCED_DRIVER_MODEL, 1);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t    SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t    MTYPE, MTYPE_UC); \n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ATC_EN, 1);\n\n\tWREG32_SOC15(MMHUB, 0, mmMC_VM_MX_L1_TLB_CNTL, tmp);\n}\n\nstatic void mmhub_v1_0_init_cache_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\t \n\ttmp = RREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 1);\n\t \n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, L2_PDE0_CACHE_TAG_GENERATION_MODE,\n\t\t\t    0);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, PDE_FAULT_CLASSIFICATION, 0);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, IDENTITY_MODE_FRAGMENT_SIZE, 0);\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL, tmp);\n\n\ttmp = RREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL2);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL2, tmp);\n\n\ttmp = mmVM_L2_CNTL3_DEFAULT;\n\tif (adev->gmc.translate_further) {\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,\n\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 9);\n\t} else {\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,\n\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 6);\n\t}\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL3, tmp);\n\n\ttmp = mmVM_L2_CNTL4_DEFAULT;\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 0);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 0);\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL4, tmp);\n}\n\nstatic void mmhub_v1_0_enable_system_domain(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\n\ttmp = RREG32_SOC15(MMHUB, 0, mmVM_CONTEXT0_CNTL);\n\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);\n\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0);\n\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL,\n\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);\n\tWREG32_SOC15(MMHUB, 0, mmVM_CONTEXT0_CNTL, tmp);\n}\n\nstatic void mmhub_v1_0_disable_identity_aperture(struct amdgpu_device *adev)\n{\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,\n\t\t     0XFFFFFFFF);\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,\n\t\t     0x0000000F);\n\n\tWREG32_SOC15(MMHUB, 0,\n\t\t     mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32, 0);\n\tWREG32_SOC15(MMHUB, 0,\n\t\t     mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32, 0);\n\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32,\n\t\t     0);\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32,\n\t\t     0);\n}\n\nstatic void mmhub_v1_0_setup_vmid_config(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];\n\tunsigned num_level, block_size;\n\tuint32_t tmp;\n\tint i;\n\n\tnum_level = adev->vm_manager.num_level;\n\tblock_size = adev->vm_manager.block_size;\n\tif (adev->gmc.translate_further)\n\t\tnum_level -= 1;\n\telse\n\t\tblock_size -= 9;\n\n\tfor (i = 0; i <= 14; i++) {\n\t\ttmp = RREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT1_CNTL, i);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH,\n\t\t\t\t    num_level);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT,\n\t\t\t\t    1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    VALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    READ_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    PAGE_TABLE_BLOCK_SIZE,\n\t\t\t\t    block_size);\n\t\t \n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT,\n\t\t\t\t    !adev->gmc.noretry);\n\t\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT1_CNTL,\n\t\t\t\t    i * hub->ctx_distance, tmp);\n\t\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t    i * hub->ctx_addr_distance, 0);\n\t\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t    i * hub->ctx_addr_distance, 0);\n\t\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t    lower_32_bits(adev->vm_manager.max_pfn - 1));\n\t\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t    i * hub->ctx_addr_distance,\n\t\t\t\t    upper_32_bits(adev->vm_manager.max_pfn - 1));\n\t}\n}\n\nstatic void mmhub_v1_0_program_invalidation(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];\n\tunsigned i;\n\n\tfor (i = 0; i < 18; ++i) {\n\t\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32,\n\t\t\t\t    i * hub->eng_addr_distance, 0xffffffff);\n\t\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32,\n\t\t\t\t    i * hub->eng_addr_distance, 0x1f);\n\t}\n}\n\nstatic void mmhub_v1_0_update_power_gating(struct amdgpu_device *adev,\n\t\t\t\tbool enable)\n{\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_MMHUB)\n\t\tamdgpu_dpm_set_powergating_by_smu(adev,\n\t\t\t\t\t\t  AMD_IP_BLOCK_TYPE_GMC,\n\t\t\t\t\t\t  enable);\n}\n\nstatic int mmhub_v1_0_gart_enable(struct amdgpu_device *adev)\n{\n\tif (amdgpu_sriov_vf(adev)) {\n\t\t \n\t\tWREG32_SOC15(MMHUB, 0, mmMC_VM_FB_LOCATION_BASE,\n\t\t\t     adev->gmc.vram_start >> 24);\n\t\tWREG32_SOC15(MMHUB, 0, mmMC_VM_FB_LOCATION_TOP,\n\t\t\t     adev->gmc.vram_end >> 24);\n\t}\n\n\t \n\tmmhub_v1_0_init_gart_aperture_regs(adev);\n\tmmhub_v1_0_init_system_aperture_regs(adev);\n\tmmhub_v1_0_init_tlb_regs(adev);\n\tmmhub_v1_0_init_cache_regs(adev);\n\n\tmmhub_v1_0_enable_system_domain(adev);\n\tmmhub_v1_0_disable_identity_aperture(adev);\n\tmmhub_v1_0_setup_vmid_config(adev);\n\tmmhub_v1_0_program_invalidation(adev);\n\n\treturn 0;\n}\n\nstatic void mmhub_v1_0_gart_disable(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];\n\tu32 tmp;\n\tu32 i;\n\n\t \n\tfor (i = 0; i < AMDGPU_NUM_VMID; i++)\n\t\tWREG32_SOC15_OFFSET(MMHUB, 0, mmVM_CONTEXT0_CNTL,\n\t\t\t\t    i * hub->ctx_distance, 0);\n\n\t \n\ttmp = RREG32_SOC15(MMHUB, 0, mmMC_VM_MX_L1_TLB_CNTL);\n\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);\n\ttmp = REG_SET_FIELD(tmp,\n\t\t\t\tMC_VM_MX_L1_TLB_CNTL,\n\t\t\t\tENABLE_ADVANCED_DRIVER_MODEL,\n\t\t\t\t0);\n\tWREG32_SOC15(MMHUB, 0, mmMC_VM_MX_L1_TLB_CNTL, tmp);\n\n\tif (!amdgpu_sriov_vf(adev)) {\n\t\t \n\t\ttmp = RREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 0);\n\t\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL, tmp);\n\t\tWREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL3, 0);\n\t}\n}\n\n \nstatic void mmhub_v1_0_set_fault_enable_default(struct amdgpu_device *adev, bool value)\n{\n\tu32 tmp;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\ttmp = RREG32_SOC15(MMHUB, 0, mmVM_L2_PROTECTION_FAULT_CNTL);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tPDE1_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tPDE2_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp,\n\t\t\tVM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tTRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT,\n\t\t\tvalue);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tNACK_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tEXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\tif (!value) {\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tCRASH_ON_NO_RETRY_FAULT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tCRASH_ON_RETRY_FAULT, 1);\n\t}\n\n\tWREG32_SOC15(MMHUB, 0, mmVM_L2_PROTECTION_FAULT_CNTL, tmp);\n}\n\nstatic void mmhub_v1_0_init(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];\n\n\thub->ctx0_ptb_addr_lo32 =\n\t\tSOC15_REG_OFFSET(MMHUB, 0,\n\t\t\t\t mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32);\n\thub->ctx0_ptb_addr_hi32 =\n\t\tSOC15_REG_OFFSET(MMHUB, 0,\n\t\t\t\t mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32);\n\thub->vm_inv_eng0_sem =\n\t\tSOC15_REG_OFFSET(MMHUB, 0, mmVM_INVALIDATE_ENG0_SEM);\n\thub->vm_inv_eng0_req =\n\t\tSOC15_REG_OFFSET(MMHUB, 0, mmVM_INVALIDATE_ENG0_REQ);\n\thub->vm_inv_eng0_ack =\n\t\tSOC15_REG_OFFSET(MMHUB, 0, mmVM_INVALIDATE_ENG0_ACK);\n\thub->vm_context0_cntl =\n\t\tSOC15_REG_OFFSET(MMHUB, 0, mmVM_CONTEXT0_CNTL);\n\thub->vm_l2_pro_fault_status =\n\t\tSOC15_REG_OFFSET(MMHUB, 0, mmVM_L2_PROTECTION_FAULT_STATUS);\n\thub->vm_l2_pro_fault_cntl =\n\t\tSOC15_REG_OFFSET(MMHUB, 0, mmVM_L2_PROTECTION_FAULT_CNTL);\n\n\thub->ctx_distance = mmVM_CONTEXT1_CNTL - mmVM_CONTEXT0_CNTL;\n\thub->ctx_addr_distance = mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 -\n\t\tmmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;\n\thub->eng_distance = mmVM_INVALIDATE_ENG1_REQ - mmVM_INVALIDATE_ENG0_REQ;\n\thub->eng_addr_distance = mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 -\n\t\tmmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;\n}\n\nstatic void mmhub_v1_0_update_medium_grain_clock_gating(struct amdgpu_device *adev,\n\t\t\t\t\t\t\tbool enable)\n{\n\tuint32_t def, data, def1, data1, def2 = 0, data2 = 0;\n\n\tdef  = data  = RREG32_SOC15(MMHUB, 0, mmATC_L2_MISC_CG);\n\n\tif (adev->asic_type != CHIP_RAVEN) {\n\t\tdef1 = data1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2);\n\t\tdef2 = data2 = RREG32_SOC15(MMHUB, 0, mmDAGB1_CNTL_MISC2);\n\t} else\n\t\tdef1 = data1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2_RV);\n\n\tif (enable && (adev->cg_flags & AMD_CG_SUPPORT_MC_MGCG)) {\n\t\tdata |= ATC_L2_MISC_CG__ENABLE_MASK;\n\n\t\tdata1 &= ~(DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |\n\t\t           DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |\n\t\t           DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |\n\t\t           DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |\n\t\t           DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |\n\t\t           DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);\n\n\t\tif (adev->asic_type != CHIP_RAVEN)\n\t\t\tdata2 &= ~(DAGB1_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |\n\t\t\t           DAGB1_CNTL_MISC2__DISABLE_WRRET_CG_MASK |\n\t\t\t           DAGB1_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |\n\t\t\t           DAGB1_CNTL_MISC2__DISABLE_RDRET_CG_MASK |\n\t\t\t           DAGB1_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |\n\t\t\t           DAGB1_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);\n\t} else {\n\t\tdata &= ~ATC_L2_MISC_CG__ENABLE_MASK;\n\n\t\tdata1 |= (DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |\n\t\t\t  DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |\n\t\t\t  DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |\n\t\t\t  DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |\n\t\t\t  DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |\n\t\t\t  DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);\n\n\t\tif (adev->asic_type != CHIP_RAVEN)\n\t\t\tdata2 |= (DAGB1_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |\n\t\t\t          DAGB1_CNTL_MISC2__DISABLE_WRRET_CG_MASK |\n\t\t\t          DAGB1_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |\n\t\t\t          DAGB1_CNTL_MISC2__DISABLE_RDRET_CG_MASK |\n\t\t\t          DAGB1_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |\n\t\t\t          DAGB1_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);\n\t}\n\n\tif (def != data)\n\t\tWREG32_SOC15(MMHUB, 0, mmATC_L2_MISC_CG, data);\n\n\tif (def1 != data1) {\n\t\tif (adev->asic_type != CHIP_RAVEN)\n\t\t\tWREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2, data1);\n\t\telse\n\t\t\tWREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2_RV, data1);\n\t}\n\n\tif (adev->asic_type != CHIP_RAVEN && def2 != data2)\n\t\tWREG32_SOC15(MMHUB, 0, mmDAGB1_CNTL_MISC2, data2);\n}\n\nstatic void mmhub_v1_0_update_medium_grain_light_sleep(struct amdgpu_device *adev,\n\t\t\t\t\t\t       bool enable)\n{\n\tuint32_t def, data;\n\n\tdef = data = RREG32_SOC15(MMHUB, 0, mmATC_L2_MISC_CG);\n\n\tif (enable && (adev->cg_flags & AMD_CG_SUPPORT_MC_LS))\n\t\tdata |= ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK;\n\telse\n\t\tdata &= ~ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK;\n\n\tif (def != data)\n\t\tWREG32_SOC15(MMHUB, 0, mmATC_L2_MISC_CG, data);\n}\n\nstatic int mmhub_v1_0_set_clockgating(struct amdgpu_device *adev,\n\t\t\t       enum amd_clockgating_state state)\n{\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn 0;\n\n\tswitch (adev->asic_type) {\n\tcase CHIP_VEGA10:\n\tcase CHIP_VEGA12:\n\tcase CHIP_VEGA20:\n\tcase CHIP_RAVEN:\n\tcase CHIP_RENOIR:\n\t\tmmhub_v1_0_update_medium_grain_clock_gating(adev,\n\t\t\t\tstate == AMD_CG_STATE_GATE);\n\t\tmmhub_v1_0_update_medium_grain_light_sleep(adev,\n\t\t\t\tstate == AMD_CG_STATE_GATE);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic void mmhub_v1_0_get_clockgating(struct amdgpu_device *adev, u64 *flags)\n{\n\tint data, data1;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\t*flags = 0;\n\n\tdata = RREG32_SOC15(MMHUB, 0, mmATC_L2_MISC_CG);\n\n\tdata1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2);\n\n\t \n\tif ((data & ATC_L2_MISC_CG__ENABLE_MASK) &&\n\t    !(data1 & (DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |\n\t\t       DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |\n\t\t       DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |\n\t\t       DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |\n\t\t       DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |\n\t\t       DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK)))\n\t\t*flags |= AMD_CG_SUPPORT_MC_MGCG;\n\n\t \n\tif (data & ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK)\n\t\t*flags |= AMD_CG_SUPPORT_MC_LS;\n}\n\nstatic const struct soc15_ras_field_entry mmhub_v1_0_ras_fields[] = {\n\t{ \"MMEA0_DRAMRD_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMRD_CMDMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMRD_CMDMEM_DED_COUNT),\n\t},\n\t{ \"MMEA0_DRAMWR_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_CMDMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_CMDMEM_DED_COUNT),\n\t},\n\t{ \"MMEA0_DRAMWR_DATAMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_DATAMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_DATAMEM_DED_COUNT),\n\t},\n\t{ \"MMEA0_RRET_TAGMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, RRET_TAGMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, RRET_TAGMEM_DED_COUNT),\n\t},\n\t{ \"MMEA0_WRET_TAGMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, WRET_TAGMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, WRET_TAGMEM_DED_COUNT),\n\t},\n\t{ \"MMEA0_DRAMRD_PAGEMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMRD_PAGEMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA0_DRAMWR_PAGEMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_PAGEMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA0_IORD_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, IORD_CMDMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA0_IOWR_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, IOWR_CMDMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA0_IOWR_DATAMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, IOWR_DATAMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA0_GMIRD_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT2_VG20, GMIRD_CMDMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT2_VG20, GMIRD_CMDMEM_DED_COUNT),\n\t},\n\t{ \"MMEA0_GMIWR_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT2_VG20, GMIWR_CMDMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT2_VG20, GMIWR_CMDMEM_DED_COUNT),\n\t},\n\t{ \"MMEA0_GMIWR_DATAMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT2_VG20, GMIWR_DATAMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT2_VG20, GMIWR_DATAMEM_DED_COUNT),\n\t},\n\t{ \"MMEA0_GMIRD_PAGEMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT2_VG20, GMIRD_PAGEMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA0_GMIWR_PAGEMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA0_EDC_CNT2_VG20, GMIWR_PAGEMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA1_DRAMRD_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, DRAMRD_CMDMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, DRAMRD_CMDMEM_DED_COUNT),\n\t},\n\t{ \"MMEA1_DRAMWR_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, DRAMWR_CMDMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, DRAMWR_CMDMEM_DED_COUNT),\n\t},\n\t{ \"MMEA1_DRAMWR_DATAMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, DRAMWR_DATAMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, DRAMWR_DATAMEM_DED_COUNT),\n\t},\n\t{ \"MMEA1_RRET_TAGMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, RRET_TAGMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, RRET_TAGMEM_DED_COUNT),\n\t},\n\t{ \"MMEA1_WRET_TAGMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, WRET_TAGMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, WRET_TAGMEM_DED_COUNT),\n\t},\n\t{ \"MMEA1_DRAMRD_PAGEMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, DRAMRD_PAGEMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA1_DRAMWR_PAGEMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, DRAMWR_PAGEMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA1_IORD_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, IORD_CMDMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA1_IOWR_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, IOWR_CMDMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA1_IOWR_DATAMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT_VG20, IOWR_DATAMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA1_GMIRD_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT2_VG20, GMIRD_CMDMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT2_VG20, GMIRD_CMDMEM_DED_COUNT),\n\t},\n\t{ \"MMEA1_GMIWR_CMDMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT2_VG20, GMIWR_CMDMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT2_VG20, GMIWR_CMDMEM_DED_COUNT),\n\t},\n\t{ \"MMEA1_GMIWR_DATAMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT2_VG20, GMIWR_DATAMEM_SEC_COUNT),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT2_VG20, GMIWR_DATAMEM_DED_COUNT),\n\t},\n\t{ \"MMEA1_GMIRD_PAGEMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT2_VG20, GMIRD_PAGEMEM_SED_COUNT),\n\t0, 0,\n\t},\n\t{ \"MMEA1_GMIWR_PAGEMEM\", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT2_VG20),\n\tSOC15_REG_FIELD(MMEA1_EDC_CNT2_VG20, GMIWR_PAGEMEM_SED_COUNT),\n\t0, 0,\n\t}\n};\n\nstatic const struct soc15_reg_entry mmhub_v1_0_edc_cnt_regs[] = {\n   { SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT_VG20), 0, 0, 0},\n   { SOC15_REG_ENTRY(MMHUB, 0, mmMMEA0_EDC_CNT2_VG20), 0, 0, 0},\n   { SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT_VG20), 0, 0, 0},\n   { SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT2_VG20), 0, 0, 0},\n};\n\nstatic int mmhub_v1_0_get_ras_error_count(struct amdgpu_device *adev,\n\tconst struct soc15_reg_entry *reg,\n\tuint32_t value, uint32_t *sec_count, uint32_t *ded_count)\n{\n\tuint32_t i;\n\tuint32_t sec_cnt, ded_cnt;\n\n\tfor (i = 0; i < ARRAY_SIZE(mmhub_v1_0_ras_fields); i++) {\n\t\tif (mmhub_v1_0_ras_fields[i].reg_offset != reg->reg_offset)\n\t\t\tcontinue;\n\n\t\tsec_cnt = (value &\n\t\t\t\tmmhub_v1_0_ras_fields[i].sec_count_mask) >>\n\t\t\t\tmmhub_v1_0_ras_fields[i].sec_count_shift;\n\t\tif (sec_cnt) {\n\t\t\tdev_info(adev->dev,\n\t\t\t\t\"MMHUB SubBlock %s, SEC %d\\n\",\n\t\t\t\tmmhub_v1_0_ras_fields[i].name,\n\t\t\t\tsec_cnt);\n\t\t\t*sec_count += sec_cnt;\n\t\t}\n\n\t\tded_cnt = (value &\n\t\t\t\tmmhub_v1_0_ras_fields[i].ded_count_mask) >>\n\t\t\t\tmmhub_v1_0_ras_fields[i].ded_count_shift;\n\t\tif (ded_cnt) {\n\t\t\tdev_info(adev->dev,\n\t\t\t\t\"MMHUB SubBlock %s, DED %d\\n\",\n\t\t\t\tmmhub_v1_0_ras_fields[i].name,\n\t\t\t\tded_cnt);\n\t\t\t*ded_count += ded_cnt;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic void mmhub_v1_0_query_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t   void *ras_error_status)\n{\n\tstruct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;\n\tuint32_t sec_count = 0, ded_count = 0;\n\tuint32_t i;\n\tuint32_t reg_value;\n\n\terr_data->ue_count = 0;\n\terr_data->ce_count = 0;\n\n\tfor (i = 0; i < ARRAY_SIZE(mmhub_v1_0_edc_cnt_regs); i++) {\n\t\treg_value =\n\t\t\tRREG32(SOC15_REG_ENTRY_OFFSET(mmhub_v1_0_edc_cnt_regs[i]));\n\t\tif (reg_value)\n\t\t\tmmhub_v1_0_get_ras_error_count(adev,\n\t\t\t\t&mmhub_v1_0_edc_cnt_regs[i],\n\t\t\t\treg_value, &sec_count, &ded_count);\n\t}\n\n\terr_data->ce_count += sec_count;\n\terr_data->ue_count += ded_count;\n}\n\nstatic void mmhub_v1_0_reset_ras_error_count(struct amdgpu_device *adev)\n{\n\tuint32_t i;\n\n\t \n\tif (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) {\n\t\tfor (i = 0; i < ARRAY_SIZE(mmhub_v1_0_edc_cnt_regs); i++)\n\t\t\tRREG32(SOC15_REG_ENTRY_OFFSET(mmhub_v1_0_edc_cnt_regs[i]));\n\t}\n}\n\nstruct amdgpu_ras_block_hw_ops mmhub_v1_0_ras_hw_ops = {\n\t.query_ras_error_count = mmhub_v1_0_query_ras_error_count,\n\t.reset_ras_error_count = mmhub_v1_0_reset_ras_error_count,\n};\n\nstruct amdgpu_mmhub_ras mmhub_v1_0_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &mmhub_v1_0_ras_hw_ops,\n\t},\n};\n\nconst struct amdgpu_mmhub_funcs mmhub_v1_0_funcs = {\n\t.get_fb_location = mmhub_v1_0_get_fb_location,\n\t.init = mmhub_v1_0_init,\n\t.gart_enable = mmhub_v1_0_gart_enable,\n\t.set_fault_enable_default = mmhub_v1_0_set_fault_enable_default,\n\t.gart_disable = mmhub_v1_0_gart_disable,\n\t.set_clockgating = mmhub_v1_0_set_clockgating,\n\t.get_clockgating = mmhub_v1_0_get_clockgating,\n\t.setup_vm_pt_regs = mmhub_v1_0_setup_vm_pt_regs,\n\t.update_power_gating = mmhub_v1_0_update_power_gating,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}