[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21488       tick       3190063       1485592       1432313       3190063 
      2  21488       tick       4237188       2074658       2057345       4237188 
      3  21488       tick       4243420       2077989       2055129       4243420 
      4  21488       tick       4240906       2077039       2055104       4240906 
      5  21488       tick       4235241       2075046       2058723       4235241 
      6  21488       tick       4239901       2076086       2054764       4239901 
      7  21488       tick       4235513       2074606       2056292       4235513 
      8  21488       tick       4238603       2076520       2056526       4238603 
      9  21488       tick       4237395       2074887       2055061       4237395 
     10  21488       tick       4237382       2075387       2060593       4237382 
     11  21488       tick       4227307       2071434       2049904       4227307 
     12  21488       tick       4232896       2074215       2054724       4232896 
     13  21488       tick       4230956       2072666       2054530       4230956 
     14  21488       tick       4242162       2077165       2052673       4242162 
     15  21488       tick       4232102       2073439       2057303       4232102 
     16  21488       tick       4238811       2076126       2055941       4238811 
     17  21488       tick       4233026       2074024       2056364       4233026 
     18  21488       tick       4236152       2074568       2055644       4236152 
     19  21488       tick       4236207       2075873       2055238       4236207 
     20  21488       exit       2206211       1080632       1071308       2206211 
