signal processor gaussian messag pass harald kro stefan zwicki reto odermatt luka bruder andrea burg qiut huang integr system laboratori eth zurich signal process laboratori eth zurich telecommun circuit laboratori epf lausann email kroell zwicki huang bruder abstract paper novel signal process unit built theori factor graph address wide rang signal process algorithm demonstr factor graph processor fgp tailor gaussian messag pass algorithm high configur systol array solv messag updat equat node factor graph effici proper instruct set compil procedur present recurs squar channel estim exampl fgp comput messag updat faster state art dsp demonstr usabilti fgp architectur flexibl acceler signal process communic system introduct comput demand task channel estima tion equal omnipres modern communi cation signal process system algorithm task implement hardwar acceler programm processor dsp asip custom instruct set attempt report bridg gap hardwir acceler programm processor trade off perform programm subject studi goal work design signal processor acceler appropri instruct set offer suffici flexibl perform wide rang common signal process task achiev leverag theoret framework factor graph fgs messag pass algorithm focus fgs repres factor scale multivari gaus sian probabl distribut algorithm recurs squar rls linear mmse equal kalman filter express gaussian messag pass gmp gmp algorithm applic field wireless communic optic imag time arriv toa estim multius detect compress sens undirect graph node repres function gmp messag repres vector covari matrix transform vector weight matrix exchang node graph comput load distribut node comput updat outgo messag base incom messag type node function gmp summar fig figur display messag updat rule correspond type node fig node correspond messag updat rule gmp best knowledg author exist programm process architectur datapath suit solv gmp algorithm paper novel applic specif struction processor term fgp perform messag updat basic type node gmp complex algorithm describ gmp execut processor comput fgp base systol array implement faddeev algorithm effici comput matrix oper eventu demonstr appropri compil fgp compar throughput propos implement state art dsp compound node messag updat gmp node datapath architectur fgp architectur deriv messag updat rule node fig compound node compos simpl node express compound node consist basic matrix oper simpl node facilit develop datapath suitabl node data depend graph messag updat covari matrix comput compound node fig outgo messag comput incom messag state matrix defin node purpl box highlight comput car rie white box intermedi comput decompos three matrix matrix multipl vxah matrix matrix multipl addit subtract vxah schur complement vxah avx fig data depend graph oper compound node suitabl architectur matrix comput kind systol array matrix matrix multipli cation vxah dimension rectangular systol array blue box fig suffici process element pes perform multipl addit call pemult fig pemult westxdi opmodexsi statereg northxdi accum shift swapno swap eoutreg soutreg zeromsgdata faddeev algorithm matrix multipl matrix addit eastxdo opmodexso opmodereg pemultarithmet clear fig pemult oper mode support oper mode will plain real valu multipli real valu adder subtractor allow complex valu multipl execut cycl adder util cycl remain cycl addit number final result second mention computa tion vxah complet rectangular array flow data array rate input data provid regular addit advantag architectur transp negat consid separ oper appar matrix multipl matrix multipl subtract compound node exampl fig case result matrix multipl store statereg pemult subsequ vxah oper start matrix vxah matric shift array north west schur complement third oper mode comput faddeev algorithm algorithm perform triangular input matrix gaussian elimin favor choic avoid direct matrix invers rectangular systol array requir triangular extens yellow box fig kind pes capabl comput absolut complex divis fig requir addit pemult gaussian elimin pemult perform swap matrix row pivot pebord peborderarithmet statereg statexdp nxdi statexdi dividendxdi divisorxdi decisionxso divisoriszeroxso negquotientxdo swapreg opmodefreg opmodefdreg opmodexsi delayedopmodexso swapxso northxdi zeromsgdata zeromsgdata statexdnstatexd dividendxd divisorxd quotientxd neg eoutreg swapx comp swap clear fig pebord oper mode complex valu divis carri rela tionship bic employ sequenti multipli adder order avoid deploy three systol array propos architectur singl systol array process element support multipl mode oper explain iii fgp architectur fgp architectur determin opera tion gmp node systol array present pes core fgp fig processor program memori memori messag state matrix store intermedi execut oper requir systol architectur intermedi divid perform sequenti radix divis cycl program memori isr messag memori state memori instruct port data port combin systol array buffer transpos select mask instruct instruct instruct instruct fsm fetch decod instruct command status control signal address port data port peb fig fgp architectur systol array memori select mask unit feed data sourc array processor oper control finit state machin state transit trigger exern command intern control signal mark blue arrow store state systol array result matrix multipl accum mode input matrix multipl shift mode input faddeev algorithm instruct fetch decod ward finit state machin generat control signal pes well transpos select mask unit processor oper proper instruct set tailor gmp call fgpassembl prise instruct summar tabl tabl fgp assembl instruct datapath control instruct mma matrix multipl accumul mms matrix multipl shift fad faddeev algorithm program control instruct smm store result array memori loop loop instruct section prg program defin multipl program subdivid instruct control program flow instruct control systol array instruct type correspond compu tation type argument instruct address input output messag memori well flag hermitian transpos negat factor graph repetit pattern rls instruct loop iter provid order host multipl program prg instruct introduc indic start address program exampl baseband receiv store program rls channel estim symbol detect equal fgp control extern processor set command command repli status messag elementari command load_program start_program load multipl program instruct port start program fgp easili attach exist system acceler processor initi input messag load messag memori data port program execut messag memori data port hardwar softwar interact exampl channel estim desir gmp algorithm written high level languag matlab automat compil fgp assembl code procedur exemplifi linear minimum squar error lmmse channel estim exampl fig code list sake simplic rls factor graph section channel estim exampl messag msg_i correspond receiv symbol fig factor graph channel estim section messag updat schedul fig left deriv high level descript list list matlab code channel estim exampl length ytild observ messag ytild msg_i msg_ytild msg_n msg_a_out msg_a_in msg_i updat input messag slice msg_a_in msg_a_out messag identifi assign map memori address second step schedul optim reduc number identifi size messag memori fig sequenti output messag set identifi assign messag longer need consid score comput identifi set output messag will remap identifi highest score optim schedul compil assembl languag program list program compress loop instruct convert binari memori imag suitabl load processor list fgp assembl code channel estim exampl prg loop mma mms smm mma mms fad smm out_msg in_nois in_msg out_msg in_nois in_msg fig compil generat rls messag comput graph memori locat left unoptim optim implement proof concept design synthes cmos technolog state matrix size compar state art dsp term throughput perform metric number messag updat compound node second chosen compound node gmp node highest computa tional load number cycl dsp execut estim dsps fix point instruct set cycl invers complex matrix assum comparison tabl tabl throughput comparison fgp dsp processor fgp work cmos technolog max freq mhz cycl compound node msg updat normal max fgp occupi area memori systol array datapath control logic maxim clock speed mhz throughput comput clock frequenc dsp fgp oper point number represent memori usag faddeev algorithm systol architectur usag dedic radix divid fgp comput compound node messag updat cycl comput schur complement faddeev algorithm effici comput invers summand schur complement separ convent dsp instruct set lead higher throughput fgp tabl conclus fgp promis process architectur built theoret gmp framework wide rang signal process algorithm high configur systol array architectur dedic radix divid allow effici comput messag updat gaussian factor graph present approach allow low complex fix point systol architectur simpl compil procedur complex tool chain user specifi messag updat rule high level represent algorithm simpl channel estim exampl fgp achiev higher throughput state art dsp present processor architectur applic fulli explor futur work will includ optim architectur level exploit characterist gmp well implement perform comparison algorithm refer fan kudlur dasika mahlk bridg comput gap programm processor hardwir acceler high perform comput architectur hpca ieee int symp kschischang frey loelig factor graph sum product algorithm theori ieee transact scale cmos assum tpd loelig dauwel korl ping kschis chang factor graph approach model base signal process proceed ieee kirkelund mancho christensen riegler fleuri variat messag pass joint channel estim decod mimo ofdm global telecommun confer globecom ieee ieee jingshan dauwel zquez waller effici gaussian infer algorithm phase imag proc ieee icassp jhi chen lin huang factor graph base toa locat estim wireless communic ieee transact guo wang multius detect spars spread cdma select area communic ieee journal donoho maleki montanari messag pass algo rithm compress sens proceed nation academi scienc gaston irwin systol kalman filter overview control theori applic iee proceed iet damodaran anderson agarwala venkatasubramanian gill gopalakrishnan hill chachad balasubramanian bhoria ghz dsp core cmos vlsi design vlsid int conf ieee yan feng song matrix invers lte mimo applic texa instrument float point dsp signal process icsp ieee int conf 