{"vcs1":{"timestamp_begin":1682279999.208336117, "rt":0.72, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1682279999.990169257, "rt":1.06, "ut":0.23, "st":0.23}}
{"link":{"timestamp_begin":1682280001.105551732, "rt":1.55, "ut":0.08, "st":1.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682279998.918641932}
{"VCS_COMP_START_TIME": 1682279998.918641932}
{"VCS_COMP_END_TIME": 1682280003.339082445}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341180}}
{"stitch_vcselab": {"peak_mem": 238988}}
