{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_tx.v@65:75@HdlIdDef", "    STATE_PREAMBLE = 3'd1,\n    STATE_PAYLOAD = 3'd2,\n    STATE_PAD = 3'd3,\n    STATE_FCS = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_tx.v@68:78", "localparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PAYLOAD = 3'd1,\n    STATE_PAD = 3'd2,\n    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@62:72", "\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PREAMBLE = 3'd1,\n    STATE_PAYLOAD = 3'd2,\n    STATE_PAD = 3'd3,\n    STATE_FCS = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@64:74", "    STATE_IDLE = 3'd0,\n    STATE_PREAMBLE = 3'd1,\n    STATE_PAYLOAD = 3'd2,\n    STATE_PAD = 3'd3,\n    STATE_FCS = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@67:77", "\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PAYLOAD = 3'd1,\n    STATE_PAD = 3'd2,\n    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@67:77", "    STATE_PAD = 3'd3,\n    STATE_FCS = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@60:70", "    input  wire [7:0]  ifg_delay\n);\n\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PREAMBLE = 3'd1,\n    STATE_PAYLOAD = 3'd2,\n    STATE_PAD = 3'd3,\n    STATE_FCS = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@72:82", "    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@70:80", "    STATE_PAYLOAD = 3'd1,\n    STATE_PAD = 3'd2,\n    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@67:77", "    STATE_PAD = 3'd3,\n    STATE_FCS = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@63:73", "localparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PREAMBLE = 3'd1,\n    STATE_PAYLOAD = 3'd2,\n    STATE_PAD = 3'd3,\n    STATE_FCS = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@69:79", "    STATE_IDLE = 3'd0,\n    STATE_PAYLOAD = 3'd1,\n    STATE_PAD = 3'd2,\n    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@72:82", "    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"]], "Diff Content": {"Delete": [[70, "    STATE_WAIT_END = 3'd6;\n"]], "Add": [[70, "    STATE_WAIT_END = 3'd5,\n"], [70, "    STATE_IFG = 3'd6;\n"]]}}