<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVMergeBaseOffset.cpp source code [llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>RISCV</a>/<a href='RISCVMergeBaseOffset.cpp.html'>RISCVMergeBaseOffset.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----- RISCVMergeBaseOffset.cpp - Optimise address calculations  ------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Merge the offset of address calculation into the offset field</i></td></tr>
<tr><th id="10">10</th><td><i>// of instructions in a global address lowering sequence. This pass transforms:</i></td></tr>
<tr><th id="11">11</th><td><i>//   lui  vreg1, %hi(s)</i></td></tr>
<tr><th id="12">12</th><td><i>//   addi vreg2, vreg1, %lo(s)</i></td></tr>
<tr><th id="13">13</th><td><i>//   addi vreg3, verg2, Offset</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//   Into:</i></td></tr>
<tr><th id="16">16</th><td><i>//   lui  vreg1, %hi(s+Offset)</i></td></tr>
<tr><th id="17">17</th><td><i>//   addi vreg2, vreg1, %lo(s+Offset)</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// The transformation is carried out under certain conditions:</i></td></tr>
<tr><th id="20">20</th><td><i>// 1) The offset field in the base of global address lowering sequence is zero.</i></td></tr>
<tr><th id="21">21</th><td><i>// 2) The lowered global address has only one use.</i></td></tr>
<tr><th id="22">22</th><td><i>//</i></td></tr>
<tr><th id="23">23</th><td><i>// The offset field can be in a different form. This pass handles all of them.</i></td></tr>
<tr><th id="24">24</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="RISCV.h.html">"RISCV.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="RISCVTargetMachine.h.html">"RISCVTargetMachine.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include &lt;set&gt;</u></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"riscv-merge-base-offset"</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/RISCV_MERGE_BASE_OFFSET_NAME" data-ref="_M/RISCV_MERGE_BASE_OFFSET_NAME">RISCV_MERGE_BASE_OFFSET_NAME</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"RISCV Merge Base Offset"</u></td></tr>
<tr><th id="37">37</th><td><b>namespace</b> {</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="40">40</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::ID" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::ID' data-type='char' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::ID" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..ID">ID</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="tu decl field" id="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MF" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MF' data-type='const llvm::MachineFunction *' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MF" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MF">MF</dfn>;</td></tr>
<tr><th id="42">42</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::RISCVMergeBaseOffsetOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn" data-ref-filename="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="43">43</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::detectLuiAddiGlobal' data-type='bool (anonymous namespace)::RISCVMergeBaseOffsetOpt::detectLuiAddiGlobal(llvm::MachineInstr &amp; LUI, llvm::MachineInstr *&amp; ADDI)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">detectLuiAddiGlobal</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2LUI" title='LUI' data-type='llvm::MachineInstr &amp;' data-ref="2LUI" data-ref-filename="2LUI">LUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col3 decl" id="3ADDI" title='ADDI' data-type='llvm::MachineInstr *&amp;' data-ref="3ADDI" data-ref-filename="3ADDI">ADDI</dfn>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::detectAndFoldOffset' data-type='bool (anonymous namespace)::RISCVMergeBaseOffsetOpt::detectAndFoldOffset(llvm::MachineInstr &amp; HiLUI, llvm::MachineInstr &amp; LoADDI)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_">detectAndFoldOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4HiLUI" title='HiLUI' data-type='llvm::MachineInstr &amp;' data-ref="4HiLUI" data-ref-filename="4HiLUI">HiLUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5LoADDI" title='LoADDI' data-type='llvm::MachineInstr &amp;' data-ref="5LoADDI" data-ref-filename="5LoADDI">LoADDI</dfn>);</td></tr>
<tr><th id="46">46</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::foldOffset' data-type='void (anonymous namespace)::RISCVMergeBaseOffsetOpt::foldOffset(llvm::MachineInstr &amp; HiLUI, llvm::MachineInstr &amp; LoADDI, llvm::MachineInstr &amp; Tail, int64_t Offset)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l">foldOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6HiLUI" title='HiLUI' data-type='llvm::MachineInstr &amp;' data-ref="6HiLUI" data-ref-filename="6HiLUI">HiLUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7LoADDI" title='LoADDI' data-type='llvm::MachineInstr &amp;' data-ref="7LoADDI" data-ref-filename="7LoADDI">LoADDI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8Tail" title='Tail' data-type='llvm::MachineInstr &amp;' data-ref="8Tail" data-ref-filename="8Tail">Tail</dfn>,</td></tr>
<tr><th id="47">47</th><td>                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="9Offset" title='Offset' data-type='int64_t' data-ref="9Offset" data-ref-filename="9Offset">Offset</dfn>);</td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::matchLargeOffset' data-type='bool (anonymous namespace)::RISCVMergeBaseOffsetOpt::matchLargeOffset(llvm::MachineInstr &amp; TailAdd, llvm::Register GSReg, int64_t &amp; Offset)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">matchLargeOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10TailAdd" title='TailAdd' data-type='llvm::MachineInstr &amp;' data-ref="10TailAdd" data-ref-filename="10TailAdd">TailAdd</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="11GSReg" title='GSReg' data-type='llvm::Register' data-ref="11GSReg" data-ref-filename="11GSReg">GSReg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="12Offset" title='Offset' data-type='int64_t &amp;' data-ref="12Offset" data-ref-filename="12Offset">Offset</dfn>);</td></tr>
<tr><th id="49">49</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOptC1Ev" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::RISCVMergeBaseOffsetOpt' data-type='void (anonymous namespace)::RISCVMergeBaseOffsetOpt::RISCVMergeBaseOffsetOpt()' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOptC1Ev" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOptC1Ev">RISCVMergeBaseOffsetOpt</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::ID" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::ID' data-use='a' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::ID" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..ID">ID</a>) {}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_123RISCVMergeBaseOffsetOpt21getRequiredPropertiesEv" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::RISCVMergeBaseOffsetOpt::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_123RISCVMergeBaseOffsetOpt21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_123RISCVMergeBaseOffsetOpt21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="53">53</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::IsSSA" title='llvm::MachineFunctionProperties::Property::IsSSA' data-ref="llvm::MachineFunctionProperties::Property::IsSSA" data-ref-filename="llvm..MachineFunctionProperties..Property..IsSSA">IsSSA</a>);</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_123RISCVMergeBaseOffsetOpt11getPassNameEv" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::getPassName' data-type='llvm::StringRef (anonymous namespace)::RISCVMergeBaseOffsetOpt::getPassName() const' data-ref="_ZNK12_GLOBAL__N_123RISCVMergeBaseOffsetOpt11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_123RISCVMergeBaseOffsetOpt11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="57">57</th><td>    <b>return</b> <a class="macro" href="#36" title="&quot;RISCV Merge Base Offset&quot;" data-ref="_M/RISCV_MERGE_BASE_OFFSET_NAME">RISCV_MERGE_BASE_OFFSET_NAME</a>;</td></tr>
<tr><th id="58">58</th><td>  }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>private</b>:</td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</dfn>;</td></tr>
<tr><th id="62">62</th><td>  <span class="namespace">std::</span><span class='type' title='std::set' data-ref="std::set" data-ref-filename="std..set">set</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::DeadInstrs' data-type='std::set&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..DeadInstrs">DeadInstrs</dfn>;</td></tr>
<tr><th id="63">63</th><td>};</td></tr>
<tr><th id="64">64</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</a>::<dfn class="tu decl def" id="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::ID" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::ID' data-type='char' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::ID" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="67">67</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeRISCVMergeBaseOffsetOptPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;RISCV Merge Base Offset&quot;, &quot;riscv-merge-base-offset&quot;, &amp;RISCVMergeBaseOffsetOpt::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;RISCVMergeBaseOffsetOpt&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeRISCVMergeBaseOffsetOptPassFlag; void llvm::initializeRISCVMergeBaseOffsetOptPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeRISCVMergeBaseOffsetOptPassFlag, initializeRISCVMergeBaseOffsetOptPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</a>, <a class="macro" href="#35" title="&quot;riscv-merge-base-offset&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="68">68</th><td>                <a class="macro" href="#36" title="&quot;RISCV Merge Base Offset&quot;" data-ref="_M/RISCV_MERGE_BASE_OFFSET_NAME">RISCV_MERGE_BASE_OFFSET_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">// Detect the pattern:</i></td></tr>
<tr><th id="71">71</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//   lui   vreg1, %hi(s)</i></td></tr>
<tr><th id="72">72</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//   addi  vreg2, vreg1, %lo(s)</i></td></tr>
<tr><th id="73">73</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//   Pattern only accepted if:</i></td></tr>
<tr><th id="75">75</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//     1) ADDI has only one use.</i></td></tr>
<tr><th id="76">76</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//     2) LUI has only one use; which is the ADDI.</i></td></tr>
<tr><th id="77">77</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//     3) Both ADDI and LUI have GlobalAddress type which indicates that these</i></td></tr>
<tr><th id="78">78</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//        are generated from global address lowering.</i></td></tr>
<tr><th id="79">79</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">//     4) Offset value in the Global Address is 0.</i></td></tr>
<tr><th id="80">80</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::detectLuiAddiGlobal' data-type='bool (anonymous namespace)::RISCVMergeBaseOffsetOpt::detectLuiAddiGlobal(llvm::MachineInstr &amp; HiLUI, llvm::MachineInstr *&amp; LoADDI)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">detectLuiAddiGlobal</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13HiLUI" title='HiLUI' data-type='llvm::MachineInstr &amp;' data-ref="13HiLUI" data-ref-filename="13HiLUI">HiLUI</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col4 decl" id="14LoADDI" title='LoADDI' data-type='llvm::MachineInstr *&amp;' data-ref="14LoADDI" data-ref-filename="14LoADDI">LoADDI</dfn>) {</td></tr>
<tr><th id="82">82</th><td>  <b>if</b> (<a class="local col3 ref" href="#13HiLUI" title='HiLUI' data-ref="13HiLUI" data-ref-filename="13HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LUI" title='llvm::RISCV::LUI' data-ref="llvm::RISCV::LUI" data-ref-filename="llvm..RISCV..LUI">LUI</a> ||</td></tr>
<tr><th id="83">83</th><td>      <a class="local col3 ref" href="#13HiLUI" title='HiLUI' data-ref="13HiLUI" data-ref-filename="13HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() != <span class="namespace">RISCVII::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_HI" title='llvm::RISCVII::MO_HI' data-ref="llvm::RISCVII::MO_HI" data-ref-filename="llvm..RISCVII..MO_HI">MO_HI</a> ||</td></tr>
<tr><th id="84">84</th><td>      <a class="local col3 ref" href="#13HiLUI" title='HiLUI' data-ref="13HiLUI" data-ref-filename="13HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_GlobalAddress" title='llvm::MachineOperand::MO_GlobalAddress' data-ref="llvm::MachineOperand::MO_GlobalAddress" data-ref-filename="llvm..MachineOperand..MO_GlobalAddress">MO_GlobalAddress</a> ||</td></tr>
<tr><th id="85">85</th><td>      <a class="local col3 ref" href="#13HiLUI" title='HiLUI' data-ref="13HiLUI" data-ref-filename="13HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() != <var>0</var> ||</td></tr>
<tr><th id="86">86</th><td>      !<a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="local col3 ref" href="#13HiLUI" title='HiLUI' data-ref="13HiLUI" data-ref-filename="13HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="87">87</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="15HiLuiDestReg" title='HiLuiDestReg' data-type='llvm::Register' data-ref="15HiLuiDestReg" data-ref-filename="15HiLuiDestReg">HiLuiDestReg</dfn> = <a class="local col3 ref" href="#13HiLUI" title='HiLUI' data-ref="13HiLUI" data-ref-filename="13HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="89">89</th><td>  <a class="local col4 ref" href="#14LoADDI" title='LoADDI' data-ref="14LoADDI" data-ref-filename="14LoADDI">LoADDI</a> = <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE">use_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#15HiLuiDestReg" title='HiLuiDestReg' data-ref="15HiLuiDestReg" data-ref-filename="15HiLuiDestReg">HiLuiDestReg</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col4 ref" href="#14LoADDI" title='LoADDI' data-ref="14LoADDI" data-ref-filename="14LoADDI">LoADDI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDI" title='llvm::RISCV::ADDI' data-ref="llvm::RISCV::ADDI" data-ref-filename="llvm..RISCV..ADDI">ADDI</a> ||</td></tr>
<tr><th id="91">91</th><td>      <a class="local col4 ref" href="#14LoADDI" title='LoADDI' data-ref="14LoADDI" data-ref-filename="14LoADDI">LoADDI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() != <span class="namespace">RISCVII::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_LO" title='llvm::RISCVII::MO_LO' data-ref="llvm::RISCVII::MO_LO" data-ref-filename="llvm..RISCVII..MO_LO">MO_LO</a> ||</td></tr>
<tr><th id="92">92</th><td>      <a class="local col4 ref" href="#14LoADDI" title='LoADDI' data-ref="14LoADDI" data-ref-filename="14LoADDI">LoADDI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_GlobalAddress" title='llvm::MachineOperand::MO_GlobalAddress' data-ref="llvm::MachineOperand::MO_GlobalAddress" data-ref-filename="llvm..MachineOperand..MO_GlobalAddress">MO_GlobalAddress</a> ||</td></tr>
<tr><th id="93">93</th><td>      <a class="local col4 ref" href="#14LoADDI" title='LoADDI' data-ref="14LoADDI" data-ref-filename="14LoADDI">LoADDI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() != <var>0</var> ||</td></tr>
<tr><th id="94">94</th><td>      !<a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="local col4 ref" href="#14LoADDI" title='LoADDI' data-ref="14LoADDI" data-ref-filename="14LoADDI">LoADDI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="96">96</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l">// Update the offset in HiLUI and LoADDI instructions.</i></td></tr>
<tr><th id="100">100</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l">// Delete the tail instruction and update all the uses to use the</i></td></tr>
<tr><th id="101">101</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l">// output from LoADDI.</i></td></tr>
<tr><th id="102">102</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::foldOffset' data-type='void (anonymous namespace)::RISCVMergeBaseOffsetOpt::foldOffset(llvm::MachineInstr &amp; HiLUI, llvm::MachineInstr &amp; LoADDI, llvm::MachineInstr &amp; Tail, int64_t Offset)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l">foldOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16HiLUI" title='HiLUI' data-type='llvm::MachineInstr &amp;' data-ref="16HiLUI" data-ref-filename="16HiLUI">HiLUI</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17LoADDI" title='LoADDI' data-type='llvm::MachineInstr &amp;' data-ref="17LoADDI" data-ref-filename="17LoADDI">LoADDI</dfn>,</td></tr>
<tr><th id="104">104</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18Tail" title='Tail' data-type='llvm::MachineInstr &amp;' data-ref="18Tail" data-ref-filename="18Tail">Tail</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="19Offset" title='Offset' data-type='int64_t' data-ref="19Offset" data-ref-filename="19Offset">Offset</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <i>// Put the offset back in HiLUI and the LoADDI</i></td></tr>
<tr><th id="106">106</th><td>  <a class="local col6 ref" href="#16HiLUI" title='HiLUI' data-ref="16HiLUI" data-ref-filename="16HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl" data-ref-filename="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col9 ref" href="#19Offset" title='Offset' data-ref="19Offset" data-ref-filename="19Offset">Offset</a>);</td></tr>
<tr><th id="107">107</th><td>  <a class="local col7 ref" href="#17LoADDI" title='LoADDI' data-ref="17LoADDI" data-ref-filename="17LoADDI">LoADDI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl" data-ref-filename="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col9 ref" href="#19Offset" title='Offset' data-ref="19Offset" data-ref-filename="19Offset">Offset</a>);</td></tr>
<tr><th id="108">108</th><td>  <i>// Delete the tail instruction.</i></td></tr>
<tr><th id="109">109</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::DeadInstrs' data-use='m' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..DeadInstrs">DeadInstrs</a>.<span class='ref fn' title='std::set::insert' data-ref="_ZNSt3set6insertEOT_" data-ref-filename="_ZNSt3set6insertEOT_">insert</span>(&amp;<a class="local col8 ref" href="#18Tail" title='Tail' data-ref="18Tail" data-ref-filename="18Tail">Tail</a>);</td></tr>
<tr><th id="110">110</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="local col8 ref" href="#18Tail" title='Tail' data-ref="18Tail" data-ref-filename="18Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="111">111</th><td>                      <a class="local col7 ref" href="#17LoADDI" title='LoADDI' data-ref="17LoADDI" data-ref-filename="17LoADDI">LoADDI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="112">112</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Merged offset "</q> &lt;&lt; Offset &lt;&lt; <q>" into base.\n"</q></td></tr>
<tr><th id="113">113</th><td>                    &lt;&lt; <q>"     "</q> &lt;&lt; HiLUI &lt;&lt; <q>"     "</q> &lt;&lt; LoADDI;);</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">// Detect patterns for large offsets that are passed into an ADD instruction.</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//</i></td></tr>
<tr><th id="118">118</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                     Base address lowering is of the form:</i></td></tr>
<tr><th id="119">119</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                        HiLUI:  lui   vreg1, %hi(s)</i></td></tr>
<tr><th id="120">120</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                       LoADDI:  addi  vreg2, vreg1, %lo(s)</i></td></tr>
<tr><th id="121">121</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                       /                                  \</i></td></tr>
<tr><th id="122">122</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                      /                                    \</i></td></tr>
<tr><th id="123">123</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                     /                                      \</i></td></tr>
<tr><th id="124">124</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                    /  The large offset can be of two forms: \</i></td></tr>
<tr><th id="125">125</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//  1) Offset that has non zero bits in lower      2) Offset that has non zero</i></td></tr>
<tr><th id="126">126</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//     12 bits and upper 20 bits                      bits in upper 20 bits only</i></td></tr>
<tr><th id="127">127</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//   OffseLUI: lui   vreg3, 4</i></td></tr>
<tr><th id="128">128</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">// OffsetTail: addi  voff, vreg3, 188                OffsetTail: lui  voff, 128</i></td></tr>
<tr><th id="129">129</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                    \                                        /</i></td></tr>
<tr><th id="130">130</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                     \                                      /</i></td></tr>
<tr><th id="131">131</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                      \                                    /</i></td></tr>
<tr><th id="132">132</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                       \                                  /</i></td></tr>
<tr><th id="133">133</th><td><i  data-doc="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">//                         TailAdd: add  vreg4, vreg2, voff</i></td></tr>
<tr><th id="134">134</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::matchLargeOffset' data-type='bool (anonymous namespace)::RISCVMergeBaseOffsetOpt::matchLargeOffset(llvm::MachineInstr &amp; TailAdd, llvm::Register GAReg, int64_t &amp; Offset)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">matchLargeOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20TailAdd" title='TailAdd' data-type='llvm::MachineInstr &amp;' data-ref="20TailAdd" data-ref-filename="20TailAdd">TailAdd</dfn>,</td></tr>
<tr><th id="135">135</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="21GAReg" title='GAReg' data-type='llvm::Register' data-ref="21GAReg" data-ref-filename="21GAReg">GAReg</dfn>,</td></tr>
<tr><th id="136">136</th><td>                                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="22Offset" title='Offset' data-type='int64_t &amp;' data-ref="22Offset" data-ref-filename="22Offset">Offset</dfn>) {</td></tr>
<tr><th id="137">137</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((TailAdd.getOpcode() == RISCV::ADD) &amp;&amp; <q>"Expected ADD instruction!"</q>);</td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="23Rs" title='Rs' data-type='llvm::Register' data-ref="23Rs" data-ref-filename="23Rs">Rs</dfn> = <a class="local col0 ref" href="#20TailAdd" title='TailAdd' data-ref="20TailAdd" data-ref-filename="20TailAdd">TailAdd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="24Rt" title='Rt' data-type='llvm::Register' data-ref="24Rt" data-ref-filename="24Rt">Rt</dfn> = <a class="local col0 ref" href="#20TailAdd" title='TailAdd' data-ref="20TailAdd" data-ref-filename="20TailAdd">TailAdd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="25Reg" title='Reg' data-type='llvm::Register' data-ref="25Reg" data-ref-filename="25Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23Rs" title='Rs' data-ref="23Rs" data-ref-filename="23Rs">Rs</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#21GAReg" title='GAReg' data-ref="21GAReg" data-ref-filename="21GAReg">GAReg</a> ? <a class="local col4 ref" href="#24Rt" title='Rt' data-ref="24Rt" data-ref-filename="24Rt">Rt</a> : <a class="local col3 ref" href="#23Rs" title='Rs' data-ref="23Rs" data-ref-filename="23Rs">Rs</a>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i>// Can't fold if the register has more than one use.</i></td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg" data-ref-filename="25Reg">Reg</a>))</td></tr>
<tr><th id="144">144</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="145">145</th><td>  <i>// This can point to an ADDI or a LUI:</i></td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26OffsetTail" title='OffsetTail' data-type='llvm::MachineInstr &amp;' data-ref="26OffsetTail" data-ref-filename="26OffsetTail">OffsetTail</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg" data-ref-filename="25Reg">Reg</a>);</td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (<a class="local col6 ref" href="#26OffsetTail" title='OffsetTail' data-ref="26OffsetTail" data-ref-filename="26OffsetTail">OffsetTail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDI" title='llvm::RISCV::ADDI' data-ref="llvm::RISCV::ADDI" data-ref-filename="llvm..RISCV..ADDI">ADDI</a>) {</td></tr>
<tr><th id="148">148</th><td>    <i>// The offset value has non zero bits in both %hi and %lo parts.</i></td></tr>
<tr><th id="149">149</th><td><i>    // Detect an ADDI that feeds from a LUI instruction.</i></td></tr>
<tr><th id="150">150</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27AddiImmOp" title='AddiImmOp' data-type='llvm::MachineOperand &amp;' data-ref="27AddiImmOp" data-ref-filename="27AddiImmOp">AddiImmOp</dfn> = <a class="local col6 ref" href="#26OffsetTail" title='OffsetTail' data-ref="26OffsetTail" data-ref-filename="26OffsetTail">OffsetTail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="151">151</th><td>    <b>if</b> (<a class="local col7 ref" href="#27AddiImmOp" title='AddiImmOp' data-ref="27AddiImmOp" data-ref-filename="27AddiImmOp">AddiImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() != <span class="namespace">RISCVII::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_None" title='llvm::RISCVII::MO_None' data-ref="llvm::RISCVII::MO_None" data-ref-filename="llvm..RISCVII..MO_None">MO_None</a>)</td></tr>
<tr><th id="152">152</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="28OffLo" title='OffLo' data-type='int64_t' data-ref="28OffLo" data-ref-filename="28OffLo">OffLo</dfn> = <a class="local col7 ref" href="#27AddiImmOp" title='AddiImmOp' data-ref="27AddiImmOp" data-ref-filename="27AddiImmOp">AddiImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="154">154</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29OffsetLui" title='OffsetLui' data-type='llvm::MachineInstr &amp;' data-ref="29OffsetLui" data-ref-filename="29OffsetLui">OffsetLui</dfn> =</td></tr>
<tr><th id="155">155</th><td>        *<a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col6 ref" href="#26OffsetTail" title='OffsetTail' data-ref="26OffsetTail" data-ref-filename="26OffsetTail">OffsetTail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="156">156</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="30LuiImmOp" title='LuiImmOp' data-type='llvm::MachineOperand &amp;' data-ref="30LuiImmOp" data-ref-filename="30LuiImmOp">LuiImmOp</dfn> = <a class="local col9 ref" href="#29OffsetLui" title='OffsetLui' data-ref="29OffsetLui" data-ref-filename="29OffsetLui">OffsetLui</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="157">157</th><td>    <b>if</b> (<a class="local col9 ref" href="#29OffsetLui" title='OffsetLui' data-ref="29OffsetLui" data-ref-filename="29OffsetLui">OffsetLui</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LUI" title='llvm::RISCV::LUI' data-ref="llvm::RISCV::LUI" data-ref-filename="llvm..RISCV..LUI">LUI</a> ||</td></tr>
<tr><th id="158">158</th><td>        <a class="local col0 ref" href="#30LuiImmOp" title='LuiImmOp' data-ref="30LuiImmOp" data-ref-filename="30LuiImmOp">LuiImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() != <span class="namespace">RISCVII::</span><a class="enum" href="MCTargetDesc/RISCVBaseInfo.h.html#llvm::RISCVII::MO_None" title='llvm::RISCVII::MO_None' data-ref="llvm::RISCVII::MO_None" data-ref-filename="llvm..RISCVII..MO_None">MO_None</a> ||</td></tr>
<tr><th id="159">159</th><td>        !<a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="local col9 ref" href="#29OffsetLui" title='OffsetLui' data-ref="29OffsetLui" data-ref-filename="29OffsetLui">OffsetLui</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="160">160</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="161">161</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="31OffHi" title='OffHi' data-type='int64_t' data-ref="31OffHi" data-ref-filename="31OffHi">OffHi</dfn> = <a class="local col9 ref" href="#29OffsetLui" title='OffsetLui' data-ref="29OffsetLui" data-ref-filename="29OffsetLui">OffsetLui</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="162">162</th><td>    <a class="local col2 ref" href="#22Offset" title='Offset' data-ref="22Offset" data-ref-filename="22Offset">Offset</a> = (<a class="local col1 ref" href="#31OffHi" title='OffHi' data-ref="31OffHi" data-ref-filename="31OffHi">OffHi</a> &lt;&lt; <var>12</var>) + <a class="local col8 ref" href="#28OffLo" title='OffLo' data-ref="28OffLo" data-ref-filename="28OffLo">OffLo</a>;</td></tr>
<tr><th id="163">163</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Offset Instrs: "</q> &lt;&lt; OffsetTail</td></tr>
<tr><th id="164">164</th><td>                      &lt;&lt; <q>"                 "</q> &lt;&lt; OffsetLui);</td></tr>
<tr><th id="165">165</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::DeadInstrs' data-use='m' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..DeadInstrs">DeadInstrs</a>.<span class='ref fn' title='std::set::insert' data-ref="_ZNSt3set6insertEOT_" data-ref-filename="_ZNSt3set6insertEOT_">insert</span>(&amp;<a class="local col6 ref" href="#26OffsetTail" title='OffsetTail' data-ref="26OffsetTail" data-ref-filename="26OffsetTail">OffsetTail</a>);</td></tr>
<tr><th id="166">166</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::DeadInstrs' data-use='m' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..DeadInstrs">DeadInstrs</a>.<span class='ref fn' title='std::set::insert' data-ref="_ZNSt3set6insertEOT_" data-ref-filename="_ZNSt3set6insertEOT_">insert</span>(&amp;<a class="local col9 ref" href="#29OffsetLui" title='OffsetLui' data-ref="29OffsetLui" data-ref-filename="29OffsetLui">OffsetLui</a>);</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="168">168</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#26OffsetTail" title='OffsetTail' data-ref="26OffsetTail" data-ref-filename="26OffsetTail">OffsetTail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LUI" title='llvm::RISCV::LUI' data-ref="llvm::RISCV::LUI" data-ref-filename="llvm..RISCV..LUI">LUI</a>) {</td></tr>
<tr><th id="169">169</th><td>    <i>// The offset value has all zero bits in the lower 12 bits. Only LUI</i></td></tr>
<tr><th id="170">170</th><td><i>    // exists.</i></td></tr>
<tr><th id="171">171</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Offset Instr: "</q> &lt;&lt; OffsetTail);</td></tr>
<tr><th id="172">172</th><td>    <a class="local col2 ref" href="#22Offset" title='Offset' data-ref="22Offset" data-ref-filename="22Offset">Offset</a> = <a class="local col6 ref" href="#26OffsetTail" title='OffsetTail' data-ref="26OffsetTail" data-ref-filename="26OffsetTail">OffsetTail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;&lt; <var>12</var>;</td></tr>
<tr><th id="173">173</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::DeadInstrs' data-use='m' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..DeadInstrs">DeadInstrs</a>.<span class='ref fn' title='std::set::insert' data-ref="_ZNSt3set6insertEOT_" data-ref-filename="_ZNSt3set6insertEOT_">insert</span>(&amp;<a class="local col6 ref" href="#26OffsetTail" title='OffsetTail' data-ref="26OffsetTail" data-ref-filename="26OffsetTail">OffsetTail</a>);</td></tr>
<tr><th id="174">174</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::detectAndFoldOffset' data-type='bool (anonymous namespace)::RISCVMergeBaseOffsetOpt::detectAndFoldOffset(llvm::MachineInstr &amp; HiLUI, llvm::MachineInstr &amp; LoADDI)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_">detectAndFoldOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32HiLUI" title='HiLUI' data-type='llvm::MachineInstr &amp;' data-ref="32HiLUI" data-ref-filename="32HiLUI">HiLUI</dfn>,</td></tr>
<tr><th id="180">180</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33LoADDI" title='LoADDI' data-type='llvm::MachineInstr &amp;' data-ref="33LoADDI" data-ref-filename="33LoADDI">LoADDI</dfn>) {</td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="34DestReg" title='DestReg' data-type='llvm::Register' data-ref="34DestReg" data-ref-filename="34DestReg">DestReg</dfn> = <a class="local col3 ref" href="#33LoADDI" title='LoADDI' data-ref="33LoADDI" data-ref-filename="33LoADDI">LoADDI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="182">182</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI-&gt;hasOneUse(DestReg) &amp;&amp; <q>"expected one use for LoADDI"</q>);</td></tr>
<tr><th id="183">183</th><td>  <i>// LoADDI has only one use.</i></td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35Tail" title='Tail' data-type='llvm::MachineInstr &amp;' data-ref="35Tail" data-ref-filename="35Tail">Tail</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_beginENS_8RegisterE">use_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34DestReg" title='DestReg' data-ref="34DestReg" data-ref-filename="34DestReg">DestReg</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="185">185</th><td>  <b>switch</b> (<a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="186">186</th><td>  <b>default</b>:</td></tr>
<tr><th id="187">187</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Don't know how to get offset from this instr:"</q></td></tr>
<tr><th id="188">188</th><td>                      &lt;&lt; Tail);</td></tr>
<tr><th id="189">189</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADDI" title='llvm::RISCV::ADDI' data-ref="llvm::RISCV::ADDI" data-ref-filename="llvm..RISCV..ADDI">ADDI</a>: {</td></tr>
<tr><th id="191">191</th><td>    <i>// Offset is simply an immediate operand.</i></td></tr>
<tr><th id="192">192</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="36Offset" title='Offset' data-type='int64_t' data-ref="36Offset" data-ref-filename="36Offset">Offset</dfn> = <a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="193">193</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Offset Instr: "</q> &lt;&lt; Tail);</td></tr>
<tr><th id="194">194</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::foldOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l">foldOffset</a>(<span class='refarg'><a class="local col2 ref" href="#32HiLUI" title='HiLUI' data-ref="32HiLUI" data-ref-filename="32HiLUI">HiLUI</a></span>, <span class='refarg'><a class="local col3 ref" href="#33LoADDI" title='LoADDI' data-ref="33LoADDI" data-ref-filename="33LoADDI">LoADDI</a></span>, <span class='refarg'><a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a></span>, <a class="local col6 ref" href="#36Offset" title='Offset' data-ref="36Offset" data-ref-filename="36Offset">Offset</a>);</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="196">196</th><td>  } <b>break</b>;</td></tr>
<tr><th id="197">197</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::ADD" title='llvm::RISCV::ADD' data-ref="llvm::RISCV::ADD" data-ref-filename="llvm..RISCV..ADD">ADD</a>: {</td></tr>
<tr><th id="198">198</th><td>    <i>// The offset is too large to fit in the immediate field of ADDI.</i></td></tr>
<tr><th id="199">199</th><td><i>    // This can be in two forms:</i></td></tr>
<tr><th id="200">200</th><td><i>    // 1) LUI hi_Offset followed by:</i></td></tr>
<tr><th id="201">201</th><td><i>    //    ADDI lo_offset</i></td></tr>
<tr><th id="202">202</th><td><i>    //    This happens in case the offset has non zero bits in</i></td></tr>
<tr><th id="203">203</th><td><i>    //    both hi 20 and lo 12 bits.</i></td></tr>
<tr><th id="204">204</th><td><i>    // 2) LUI (offset20)</i></td></tr>
<tr><th id="205">205</th><td><i>    //    This happens in case the lower 12 bits of the offset are zeros.</i></td></tr>
<tr><th id="206">206</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="37Offset" title='Offset' data-type='int64_t' data-ref="37Offset" data-ref-filename="37Offset">Offset</dfn>;</td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::matchLargeOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl">matchLargeOffset</a>(<span class='refarg'><a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34DestReg" title='DestReg' data-ref="34DestReg" data-ref-filename="34DestReg">DestReg</a>, <span class='refarg'><a class="local col7 ref" href="#37Offset" title='Offset' data-ref="37Offset" data-ref-filename="37Offset">Offset</a></span>))</td></tr>
<tr><th id="208">208</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="209">209</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::foldOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l">foldOffset</a>(<span class='refarg'><a class="local col2 ref" href="#32HiLUI" title='HiLUI' data-ref="32HiLUI" data-ref-filename="32HiLUI">HiLUI</a></span>, <span class='refarg'><a class="local col3 ref" href="#33LoADDI" title='LoADDI' data-ref="33LoADDI" data-ref-filename="33LoADDI">LoADDI</a></span>, <span class='refarg'><a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a></span>, <a class="local col7 ref" href="#37Offset" title='Offset' data-ref="37Offset" data-ref-filename="37Offset">Offset</a>);</td></tr>
<tr><th id="210">210</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="211">211</th><td>  } <b>break</b>;</td></tr>
<tr><th id="212">212</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LB" title='llvm::RISCV::LB' data-ref="llvm::RISCV::LB" data-ref-filename="llvm..RISCV..LB">LB</a>:</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LH" title='llvm::RISCV::LH' data-ref="llvm::RISCV::LH" data-ref-filename="llvm..RISCV..LH">LH</a>:</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LW" title='llvm::RISCV::LW' data-ref="llvm::RISCV::LW" data-ref-filename="llvm..RISCV..LW">LW</a>:</td></tr>
<tr><th id="215">215</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LBU" title='llvm::RISCV::LBU' data-ref="llvm::RISCV::LBU" data-ref-filename="llvm..RISCV..LBU">LBU</a>:</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LHU" title='llvm::RISCV::LHU' data-ref="llvm::RISCV::LHU" data-ref-filename="llvm..RISCV..LHU">LHU</a>:</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LWU" title='llvm::RISCV::LWU' data-ref="llvm::RISCV::LWU" data-ref-filename="llvm..RISCV..LWU">LWU</a>:</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::LD" title='llvm::RISCV::LD' data-ref="llvm::RISCV::LD" data-ref-filename="llvm..RISCV..LD">LD</a>:</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLH" title='llvm::RISCV::FLH' data-ref="llvm::RISCV::FLH" data-ref-filename="llvm..RISCV..FLH">FLH</a>:</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLW" title='llvm::RISCV::FLW' data-ref="llvm::RISCV::FLW" data-ref-filename="llvm..RISCV..FLW">FLW</a>:</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FLD" title='llvm::RISCV::FLD' data-ref="llvm::RISCV::FLD" data-ref-filename="llvm..RISCV..FLD">FLD</a>:</td></tr>
<tr><th id="222">222</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SB" title='llvm::RISCV::SB' data-ref="llvm::RISCV::SB" data-ref-filename="llvm..RISCV..SB">SB</a>:</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SH" title='llvm::RISCV::SH' data-ref="llvm::RISCV::SH" data-ref-filename="llvm..RISCV..SH">SH</a>:</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SW" title='llvm::RISCV::SW' data-ref="llvm::RISCV::SW" data-ref-filename="llvm..RISCV..SW">SW</a>:</td></tr>
<tr><th id="225">225</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::SD" title='llvm::RISCV::SD' data-ref="llvm::RISCV::SD" data-ref-filename="llvm..RISCV..SD">SD</a>:</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSH" title='llvm::RISCV::FSH' data-ref="llvm::RISCV::FSH" data-ref-filename="llvm..RISCV..FSH">FSH</a>:</td></tr>
<tr><th id="227">227</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSW" title='llvm::RISCV::FSW' data-ref="llvm::RISCV::FSW" data-ref-filename="llvm..RISCV..FSW">FSW</a>:</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <span class="namespace">RISCV::</span><a class="enum" href="../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::FSD" title='llvm::RISCV::FSD' data-ref="llvm::RISCV::FSD" data-ref-filename="llvm..RISCV..FSD">FSD</a>: {</td></tr>
<tr><th id="229">229</th><td>    <i>// Transforms the sequence:            Into:</i></td></tr>
<tr><th id="230">230</th><td><i>    // HiLUI:  lui vreg1, %hi(foo)          ---&gt;  lui vreg1, %hi(foo+8)</i></td></tr>
<tr><th id="231">231</th><td><i>    // LoADDI: addi vreg2, vreg1, %lo(foo)  ---&gt;  lw vreg3, lo(foo+8)(vreg1)</i></td></tr>
<tr><th id="232">232</th><td><i>    // Tail:   lw vreg3, 8(vreg2)</i></td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (<a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="234">234</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="235">235</th><td>    <i>// Register defined by LoADDI should be used in the base part of the</i></td></tr>
<tr><th id="236">236</th><td><i>    // load\store instruction. Otherwise, no folding possible.</i></td></tr>
<tr><th id="237">237</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="38BaseAddrReg" title='BaseAddrReg' data-type='llvm::Register' data-ref="38BaseAddrReg" data-ref-filename="38BaseAddrReg">BaseAddrReg</dfn> = <a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="238">238</th><td>    <b>if</b> (<a class="local col4 ref" href="#34DestReg" title='DestReg' data-ref="34DestReg" data-ref-filename="34DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col8 ref" href="#38BaseAddrReg" title='BaseAddrReg' data-ref="38BaseAddrReg" data-ref-filename="38BaseAddrReg">BaseAddrReg</a>)</td></tr>
<tr><th id="239">239</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="240">240</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="39TailImmOp" title='TailImmOp' data-type='llvm::MachineOperand &amp;' data-ref="39TailImmOp" data-ref-filename="39TailImmOp">TailImmOp</dfn> = <a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="241">241</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="40Offset" title='Offset' data-type='int64_t' data-ref="40Offset" data-ref-filename="40Offset">Offset</dfn> = <a class="local col9 ref" href="#39TailImmOp" title='TailImmOp' data-ref="39TailImmOp" data-ref-filename="39TailImmOp">TailImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="242">242</th><td>    <i>// Update the offsets in global address lowering.</i></td></tr>
<tr><th id="243">243</th><td>    <a class="local col2 ref" href="#32HiLUI" title='HiLUI' data-ref="32HiLUI" data-ref-filename="32HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl" data-ref-filename="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset" data-ref-filename="40Offset">Offset</a>);</td></tr>
<tr><th id="244">244</th><td>    <i>// Update the immediate in the Tail instruction to add the offset.</i></td></tr>
<tr><th id="245">245</th><td>    <a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="246">246</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="41ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="41ImmOp" data-ref-filename="41ImmOp">ImmOp</dfn> = <a class="local col3 ref" href="#33LoADDI" title='LoADDI' data-ref="33LoADDI" data-ref-filename="33LoADDI">LoADDI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="247">247</th><td>    <a class="local col1 ref" href="#41ImmOp" title='ImmOp' data-ref="41ImmOp" data-ref-filename="41ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl" data-ref-filename="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset" data-ref-filename="40Offset">Offset</a>);</td></tr>
<tr><th id="248">248</th><td>    <a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col1 ref" href="#41ImmOp" title='ImmOp' data-ref="41ImmOp" data-ref-filename="41ImmOp">ImmOp</a>);</td></tr>
<tr><th id="249">249</th><td>    <i>// Update the base reg in the Tail instruction to feed from LUI.</i></td></tr>
<tr><th id="250">250</th><td><i>    // Output of HiLUI is only used in LoADDI, no need to use</i></td></tr>
<tr><th id="251">251</th><td><i>    // MRI-&gt;replaceRegWith().</i></td></tr>
<tr><th id="252">252</th><td>    <a class="local col5 ref" href="#35Tail" title='Tail' data-ref="35Tail" data-ref-filename="35Tail">Tail</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col2 ref" href="#32HiLUI" title='HiLUI' data-ref="32HiLUI" data-ref-filename="32HiLUI">HiLUI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="253">253</th><td>    <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::DeadInstrs' data-use='m' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..DeadInstrs">DeadInstrs</a>.<span class='ref fn' title='std::set::insert' data-ref="_ZNSt3set6insertEOT_" data-ref-filename="_ZNSt3set6insertEOT_">insert</span>(&amp;<a class="local col3 ref" href="#33LoADDI" title='LoADDI' data-ref="33LoADDI" data-ref-filename="33LoADDI">LoADDI</a>);</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="255">255</th><td>  } <b>break</b>;</td></tr>
<tr><th id="256">256</th><td>  }</td></tr>
<tr><th id="257">257</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="258">258</th><td>}</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::RISCVMergeBaseOffsetOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="42Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="42Fn" data-ref-filename="42Fn">Fn</dfn>) {</td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col2 ref" href="#42Fn" title='Fn' data-ref="42Fn" data-ref-filename="42Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::DeadInstrs' data-use='m' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..DeadInstrs">DeadInstrs</a>.<span class='ref fn' title='std::set::clear' data-ref="_ZNSt3set5clearEv" data-ref-filename="_ZNSt3set5clearEv">clear</span>();</td></tr>
<tr><th id="265">265</th><td>  <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::MRI' data-use='w' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::MRI" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..MRI">MRI</a> = &amp;<a class="local col2 ref" href="#42Fn" title='Fn' data-ref="42Fn" data-ref-filename="42Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="266">266</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="43MBB" data-ref-filename="43MBB">MBB</dfn> : <a class="local col2 ref" href="#42Fn" title='Fn' data-ref="42Fn" data-ref-filename="42Fn">Fn</a>) {</td></tr>
<tr><th id="267">267</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"MBB: "</q> &lt;&lt; MBB.getName() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="268">268</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44HiLUI" title='HiLUI' data-type='llvm::MachineInstr &amp;' data-ref="44HiLUI" data-ref-filename="44HiLUI">HiLUI</dfn> : <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB" data-ref-filename="43MBB">MBB</a>) {</td></tr>
<tr><th id="269">269</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45LoADDI" title='LoADDI' data-type='llvm::MachineInstr *' data-ref="45LoADDI" data-ref-filename="45LoADDI">LoADDI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="270">270</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::detectLuiAddiGlobal' data-use='c' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_">detectLuiAddiGlobal</a>(<span class='refarg'><a class="local col4 ref" href="#44HiLUI" title='HiLUI' data-ref="44HiLUI" data-ref-filename="44HiLUI">HiLUI</a></span>, <span class='refarg'><a class="local col5 ref" href="#45LoADDI" title='LoADDI' data-ref="45LoADDI" data-ref-filename="45LoADDI">LoADDI</a></span>))</td></tr>
<tr><th id="271">271</th><td>        <b>continue</b>;</td></tr>
<tr><th id="272">272</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Found lowered global address with one use: "</q></td></tr>
<tr><th id="273">273</th><td>                        &lt;&lt; *LoADDI-&gt;getOperand(<var>2</var>).getGlobal() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="274">274</th><td>      <i>// If the use count is only one, merge the offset</i></td></tr>
<tr><th id="275">275</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::detectAndFoldOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectAndFoldOffsetERN4llvm12MachineInstrES3_">detectAndFoldOffset</a>(<span class='refarg'><a class="local col4 ref" href="#44HiLUI" title='HiLUI' data-ref="44HiLUI" data-ref-filename="44HiLUI">HiLUI</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#45LoADDI" title='LoADDI' data-ref="45LoADDI" data-ref-filename="45LoADDI">LoADDI</a></span>);</td></tr>
<tr><th id="276">276</th><td>    }</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td>  <i>// Delete dead instructions.</i></td></tr>
<tr><th id="279">279</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col6 decl" id="46MI" title='MI' data-type='llvm::MachineInstr *' data-ref="46MI" data-ref-filename="46MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::DeadInstrs' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt::DeadInstrs" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt..DeadInstrs">DeadInstrs</a>)</td></tr>
<tr><th id="280">280</th><td>    <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="281">281</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><i class="doc">/// Returns an instance of the Merge Base Offset Optimization pass.</i></td></tr>
<tr><th id="285">285</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm33createRISCVMergeBaseOffsetOptPassEv" title='llvm::createRISCVMergeBaseOffsetOptPass' data-ref="_ZN4llvm33createRISCVMergeBaseOffsetOptPassEv" data-ref-filename="_ZN4llvm33createRISCVMergeBaseOffsetOptPassEv">createRISCVMergeBaseOffsetOptPass</dfn>() {</td></tr>
<tr><th id="286">286</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RISCVMergeBaseOffsetOpt" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt' data-ref="(anonymousnamespace)::RISCVMergeBaseOffsetOpt" data-ref-filename="(anonymousnamespace)..RISCVMergeBaseOffsetOpt">RISCVMergeBaseOffsetOpt</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOptC1Ev" title='(anonymous namespace)::RISCVMergeBaseOffsetOpt::RISCVMergeBaseOffsetOpt' data-use='c' data-ref="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOptC1Ev" data-ref-filename="_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOptC1Ev">(</a>);</td></tr>
<tr><th id="287">287</th><td>}</td></tr>
<tr><th id="288">288</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>