<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library,Library/Bridges/Memory-Mapped,Library/Bridges and Adapters,Library/Bridges" />
 <window width="1936" height="1992" x="-8" y="-8" />
 <generation block_symbol_file="0" simulation="NONE" synthesis="VERILOG" />
 <hdlexample language="VERILOG" />
 <clocktable>
  <columns>
   <clockname preferredWidth="352" />
   <clocksource preferredWidth="352" />
   <frequency preferredWidth="332" />
  </columns>
 </clocktable>
</preferences>
