/*

Copyright 2023 Marc Ketel
SPDX-License-Identifier: Apache-2.0

*/

#ifndef RiscvEmulatorDefineRType_H_
#define RiscvEmulatorDefineRType_H_

// R-type, register register.
#define FUNCT7_3_OPERATION_ADD  0b0000000000
#define FUNCT7_3_OPERATION_SUB  0b0100000000
#define FUNCT7_3_OPERATION_SLL  0b0000000001
#define FUNCT7_3_OPERATION_SLT  0b0000000010
#define FUNCT7_3_OPERATION_SLTU 0b0000000011
#define FUNCT7_3_OPERATION_XOR  0b0000000100
#define FUNCT7_3_OPERATION_SRL  0b0000000101
#define FUNCT7_3_OPERATION_SRA  0b0100000101
#define FUNCT7_3_OPERATION_OR   0b0000000110
#define FUNCT7_3_OPERATION_AND  0b0000000111

#if (RVE_E_M == 1)
#define FUNCT7_3_OPERATION_MUL    0b0000001000
#define FUNCT7_3_OPERATION_MULH   0b0000001001
#define FUNCT7_3_OPERATION_MULHSU 0b0000001010
#define FUNCT7_3_OPERATION_MULHU  0b0000001011
#define FUNCT7_3_OPERATION_DIV    0b0000001100
#define FUNCT7_3_OPERATION_DIVU   0b0000001101
#define FUNCT7_3_OPERATION_REM    0b0000001110
#define FUNCT7_3_OPERATION_REMU   0b0000001111
#endif

#if (RVE_E_A == 1)
#define FUNCT5_3_OPERATION_AMOADD_W  0b00000010
#define FUNCT5_3_OPERATION_AMOSWAP_W 0b00001010
#define FUNCT5_3_OPERATION_LR_W      0b00010010
#define FUNCT5_3_OPERATION_SC_W      0b00011010
#define FUNCT5_3_OPERATION_AMOXOR_W  0b00100010
#define FUNCT5_3_OPERATION_AMOOR_W   0b01000010
#define FUNCT5_3_OPERATION_AMOAND_W  0b01100010
#define FUNCT5_3_OPERATION_AMOMIN_W  0b10000010
#define FUNCT5_3_OPERATION_AMOMAX_W  0b10100010
#define FUNCT5_3_OPERATION_AMOMINU_W 0b11000010
#define FUNCT5_3_OPERATION_AMOMAXU_W 0b11100010
#endif

#endif