Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Oct 28 19:49:17 2024
| Host         : GRAMS-NSOC running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   994 |
|    Minimum number of control sets                        |   994 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2642 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   994 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |   203 |
| >= 6 to < 8        |    71 |
| >= 8 to < 10       |   140 |
| >= 10 to < 12      |    49 |
| >= 12 to < 14      |    62 |
| >= 14 to < 16      |    59 |
| >= 16              |   320 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6625 |         1943 |
| No           | No                    | Yes                    |              71 |           18 |
| No           | Yes                   | No                     |            2646 |          980 |
| Yes          | No                    | No                     |            6286 |         1702 |
| Yes          | No                    | Yes                    |              75 |           20 |
| Yes          | Yes                   | No                     |            5943 |         1809 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                                                      Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                               | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                   | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                                                     | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                 |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140/ap_condition_140                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140/ap_condition_140                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140/ap_condition_140                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                       |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                               | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                          |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[14]                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[14]_0                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[8]                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[8]_0                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
| ~base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                   | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_stream_dispatch_fu_367/grp_output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP_fu_259/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[14]_2                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                       |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                    |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                  |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                        |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                               | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                          | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                    | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                               | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                      | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24][0]                                                                    | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                             | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                       | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                         | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                           | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                4 |              4 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                         | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32][0]                                                                    | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_5[0]                                                                             | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                          |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                          |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                          |                4 |              4 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                          |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                                        | base_i/example_0/inst/ctrl_s_axi_U/rdata[9]_i_1_n_2                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                          |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/ctrl_s_axi_U/waddr                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                          | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                       | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                       | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                  | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                        | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_3[0]                                                                                                                                                                | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_2[0]                                                                                                                                                                | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_1[0]                                                                                                                                                                | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                                                | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_3[0]                                                                             | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                             | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                          |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_out_stream_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_A[3]_i_1__3_n_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_in_stream_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_in_stream_V_keep_V_U/B_V_data_1_payload_A[3]_i_1__1_n_2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[2][0]                                                                                                              | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                        | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16][0]                                                                    | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8][0]                                                                     | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                        | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_1[0]                                                                            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_0[0]                                                                            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_2[0]                                                                            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[5][0]                                                                                                              | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[4][0]                                                                                                              | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[3][0]                                                                                                              | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[1][0]                                                                                                              | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[0][0]                                                                                                              | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_4[0]                                                                             | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_1[0]                                                                             | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_2[0]                                                                             | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |              4 |         1.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_0[0]                                                                             | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                   | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                              | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk3/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_stream_dispatch_fu_367/grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212/i_fu_11401_out                                                                                                                                              | base_i/example_0/inst/grp_output_stream_dispatch_fu_367/grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                         |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_stream_dispatch_fu_367/grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_stream_dispatch_fu_367/grp_output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP_fu_259/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_fu_355_NEURONS_STATE_d0                                                                                                                                                                                          | base_i/example_0/inst/grp_output_layer_fu_355/ap_NS_fsm11_out                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                     | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                  | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                     | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                      |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                3 |              6 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2                                                                                                                                                                           |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/system_interrupts_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | base_i/system_interrupts_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/rst_ps7_0_fclk3/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | base_i/rst_ps7_0_fclk3/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | base_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_Pipeline_NEURONS_STATE_RESET_LOOP_fu_91/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_stream_dispatch_fu_367/grp_output_stream_dispatch_Pipeline_VITIS_LOOP_204_2_fu_212/i_1_reg_5020                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/ap_CS_fsm_reg[9]_0[2]                                                                                                                                                                                                            | base_i/example_0/inst/grp_inner_layer_3_fu_333/ap_NS_fsm12_out                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/NEURONS_MEMBRANE_addr_reg_2470                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/ap_CS_fsm_reg[9]_0[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                      | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                 | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                       | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/ap_CS_fsm_reg[8]_0[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_fu_311_NEURONS_STATE_d0                                                                                                                                                                                        | base_i/example_0/inst/grp_inner_layer_2_fu_311/ap_NS_fsm12_out                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/NEURONS_MEMBRANE_addr_reg_2470                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/neuron_state_index_fu_30                                                                                                     | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117_ap_start_reg_reg_0                                                           |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                             | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                4 |              7 |         1.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                               | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                          | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                       | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                        | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                                               |                4 |              7 |         1.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                          | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                  | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |              7 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                        | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                           | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                       | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
| ~base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/ar.ar_pipe/m_payload_i[10]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                           |                                                                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                          | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                              | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                3 |              8 |         2.67 |
|  base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                4 |              8 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/aw.aw_pipe/m_payload_i[10]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |              8 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/NEURONS_MEMBRANE_addr_reg_2390                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_stream_dispatch_fu_367/grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                               | base_i/example_0/inst/grp_output_stream_dispatch_fu_367/grp_output_stream_dispatch_Pipeline_VITIS_LOOP_197_1_fu_172/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                         |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/ap_CS_fsm_reg[9]_0[1]                                                                                                                                                                                                            | base_i/example_0/inst/grp_inner_layer_1_fu_289/ap_NS_fsm12_out                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_input_layer_fu_263/NEURONS_MEMBRANE_addr_reg_3270                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_input_layer_fu_263/ap_CS_fsm_state8                                                                                                                                                                                                                   | base_i/example_0/inst/grp_input_layer_fu_263/ap_NS_fsm10_out                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_input_layer_fu_263/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/neuron_state_index_fu_30                                                                                                     | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117/flow_control_loop_pipe_sequential_init_U/grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_117_ap_start_reg_reg_0                                                           |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                       | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                   | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                        |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                 | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/system_interrupts_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | base_i/system_interrupts_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         |                                                                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                4 |              9 |         2.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                3 |              9 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                    |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |         2.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |              9 |         2.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |              9 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                          | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                              | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                3 |              9 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                        |                3 |             10 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                5 |             10 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                  | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                              |                4 |             10 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/ap_NS_fsm[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                            | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                6 |             10 |         1.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                             | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                              | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | base_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                             | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                             |                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                        | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             11 |         5.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             11 |         2.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_4[0]                                                                                                                                                                | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                   | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                       | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                3 |             12 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]_1[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                3 |             13 |         4.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             13 |         2.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             13 |         2.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/system_interrupts_1/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                       |                6 |             13 |         2.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0_reg_reg                                                                                                           |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                |                6 |             14 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                |                7 |             14 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                6 |             14 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0_reg_reg                                                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             14 |         2.80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             14 |         2.80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                6 |             14 |         2.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |             15 |         7.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97/select_ln155_reg_2720                                                                                                                                                              | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97/select_ln155_reg_272_0                                                                                                                                                                        |                5 |             15 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                     | base_i/example_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_B[31]_i_1_n_2                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_state_reg[0]_0                                                                                                                                                                                             | base_i/example_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_2                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                5 |             15 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |             15 |         7.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                5 |             15 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                2 |             15 |         7.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                         | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                          | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_NEURON_LEAK_LOOP_fu_123/sdiv_17s_31ns_16_21_1_U72/RNI_sdiv_17s_31ns_16_21_1_divider_u/p_0_in_0                                                                                                                   |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURON_LEAK_LOOP_fu_123/sdiv_17s_31ns_16_21_1_U44/RNI_sdiv_17s_31ns_16_21_1_divider_u/p_0_in                                                                                                                     |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/example_0/inst/grp_input_layer_fu_263/grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_162/sdiv_17s_31ns_16_21_1_U18/RNI_sdiv_17s_31ns_16_21_1_divider_u/p_0_in                                                                                                                         |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_NEURON_LEAK_LOOP_fu_123/sdiv_17s_31ns_16_21_1_U58/RNI_sdiv_17s_31ns_16_21_1_divider_u/p_0_in                                                                                                                     |                4 |             15 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_in_stream_V_data_V_U/i_reg_234_reg[1]_1[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                  | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                  | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140/add_ln132_reg_2610                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_in_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_in_stream_V_data_V_U/B_V_data_1_payload_A[15]_i_1_n_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_NEURON_LEAK_LOOP_fu_123/ap_enable_reg_pp0_iter49                                                                                                                                                      | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_NEURON_LEAK_LOOP_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                    |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |               10 |             16 |         1.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_input_layer_fu_263/grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_NEURON_LEAK_LOOP_fu_123/ap_enable_reg_pp0_iter49                                                                                                                                                      | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_NEURON_LEAK_LOOP_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                    |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                               | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_input_layer_fu_263/grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_162/ap_enable_reg_pp0_iter49                                                                                                                                                          | base_i/example_0/inst/grp_input_layer_fu_263/grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_162/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                        |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_input_layer_fu_263/ap_CS_fsm_state3                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140/add_ln111_reg_2610                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_in_stream_V_data_V_U/i_reg_234_reg[1]_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140/add_ln90_reg_2470                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURON_LEAK_LOOP_fu_123/ap_enable_reg_pp0_iter49                                                                                                                                                      | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_NEURON_LEAK_LOOP_fu_123/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                    |                4 |             16 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                          | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                5 |             16 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |         4.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |         4.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                              |                5 |             18 |         3.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97/ap_CS_fsm_pp0_stage0                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                6 |             18 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/system_interrupts_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | base_i/system_interrupts_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                       |                5 |             19 |         3.80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                4 |             19 |         4.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/iop_arduino/intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             19 |         3.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140/ap_CS_fsm_pp0_stage0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                4 |             19 |         4.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140/ap_CS_fsm_pp0_stage0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_in_stream_V_data_V_U/i_reg_234_reg[1][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |               13 |             20 |         1.54 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                             | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |               13 |             20 |         1.54 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140/ap_CS_fsm_pp0_stage0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             21 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                4 |             21 |         5.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                   |                7 |             21 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                8 |             21 |         2.62 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                 |                4 |             21 |         5.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                 |                4 |             21 |         5.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |                4 |             21 |         5.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |                6 |             21 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                             |                5 |             21 |         4.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/regslice_both_in_stream_V_data_V_U/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                5 |             21 |         4.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               11 |             21 |         1.91 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                              |                4 |             22 |         5.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                                 | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                                          |                3 |             23 |         7.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                8 |             24 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                               |                                                                                                                                                                                                                                                                                            |               10 |             24 |         2.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                             |               12 |             24 |         2.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               11 |             26 |         2.36 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/ap_CS_fsm_state6                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/ap_CS_fsm_state6                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               11 |             26 |         2.36 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             26 |         2.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             26 |         2.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/ap_CS_fsm_state6                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                7 |             26 |         3.71 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               12 |             26 |         2.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/ap_CS_fsm_state3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             26 |         2.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               12 |             26 |         2.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                8 |             26 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                         | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_input_layer_fu_263/ap_CS_fsm_state5                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             27 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                              |                                                                                                                                                                                                                                                                                            |                4 |             29 |         7.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             30 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                               | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |               10 |             30 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             30 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/example_0/inst/grp_exp_core_32_32_66_s_fu_778/tmp_4_reg_825_reg[1]_0                                                                                                                                                                                                                |               16 |             31 |         1.94 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                           |                8 |             31 |         3.88 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[48]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             32 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                4 |             32 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               11 |             32 |         2.91 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               14 |             32 |         2.29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_4/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_4/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               12 |             32 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_5/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |         1.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                     | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                  | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                  | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_axi_rvalid                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                       | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                                                                                               | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                      | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                        | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                          |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                     | base_i/iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                            |               15 |             32 |         2.13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                                    | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                   | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                9 |             32 |         3.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |               10 |             32 |         3.20 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                        | base_i/iop_arduino/timers_subsystem/timer_5/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                            |                6 |             32 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                           | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                                                 |                6 |             33 |         5.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |               11 |             33 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                    | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |                9 |             33 |         3.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                            |               17 |             33 |         1.94 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                9 |             34 |         3.78 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             35 |         4.38 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |               14 |             35 |         2.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                                                    |               11 |             35 |         3.18 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |               11 |             35 |         3.18 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                               | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                9 |             36 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                               | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                        |                6 |             36 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                6 |             37 |         6.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             37 |         4.62 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |               13 |             37 |         2.85 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               14 |             37 |         2.64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |               11 |             37 |         3.36 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                           | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                              |               13 |             37 |         2.85 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |               11 |             38 |         3.45 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |               12 |             38 |         3.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               10 |             39 |         3.90 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               11 |             39 |         3.55 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               11 |             40 |         3.64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                               |               18 |             40 |         2.22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                               |               12 |             40 |         3.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                             | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |               12 |             41 |         3.42 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                               |                9 |             41 |         4.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |               15 |             41 |         2.73 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                     | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                            |               11 |             41 |         3.73 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |                8 |             41 |         5.12 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/iic_direct/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                  |               15 |             42 |         2.80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                       | base_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                    |                9 |             42 |         4.67 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                           |               11 |             42 |         3.82 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                            |                6 |             43 |         7.17 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                         |                7 |             43 |         6.14 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                7 |             45 |         6.43 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               14 |             45 |         3.21 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             45 |         4.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               12 |             45 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                7 |             45 |         6.43 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |               12 |             45 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             45 |         5.62 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               12 |             45 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m01_couplers/m01_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               12 |             45 |         3.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                8 |             46 |         5.75 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               13 |             46 |         3.54 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             46 |         4.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                |                                                                                                                                                                                                                                                                                            |               12 |             46 |         3.83 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                9 |             47 |         5.22 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                8 |             47 |         5.88 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               11 |             47 |         4.27 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |               10 |             47 |         4.70 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | base_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               15 |             47 |         3.13 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                9 |             48 |         5.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                8 |             48 |         6.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             48 |         4.80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               10 |             48 |         4.80 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0_reg_reg                                                                                                        | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140/flow_control_loop_pipe_sequential_init_U/grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140_ap_start_reg_reg                                                                                 |               13 |             50 |         3.85 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                 | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140/flow_control_loop_pipe_sequential_init_U/grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140_ap_start_reg_reg                                                                                 |               13 |             50 |         3.85 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                 | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140/flow_control_loop_pipe_sequential_init_U/grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140_ap_start_reg_reg                                                                                 |               13 |             50 |         3.85 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0_reg_reg                                                                                                           | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97/weight_index_fu_52[63]_i_1_n_2                                                                                                                                                                |               13 |             50 |         3.85 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               12 |             52 |         4.33 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                       |               15 |             52 |         3.47 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/lmb/lmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q[1][0]_i_1_n_0                                                                                                                                                        | base_i/iop_arduino/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                               |               20 |             52 |         2.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/ps7_0_axi_periph_2/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               16 |             52 |         3.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                            | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                               |               11 |             59 |         5.36 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                   | base_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                   |               15 |             59 |         3.93 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                               | base_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                               |                9 |             59 |         6.56 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                   | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |               12 |             60 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |               12 |             60 |         5.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                               |               28 |             63 |         2.25 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_input_layer_fu_263/grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                                |                                                                                                                                                                                                                                                                                            |               16 |             64 |         4.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/in_pkts_data_3_3_load_reg_7200                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               15 |             64 |         4.27 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_output_layer_fu_355/grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97/ap_CS_fsm_pp0_stage1                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               20 |             70 |         3.50 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               20 |             71 |         3.55 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               20 |             71 |         3.55 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_3_fu_333/grp_inner_layer_3_Pipeline_WEIGHTS_LOOP_3_fu_140/Q[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               18 |             71 |         3.94 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |               29 |             72 |         2.48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_2_fu_311/grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_140/ap_CS_fsm_pp0_stage1                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               20 |             72 |         3.60 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/example_0/inst/grp_inner_layer_1_fu_289/grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_140/Q[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               17 |             73 |         4.29 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               11 |             75 |         6.82 |
|  base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |               22 |             80 |         3.64 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                  | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               33 |             93 |         2.82 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                             |               23 |            114 |         4.96 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               71 |            155 |         2.18 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                 | base_i/iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                      |               89 |            221 |         2.48 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 | base_i/example_0/inst/grp_input_layer_fu_263/grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_162/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                          |               80 |            231 |         2.89 |
|  base_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |             1925 |           7067 |         3.67 |
+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


