$date
	Fri Oct 08 14:35:48 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " pt $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#11
0"
#22
1"
1!
#33
0"
#44
1"
0!
#55
0"
#66
1"
1!
#77
0"
#88
1"
0!
#99
0"
#110
1"
1!
#121
0"
#132
1"
0!
#143
0"
#154
1"
1!
#165
0"
#176
1"
0!
#187
0"
#198
1"
1!
#209
0"
#220
1"
0!
#231
0"
#242
1"
1!
#253
0"
#264
1"
0!
#275
0"
#286
1"
1!
#297
0"
#308
1"
0!
#319
0"
#330
1"
1!
#341
0"
#352
1"
0!
#363
0"
#374
1"
1!
#385
0"
#396
1"
0!
#407
0"
#418
1"
1!
#429
0"
#440
1"
0!
#451
0"
#462
1"
1!
#473
0"
#484
1"
0!
#495
0"
#506
1"
1!
#517
0"
#528
1"
0!
#539
0"
#550
1"
1!
#561
0"
#572
1"
0!
#583
0"
#594
1"
1!
#605
0"
#616
1"
0!
#627
0"
#638
1"
1!
#649
0"
#660
1"
0!
#671
0"
#682
1"
1!
#693
0"
#700
