Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 02776a6ffa434e0a9fc1c140f27b0f96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_1to1_32bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_32bit_default
Compiling module xil_defaultlib.mux_4to1_32bit
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.memory_32bit
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.mux2to1_4bit
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.decoder4bit
Compiling module xil_defaultlib.control_decoder
Compiling module xil_defaultlib.scm_mcu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
