$date
	Wed Apr 24 13:56:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_1_bit_tb $end
$var wire 1 ! test_s $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 2 $ i_b [1:0] $end
$var reg 1 % test_a0 $end
$var reg 1 & test_a1 $end
$var integer 32 ' i [31:0] $end
$scope module UUT $end
$var wire 1 % a0 $end
$var wire 1 & a1 $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 '
x&
x%
bx $
0#
x!
$end
#50000
1#
#100000
0#
#150000
0!
1#
b1 '
0&
0%
b0 $
#200000
0#
#250000
1#
#300000
0#
b10 '
1%
b1 $
#350000
1#
#400000
0#
#450000
1#
b11 '
1&
0%
b10 $
#500000
0#
#550000
1#
#600000
1!
0#
b100 '
1%
b11 $
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
