Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Jun 26 17:03:26 2017
| Host         : hodaka running 64-bit Debian GNU/Linux 8.8 (jessie)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              26 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                 Enable Signal                 |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | btn0_IBUF                                     | design_1_i/pulse_btn_0/inst/stat_m_i_1_n_0           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                               | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int       |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                               |                                                      |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/pulse_btn_0/inst/statn             |                                                      |                7 |             26 |
+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


