#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  5 22:27:03 2021
# Process ID: 26588
# Current directory: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6856 C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.xpr
# Log file: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/vivado.log
# Journal file: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.246 ; gain = 283.852
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- digilentinc.com:IP:PmodMTDS:1.0 - PmodMTDS_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:user:VGA:1.0 - VGA_0
Adding cell -- user.org:user:ov7670_decode_stream:1.0 - ov7670_decode_stream_0
Adding cell -- Aerotenna:user:ov7670_debounce:1.0 - ov7670_debounce_0
Adding cell -- user.org:user:ov7670_controller:1.0 - ov7670_controller_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - reset
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pwdn
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1158.797 ; gain = 126.344
import_files {C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/bcd_counter.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_capture/debounce.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_controller/ov7670_registers.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/bcd_segment_driver.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/frequency_divider.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_vga/ov7670_vga.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_axi_stream_capture/ov7670_axi_stream_capture_tb.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_capture/ov7670_capture.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_axi_stream_capture/ov7670_axi_stream_capture.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_controller/i2c_sender.vhd C:/Users/Viktor/Desktop/study/verilog_shit/hdl/zynq/src/ov7670_controller/ov7670_controller.vhd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets ov7670_debounce_0_o] [get_bd_nets ov7670_controller_0_config_finished] [get_bd_nets xlconstant_0_dout] [get_bd_nets ov7670_controller_0_sioc] [get_bd_nets Net] [get_bd_nets ov7670_controller_0_xclk] [get_bd_nets i_0_1] [get_bd_nets xlconstant_1_dout] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells ov7670_controller_0] [get_bd_cells ov7670_debounce_0] [get_bd_cells reset] [get_bd_cells pwdn] [get_bd_cells ov7670_decode_stream_0]
delete_bd_objs [get_bd_cells fifo_generator_0]
create_bd_cell -type module -reference ov7670_controller ov7670_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
set_property location {2 838 13} [get_bd_cells ov7670_controller_0]
set_property location {4 1949 1244} [get_bd_cells ov7670_controller_0]
create_bd_cell -type module -reference ov7670_axi_stream_capture ov7670_axi_stream_ca_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'aclk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
startgroup
create_bd_cell -type module -reference ov7670_capture ov7670_capture_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
create_bd_cell -type module -reference ov7670_vga ov7670_vga_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
endgroup
delete_bd_objs [get_bd_cells ov7670_vga_0]
set_property location {2 1751 1206} [get_bd_cells ov7670_capture_0]
set_property location {4 2466 1354} [get_bd_cells ov7670_controller_0]
connect_bd_net [get_bd_ports ov7670_sioc] [get_bd_pins ov7670_controller_0/sioc]
connect_bd_net [get_bd_ports ov7670_siod] [get_bd_pins ov7670_controller_0/siod]
connect_bd_net [get_bd_ports ov7670_xclk] [get_bd_pins ov7670_controller_0/xclk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov7670_xclk(clk) and /ov7670_controller_0/xclk(undef)
connect_bd_net [get_bd_ports ov7670_config_finished] [get_bd_pins ov7670_controller_0/config_finished]
set_property location {1057 1364} [get_bd_ports btnc]
set_property location {1426 1722} [get_bd_ports btnc]
set_property location {2196 1404} [get_bd_ports btnc]
set_property location {2185 1337} [get_bd_ports btnc]
set_property location {1993 1403} [get_bd_ports btnc]
delete_bd_objs [get_bd_ports btnc]
startgroup
make_bd_pins_external  [get_bd_pins ov7670_controller_0/resend]
endgroup
set_property name btnc [get_bd_ports resend_0]
connect_bd_net [get_bd_pins ov7670_axi_stream_ca_0/pclk] [get_bd_pins ov7670_capture_0/pclk]
connect_bd_net [get_bd_pins ov7670_capture_0/vsync] [get_bd_pins ov7670_axi_stream_ca_0/vsync]
connect_bd_net [get_bd_pins ov7670_axi_stream_ca_0/href] [get_bd_pins ov7670_capture_0/href]
connect_bd_net [get_bd_pins ov7670_capture_0/d] [get_bd_pins ov7670_axi_stream_ca_0/d]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ov7670_capture_0/d] [get_bd_pins ov7670_axi_stream_ca_0/d]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ov7670_axi_stream_ca_0/href] [get_bd_pins ov7670_capture_0/href]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ov7670_capture_0/vsync] [get_bd_pins ov7670_axi_stream_ca_0/vsync]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ov7670_axi_stream_ca_0/pclk] [get_bd_pins ov7670_capture_0/pclk]'
undo
INFO: [Common 17-17] undo 'set_property name btnc [get_bd_ports resend_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins ov7670_controller_0/resend]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports btnc]'
undo
INFO: [Common 17-17] undo 'set_property location {1993 1403} [get_bd_ports btnc]'
undo
INFO: [Common 17-17] undo 'set_property location {2185 1337} [get_bd_ports btnc]'
undo
INFO: [Common 17-17] undo 'set_property location {2196 1404} [get_bd_ports btnc]'
undo
INFO: [Common 17-17] undo 'set_property location {1426 1722} [get_bd_ports btnc]'
undo
INFO: [Common 17-17] undo 'set_property location {1057 1364} [get_bd_ports btnc]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports ov7670_config_finished] [get_bd_pins ov7670_controller_0/config_finished]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports ov7670_xclk] [get_bd_pins ov7670_controller_0/xclk]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports ov7670_siod] [get_bd_pins ov7670_controller_0/siod]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports ov7670_sioc] [get_bd_pins ov7670_controller_0/sioc]'
undo
INFO: [Common 17-17] undo 'set_property location {4 2466 1354} [get_bd_cells ov7670_controller_0]'
delete_bd_objs [get_bd_cells ov7670_axi_stream_ca_0]
delete_bd_objs [get_bd_cells ov7670_controller_0]
delete_bd_objs [get_bd_cells ov7670_capture_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:ov7670_controller:1.0 ov7670_controller_0
create_bd_cell -type ip -vlnv Aerotenna:user:ov7670_debounce:1.0 ov7670_debounce_0
create_bd_cell -type ip -vlnv user.org:user:ov7670_decode_stream:1.0 ov7670_decode_stream_0
endgroup
set_property location {4 2513 1346} [get_bd_cells ov7670_controller_0]
connect_bd_net [get_bd_ports ov7670_config_finished] [get_bd_pins ov7670_controller_0/config_finished]
connect_bd_net [get_bd_ports ov7670_sioc] [get_bd_pins ov7670_controller_0/sioc]
connect_bd_net [get_bd_ports ov7670_siod] [get_bd_pins ov7670_controller_0/siod]
connect_bd_net [get_bd_ports ov7670_xclk] [get_bd_pins ov7670_controller_0/xclk]
set_property location {3 2065 1469} [get_bd_cells ov7670_debounce_0]
connect_bd_net [get_bd_pins ov7670_debounce_0/o] [get_bd_pins ov7670_controller_0/resend]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
make_bd_pins_external  [get_bd_pins ov7670_debounce_0/i]
endgroup
delete_bd_objs [get_bd_ports btnc]
set_property name btnc [get_bd_ports i_0]
startgroup
make_bd_pins_external  [get_bd_pins ov7670_decode_stream_0/pclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_decode_stream_0/vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_decode_stream_0/href]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells ov7670_decode_stream_0]
make_bd_intf_pins_external  [get_bd_cells ov7670_decode_stream_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells ov7670_decode_stream_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells ov7670_decode_stream_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins ov7670_decode_stream_0/d]
endgroup
set_property name ov7670_pclk [get_bd_ports pclk_0]
set_property name ov7670_vsync [get_bd_ports vsync_0]
set_property name ov7670_href [get_bd_ports href_0]
set_property name ov7670_d [get_bd_ports d_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ov7670_controller_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ov7670_debounce_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ov7670_decode_stream_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins ov7670_decode_stream_0/S00_AXI]
</ov7670_decode_stream_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 4K ]>
</ov7670_decode_stream_0/S00_AXI/S00_AXI_reg> is being mapped into </VGA_0/m_axi_fb> at <0x40000000 [ 4K ]>
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property name s2mm_vdma [get_bd_cells axi_vdma_0]
set_property location {4 2460 1221} [get_bd_cells s2mm_vdma]
set_property location {4 2405 1133} [get_bd_cells fifo_generator_0]
set_property location {4 2487 1103} [get_bd_cells fifo_generator_0]
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Clock_Type_AXI {Independent_Clock} CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {13} CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_wdch {1021} CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {13} CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {13} CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_rdch {1021} CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} CONFIG.Input_Depth_axis {32768} CONFIG.Full_Threshold_Assert_Value_axis {32767} CONFIG.Empty_Threshold_Assert_Value_axis {32765} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
connect_bd_intf_net [get_bd_intf_pins ov7670_decode_stream_0/axis_out] [get_bd_intf_pins fifo_generator_0/S_AXIS]
set_property location {4 2458 1098} [get_bd_cells fifo_generator_0]
connect_bd_net [get_bd_ports ov7670_pclk] [get_bd_pins fifo_generator_0/s_aclk]
connect_bd_net [get_bd_pins fifo_generator_0/m_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/M_AXIS] [get_bd_intf_pins s2mm_vdma/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/s2mm_vdma/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins s2mm_vdma/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </s2mm_vdma/Data_S2MM> at <0x00000000 [ 512M ]>
</PmodMTDS_0/AXI_LITE_GPIO/Reg0> is being mapped into </s2mm_vdma/Data_S2MM> at <0x43C10000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </PmodMTDS_0/AXI_LITE_GPIO/Reg0> does not match the usage <memory> of master </s2mm_vdma/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </PmodMTDS_0/AXI_LITE_GPIO/Reg0> from </s2mm_vdma/Data_S2MM>
</PmodMTDS_0/AXI_LITE_SPI/Reg0> is being mapped into </s2mm_vdma/Data_S2MM> at <0x43C00000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </PmodMTDS_0/AXI_LITE_SPI/Reg0> does not match the usage <memory> of master </s2mm_vdma/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </PmodMTDS_0/AXI_LITE_SPI/Reg0> from </s2mm_vdma/Data_S2MM>
</PmodMTDS_0/AXI_LITE_TIMER/Reg0> is being mapped into </s2mm_vdma/Data_S2MM> at <0x43C20000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </PmodMTDS_0/AXI_LITE_TIMER/Reg0> does not match the usage <memory> of master </s2mm_vdma/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </PmodMTDS_0/AXI_LITE_TIMER/Reg0> from </s2mm_vdma/Data_S2MM>
</VGA_0/s_axi_config/s_axi_config_reg> is being mapped into </s2mm_vdma/Data_S2MM> at <0x43C30000 [ 4K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </VGA_0/s_axi_config/s_axi_config_reg> does not match the usage <memory> of master </s2mm_vdma/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </VGA_0/s_axi_config/s_axi_config_reg> from </s2mm_vdma/Data_S2MM>
</axi_gpio_0/S_AXI/Reg> is being mapped into </s2mm_vdma/Data_S2MM> at <0x41200000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_gpio_0/S_AXI/Reg> does not match the usage <memory> of master </s2mm_vdma/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_gpio_0/S_AXI/Reg> from </s2mm_vdma/Data_S2MM>
</axi_gpio_1/S_AXI/Reg> is being mapped into </s2mm_vdma/Data_S2MM> at <0x41210000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_gpio_1/S_AXI/Reg> does not match the usage <memory> of master </s2mm_vdma/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_gpio_1/S_AXI/Reg> from </s2mm_vdma/Data_S2MM>
</ov7670_decode_stream_0/S00_AXI/S00_AXI_reg> is being mapped into </s2mm_vdma/Data_S2MM> at <0x40000000 [ 4K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ov7670_decode_stream_0/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </s2mm_vdma/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ov7670_decode_stream_0/S00_AXI/S00_AXI_reg> from </s2mm_vdma/Data_S2MM>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins s2mm_vdma/s_axis_s2mm_aclk]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/s2mm_vdma/s_axi_lite_aclk
/s2mm_vdma/m_axi_mm2s_aclk
/s2mm_vdma/m_axis_mm2s_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_include_mm2s {0}] [get_bd_cells s2mm_vdma]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/s2mm_vdma/s_axi_lite_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/s2mm_vdma/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins s2mm_vdma/S_AXI_LITE]
</s2mm_vdma/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x43000000 [ 64K ]>
</s2mm_vdma/S_AXI_LITE/Reg> is being mapped into </VGA_0/m_axi_fb> at <0x43000000 [ 64K ]>
</s2mm_vdma/S_AXI_LITE/Reg> is being mapped into </s2mm_vdma/Data_S2MM> at <0x43000000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </s2mm_vdma/S_AXI_LITE/Reg> does not match the usage <memory> of master </s2mm_vdma/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </s2mm_vdma/S_AXI_LITE/Reg> from </s2mm_vdma/Data_S2MM>
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Device 21-403] Loading part xc7z020clg484-1
CRITICAL WARNING: [BD 41-1266] </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> at <0x00000000 [ 256M ]> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> at <0x00000000 [ 512M ]> are mapped into related masters </VGA_0/m_axi_fb> and </s2mm_vdma/Data_S2MM> at different ranges
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /fifo_generator_0/S_AXIS(1) and /ov7670_decode_stream_0/axis_out(2)
WARNING: [BD 41-927] Following properties on pin /PmodMTDS_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/xclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ov7670_controller_0_2_xclk 
validate_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.242 ; gain = 321.148
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property range 512M [get_bd_addr_segs {VGA_0/m_axi_fb/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {2} CONFIG.TSTRB_WIDTH {2} CONFIG.TKEEP_WIDTH {2}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /PmodMTDS_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/xclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ov7670_controller_0_2_xclk 
validate_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1859.980 ; gain = 170.441
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodMTDS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_0 .
Exporting to file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_decode_stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s2mm_vdma .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_9/system_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
Exporting to file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_8, cache-ID = 4b0dd559e02837cd; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_7, cache-ID = 92d3ca9dbec0faaa; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_7, cache-ID = f81b363c4beab59d; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_6, cache-ID = 92d3ca9dbec0faaa; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_6, cache-ID = f81b363c4beab59d; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_5, cache-ID = 92d3ca9dbec0faaa; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_5, cache-ID = f81b363c4beab59d; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_4, cache-ID = 92d3ca9dbec0faaa; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = f81b363c4beab59d; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_3, cache-ID = 92d3ca9dbec0faaa; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = f81b363c4beab59d; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_2, cache-ID = 92d3ca9dbec0faaa; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = f81b363c4beab59d; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 92d3ca9dbec0faaa; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = f81b363c4beab59d; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 92d3ca9dbec0faaa; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = f81b363c4beab59d; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_9, cache-ID = 818aea1020063064; cache size = 58.534 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = ff0de2e1210f5ba8; cache size = 58.534 MB.
[Sun Dec  5 23:15:47 2021] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_ov7670_decode_stream_0_1_synth_1, system_ov7670_debounce_0_1_synth_1, system_fifo_generator_0_1_synth_1, system_ov7670_controller_0_2_synth_1, system_axi_vdma_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_xbar_0_synth_1/runme.log
system_ov7670_decode_stream_0_1_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_ov7670_decode_stream_0_1_synth_1/runme.log
system_ov7670_debounce_0_1_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_ov7670_debounce_0_1_synth_1/runme.log
system_fifo_generator_0_1_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_fifo_generator_0_1_synth_1/runme.log
system_ov7670_controller_0_2_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_ov7670_controller_0_2_synth_1/runme.log
system_axi_vdma_0_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_axi_vdma_0_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Sun Dec  5 23:15:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:56 ; elapsed = 00:01:17 . Memory (MB): peak = 2050.691 ; gain = 170.098
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo/ov7670_controller/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo/ov7670_debounce/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo/ov7670_decode_stream/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/ov7670_VDMA_VGA/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_controller_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /VGA_0]
WARNING: [BD 41-2028] Locking VGA to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_debounce_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_decode_stream_0]
WARNING: [BD 41-2028] Locking ov7670_decode_stream to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
report_ip_status -name ip_status 
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
startgroup
apply_board_connection -board_interface "" -ip_intf "/axi_gpio_1/GPIO" -diagram "system" 
INFO: [board_interface 100-100] delete_bd_objs -quiet /axi_gpio_1_GPIO /btns_5bits
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE Custom [get_bd_cells -quiet /axi_gpio_1]
endgroup
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_gpio_1]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /PmodMTDS_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodMTDS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1982] Skipping generation for the cell VGA_0, which is locked by user.
Exporting to file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s2mm_vdma .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
Exporting to file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_fifo_generator_0_1, cache-ID = 60d7f72f32c8631a; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_7, cache-ID = 4b0dd559e02837cd; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_6, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_6, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_5, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_5, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_4, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_3, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_2, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_8, cache-ID = 818aea1020063064; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = ff0de2e1210f5ba8; cache size = 68.640 MB.
[Sun Dec  5 23:41:26 2021] Launched system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_xbar_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Sun Dec  5 23:41:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2154.945 ; gain = 101.480
reset_run synth_1
reset_run system_xbar_0_synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_ports ov7670_pwdn] [get_bd_pins xlconstant_0/dout]
expected number but got ""
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {6 3103 1590} [get_bd_cells xlconstant_1]
startgroup
connect_bd_net [get_bd_ports ov7670_reset] [get_bd_pins xlconstant_1/dout]
endgroup
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /PmodMTDS_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodMTDS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1982] Skipping generation for the cell VGA_0, which is locked by user.
Exporting to file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s2mm_vdma .
WARNING: [IP_Flow 19-5160] IP 'system_xlconstant_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-5160] IP 'system_xlconstant_1_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
Exporting to file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_fifo_generator_0_1, cache-ID = 60d7f72f32c8631a; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_7, cache-ID = 4b0dd559e02837cd; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_6, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_6, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_5, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_5, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_4, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_3, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_2, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 92d3ca9dbec0faaa; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = f81b363c4beab59d; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_8, cache-ID = 818aea1020063064; cache size = 68.640 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = ff0de2e1210f5ba8; cache size = 68.640 MB.
[Sun Dec  5 23:43:58 2021] Launched system_xbar_0_synth_1, system_xlconstant_0_0_synth_1, system_xlconstant_1_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_xbar_0_synth_1/runme.log
system_xlconstant_0_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_xlconstant_0_0_synth_1/runme.log
system_xlconstant_1_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_xlconstant_1_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Sun Dec  5 23:43:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 2245.672 ; gain = 90.488
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  6 00:14:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Mon Dec  6 00:14:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
set_property name config_finished [get_bd_ports ov7670_config_finished]
set_property name ov7670_data [get_bd_ports ov7670_d]
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
WARNING: [BD 41-927] Following properties on pin /PmodMTDS_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd
INFO: [BD 41-1983] Skipping reset outputs for the ip VGA_0, which is locked by user.
INFO: [BD 41-1983] Skipping reset outputs for the ip ov7670_controller_0, which is locked by user.
INFO: [BD 41-1983] Skipping reset outputs for the ip ov7670_debounce_0, which is locked by user.
INFO: [BD 41-1983] Skipping reset outputs for the ip ov7670_decode_stream_0, which is locked by user.
INFO: [Common 17-681] Processing pending cancel.
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodMTDS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1982] Skipping generation for the cell VGA_0, which is locked by user.
Exporting to file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s2mm_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
Exporting to file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = d210add21cf101dc; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = 262a008293c43889; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_100M_0, cache-ID = 5c6247e249367612; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = 4283f3474ce65cd1; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_system_ila_0_0, cache-ID = a56350f52fa6d28c; cache size = 70.393 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.320 ; gain = 5.680
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_fifo_generator_0_1, cache-ID = 60d7f72f32c8631a; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_vdma_0_0, cache-ID = 58c5efe2a0cbf4d1; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xlconstant_0_0, cache-ID = 1db149d6b1a6d1a1; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xlconstant_1_0, cache-ID = a967733cc8794e1d; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_7, cache-ID = 4b0dd559e02837cd; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_6, cache-ID = 92d3ca9dbec0faaa; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_6, cache-ID = f81b363c4beab59d; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_5, cache-ID = 92d3ca9dbec0faaa; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_5, cache-ID = f81b363c4beab59d; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_4, cache-ID = 92d3ca9dbec0faaa; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = f81b363c4beab59d; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_3, cache-ID = 92d3ca9dbec0faaa; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = f81b363c4beab59d; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_2, cache-ID = 92d3ca9dbec0faaa; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = f81b363c4beab59d; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 92d3ca9dbec0faaa; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = f81b363c4beab59d; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 92d3ca9dbec0faaa; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = f81b363c4beab59d; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_8, cache-ID = 818aea1020063064; cache size = 70.393 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = ff0de2e1210f5ba8; cache size = 70.393 MB.
[Mon Dec  6 00:30:01 2021] Launched system_PmodMTDS_0_0_synth_1, synth_1...
Run output will be captured here:
system_PmodMTDS_0_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_PmodMTDS_0_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Mon Dec  6 00:30:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2406.320 ; gain = 102.348
delete_bd_objs [get_bd_intf_nets PmodMTDS_0_MTDS_Pmod_out] [get_bd_intf_ports ja]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells PmodMTDS_0]
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1982] Skipping generation for the cell VGA_0, which is locked by user.
Exporting to file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s2mm_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
Exporting to file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_fifo_generator_0_1, cache-ID = 60d7f72f32c8631a; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = 4b0dd559e02837cd; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_3, cache-ID = 92d3ca9dbec0faaa; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = f81b363c4beab59d; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_2, cache-ID = 92d3ca9dbec0faaa; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = f81b363c4beab59d; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 92d3ca9dbec0faaa; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = f81b363c4beab59d; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 92d3ca9dbec0faaa; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = f81b363c4beab59d; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_5, cache-ID = 818aea1020063064; cache size = 73.093 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = ff0de2e1210f5ba8; cache size = 73.093 MB.
[Mon Dec  6 00:53:38 2021] Launched system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_xbar_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Mon Dec  6 00:53:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2631.945 ; gain = 79.504
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports leds_8bits]
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2635.223 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_rid'(1) to net 'VGA_0_m_axi_fb_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VGA_0/m_axi_fb_bid'(1) to net 'VGA_0_m_axi_fb_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s2mm_vdma/s_axis_s2mm_tuser'(1) to net 'fifo_generator_0_M_AXIS_TUSER'(4) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1982] Skipping generation for the cell VGA_0, which is locked by user.
Exporting to file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s2mm_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
Exporting to file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = 2535bef114c9a83c; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_fifo_generator_0_1, cache-ID = 60d7f72f32c8631a; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = 4b0dd559e02837cd; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_3, cache-ID = 92d3ca9dbec0faaa; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = f81b363c4beab59d; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_2, cache-ID = 92d3ca9dbec0faaa; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = f81b363c4beab59d; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 92d3ca9dbec0faaa; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = f81b363c4beab59d; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 92d3ca9dbec0faaa; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = f81b363c4beab59d; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_5, cache-ID = 818aea1020063064; cache size = 74.663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = ff0de2e1210f5ba8; cache size = 74.663 MB.
[Mon Dec  6 01:13:50 2021] Launched system_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
system_axi_gpio_0_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Mon Dec  6 01:13:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 2722.000 ; gain = 84.461
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 01:39:51 2021...
