Return-Path: <kvmarm-bounces@lists.cs.columbia.edu>
X-Original-To: lists+kvmarm@lfdr.de
Delivered-To: lists+kvmarm@lfdr.de
Received: from mm01.cs.columbia.edu (mm01.cs.columbia.edu [128.59.11.253])
	by mail.lfdr.de (Postfix) with ESMTP id 6650459067E
	for <lists+kvmarm@lfdr.de>; Thu, 11 Aug 2022 20:51:17 +0200 (CEST)
Received: from localhost (localhost [127.0.0.1])
	by mm01.cs.columbia.edu (Postfix) with ESMTP id 7178C4E988;
	Thu, 11 Aug 2022 14:51:16 -0400 (EDT)
X-Virus-Scanned: at lists.cs.columbia.edu
X-Spam-Flag: NO
X-Spam-Score: -1.788
X-Spam-Level: 
X-Spam-Status: No, score=-1.788 required=6.1 tests=[BAYES_00=-1.9,
	DKIM_ADSP_CUSTOM_MED=0.001, DKIM_SIGNED=0.1, T_DKIM_INVALID=0.01,
	URIBL_BLOCKED=0.001] autolearn=unavailable
Authentication-Results: mm01.cs.columbia.edu (amavisd-new); dkim=softfail
	(fail, message has been altered) header.i=@google.com
Received: from mm01.cs.columbia.edu ([127.0.0.1])
	by localhost (mm01.cs.columbia.edu [127.0.0.1]) (amavisd-new, port 10024)
	with ESMTP id RmAvo-H0NQiU; Thu, 11 Aug 2022 14:51:16 -0400 (EDT)
Received: from mm01.cs.columbia.edu (localhost [127.0.0.1])
	by mm01.cs.columbia.edu (Postfix) with ESMTP id 205FD4E98A;
	Thu, 11 Aug 2022 14:51:15 -0400 (EDT)
Received: from localhost (localhost [127.0.0.1])
 by mm01.cs.columbia.edu (Postfix) with ESMTP id BAFBE4E986
 for <kvmarm@lists.cs.columbia.edu>; Thu, 11 Aug 2022 14:51:13 -0400 (EDT)
X-Virus-Scanned: at lists.cs.columbia.edu
Received: from mm01.cs.columbia.edu ([127.0.0.1])
 by localhost (mm01.cs.columbia.edu [127.0.0.1]) (amavisd-new, port 10024)
 with ESMTP id oupdsJi5k20G for <kvmarm@lists.cs.columbia.edu>;
 Thu, 11 Aug 2022 14:51:12 -0400 (EDT)
Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com
 [209.85.210.169])
 by mm01.cs.columbia.edu (Postfix) with ESMTPS id 899324E984
 for <kvmarm@lists.cs.columbia.edu>; Thu, 11 Aug 2022 14:51:12 -0400 (EDT)
Received: by mail-pf1-f169.google.com with SMTP id g12so17241233pfb.3
 for <kvmarm@lists.cs.columbia.edu>; Thu, 11 Aug 2022 11:51:12 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20210112;
 h=in-reply-to:content-disposition:mime-version:references:message-id
 :subject:cc:to:from:date:from:to:cc;
 bh=tzXKzqcIOW+4VppfefLhNGcPtTIpXz+B5AT/VtrugCw=;
 b=ZXcznfYgwu4Lai5+2B3n+E8oUQGNUmZYQxT8MDhwBDwt4DztkmFF6BE99F+Wg+jr49
 4KHAvGmOZPqPInsSKmIk++aFTuMiY3of9cizuRoJCwYnTC+HUT0dsZFUIYdsXhUfuAHB
 9NpQq0zLENdPk4YXwt26vXWxcWbhbpLKmmRkKCdGKkiUMkVQDt0SMoANHL/0yF+3f2vx
 nPvm6Woj7teXTMc5tijrkflAm7TtqIjd8qDDbmeBY2HOKK4qZKRH77FHTTIBzR2oY2eY
 Lbp0YqfwuRVz0WbraalnpSOP4Dnw62wPxajXh3Unzogxbt+DI4d4NOI4sJzZmHKsfSEB
 vV+A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=in-reply-to:content-disposition:mime-version:references:message-id
 :subject:cc:to:from:date:x-gm-message-state:from:to:cc;
 bh=tzXKzqcIOW+4VppfefLhNGcPtTIpXz+B5AT/VtrugCw=;
 b=Zbvaf7RZgqn5gW2pheQsTWrQQhxZsmdzy23I12tJ6VVPK5Kco5IZQ23I8c8S+s3Jsu
 9yPL+Q4ucjYdrMdoMSV8InA4fbPMPiQV+bGZuEsFgQiNZ3JOdDoM0FpD7nHF/kAzhxIk
 PjQv0jKv68SA2dGHX8EuI2uVVkRSwMxJ8WpjL/ThCJ6ZmzzmHitGkhTY5h++ea8tvHKm
 X8FYw8sYSCIuts+veLLR8NXvuNaqEhczVhqsPIXWgp1yvEr5hPQYTbPXemKCzHi/1A7t
 0eFHSJC7SnzEPifNN6DR/1BnlEME4VuwcHEKp5gLWb8nHElHORzUR0oyYvFQcSUkNftr
 yDoQ==
X-Gm-Message-State: ACgBeo12aS43MGcu8dvzjZsLNyAyoTtMf0iSTBBdZQ0n6yO6o6/ksOAo
 pWwHOuNfkTUT6XeyZm6W7FN4cA==
X-Google-Smtp-Source: AA6agR4iLFNlDj0ph30X70GjHHvwd62LUom37XQvFaUVmx54k470b8KWdxZ3bJrQcorQ61NWoe0XFA==
X-Received: by 2002:aa7:88cb:0:b0:52f:76bd:7a65 with SMTP id
 k11-20020aa788cb000000b0052f76bd7a65mr543736pff.72.1660243871206; 
 Thu, 11 Aug 2022 11:51:11 -0700 (PDT)
Received: from google.com (220.181.82.34.bc.googleusercontent.com.
 [34.82.181.220]) by smtp.gmail.com with ESMTPSA id
 kb7-20020a17090ae7c700b001f56a5e5d2fsm14056163pjb.2.2022.08.11.11.51.10
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 11 Aug 2022 11:51:10 -0700 (PDT)
Date: Thu, 11 Aug 2022 11:51:06 -0700
From: Ricardo Koller <ricarkol@google.com>
To: Andrew Jones <andrew.jones@linux.dev>
Subject: Re: [kvm-unit-tests PATCH v3 2/3] arm: pmu: Reset the pmu registers
 before starting some tests
Message-ID: <YvVPmu9gkMK1v4CW@google.com>
References: <20220805004139.990531-1-ricarkol@google.com>
 <20220805004139.990531-3-ricarkol@google.com>
 <20220810190216.hqt3wyzufyvhhpkf@kamzik>
 <YvRARgEDkSI1ken5@google.com>
 <20220811070405.ivo5w2mliwi4cpqk@kamzik>
MIME-Version: 1.0
Content-Disposition: inline
In-Reply-To: <20220811070405.ivo5w2mliwi4cpqk@kamzik>
Cc: kvm@vger.kernel.org, maz@kernel.org, kvmarm@lists.cs.columbia.edu
X-BeenThere: kvmarm@lists.cs.columbia.edu
X-Mailman-Version: 2.1.14
Precedence: list
List-Id: Where KVM/ARM decisions are made <kvmarm.lists.cs.columbia.edu>
List-Unsubscribe: <https://lists.cs.columbia.edu/mailman/options/kvmarm>,
 <mailto:kvmarm-request@lists.cs.columbia.edu?subject=unsubscribe>
List-Archive: <https://lists.cs.columbia.edu/pipermail/kvmarm>
List-Post: <mailto:kvmarm@lists.cs.columbia.edu>
List-Help: <mailto:kvmarm-request@lists.cs.columbia.edu?subject=help>
List-Subscribe: <https://lists.cs.columbia.edu/mailman/listinfo/kvmarm>,
 <mailto:kvmarm-request@lists.cs.columbia.edu?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: kvmarm-bounces@lists.cs.columbia.edu
Sender: kvmarm-bounces@lists.cs.columbia.edu

On Thu, Aug 11, 2022 at 09:04:05AM +0200, Andrew Jones wrote:
> On Wed, Aug 10, 2022 at 04:33:26PM -0700, Ricardo Koller wrote:
> > On Wed, Aug 10, 2022 at 09:02:16PM +0200, Andrew Jones wrote:
> > > On Thu, Aug 04, 2022 at 05:41:38PM -0700, Ricardo Koller wrote:
> > > > Some registers like the PMOVS reset to an architecturally UNKNOWN value.
> > > > Most tests expect them to be reset (mostly zeroed) using pmu_reset().
> > > > Add a pmu_reset() on all the tests that need one.
> > > > 
> > > > As a bonus, fix a couple of comments related to the register state
> > > > before a sub-test.
> > > > 
> > > > Reviewed-by: Eric Auger <eric.auger@redhat.com>
> > > > Signed-off-by: Ricardo Koller <ricarkol@google.com>
> > > > ---
> > > >  arm/pmu.c | 6 ++++--
> > > >  1 file changed, 4 insertions(+), 2 deletions(-)
> > > > 
> > > > diff --git a/arm/pmu.c b/arm/pmu.c
> > > > index 4c601b05..12e7d84e 100644
> > > > --- a/arm/pmu.c
> > > > +++ b/arm/pmu.c
> > > > @@ -826,7 +826,7 @@ static void test_overflow_interrupt(void)
> > > >  	write_regn_el0(pmevcntr, 1, PRE_OVERFLOW);
> > > >  	isb();
> > > >  
> > > > -	/* interrupts are disabled */
> > > > +	/* interrupts are disabled (PMINTENSET_EL1 == 0) */
> > > >  
> > > >  	mem_access_loop(addr, 200, pmu.pmcr_ro | PMU_PMCR_E);
> > > >  	report(expect_interrupts(0), "no overflow interrupt after preset");
> > > > @@ -842,7 +842,7 @@ static void test_overflow_interrupt(void)
> > > >  	isb();
> > > >  	report(expect_interrupts(0), "no overflow interrupt after counting");
> > > >  
> > > > -	/* enable interrupts */
> > > > +	/* enable interrupts (PMINTENSET_EL1 <= ALL_SET) */
> > > >  
> > > >  	pmu_reset_stats();
> > > >  
> > > > @@ -890,6 +890,7 @@ static bool check_cycles_increase(void)
> > > >  	bool success = true;
> > > >  
> > > >  	/* init before event access, this test only cares about cycle count */
> > > > +	pmu_reset();
> > > 
> > > This and the other pmu_reset() call below break compilation on 32-bit arm,
> > > because there's no pmu_reset() defined for it.
> > I completely missed the 32-bit arm case. Thanks!
> > 
> > > It'd probably be best if
> > > we actually implemented some sort of reset for arm, considering it's being
> > > called in common tests.
> > 
> > Mind if I start by creating a pmu_reset() for 32-bit arm, which can
> > later be used by a general arm_reset()?
> 
> No need to worry about a general one. We just need a pmu_reset implemented
> for 32-bit arm up in its #ifdef __arm__ section.

Ahh, OK, for some reason I thought you meant a general one. Anyway,
sending v4.

Thanks,
Ricardo

> 
> Thanks,
> drew
> 
> > 
> > > 
> > > Thanks,
> > > drew
> > > 
> > > >  	set_pmcntenset(1 << PMU_CYCLE_IDX);
> > > >  	set_pmccfiltr(0); /* count cycles in EL0, EL1, but not EL2 */
> > > >  
> > > > @@ -944,6 +945,7 @@ static bool check_cpi(int cpi)
> > > >  	uint32_t pmcr = get_pmcr() | PMU_PMCR_LC | PMU_PMCR_C | PMU_PMCR_E;
> > > >  
> > > >  	/* init before event access, this test only cares about cycle count */
> > > > +	pmu_reset();
> > > >  	set_pmcntenset(1 << PMU_CYCLE_IDX);
> > > >  	set_pmccfiltr(0); /* count cycles in EL0, EL1, but not EL2 */
> > > >  
> > > > -- 
> > > > 2.37.1.559.g78731f0fdb-goog
> > > > 
_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm
