vendor_name = ModelSim
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/T5.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/SE9.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/SE6.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Reg.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/LS7.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/LS1.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/ALU.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/4x1mux.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/2x1mux.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/db/RF.cbx.xml
design_name = processor
instance = comp, \rst~I\, rst, processor, 1
instance = comp, \clk~I\, clk, processor, 1
