/******************************************************************************
**
** FILE NAME    : ifxmips_nand.c
** PROJECT      : UEIP
** MODULES      : NAND Flash
**
** DATE         : 23 Apr 2005
** AUTHOR       : Wu Qi Ming
** DESCRIPTION  : NAND Flash MTD Driver
** COPYRIGHT    :       Copyright (c) 2006
**                      Infineon Technologies AG
**                      Am Campeon 1-12, 85579 Neubiberg, Germany
**
**    This program is free software; you can redistribute it and/or modify
**    it under the terms of the GNU General Public License as published by
**    the Free Software Foundation; either version 2 of the License, or
**    (at your option) any later version.
**
** HISTORY
** $Date        $Author      $Version   $Comment
** 23 Apr 2008  Wu Qi Ming   1.0        initial version
** 7  Aug 2009  Yin Elaine   1.1        Modification for UEIP project
*******************************************************************************/

#ifndef AUTOCONF_INCLUDED
#include <linux/config.h>
#endif /* AUTOCONF_INCLUDED */

/*!
  \defgroup IFX_NAND_DRV UEIP Project - nand flash driver
  \brief UEIP Project - Nand flash driver, supports LANTIQ CPE platforms(Danube/ASE/ARx/VRx).
 */

/*!
  \defgroup IFX_NAND_DRV_API External APIs
  \ingroup IFX_NAND_DRV
  \brief External APIs definitions for other modules.
 */

/*!
  \defgroup IFX_NAND_DRV_STRUCTURE Driver Structures
  \ingroup IFX_NAND_DRV
  \brief Definitions/Structures of nand module.
 */

/*!
  \file ifxmips_mtd_nand.h
  \ingroup IFX_NAND_DRV
  \brief Header file for LANTIQ nand driver
 */

/*!
  \file ifxmips_mtd_nand.c
  \ingroup IFX_NAND_DRV
  \brief nand driver main source file.
*/
#include <linux/slab.h>
#include <linux/init.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/mtd/mtd.h>
#include <linux/mtd/nand.h>
#include <linux/mtd/partitions.h>
#include <linux/delay.h>
#include <linux/version.h>
#include <asm/io.h>


/* Project header */
#include <asm/ifx/ifx_types.h>
#include <asm/ifx/ifx_regs.h>
#include <asm/ifx/ifx_gpio.h>
#include <asm/ifx/common_routines.h>
#include <asm/ifx/ifx_pmu.h>

#include "ifxmips_mtd_nand.h"

#define IFX_MTD_NAND_BANK_NAME      "ifx_nand"   /* cmd line bank name should be the same */


#define WRITE_NAND_COMMAND(d, adr) NAND_WRITE(NAND_WRITE_CMD,d);
#define WRITE_NAND_ADDRESS(d, adr) NAND_WRITE(NAND_WRITE_ADDR,d);
#define WRITE_NAND(d) NAND_WRITE(NAND_WRITE_DATA,d);

#define READ_NAND *((volatile u8*)(NAND_BASE_ADDRESS | (NAND_READ_DATA))); while((IFX_REG_R32(IFX_EBU_NAND_WAIT) & IFX_EBU_NAND_WAIT_WR_C) == 0)

/* the following are NOP's in our implementation */
#define NAND_CTL_CLRALE(nandptr)
#define NAND_CTL_SETALE(nandptr)
#define NAND_CTL_CLRCLE(nandptr)
#define NAND_CTL_SETCLE(nandptr)

/*
 * MTD structure for NAND controller
 */
static struct mtd_info *ifx_nand_mtd = NULL;
static u32 latchcmd=0;

#ifdef CONFIG_MTD_PARTITIONS
#ifdef CONFIG_MTD_CMDLINE_PARTS
static const char *part_probes[] = { "cmdlinepart", NULL };
#endif //ifdef CONFIG_MTD_CMDLINE_PARTS
#endif //ifdef CONFIG_MTD_PARTITIONS

/* Partition table, defined in platform_board.c */
extern const struct mtd_partition g_ifx_mtd_nand_partitions[];
extern const int g_ifx_mtd_nand_partion_num;


static inline void NAND_DISABLE_CE(struct nand_chip *nand) { IFX_REG_W32_MASK(NAND_CON_CE,0,IFX_EBU_NAND_CON); }
static inline void NAND_ENABLE_CE(struct nand_chip *nand)  { IFX_REG_W32_MASK(0,NAND_CON_CE,IFX_EBU_NAND_CON); }


#if defined (CONFIG_DANUBE)
#ifndef RDBY_NOT_USED	
static void NAND_WAIT_READY(struct nand_chip *nand) 
{
    while(!NAND_READY){} 
}

static int ifx_nand_ready(struct mtd_info *mtd)
{
      struct nand_chip *nand = mtd->priv;

      NAND_WAIT_READY(nand);
      return 1;
}
#endif
#else //AR9/VR9/ASE
static void NAND_WAIT_READY(struct nand_chip *nand) 
{
    while(!NAND_READY){} 
}

static int ifx_nand_ready(struct mtd_info *mtd)
{
      struct nand_chip *nand = mtd->priv;

      NAND_WAIT_READY(nand);
      return 1;
}
#endif //(CONFIG_DANUBE)

/*!
  \fn u_char ifx_nand_read_byte(struct mtd_info *mtd)
  \ingroup  IFX_NAND_DRV
  \brief read one byte from the chip, read function for 8bit buswith
  \param  mtd  MTD device structure
  \return value of the byte
*/ 
static u_char ifx_nand_read_byte(struct mtd_info *mtd)
{
      //struct nand_chip *nand = mtd->priv;
      u_char ret;
      
      asm("sync");
      NAND_READ(NAND_READ_DATA, ret);
      asm("sync");

      return ret;
}


/*!
  \fn void ifx_nand_select_chip(struct mtd_info *mtd, int chip)
  \ingroup  IFX_NAND_DRV
  \brief control CE line 
  \param  mtd MTD device structure
  \param  chipnumber to select, -1 for deselect
  \return none
*/ 
static void ifx_nand_select_chip(struct mtd_info *mtd, int chip)
{
      struct nand_chip *nand = mtd->priv;

        switch (chip) {
        case -1:
#if defined(CONFIG_MTD_IFX_NAND_LATCH_ENABLE)
             NAND_DISABLE_CE(nand);
#endif
    	     IFX_REG_W32_MASK(IFX_EBU_NAND_CON_NANDM, 0, IFX_EBU_NAND_CON);
             break;
        case 0:
             IFX_REG_W32_MASK(0, IFX_EBU_NAND_CON_NANDM, IFX_EBU_NAND_CON);
#if defined(CONFIG_MTD_IFX_NAND_LATCH_ENABLE)
             NAND_ENABLE_CE(nand);
#endif			
             /* The reset chip sequence is removed from the select chip to 
			  * prevent NAND flashes from not functioning properly.
			  * *** BUG seen in Microm SLC flash. Changes does not affect
			  * the functionality of other NAND flashes. */
             //NAND_WRITE(NAND_WRITE_CMD, NAND_WRITE_CMD_RESET); // Reset nand chip
             break;

        default:
             BUG();
        }
}


/*!
  \fn void ifx_nand_read_buf(struct mtd_info *mtd, uint8_t *buf, int len)
  \ingroup  IFX_NAND_DRV
  \brief  read chip data into buffer
  \param  mtd   MTD device structure
  \param  buf   buffer to store date
  \param  len   number of bytes to read
  \return none
*/  
static void ifx_nand_read_buf(struct mtd_info *mtd, uint8_t *buf, int len)
{
        int i;
        //struct nand_chip *chip = mtd->priv;

        for (i = 0; i < len; i++)
                buf[i]=READ_NAND;


}


/*!
  \fn void ifx_nand_write_buf(struct mtd_info *mtd, const uint8_t *buf, int len)
  \ingroup  IFX_NAND_DRV
  \brief  write buffer to chip
  \param  mtd   MTD device structure
  \param  buf   data buffer
  \param  len   number of bytes to write
  \return none
*/   
static void ifx_nand_write_buf(struct mtd_info *mtd, const uint8_t *buf, int len)
{
        int i;
        //struct nand_chip *chip = mtd->priv;

        for (i = 0; i < len; i++)
               WRITE_NAND(buf[i]);
             // writeb(buf[i], chip->IO_ADDR_W);
}


 /*!
  \fn int ifx_nand_verify_buf(struct mtd_info *mtd, const uint8_t *buf, int len)
  \ingroup  IFX_NAND_DRV
  \brief  Verify chip data against buffer
  \param  mtd   MTD device structure
  \param  buf   buffer containing the data to compare
  \param  len   number of bytes to compare
  \return none
*/   
static int ifx_nand_verify_buf(struct mtd_info *mtd, const uint8_t *buf, int len)
{
        int i; 
        u8 tmp;
        //struct nand_chip *chip = mtd->priv;

        for (i = 0; i < len; i++) {
     		tmp = READ_NAND;
    		if (buf[i] != tmp)
                return -EFAULT;
        }
        return 0;
}



/*!
  \fn void ifx_nand_cmd_ctrl(struct mtd_info *mtd, int data, unsigned int ctrl)
  \ingroup  IFX_NAND_DRV
  \brief  Hardware specific access to control-lines
  \param  mtd   MTD device structure
  \param  data  data to write to nand if necessary
  \param  ctrl  control value, refer to nand_base.c
  \return none
*/    
 
static void ifx_nand_cmd_ctrl(struct mtd_info *mtd, int data, unsigned int ctrl)
{
    struct nand_chip *this = mtd->priv;
    if (ctrl & NAND_CTRL_CHANGE){
         if (ctrl & NAND_ALE) {
		     NAND_ALE_SET;
		     latchcmd=NAND_WRITE_ADDR;
	     }
         else if(ctrl & NAND_CLE) { 
		 	 NAND_ALE_CLEAR;
		     latchcmd=NAND_WRITE_CMD;
	     }
    
    	 else {
             if (latchcmd == NAND_WRITE_ADDR) {
		         latchcmd = NAND_WRITE_DATA;
			     NAND_ALE_CLEAR;
	         }
	    }
	}

    if(data != NAND_CMD_NONE){
	    *(volatile u8*)((u32)this->IO_ADDR_W | latchcmd)=data;
  	    while((IFX_REG_R32(IFX_EBU_NAND_WAIT) & IFX_EBU_NAND_WAIT_WR_C) == 0);
    }
    return;
}

/*!
  \fn void ifx_nand_chip_init(void)
  \ingroup  IFX_NAND_DRV
  \brief  platform specific initialization routine
  \param  none
  \return none
*/    
static void ifx_nand_chip_init(void)
{
    u32 reg;

    EBU_PMU_SETUP(IFX_EBU_ENABLE);

#if defined(CONFIG_VR9) | defined(CONFIG_AR9) | defined(CONFIG_HN1)
    /*P1.7 FL_CS1 used as output*/
    ifx_gpio_pin_reserve(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);

    reg = (NAND_BASE_ADDRESS & 0x1fffff00)| IFX_EBU_ADDSEL1_MASK(3)| IFX_EBU_ADDSEL1_REGEN;
    IFX_REG_W32(reg,IFX_EBU_ADDSEL1);
                   
     /* byte swap;minimum delay*/
    reg = IFX_EBU_BUSCON1_SETUP | 
          SM(IFX_EBU_BUSCON1_ALEC3,IFX_EBU_BUSCON1_ALEC) |
          SM(IFX_EBU_BUSCON1_BCGEN_RES,IFX_EBU_BUSCON1_BCGEN) |
          SM(IFX_EBU_BUSCON1_WAITWRC2,IFX_EBU_BUSCON1_WAITWRC) |
          SM(IFX_EBU_BUSCON1_WAITRDC2,IFX_EBU_BUSCON1_WAITRDC) |
          SM(IFX_EBU_BUSCON1_HOLDC1,IFX_EBU_BUSCON1_HOLDC) |
          SM(IFX_EBU_BUSCON1_RECOVC1,IFX_EBU_BUSCON1_RECOVC) |
          SM(IFX_EBU_BUSCON1_CMULT4,IFX_EBU_BUSCON1_CMULT);
    IFX_REG_W32(reg, IFX_EBU_BUSCON1);

    reg = SM(IFX_EBU_NAND_CON_NANDM_ENABLE, IFX_EBU_NAND_CON_NANDM) |
          SM(IFX_EBU_NAND_CON_CSMUX_E_ENABLE,IFX_EBU_NAND_CON_CSMUX_E) |
          SM(IFX_EBU_NAND_CON_CS_P_LOW,IFX_EBU_NAND_CON_CS_P) |
          SM(IFX_EBU_NAND_CON_SE_P_LOW,IFX_EBU_NAND_CON_SE_P) |
          SM(IFX_EBU_NAND_CON_WP_P_LOW,IFX_EBU_NAND_CON_WP_P) |
          SM(IFX_EBU_NAND_CON_PRE_P_LOW,IFX_EBU_NAND_CON_PRE_P) |
          SM(IFX_EBU_NAND_CON_IN_CS1,IFX_EBU_NAND_CON_IN_CS) |
          SM(IFX_EBU_NAND_CON_OUT_CS1,IFX_EBU_NAND_CON_OUT_CS);
    IFX_REG_W32(reg,IFX_EBU_NAND_CON);         
#else
#if defined(CONFIG_NAND_CS0)
    reg = (NAND_BASE_ADDRESS & 0x1fffff00)| IFX_EBU_ADDSEL0_MASK(1)| IFX_EBU_ADDSEL0_REGEN;
    IFX_REG_W32(reg, IFX_EBU_ADDSEL0);
#elif defined(CONFIG_NAND_CS1)
    reg = (NAND_BASE_ADDRESS & 0x1fffff00)| IFX_EBU_ADDSEL1_MASK(2)| IFX_EBU_ADDSEL1_REGEN;
    IFX_REG_W32(reg, IFX_EBU_ADDSEL1);
#endif
#endif

    /*P1.8 FL_A23 NAND_CLE used as output*/
    ifx_gpio_pin_reserve(IFX_NAND_CLE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_CLE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_CLE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_CLE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_CLE, IFX_GPIO_MODULE_NAND);

    /*P0.13 FL_A24 used as output, set GPIO 13 to NAND_ALE*/
    ifx_gpio_pin_reserve(IFX_NAND_ALE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_ALE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_ALE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_ALE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_ALE, IFX_GPIO_MODULE_NAND);
    
#if defined(CONFIG_VR9) || defined(CONFIG_AR9) || defined(CONFIG_AR10) || defined(CONFIG_HN1)												
    /*P3.0 set as NAND Read Busy*/
    ifx_gpio_pin_reserve(IFX_NAND_RDY, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_in_set(IFX_NAND_RDY, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_RDY, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_RDY, IFX_GPIO_MODULE_NAND);

	/*P3.1 set as NAND Read*/
    ifx_gpio_pin_reserve(IFX_NAND_RD, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_RD, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_RD, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_RD, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_RD, IFX_GPIO_MODULE_NAND);

#if defined(CONFIG_AR10)
    /* Port3.50 NAND_D1 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_D1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_D1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_D1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_D1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_D1, IFX_GPIO_MODULE_NAND);

    /* Port3.51 NAND_D0 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_D0, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_D0, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_D0, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_D0, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_D0, IFX_GPIO_MODULE_NAND);

    /* Port3.52 NAND_D2_P1 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_D2_P1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_D2_P1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_D2_P1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_D2_P1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_D2_P1, IFX_GPIO_MODULE_NAND);

    /* Port3.53 NAND_D2_P2 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_D2_P2, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_D2_P2, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_D2_P2, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_D2_P2, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_D2_P2, IFX_GPIO_MODULE_NAND);

    /* Port3.54 NAND_D6 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_D6, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_D6, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_D6, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_D6, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_D6, IFX_GPIO_MODULE_NAND);

    /* Port3.55 NAND_D5_P1 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_D5_P1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_D5_P1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_D5_P1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_D5_P1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_D5_P1, IFX_GPIO_MODULE_NAND);

    /* Port3.56 NAND_D5_P2 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_D5_P2, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_D5_P2, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_D5_P2, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_D5_P2, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_D5_P2, IFX_GPIO_MODULE_NAND);

    /* Port3.57 NAND_D3 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_D3, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_D3, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_D3, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_D3, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_D3, IFX_GPIO_MODULE_NAND);

    /* Port3.59 NAND_WR used as output */
    ifx_gpio_pin_reserve(IFX_NAND_WR, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_WR, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_WR, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_WR, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_WR, IFX_GPIO_MODULE_NAND);

    /* Port3.60 NAND_WP used as output */
    ifx_gpio_pin_reserve(IFX_NAND_WP, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_WP, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_WP, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_WP, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_WP, IFX_GPIO_MODULE_NAND);

    /* Port3.61 NAND_SE used as output */
    ifx_gpio_pin_reserve(IFX_NAND_SE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_SE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_SE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_SE, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_SE, IFX_GPIO_MODULE_NAND);

#if defined(CONFIG_NAND_CS0)
    //reg = (NAND_BASE_ADDRESS & 0x1fffff00)| IFX_EBU_ADDSEL0_MASK(1)| IFX_EBU_ADDSEL0_REGEN;
    //IFX_REG_W32(reg, IFX_EBU_ADDSEL0);

    /* Port3.58 NAND CS0 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_CS0, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_CS0, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_CS0, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_CS0, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_CS0, IFX_GPIO_MODULE_NAND);

    reg = 0;
    reg = IFX_EBU_BUSCON0_SETUP_EN |
          SM(IFX_EBU_BUSCON0_ALEC3, IFX_EBU_BUSCON0_ALEC) |
          SM(IFX_EBU_BUSCON0_WAITWRC7, IFX_EBU_BUSCON0_WAITWRC) |
          SM(IFX_EBU_BUSCON0_WAITRDC3, IFX_EBU_BUSCON0_WAITRDC) |
          SM(IFX_EBU_BUSCON0_HOLDC3, IFX_EBU_BUSCON0_HOLDC) |
          SM(IFX_EBU_BUSCON0_RECOVC3, IFX_EBU_BUSCON0_RECOVC) |
          SM(IFX_EBU_BUSCON0_CMULT8, IFX_EBU_BUSCON0_CMULT);
    //IFX_REG_W32(reg, IFX_EBU_BUSCON0);
    IFX_REG_W32(0x0040c7fe, IFX_EBU_BUSCON0);

    reg = 0;
    reg = SM(IFX_EBU_NAND_CON_PRE_P_LOW, IFX_EBU_NAND_CON_PRE_P) |
          SM(IFX_EBU_NAND_CON_WP_P_LOW, IFX_EBU_NAND_CON_WP_P) |
          SM(IFX_EBU_NAND_CON_SE_P_LOW, IFX_EBU_NAND_CON_SE_P) |
          SM(IFX_EBU_NAND_CON_CS_P_LOW, IFX_EBU_NAND_CON_CS_P) |
          SM(IFX_EBU_NAND_CON_CSMUX_E_ENALBE, IFX_EBU_NAND_CON_CSMUX_E) |
          SM(IFX_EBU_NAND_CON_NANDM_DISABLE, IFX_EBU_NAND_CON_NANDM);
    IFX_REG_W32(reg, IFX_EBU_NAND_CON);

#elif defined(CONFIG_NAND_CS1)
    //reg = (NAND_BASE_ADDRESS & 0x1fffff00)| IFX_EBU_ADDSEL1_MASK(2)| IFX_EBU_ADDSEL1_REGEN;
    //IFX_REG_W32(reg, IFX_EBU_ADDSEL1);

    /* Port1.23 NAND CS1 used as output */
    ifx_gpio_pin_reserve(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_dir_out_set(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel0_set(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_altsel1_clear(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    ifx_gpio_open_drain_set(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);

    reg = IFX_EBU_BUSCON1_SETUP_EN |
          SM(IFX_EBU_BUSCON1_ALEC3, IFX_EBU_BUSCON1_ALEC) |
          SM(IFX_EBU_BUSCON1_WAITWRC7, IFX_EBU_BUSCON1_WAITWRC) |
          SM(IFX_EBU_BUSCON1_WAITRDC3, IFX_EBU_BUSCON1_WAITRDC) |
          SM(IFX_EBU_BUSCON1_HOLDC3, IFX_EBU_BUSCON1_HOLDC) |
          SM(IFX_EBU_BUSCON1_RECOVC3, IFX_EBU_BUSCON1_RECOVC) |
          SM(IFX_EBU_BUSCON1_CMULT8, IFX_EBU_BUSCON1_CMULT);
    IFX_REG_W32(reg, IFX_EBU_BUSCON1);

    reg = 0;
    reg = SM(IFX_EBU_NAND_CON_OUT_CS1, IFX_EBU_NAND_CON_OUT_CS) |
          SM(IFX_EBU_NAND_CON_IN_CS1, IFX_EBU_NAND_CON_IN_CS) |
          SM(IFX_EBU_NAND_CON_PRE_P_LOW, IFX_EBU_NAND_CON_PRE_P) |
          SM(IFX_EBU_NAND_CON_WP_P_LOW, IFX_EBU_NAND_CON_WP_P) |
          SM(IFX_EBU_NAND_CON_SE_P_LOW, IFX_EBU_NAND_CON_SE_P) |
          SM(IFX_EBU_NAND_CON_CS_P_LOW, IFX_EBU_NAND_CON_CS_P) |
          SM(IFX_EBU_NAND_CON_CSMUX_E_ENALBE, IFX_EBU_NAND_CON_CSMUX_E) |
          SM(IFX_EBU_NAND_CON_NANDM_ENABLE, IFX_EBU_NAND_CON_NANDM);
    IFX_REG_W32(reg, IFX_EBU_NAND_CON);

#endif /* CS0 / CS1 */

     /* Enable ECC intr. and clean intr */
     IFX_REG_W32((IFX_REG_R32(EBU_INT_MSK_CTL) | (0x3 << 5)), EBU_INT_MSK_CTL);

#endif /* CONFIG_AR10 */
#endif /* CONFIG_VR9 || CONFIG_AR9 || CONFIG_AR10 */

     asm("sync");
     /* Set bus signals to inactive */
     NAND_WRITE(NAND_WRITE_CMD, NAND_WRITE_CMD_RESET); // Reset nand chip
}

/*
 * Main initialization routine
 */
 
/*!
  \fn int ifx_nand_init(void)
  \ingroup  IFX_NAND_DRV
  \brief  Main initialization routine
  \param  none
  \return error message
*/     
static int __init ifx_nand_init(void)
{
        struct nand_chip *this;
        //struct mtd_partition *mtd_parts = 0;
        //void __iomem *nandaddr;

        int retval = 0;

        printk("ifx_nand_init\n");
        ifx_nand_chip_init();

        /* Allocate memory for MTD device structure and private data */
        ifx_nand_mtd = kmalloc(sizeof(struct mtd_info) + sizeof(struct nand_chip), GFP_KERNEL);
        if (!ifx_nand_mtd) {
                printk("Unable to allocate NAND MTD dev structure.\n");
                return -ENOMEM;
        }

        /* Get pointer to private data */
        this = (struct nand_chip *)(&ifx_nand_mtd[1]);

        /* Initialize structures */
        memset(ifx_nand_mtd, 0, sizeof(struct mtd_info));
        memset(this, 0, sizeof(struct nand_chip));

        ifx_nand_mtd->name = (char *) kmalloc (16, GFP_KERNEL);
        if (ifx_nand_mtd->name == NULL) {
            retval = -ENOMEM;
            goto out;
        }
        memset ((void *) ifx_nand_mtd->name, 0, 16);

        sprintf (ifx_nand_mtd->name, IFX_MTD_NAND_BANK_NAME);
        
        
        /* Link the private data with the MTD structure */
        ifx_nand_mtd->priv = this;
        ifx_nand_mtd->owner = THIS_MODULE;

         /* insert callbacks */
        this->IO_ADDR_R = (void *)NAND_BASE_ADDRESS;
        this->IO_ADDR_W = (void *)NAND_BASE_ADDRESS;
        this->cmd_ctrl = ifx_nand_cmd_ctrl;

#if defined(CONFIG_AR9)
    this->options|=NAND_USE_FLASH_BBT;
#endif
        /* 30 us command delay time */
        this->chip_delay = 30;
        this->ecc.mode = NAND_ECC_SOFT;

        this->read_byte=ifx_nand_read_byte;
        this->read_buf=ifx_nand_read_buf;
        this->write_buf=ifx_nand_write_buf;
        this->verify_buf=ifx_nand_verify_buf;
#if defined (CONFIG_DANUBE)	    
#ifndef RDBY_NOT_USED	    
        this->dev_ready=ifx_nand_ready;
#endif  
#else
        this->dev_ready=ifx_nand_ready;
#endif //defined (CONFIG_DANUBE)
	
        this->select_chip=ifx_nand_select_chip;
        
        /* Scan to find existence of the device */
        printk("Probe for NAND flash...\n");
        if (nand_scan(ifx_nand_mtd, 1)) {
                retval = -ENXIO;
                goto out;
        }

#ifdef CONFIG_MTD_PARTITIONS
#ifdef CONFIG_MTD_CMDLINE_PARTS 
    int n=0;
    struct mtd_partition *mtd_parts=NULL;
    /*
     * Select dynamic from cmdline partition definitions
     */
     n= parse_mtd_partitions(ifx_nand_mtd, part_probes, &mtd_parts, 0);

     if (n<= 0) {
			kfree(ifx_nand_mtd);
            return retval;
		 }
     add_mtd_partitions(ifx_nand_mtd, mtd_parts,n);
		 
#else
     retval=add_mtd_partitions(ifx_nand_mtd, g_ifx_mtd_nand_partitions,\
     	 g_ifx_mtd_nand_partion_num);
#endif //  CONFIG_MTD_CMDLINE_PARTS  	 
#else
       retval=add_mtd_device(ifx_nand_mtd);
#endif //CONFIG_MTD_PARTITIONS

out:
    return retval;
}

static void __exit ifx_nand_exit(void)
{
    // NAND_ALE
    ifx_gpio_pin_free(IFX_NAND_ALE, IFX_GPIO_MODULE_NAND);
    // NAND_CLE
    ifx_gpio_pin_free(IFX_NAND_CLE, IFX_GPIO_MODULE_NAND);
    // CS1
    ifx_gpio_pin_free(IFX_NAND_CS1, IFX_GPIO_MODULE_NAND);
    // READY
    ifx_gpio_pin_free(IFX_NAND_RDY, IFX_GPIO_MODULE_NAND);
    // READ
    ifx_gpio_pin_free(IFX_NAND_RD, IFX_GPIO_MODULE_NAND);
    
    /* Release resources, unregister device */
    nand_release (ifx_nand_mtd);

    /* Free the MTD device structure */
    kfree (ifx_nand_mtd);
}


module_init(ifx_nand_init);
module_exit(ifx_nand_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Wu Qi Ming");
MODULE_DESCRIPTION("NAND driver for IFX");
