INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/mux_2/mux_2.sim/sim_1/impl/timing/xsim/mux_2_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/mux_2/mux_2.srcs/sim_1/new/mux_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_tb
