/**
 * @file
 *
 * @data 26 march 2016
 * @author: Anton Bondarev
 */

#include <assert.h>
#include <inttypes.h>
#include <stdint.h>
#include <sys/mman.h>

#include <drivers/common/memory.h>
#include <drivers/irqctrl.h>
#include <embox/unit.h>
#include <framework/mod/options.h>
#include <hal/reg.h>
#include <kernel/irq.h>
#include <kernel/printk.h>
#include <util/log.h>

#define GIC_CPU_BASE           OPTION_GET(NUMBER, cpu_base_addr)
#define GIC_DISTRIBUTOR_BASE   OPTION_GET(NUMBER, distributor_base_addr)

EMBOX_UNIT_INIT(gic_init);

/* GIC CPU registers */
#define GICC_CTLR          (GIC_CPU_BASE + 0x00)
#define GICC_PMR           (GIC_CPU_BASE + 0x04)
#define GICC_BPR           (GIC_CPU_BASE + 0x08)
#define GICC_IAR           (GIC_CPU_BASE + 0x0C)
#define GICC_EOIR          (GIC_CPU_BASE + 0x10)
#define GICC_RPR           (GIC_CPU_BASE + 0x14)
#define GICC_HPPIR         (GIC_CPU_BASE + 0x18)
#define GICC_ABPR          (GIC_CPU_BASE + 0x1C)

#define GICC_AIAR          (GIC_CPU_BASE + 0x20)
#define GICC_AEOIR         (GIC_CPU_BASE + 0x24)
#define GICC_AHPPIR        (GIC_CPU_BASE + 0x28)

#define GICC_APR(n)       (GIC_CPU_BASE + 0x0D0 + 4 * (n))
#define GICC_NSAPR(n)     (GIC_CPU_BASE + 0x0D0 + 4 * (n))

#define GICC_IIDR          (GIC_CPU_BASE + 0xFC)
#define GICC_DIR           (GIC_CPU_BASE + 0x1000)

/* GIC Distributor registers */
#define GICD_CTLR           (GIC_DISTRIBUTOR_BASE + 0x00)
#define GICD_TYPER          (GIC_DISTRIBUTOR_BASE + 0x04)
#define GICD_IIDR           (GIC_DISTRIBUTOR_BASE + 0x08)

#define GICD_TYPER_ITLINES(x)   ((x) & 0x1F)
#define GICD_TYPER_CPUNR(x)     (((x) & (0x7 << 5)) >> 5)
#define GICD_TYPER_SECEXT(x)    ((x) & (1 << 10))
#define GICD_TYPER_LSPI(x)      (((x) & (0x1F << 11)) >> 11)

#define BITS_PER_REGISTER     32

#define GICD_IGROUPR(n)      (GIC_DISTRIBUTOR_BASE + 0x080 + 4 * (n))
#define GICD_ISENABLER(n)    (GIC_DISTRIBUTOR_BASE + 0x100 + 4 * (n))
#define GICD_ICENABLER(n)    (GIC_DISTRIBUTOR_BASE + 0x180 + 4 * (n))
#define GICD_ISPENDR(n)      (GIC_DISTRIBUTOR_BASE + 0x200 + 4 * (n))
#define GICD_ICPENDR(n)      (GIC_DISTRIBUTOR_BASE + 0x280 + 4 * (n))

#define GICD_ISACTIVER(n)    (GIC_DISTRIBUTOR_BASE + 0x300 + 4 * (n))
#define GICD_ICACTIVER(n)    (GIC_DISTRIBUTOR_BASE + 0x380 + 4 * (n))
#define GICD_IPRIORITYR(n)   (GIC_DISTRIBUTOR_BASE + 0x400 + 4 * (n))

#define GICD_ICFGR(n)        (GIC_DISTRIBUTOR_BASE + 0xC00 + 4 * (n))
#define GICD_NSACR(n)        (GIC_DISTRIBUTOR_BASE + 0xE00 + 4 * (n))

#define GICD_SGIR            (GIC_DISTRIBUTOR_BASE + 0xF00) /* Software Generated Interrupt Register */
#define GICD_CPENDSGIR(n)    (GIC_DISTRIBUTOR_BASE + 0xF10 + 4 * (n))
#define GICD_SPENDSGIR(n)    (GIC_DISTRIBUTOR_BASE + 0xF20 + 4 * (n))

#define SPURIOUS_IRQ          0x3FF

static int gic_cntl_init(void) {
	uint32_t tmp = REG32_LOAD(GICD_CTLR);
	REG32_STORE(GICD_CTLR, tmp | 0x1);

	tmp = REG32_LOAD(GICC_CTLR);
	REG32_STORE(GICC_CTLR, tmp | 0x1);

	/* Set priority filter level */
	REG32_STORE(GICC_PMR, 0xFF);

	return 0;
}

static int gic_init(void) {
	uint32_t tmp;

	tmp = REG32_LOAD(GICD_TYPER);
	printk("\n"
			"\t\tNumber of SPI: %"PRIu32"\n"
			"\t\tNumber of supported CPU interfaces: %"PRIu32"\n"
			"\t\tSecutity Extension %s implemented\n",
			GICD_TYPER_ITLINES(tmp) * 32,
			1 + GICD_TYPER_CPUNR(tmp),
			GICD_TYPER_SECEXT(tmp) ? "" : "not ");
	if (tmp & (1 << 10)) {
		printk("\t\tNumber of LSPI: %"PRIu32, GICD_TYPER_LSPI(tmp));
	} else {
		printk("\t\tLSPI not implemented");
	}
	printk("\n\t");

	return 0;
}

void irqctrl_enable(unsigned int irq) {
	int n = irq / BITS_PER_REGISTER;
	int m = irq % BITS_PER_REGISTER;

	/* Writing zeroes to this register has no
	 * effect, so we just write single "1" */
	REG32_STORE(GICD_ISENABLER(n), 1 << m);

	/* N-N irq model: all CPUs receive this IRQ */
	REG32_STORE(GICD_ICFGR(n), 1 << m);	
}

void irqctrl_disable(unsigned int irq) {
	int n = irq / BITS_PER_REGISTER;
	int m = irq % BITS_PER_REGISTER;

	/* Writing zeroes to this register has no
	 * effect, so we just write single "1" */
	REG32_STORE(GICD_ICENABLER(n), 1 << m);
}

void irqctrl_force(unsigned int irq) {
}

int irqctrl_pending(unsigned int irq) {
	return 0;
}

/* Sends an EOI (end of interrupt) signal to the PICs. */
void irqctrl_eoi(unsigned int irq) {
	REG32_STORE(GICC_EOIR, irq);
}

void interrupt_handle(void) {
	unsigned int irq = REG32_LOAD(GICC_IAR);
	if (irq == SPURIOUS_IRQ)
		return;

	/* TODO check if IRQ number is correct */

	assert(!critical_inside(CRITICAL_IRQ_LOCK));

	irqctrl_disable(irq);
	irqctrl_eoi(irq);
	critical_enter(CRITICAL_IRQ_HANDLER);
	{
		ipl_enable();

		irq_dispatch(irq);

		ipl_disable();

	}
	irqctrl_enable(irq);
	critical_leave(CRITICAL_IRQ_HANDLER);
	critical_dispatch_pending();
}

void swi_handle(void) {
	printk("swi!\n");
}

PERIPH_MEMORY_DEFINE(gic_cpu, GIC_CPU_BASE, 0x2020);
PERIPH_MEMORY_DEFINE(gic_distributor, GIC_DISTRIBUTOR_BASE, 0x1000);

IRQCTRL_DEF(gic, gic_cntl_init);
