Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date         : Sun May  1 17:52:26 2022
| Host         : h running 64-bit Ubuntu 21.10
| Command      : report_utilization -file design_1_dpuczdx8g_0_0_utilization_synth.rpt -pb design_1_dpuczdx8g_0_0_utilization_synth.pb
| Design       : design_1_dpuczdx8g_0_0
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 45410 |     0 |          0 |     70560 | 64.36 |
|   LUT as Logic             | 42171 |     0 |          0 |     70560 | 59.77 |
|   LUT as Memory            |  3239 |     0 |          0 |     28800 | 11.25 |
|     LUT as Distributed RAM |  1590 |     0 |            |           |       |
|     LUT as Shift Register  |  1649 |     0 |            |           |       |
| CLB Registers              | 77429 |     0 |          0 |    141120 | 54.87 |
|   Register as Flip Flop    | 77429 |     0 |          0 |    141120 | 54.87 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |  1593 |     0 |          0 |      8820 | 18.06 |
| F7 Muxes                   |  2027 |     0 |          0 |     35280 |  5.75 |
| F8 Muxes                   |     2 |     0 |          0 |     17640 |  0.01 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 652   |          Yes |         Set |            - |
| 76777 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  211 |     0 |          0 |       216 | 97.69 |
|   RAMB36/FIFO*    |  192 |     0 |          0 |       216 | 88.89 |
|     RAMB36E2 only |  192 |       |            |           |       |
|   RAMB18          |   38 |     0 |          0 |       432 |  8.80 |
|     RAMB18E2 only |   38 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  326 |     0 |          0 |       360 | 90.56 |
|   DSP48E2 only |  326 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |        82 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| PS8       |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 76777 |            Register |
| LUT6     | 17883 |                 CLB |
| LUT3     | 12885 |                 CLB |
| LUT4     |  8526 |                 CLB |
| LUT5     |  7843 |                 CLB |
| LUT2     |  5381 |                 CLB |
| SRL16E   |  3037 |                 CLB |
| MUXF7    |  2027 |                 CLB |
| CARRY8   |  1593 |                 CLB |
| RAMD32   |  1538 |                 CLB |
| LUT1     |   872 |                 CLB |
| RAMD64E  |   700 |                 CLB |
| FDSE     |   652 |            Register |
| DSP48E2  |   326 |          Arithmetic |
| RAMS32   |   232 |                 CLB |
| RAMB36E2 |   192 |            BLOCKRAM |
| RAMB18E2 |    38 |            BLOCKRAM |
| MUXF8    |     2 |                 CLB |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


