// Seed: 3394670807
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_2;
  module_2();
  logic [7:0] id_6;
  assign id_6[1==1'h0] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(id_1), .id_1(1)
  ); module_0(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_2 ();
  wire id_2;
endmodule
