{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port s_axi_aclk -pg 1 -y 430 -defaultsOSRD
preplace port m_axi_aresetn -pg 1 -y 490 -defaultsOSRD
preplace port clk_in -pg 1 -y 0 -defaultsOSRD
preplace port clk_div_in -pg 1 -y 470 -defaultsOSRD
preplace port S_AXI -pg 1 -y 410 -defaultsOSRD
preplace port s_axi_aresetn -pg 1 -y 450 -defaultsOSRD
preplace port ref_clock -pg 1 -y 540 -defaultsOSRD
preplace portBus data_in_from_pins_n_0 -pg 1 -y 70 -defaultsOSRD
preplace portBus data_in_from_pins_n_1 -pg 1 -y 330 -defaultsOSRD
preplace portBus data_in_from_pins_p_0 -pg 1 -y 50 -defaultsOSRD
preplace portBus data_in_from_pins_p_1 -pg 1 -y 310 -defaultsOSRD
preplace portBus io_reset_n -pg 1 -y 130 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 1 -y 450 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 440 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -y 120 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -y 560 -defaultsOSRD
preplace inst TU_TXD_BUS -pg 1 -lvl 3 -y 150 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -y 30 -defaultsOSRD
preplace inst selectio_wiz_0 -pg 1 -lvl 3 -y 480 -defaultsOSRD
preplace inst Trigger_Bits_Controller_0 -pg 1 -lvl 4 -y 350 -defaultsOSRD
preplace netloc Conn1 1 0 1 NJ
preplace netloc Op1_1 1 0 2 30J 30 NJ
preplace netloc xlconstant_1_dout 1 2 1 930J
preplace netloc data_in_from_pins_n_0_1 1 0 3 NJ 70 270J 170 920J
preplace netloc data_in_from_pins_p_0_1 1 0 3 20J -50 NJ -50 1000J
preplace netloc s_axi_aclk_0_1 1 0 1 NJ
preplace netloc Trigger_Bits_Controller_0_delay_tap_bus 1 2 3 1030 0 NJ 0 1780
preplace netloc Trigger_Bits_Controller_0_bitslip_bus 1 2 3 1020 -30 NJ -30 1770
preplace netloc util_vector_logic_0_Res 1 2 1 960J
preplace netloc Trigger_Bits_Controller_0_bitslip_sot 1 2 3 1010 -20 NJ -20 1760
preplace netloc data_in_from_pins_p_1_1 1 0 3 NJ 310 270J 320 940J
preplace netloc clk_in_1 1 0 3 30J -30 NJ -30 990J
preplace netloc m_axi_aresetn_1 1 0 4 30J 340 N 340 980 330 1400
preplace netloc ref_clock_0_1 1 0 3 10J 550 280J 610 1000J
preplace netloc selectio_wiz_0_data_in_to_device 1 3 1 1420
preplace netloc s_axi_aresetn_0_1 1 0 1 NJ
preplace netloc axi_clock_converter_0_M_AXI 1 1 3 280J 310 NJ 310 N
preplace netloc Trigger_Bits_Controller_0_delay_tap_sot 1 2 3 1030 300 1400J 230 1750
preplace netloc data_in_from_pins_n_1_1 1 0 3 NJ 330 NJ 330 950J
preplace netloc clk_div_in_1 1 0 4 20J 540 270 490 970J 320 1410
preplace netloc Net 1 2 1 930
preplace netloc Net1 1 2 1 920
preplace netloc TU_TXD_BUS_data_in_to_device 1 3 1 1430
levelinfo -pg 1 -10 150 770 1220 1590 1800 -top -70 -bot 900
",
}
0
