<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="sdx.custom.platform.repository.locations" value="D:\cpu_verilog\250905_AXI4_Lite_FndController\vitis\design_1_wrapper\export\design_1_wrapper"/>
</section>
