<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>DRAMSimII: DRAMsimII::SystemConfiguration Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><b>DRAMsimII</b>::<a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html">SystemConfiguration</a>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::SystemConfiguration Class Reference</h1><!-- doxytag: class="DRAMsimII::SystemConfiguration" -->stores the system configuration options for a dramSystem  
<a href="#_details">More...</a>
<p>
<code>#include &lt;SystemConfiguration.h&gt;</code>
<p>

<p>
<a href="class_d_r_a_msim_i_i_1_1_system_configuration-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="86c48c5a61c66a2529da7ee18cfbdcf4"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::commandOrderingAlgorithm" ref="86c48c5a61c66a2529da7ee18cfbdcf4" args="" -->
CommandOrderingAlgorithm&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#86c48c5a61c66a2529da7ee18cfbdcf4">commandOrderingAlgorithm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">describes how to place commands into the per bank command queues <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2e2639a70d39978c115d08854824ec05"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::transactionOrderingAlgorithm" ref="2e2639a70d39978c115d08854824ec05" args="" -->
TransactionOrderingAlgorithm&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#2e2639a70d39978c115d08854824ec05">transactionOrderingAlgorithm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the algorithm that describes how to place transactions into the queue <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2bc2412d43c18091191c64267a6b1a78"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::configType" ref="2bc2412d43c18091191c64267a6b1a78" args="" -->
SystemConfigurationType&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#2bc2412d43c18091191c64267a6b1a78">configType</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">whether the system is standard or FBD <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="332e207779eaf2f92bfaf4826faf9ea8"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::refreshTime" ref="332e207779eaf2f92bfaf4826faf9ea8" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#332e207779eaf2f92bfaf4826faf9ea8">refreshTime</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the frequency at which refresh commands are scheduled <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8f107a8becebbee1c6f792297cdc2020"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::refreshPolicy" ref="8f107a8becebbee1c6f792297cdc2020" args="" -->
RefreshPolicy&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#8f107a8becebbee1c6f792297cdc2020">refreshPolicy</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">determines how refreshes are handled <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1fb6f3d7c6efdcbd25bbdf35f71204f9"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::columnSize" ref="1fb6f3d7c6efdcbd25bbdf35f71204f9" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#1fb6f3d7c6efdcbd25bbdf35f71204f9">columnSize</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the size of each column, in bytes <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2141e7d5594b88348cbec3eee17829d5"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::rowSize" ref="2141e7d5594b88348cbec3eee17829d5" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#2141e7d5594b88348cbec3eee17829d5">rowSize</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">bytes per row (across one rank) <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3892be18e60da949ed702bc22b6ae8a9"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::cachelineSize" ref="3892be18e60da949ed702bc22b6ae8a9" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#3892be18e60da949ed702bc22b6ae8a9">cachelineSize</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32/64/128 etc <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="96a8cb7630b038cb600e45851d2594b4"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::seniorityAgeLimit" ref="96a8cb7630b038cb600e45851d2594b4" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#96a8cb7630b038cb600e45851d2594b4">seniorityAgeLimit</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the oldest a command may be before it takes top priority <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="47741b7f154444248d9dc0dbd673684b"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::rowBufferManagementPolicy" ref="47741b7f154444248d9dc0dbd673684b" args="" -->
RowBufferPolicy&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#47741b7f154444248d9dc0dbd673684b">rowBufferManagementPolicy</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">row buffer management policy? OPEN/CLOSE, etc <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="989520b46acc6c3aa13f13f39c2e0bb2"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::addressMappingScheme" ref="989520b46acc6c3aa13f13f39c2e0bb2" args="" -->
Address::AddressMappingScheme&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#989520b46acc6c3aa13f13f39c2e0bb2">addressMappingScheme</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">addr mapping scheme for physical to DRAM addr <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d883c4bc92b6a4f3750d1fde61e6c3c7"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::datarate" ref="d883c4bc92b6a4f3750d1fde61e6c3c7" args="" -->
double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#d883c4bc92b6a4f3750d1fde61e6c3c7">datarate</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the operating frequency of the system <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9ca31c762ad14165cb6217a710b34ad8"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::postedCAS" ref="9ca31c762ad14165cb6217a710b34ad8" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#9ca31c762ad14165cb6217a710b34ad8">postedCAS</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TRUE/FALSE, so the CAS command may be stored and run later. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a81278f33bba62be976d2cb202721645"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::readWriteGrouping" ref="a81278f33bba62be976d2cb202721645" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#a81278f33bba62be976d2cb202721645">readWriteGrouping</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">whether or not reads and writes should be grouped closely <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3dd04fddc806ef679c1c4bc8279eb043"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::autoPrecharge" ref="3dd04fddc806ef679c1c4bc8279eb043" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#3dd04fddc806ef679c1c4bc8279eb043">autoPrecharge</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">is CAS+P an available command for close page <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d6dd64e93af4a789af60a737c606c4e7"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::cachelinesPerRow" ref="d6dd64e93af4a789af60a737c606c4e7" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#d6dd64e93af4a789af60a737c606c4e7">cachelinesPerRow</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">dependent variable <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="412130db785c220ed1d2c43310e19364"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::channelCount" ref="412130db785c220ed1d2c43310e19364" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#412130db785c220ed1d2c43310e19364">channelCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How many logical channels are there ? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c4ac59a449547cd27fa8ed069378e7b8"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::rankCount" ref="c4ac59a449547cd27fa8ed069378e7b8" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#c4ac59a449547cd27fa8ed069378e7b8">rankCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How many ranks are there per channel ? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2f553342c595248f67602f541bae62f9"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::bankCount" ref="2f553342c595248f67602f541bae62f9" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#2f553342c595248f67602f541bae62f9">bankCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How many banks per device? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6b49c8001b6f9c65aeebcfca03404bd0"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::rowCount" ref="6b49c8001b6f9c65aeebcfca03404bd0" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#6b49c8001b6f9c65aeebcfca03404bd0">rowCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rows per bank <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="40ffc8cdfcd378bf864d648113f6b4b3"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::columnCount" ref="40ffc8cdfcd378bf864d648113f6b4b3" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#40ffc8cdfcd378bf864d648113f6b4b3">columnCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">columns per row <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c870e61295fc38f0527aca83418602e2"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::decodeWindow" ref="c870e61295fc38f0527aca83418602e2" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#c870e61295fc38f0527aca83418602e2">decodeWindow</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">how many transactions to consider when decoding to commands <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5016c31730e2cd299c3673bc3dac8f22"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::epoch" ref="5016c31730e2cd299c3673bc3dac8f22" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#5016c31730e2cd299c3673bc3dac8f22">epoch</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the amount of time between stats aggregation and reporting <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7ab7f5c65f2e9221febeb4c9b0c2a9ac"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::readPercentage" ref="7ab7f5c65f2e9221febeb4c9b0c2a9ac" args="" -->
double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#7ab7f5c65f2e9221febeb4c9b0c2a9ac">readPercentage</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the percentage of transactions that are reads <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e184c864eb50362bf6fefdeb70fc9a1c"></a><!-- doxytag: member="DRAMsimII::SystemConfiguration::sessionID" ref="e184c864eb50362bf6fefdeb70fc9a1c" args="" -->
std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#e184c864eb50362bf6fefdeb70fc9a1c">sessionID</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">a unique identifier for this run <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
stores the system configuration options for a dramSystem <hr>The documentation for this class was generated from the following files:<ul>
<li>src/SystemConfiguration.h<li>src/SystemConfiguration.cpp</ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Sep 14 23:56:16 2009 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
