/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  reg [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  reg [18:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[130] | in_data[180]);
  assign celloutsig_0_7z = ~celloutsig_0_1z;
  assign celloutsig_1_7z = ~celloutsig_1_3z[4];
  assign celloutsig_1_19z = ~((celloutsig_1_12z[2] | celloutsig_1_1z[2]) & (celloutsig_1_16z | celloutsig_1_0z));
  assign celloutsig_0_3z = { in_data[48:42], celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[6:0] };
  assign celloutsig_0_4z = { in_data[88:82], celloutsig_0_3z } / { 1'h1, celloutsig_0_3z[4:0], celloutsig_0_2z, celloutsig_0_3z[7:1], in_data[0] };
  assign celloutsig_0_11z = celloutsig_0_5z[19:15] / { 1'h1, celloutsig_0_4z[13:10] };
  assign celloutsig_1_16z = { celloutsig_1_12z[4], celloutsig_1_2z } > { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z } <= celloutsig_0_4z[10:7];
  assign celloutsig_0_1z = { in_data[62], celloutsig_0_0z } <= { celloutsig_0_0z[0], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[10:4] <= in_data[87:81];
  assign celloutsig_0_0z = in_data[36] ? in_data[54:44] : in_data[26:16];
  assign celloutsig_0_5z = celloutsig_0_2z ? { celloutsig_0_4z[5:3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z } : { in_data[29:12], celloutsig_0_1z, 1'h0 };
  assign celloutsig_1_6z = celloutsig_1_0z ? celloutsig_1_3z[13:10] : celloutsig_1_2z;
  assign celloutsig_1_2z = - { in_data[158], celloutsig_1_1z };
  assign celloutsig_1_3z = - { in_data[130:124], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_17z = - { celloutsig_1_6z[1], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[106:104] | in_data[107:105];
  assign celloutsig_1_10z = { celloutsig_1_6z[2:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z } | { celloutsig_1_3z[12:5], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_18z = | celloutsig_1_17z;
  assign celloutsig_0_10z = { celloutsig_0_6z[9:0], celloutsig_0_8z, 1'h1 } >>> { celloutsig_0_5z[14:4], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_6z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[10:1], celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
