// Seed: 3659939054
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output logic id_6,
    output logic id_7
);
  always @(1'b0) begin
    if (id_3) begin
      id_2 = 1;
    end
  end
  specify
    (negedge id_8 => (id_9 +: id_8)) = (id_1, 1 * 1  : 1  : 1'b0);
    (id_10 => id_11) = (1, id_10  : 1  : (id_1));
    specparam id_12 = id_1;
  endspecify
endmodule
