--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/orcad/Carrefour/iseconfig/filter.filter -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf carrefour.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
i_presence  |    1.487(R)|    1.019(R)|clk_BUFGP         |   0.000|
rst         |    3.499(R)|    0.563(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
sim_o_display<0>|   18.773(R)|clk_BUFGP         |   0.000|
sim_o_display<1>|   19.344(R)|clk_BUFGP         |   0.000|
sim_o_display<2>|   19.241(R)|clk_BUFGP         |   0.000|
sim_o_display<3>|   19.281(R)|clk_BUFGP         |   0.000|
sim_o_display<4>|   18.165(R)|clk_BUFGP         |   0.000|
sim_o_display<5>|   18.720(R)|clk_BUFGP         |   0.000|
sim_o_display<6>|   18.602(R)|clk_BUFGP         |   0.000|
sim_o_display<7>|   14.146(R)|clk_BUFGP         |   0.000|
sim_o_led_co    |   12.086(R)|clk_BUFGP         |   0.000|
sim_o_led_cr    |   14.430(R)|clk_BUFGP         |   0.000|
sim_o_led_cv    |   14.917(R)|clk_BUFGP         |   0.000|
sim_o_led_ro    |   12.254(R)|clk_BUFGP         |   0.000|
sim_o_led_rr    |   13.830(R)|clk_BUFGP         |   0.000|
sim_o_led_rv    |   12.965(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.674|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
i_presence     |sim_o_led_cr   |   11.185|
i_presence     |sim_o_led_rv   |    9.721|
---------------+---------------+---------+


Analysis completed Wed Apr 18 11:52:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 142 MB



