{"vcs1":{"timestamp_begin":1741687614.267920276, "rt":6.38, "ut":6.00, "st":0.24}}
{"vcselab":{"timestamp_begin":1741687620.713827269, "rt":0.27, "ut":0.15, "st":0.12}}
{"link":{"timestamp_begin":1741687621.034922355, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741687613.977197948}
{"VCS_COMP_START_TIME": 1741687613.977197948}
{"VCS_COMP_END_TIME": 1741687621.376901414}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378596}}
{"vcselab": {"peak_mem": 174724}}
