{
    "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adder_hard_block.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 51.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 5,
        "Po": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Total Node": 4
    },
    "micro/adder_hard_block/k6_N10_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "adder_hard_block.v",
        "exit": 134,
        "errors": [
            "adder_hard_block.v:12:1 [AST] Can't find module name adder"
        ]
    },
    "micro/adder_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "adder_hard_block.v",
        "exit": 134,
        "errors": [
            "adder_hard_block.v:12:1 [AST] Can't find module name adder"
        ]
    },
    "micro/adder_hard_block/no_arch": {
        "test_name": "micro/adder_hard_block/no_arch",
        "verilog": "adder_hard_block.v",
        "exit": 134,
        "errors": [
            "adder_hard_block.v:12:1 [AST] Can't find module name adder"
        ]
    },
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 47.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 9.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4.4,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 50.8,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.5,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.2,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 101.8,
        "elaboration_time(ms)": 25.8,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 57.9,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 88,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 421
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 79,
        "exec_time(ms)": 194.9,
        "elaboration_time(ms)": 26.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 45.1,
        "synthesis_time(ms)": 188.9,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3881
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 99.5,
        "elaboration_time(ms)": 28.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.9,
        "synthesis_time(ms)": 58.2,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 352,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 352,
        "Total Node": 501
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 181,
        "elaboration_time(ms)": 22.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 44.7,
        "synthesis_time(ms)": 179.6,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3881
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 58.7,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 12.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 22.2,
        "exec_time(ms)": 27,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 21.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 717,
        "latch": 71,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 717,
        "Total Node": 789
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 29.2,
        "exec_time(ms)": 55.7,
        "elaboration_time(ms)": 8.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 13,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 23.6,
        "elaboration_time(ms)": 8.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.5,
        "synthesis_time(ms)": 22.2,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 717,
        "latch": 71,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 717,
        "Total Node": 789
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 41.9,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 10.5,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 40.6,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 22
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 11.6,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 22
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 45.9,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 22
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8.1,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 22
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 46.6,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 8.6,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 44.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 6.3,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 27
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 11.8,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 27
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 27
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 7.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 13,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 27
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 39.6,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 44.1,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 27,
        "exec_time(ms)": 47.1,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 8.3,
        "elaboration_time(ms)": 2.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "latch": 9,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 42.7,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 7.8,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 38,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 4.3,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 47.8,
        "elaboration_time(ms)": 3.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 12.5,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 40.3,
        "elaboration_time(ms)": 3.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "latch": 9,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 46,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 8.6,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 32.1,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 27,
        "latch": 16,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 27,
        "Total Node": 44
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 14.3,
        "elaboration_time(ms)": 4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 27,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 27,
        "Total Node": 44
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 50.1,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 27,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 27,
        "Total Node": 44
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 10.6,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 27,
        "latch": 16,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 27,
        "Total Node": 44
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 26.2,
        "exec_time(ms)": 44.4,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 9.2,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 44,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 8.9,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 43.9,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 49.6,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 26,
        "latch": 16,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 49
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 14.1,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 29,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 46
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 46.2,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 29,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 46
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 10.5,
        "elaboration_time(ms)": 4.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 29,
        "latch": 16,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 46
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 29,
        "exec_time(ms)": 53.3,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 18,
        "Adder": 49,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 81
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 15.8,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 10.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 52,
        "latch": 18,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 52,
        "Total Node": 71
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 43.9,
        "elaboration_time(ms)": 4.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 52,
        "latch": 18,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 52,
        "Total Node": 71
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 12.6,
        "elaboration_time(ms)": 4.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 11.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 52,
        "latch": 18,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 52,
        "Total Node": 71
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 4.3,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 25,
        "latch": 23,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 25,
        "Total Node": 49
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 13,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 25,
        "latch": 23,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 25,
        "Total Node": 49
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 36.6,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 25,
        "latch": 23,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 25,
        "Total Node": 49
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 10.5,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 25,
        "latch": 23,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 25,
        "Total Node": 49
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 41.4,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 27
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 11.9,
        "elaboration_time(ms)": 3.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 27
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 47.5,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 27
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 8.7,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 13,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 27
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 30.2,
        "exec_time(ms)": 57.1,
        "elaboration_time(ms)": 4.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.1,
        "Pi": 20,
        "Po": 1,
        "logic element": 100,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 6,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 18.2,
        "elaboration_time(ms)": 4.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.3,
        "Pi": 20,
        "Po": 1,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 6,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12,
        "Pi": 20,
        "Po": 1,
        "logic element": 100,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 6,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 14.1,
        "elaboration_time(ms)": 4.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.6,
        "Pi": 20,
        "Po": 1,
        "logic element": 100,
        "Longest Path": 13,
        "Average Path": 6,
        "Estimated LUTs": 100,
        "Total Node": 100
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 39,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 42.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 46.7,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.1,
        "Pi": 3,
        "Po": 4,
        "logic element": 21,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 21
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 8.3,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.1,
        "Pi": 3,
        "Po": 4,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 29,
        "Total Node": 21
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 4,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 29,
        "Total Node": 21
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.7,
        "Pi": 3,
        "Po": 4,
        "logic element": 21,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 44.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 38.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 5.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 9,
        "Pi": 5,
        "Po": 16,
        "logic element": 105,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 165,
        "Total Node": 105
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 14.9,
        "elaboration_time(ms)": 5.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 9.1,
        "Pi": 5,
        "Po": 16,
        "logic element": 105,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 145,
        "Total Node": 105
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 26.7,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 9,
        "Pi": 5,
        "Po": 16,
        "logic element": 105,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 145,
        "Total Node": 105
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 10.6,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 9.2,
        "Pi": 5,
        "Po": 16,
        "logic element": 105,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 105,
        "Total Node": 105
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 6,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.1,
        "Pi": 8,
        "Po": 3,
        "logic element": 33,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2,
        "Pi": 8,
        "Po": 3,
        "logic element": 33,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 35.5,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.5,
        "Pi": 8,
        "Po": 3,
        "logic element": 33,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.7,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.3,
        "Pi": 8,
        "Po": 3,
        "logic element": 33,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 46.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 12,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 8.9,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 12,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 12,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 12,
        "latch": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 17
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 40.8,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 3.3,
        "Pi": 11,
        "Po": 4,
        "logic element": 56,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 72,
        "Total Node": 71
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 9.9,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 4.1,
        "Pi": 11,
        "Po": 4,
        "logic element": 77,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 89,
        "Total Node": 77
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.9,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 4,
        "Pi": 11,
        "Po": 4,
        "logic element": 77,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 89,
        "Total Node": 77
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 5.1,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 3.9,
        "Pi": 11,
        "Po": 4,
        "logic element": 77,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 77,
        "Total Node": 77
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.4,
        "Pi": 4,
        "Po": 7,
        "logic element": 58,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 117,
        "Total Node": 58
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 9.6,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 5,
        "Pi": 4,
        "Po": 7,
        "logic element": 58,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 58
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 26.3,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.1,
        "Pi": 4,
        "Po": 7,
        "logic element": 58,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 58
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 8,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.7,
        "Pi": 4,
        "Po": 7,
        "logic element": 58,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 58,
        "Total Node": 58
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 40.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 3.2,
        "Pi": 9,
        "Po": 10,
        "logic element": 17,
        "Adder": 18,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 35
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 9.8,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 4.1,
        "Pi": 9,
        "Po": 10,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 42,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 3.9,
        "Pi": 9,
        "Po": 10,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 4.3,
        "Pi": 9,
        "Po": 10,
        "logic element": 44,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 31.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 1.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 44.3,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 42.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 34.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 40.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.2,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 9.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.4,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 37.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.6,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 35.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 33.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 43.3,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 32.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 40.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 49.3,
        "exec_time(ms)": 111.4,
        "elaboration_time(ms)": 36.6,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 5,
        "synthesis_time(ms)": 71.2,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1271,
        "latch": 555,
        "Adder": 132,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 4,
        "Estimated LUTs": 1441,
        "Total Node": 1959
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 80.8,
        "elaboration_time(ms)": 36.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.6,
        "synthesis_time(ms)": 75,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1586,
        "latch": 555,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1688,
        "Total Node": 2142
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 117.2,
        "elaboration_time(ms)": 27.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.6,
        "synthesis_time(ms)": 76.3,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1586,
        "latch": 555,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1688,
        "Total Node": 2142
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 69.9,
        "elaboration_time(ms)": 28.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.2,
        "synthesis_time(ms)": 68.6,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1586,
        "latch": 555,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1586,
        "Total Node": 2142
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 31.7,
        "exec_time(ms)": 59.6,
        "elaboration_time(ms)": 10.7,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 20.6,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 300,
        "latch": 40,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 463,
        "Total Node": 390
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 23.7,
        "exec_time(ms)": 33.5,
        "elaboration_time(ms)": 10.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 27.6,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 745,
        "latch": 40,
        "generic logic size": 6,
        "Longest Path": 52,
        "Average Path": 4,
        "Estimated LUTs": 842,
        "Total Node": 786
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 31.6,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 9.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 20.4,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 379,
        "latch": 40,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 52,
        "Average Path": 4,
        "Estimated LUTs": 476,
        "Total Node": 422
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 21.7,
        "exec_time(ms)": 29.3,
        "elaboration_time(ms)": 12,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 27.9,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 745,
        "latch": 40,
        "Longest Path": 52,
        "Average Path": 4,
        "Estimated LUTs": 745,
        "Total Node": 786
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 39,
        "latch": 11,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 17.1,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 39,
        "latch": 11,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 38.8,
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 39,
        "latch": 11,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 39,
        "latch": 11,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 39,
        "Total Node": 51
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 38.2,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 11,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 35,
        "Total Node": 39
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 11,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 11,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 35,
        "Total Node": 39
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 48.4,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 11,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 35,
        "Total Node": 39
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 11,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 39
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 26.4,
        "exec_time(ms)": 48.4,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 8.9,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 47,
        "elaboration_time(ms)": 1.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.6,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 80.1,
        "elaboration_time(ms)": 16.9,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 3.1,
        "synthesis_time(ms)": 33.5,
        "Pi": 64,
        "Po": 256,
        "logic element": 776,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 856,
        "Total Node": 875
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 23.8,
        "exec_time(ms)": 39.4,
        "elaboration_time(ms)": 15,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 33.6,
        "Pi": 64,
        "Po": 256,
        "logic element": 1028,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1076,
        "Total Node": 1028
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 60.2,
        "elaboration_time(ms)": 16.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 21.8,
        "Pi": 64,
        "Po": 256,
        "logic element": 1028,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1076,
        "Total Node": 1028
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 21.8,
        "exec_time(ms)": 34.8,
        "elaboration_time(ms)": 15.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.5,
        "synthesis_time(ms)": 33.4,
        "Pi": 64,
        "Po": 256,
        "logic element": 1028,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1028,
        "Total Node": 1028
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 29.6,
        "exec_time(ms)": 55.6,
        "elaboration_time(ms)": 8.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 11.7,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 19.8,
        "elaboration_time(ms)": 8.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 14.1,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 29,
        "exec_time(ms)": 51.6,
        "elaboration_time(ms)": 8.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 13.8,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 16.5,
        "elaboration_time(ms)": 8.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 15.1,
        "Pi": 48,
        "Po": 228,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 43.4,
        "elaboration_time(ms)": 6.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 8.2,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 34.9,
        "exec_time(ms)": 74.2,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 13.4,
        "synthesis_time(ms)": 68.4,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3728,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 3728,
        "Total Node": 3801
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.5,
        "elaboration_time(ms)": 5.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10.1,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 59.8,
        "elaboration_time(ms)": 5.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.9,
        "synthesis_time(ms)": 58.6,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3728,
        "latch": 72,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 3728,
        "Total Node": 3801
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 59.1,
        "elaboration_time(ms)": 7.6,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 15.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "latch": 54,
        "Adder": 173,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Total Node": 232
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 58.7,
        "elaboration_time(ms)": 7.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 10.1,
        "synthesis_time(ms)": 52.9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3112,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 3112,
        "Total Node": 3167
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 29,
        "exec_time(ms)": 58.6,
        "elaboration_time(ms)": 7.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 15.6,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 316,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 316,
        "Total Node": 375
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 50.8,
        "elaboration_time(ms)": 7.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 12.3,
        "synthesis_time(ms)": 49.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3112,
        "latch": 54,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 3112,
        "Total Node": 3167
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 53.2,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Total Node": 106
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 17.5,
        "elaboration_time(ms)": 4.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 11.9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 321,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 321,
        "Total Node": 376
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 3.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 88,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 144
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 9.2,
        "elaboration_time(ms)": 4.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 321,
        "latch": 54,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 321,
        "Total Node": 376
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 30.2,
        "exec_time(ms)": 60.2,
        "elaboration_time(ms)": 6.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 16.3,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Total Node": 186
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 35.5,
        "elaboration_time(ms)": 8.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.2,
        "synthesis_time(ms)": 30,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1151,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 1151,
        "Total Node": 1260
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 58.3,
        "elaboration_time(ms)": 8.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 16.4,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 142,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 142,
        "Total Node": 254
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 22.4,
        "exec_time(ms)": 31.8,
        "elaboration_time(ms)": 8.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 30.4,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1151,
        "latch": 108,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 1151,
        "Total Node": 1260
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 57.5,
        "elaboration_time(ms)": 5.1,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.2,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "latch": 54,
        "Adder": 125,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Total Node": 186
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 43,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.8,
        "synthesis_time(ms)": 37.2,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2093,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 2093,
        "Total Node": 2148
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 50.3,
        "elaboration_time(ms)": 4.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 12,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 229,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 229,
        "Total Node": 290
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 23,
        "exec_time(ms)": 38.3,
        "elaboration_time(ms)": 5.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7.4,
        "synthesis_time(ms)": 36.9,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2093,
        "latch": 54,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 2093,
        "Total Node": 2148
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 52,
        "elaboration_time(ms)": 3.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 36,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 4,
        "Total Node": 88
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 17.8,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 12.3,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 555,
        "latch": 36,
        "generic logic size": 6,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 555,
        "Total Node": 592
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 47,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 6.3,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 89,
        "latch": 36,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 89,
        "Total Node": 128
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 14.1,
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 13.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 555,
        "latch": 36,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 555,
        "Total Node": 592
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 26,
        "exec_time(ms)": 45.6,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 5.2,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 35.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 42.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 44.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 35.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.5,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 4.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 9.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 128,
        "latch": 25,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 154
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 15.9,
        "elaboration_time(ms)": 5.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 9.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 128,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 155,
        "Total Node": 154
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 49.2,
        "elaboration_time(ms)": 5.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 9.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 128,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 155,
        "Total Node": 154
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 11.8,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 10.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 128,
        "latch": 25,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 154
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 53.5,
        "elaboration_time(ms)": 3.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 81,
        "latch": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 113,
        "Total Node": 97
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 10.7,
        "elaboration_time(ms)": 3.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 4.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 81,
        "latch": 15,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 95,
        "Total Node": 97
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 26.4,
        "exec_time(ms)": 44.3,
        "elaboration_time(ms)": 3.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 81,
        "latch": 15,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 95,
        "Total Node": 97
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 14.1,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 3.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 81,
        "latch": 15,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 81,
        "Total Node": 97
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 26.2,
        "exec_time(ms)": 41.2,
        "elaboration_time(ms)": 2.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 85,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 137,
        "Total Node": 90
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 5.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 85,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 112,
        "Total Node": 90
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 36.1,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 85,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 112,
        "Total Node": 90
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 6.4,
        "elaboration_time(ms)": 4.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 85,
        "latch": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 85,
        "Total Node": 90
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "case_generate.v",
        "warnings": [
            "case_generate.v:8:1 [AST] Odin does not handle signed GENVAR (i)",
            "case_generate.v:9:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 56.8,
        "elaboration_time(ms)": 7.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 11.4,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "case_generate.v",
        "warnings": [
            "case_generate.v:8:1 [AST] Odin does not handle signed GENVAR (i)",
            "case_generate.v:9:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 20.1,
        "exec_time(ms)": 18,
        "elaboration_time(ms)": 7.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.3,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "case_generate.v",
        "warnings": [
            "case_generate.v:8:1 [AST] Odin does not handle signed GENVAR (i)",
            "case_generate.v:9:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 28.9,
        "exec_time(ms)": 52.3,
        "elaboration_time(ms)": 7.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 11.6,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "verilog": "case_generate.v",
        "warnings": [
            "case_generate.v:8:1 [AST] Odin does not handle signed GENVAR (i)",
            "case_generate.v:9:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 14.1,
        "elaboration_time(ms)": 6.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.7,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 40.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 35.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "verilog": "ff.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.5,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate.v",
        "warnings": [
            "generate.v:7:1 [AST] Odin does not handle signed GENVAR (i)",
            "generate.v:8:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 43.2,
        "elaboration_time(ms)": 6.5,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 54
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate.v",
        "warnings": [
            "generate.v:7:1 [AST] Odin does not handle signed GENVAR (i)",
            "generate.v:8:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 20,
        "exec_time(ms)": 15.8,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 10.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 51,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 4,
        "Estimated LUTs": 51,
        "Total Node": 68
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate.v",
        "warnings": [
            "generate.v:7:1 [AST] Odin does not handle signed GENVAR (i)",
            "generate.v:8:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 29.2,
        "exec_time(ms)": 52,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 11.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 51,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 4,
        "Estimated LUTs": 51,
        "Total Node": 68
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "verilog": "generate.v",
        "warnings": [
            "generate.v:7:1 [AST] Odin does not handle signed GENVAR (i)",
            "generate.v:8:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 13.6,
        "elaboration_time(ms)": 7.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 51,
        "latch": 16,
        "Longest Path": 67,
        "Average Path": 4,
        "Estimated LUTs": 51,
        "Total Node": 68
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "if_generate.v",
        "warnings": [
            "if_generate.v:8:1 [AST] Odin does not handle signed GENVAR (i)",
            "if_generate.v:9:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 30,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.4,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "if_generate.v",
        "warnings": [
            "if_generate.v:8:1 [AST] Odin does not handle signed GENVAR (i)",
            "if_generate.v:9:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 20.1,
        "exec_time(ms)": 18.5,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.8,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "if_generate.v",
        "warnings": [
            "if_generate.v:8:1 [AST] Odin does not handle signed GENVAR (i)",
            "if_generate.v:9:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 53.8,
        "elaboration_time(ms)": 6.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.4,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "verilog": "if_generate.v",
        "warnings": [
            "if_generate.v:8:1 [AST] Odin does not handle signed GENVAR (i)",
            "if_generate.v:9:1 [AST] Odin does not handle signed GENVAR (j)"
        ],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 12.7,
        "elaboration_time(ms)": 6.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 11.6,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "multiply_hard_block.v:10:2 [AST] Attempting to convert this instance to a hard block (multiply) - unnamed port connections will be matched according to hard block specification and may produce unexpected results"
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/multiply_hard_block/k6_N10_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "exit": 134,
        "errors": [
            "multiply_hard_block.v:9:1 [AST] Can't find module name multiply"
        ]
    },
    "micro/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "multiply_hard_block.v:10:2 [AST] Attempting to convert this instance to a hard block (multiply) - unnamed port connections will be matched according to hard block specification and may produce unexpected results"
        ],
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 37,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/multiply_hard_block/no_arch": {
        "test_name": "micro/multiply_hard_block/no_arch",
        "verilog": "multiply_hard_block.v",
        "exit": 134,
        "errors": [
            "multiply_hard_block.v:9:1 [AST] Can't find module name multiply"
        ]
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.2,
        "Pi": 4,
        "Po": 24,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Total Node": 28
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 16.3,
        "elaboration_time(ms)": 4.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 10.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 10,
        "Pi": 4,
        "Po": 24,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 12.6,
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 11.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 44,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 48.6,
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 6.5,
        "Pi": 4,
        "Po": 24,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Total Node": 28
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 15.9,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 10.1,
        "Pi": 4,
        "Po": 24,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 51.3,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 10,
        "Pi": 4,
        "Po": 24,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "verilog": "parameter.v",
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 9.1,
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 7.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 44,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 50.2,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 7.6,
        "Pi": 4,
        "Po": 24,
        "Adder": 28,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Total Node": 29
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 22.7,
        "exec_time(ms)": 21.3,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.3,
        "synthesis_time(ms)": 15.6,
        "Pi": 4,
        "Po": 24,
        "logic element": 87,
        "generic logic size": 6,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 87,
        "Total Node": 87
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 29.2,
        "exec_time(ms)": 43.6,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 8.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 44,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 44,
        "Total Node": 45
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "verilog": "param_override.v",
        "max_rss(MiB)": 20.2,
        "exec_time(ms)": 12.1,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 11,
        "Pi": 4,
        "Po": 24,
        "logic element": 87,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 87,
        "Total Node": 87
    },
    "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 68.8,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 8,
        "Po": 5,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 3,
        "Total Node": 8
    },
    "micro/hard_adder_cin_propagation/k6_N10_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "exit": 134,
        "errors": [
            "hard_adder_cin_propagation.v:10:1 [AST] Can't find module name adder"
        ]
    },
    "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "exit": 134,
        "errors": [
            "hard_adder_cin_propagation.v:10:1 [AST] Can't find module name adder"
        ]
    },
    "micro/hard_adder_cin_propagation/no_arch": {
        "test_name": "micro/hard_adder_cin_propagation/no_arch",
        "verilog": "hard_adder_cin_propagation.v",
        "exit": 134,
        "errors": [
            "hard_adder_cin_propagation.v:10:1 [AST] Can't find module name adder"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
