--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DO_ND_DS18B20_DEM_NP_8BIT_HT7D.twx
DO_ND_DS18B20_DEM_NP_8BIT_HT7D.ncd -o DO_ND_DS18B20_DEM_NP_8BIT_HT7D.twr
DO_ND_DS18B20_DEM_NP_8BIT_HT7D.pcf -ucf KIT_XC3S500E_PQ208.ucf

Design file:              DO_ND_DS18B20_DEM_NP_8BIT_HT7D.ncd
Physical constraint file: DO_ND_DS18B20_DEM_NP_8BIT_HT7D.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ckht
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    6.049(R)|    0.089(R)|ckht_BUFGP        |   0.000|
            |    5.754(F)|   -1.829(F)|ckht_BUFGP        |   0.000|
BTN<1>      |    2.304(F)|    0.789(F)|ckht_BUFGP        |   0.000|
BTN<2>      |    2.180(F)|    0.716(F)|ckht_BUFGP        |   0.000|
DS18B20     |    3.574(R)|    0.087(R)|ckht_BUFGP        |   0.000|
SW<0>       |    6.193(F)|   -1.793(F)|ckht_BUFGP        |   0.000|
SW<1>       |    5.716(F)|   -1.862(F)|ckht_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock ckht to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
BELL        |   11.409(R)|ckht_BUFGP        |   0.000|
CATHODE<0>  |    9.001(F)|ckht_BUFGP        |   0.000|
CATHODE<1>  |    9.022(F)|ckht_BUFGP        |   0.000|
CATHODE<2>  |    8.991(F)|ckht_BUFGP        |   0.000|
CATHODE<3>  |    8.375(F)|ckht_BUFGP        |   0.000|
CATHODE<4>  |    8.430(F)|ckht_BUFGP        |   0.000|
CATHODE<5>  |    9.051(F)|ckht_BUFGP        |   0.000|
CATHODE<6>  |    9.317(F)|ckht_BUFGP        |   0.000|
CATHODE<7>  |    9.871(F)|ckht_BUFGP        |   0.000|
DS18B20     |    8.196(R)|ckht_BUFGP        |   0.000|
LED<0>      |    7.112(R)|ckht_BUFGP        |   0.000|
LED<1>      |    7.112(R)|ckht_BUFGP        |   0.000|
LED<2>      |    7.132(R)|ckht_BUFGP        |   0.000|
LED<3>      |    7.055(R)|ckht_BUFGP        |   0.000|
LED<4>      |    8.108(F)|ckht_BUFGP        |   0.000|
LED<5>      |    8.557(F)|ckht_BUFGP        |   0.000|
SSEG<0>     |   18.349(R)|ckht_BUFGP        |   0.000|
            |   19.795(F)|ckht_BUFGP        |   0.000|
SSEG<1>     |   18.356(R)|ckht_BUFGP        |   0.000|
            |   19.802(F)|ckht_BUFGP        |   0.000|
SSEG<2>     |   18.244(R)|ckht_BUFGP        |   0.000|
            |   19.302(F)|ckht_BUFGP        |   0.000|
SSEG<3>     |   18.485(R)|ckht_BUFGP        |   0.000|
            |   19.543(F)|ckht_BUFGP        |   0.000|
SSEG<4>     |   18.742(R)|ckht_BUFGP        |   0.000|
            |   20.188(F)|ckht_BUFGP        |   0.000|
SSEG<5>     |   18.274(R)|ckht_BUFGP        |   0.000|
            |   19.332(F)|ckht_BUFGP        |   0.000|
SSEG<6>     |   18.275(R)|ckht_BUFGP        |   0.000|
            |   19.333(F)|ckht_BUFGP        |   0.000|
SSEG<7>     |   17.090(R)|ckht_BUFGP        |   0.000|
            |   18.535(F)|ckht_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ckht
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckht           |    7.784|         |         |    8.430|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |SSEG<0>        |   10.385|
SW<0>          |SSEG<1>        |   10.392|
SW<0>          |SSEG<2>        |   10.568|
SW<0>          |SSEG<3>        |   10.809|
SW<0>          |SSEG<4>        |   10.624|
SW<0>          |SSEG<5>        |   10.598|
SW<0>          |SSEG<6>        |   10.599|
SW<1>          |SSEG<0>        |   10.697|
SW<1>          |SSEG<1>        |   10.704|
SW<1>          |SSEG<2>        |   10.830|
SW<1>          |SSEG<3>        |   11.071|
SW<1>          |SSEG<4>        |   10.936|
SW<1>          |SSEG<5>        |   10.860|
SW<1>          |SSEG<6>        |   10.861|
SW<2>          |TRIAC          |    6.250|
---------------+---------------+---------+


Analysis completed Wed Apr 05 19:58:01 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4525 MB



