[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PPMacro/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 65
LIB: work
FILE: ${SURELOG_DIR}/tests/PPMacro/dut.sv
n<> u<64> t<Top_level_rule> c<1> l<2:1> el<12:1>
  n<> u<1> t<Null_rule> p<64> s<63> l<2:1> el<2:1>
  n<> u<63> t<Source_text> p<64> c<31> l<2:1> el<9:10>
    n<> u<31> t<Description> p<63> c<30> s<62> l<2:1> el<4:10>
      n<> u<30> t<Module_declaration> p<31> c<6> l<2:1> el<4:10>
        n<> u<6> t<Module_nonansi_header> p<30> c<2> s<28> l<2:1> el<2:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
          n<top1> u<3> t<STRING_CONST> p<6> s<4> l<2:8> el<2:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<2:12> el<2:12>
          n<> u<5> t<Port_list> p<6> l<2:12> el<2:14>
        n<> u<28> t<Module_item> p<30> c<27> s<29> l<3:3> el<3:25>
          n<> u<27> t<Non_port_module_item> p<28> c<26> l<3:3> el<3:25>
            n<> u<26> t<Module_or_generate_item> p<27> c<25> l<3:3> el<3:25>
              n<> u<25> t<Module_common_item> p<26> c<24> l<3:3> el<3:25>
                n<> u<24> t<Continuous_assign> p<25> c<23> l<3:3> el<3:25>
                  n<> u<23> t<Net_assignment_list> p<24> c<22> l<3:10> el<3:24>
                    n<> u<22> t<Net_assignment> p<23> c<11> l<3:10> el<3:24>
                      n<> u<11> t<Net_lvalue> p<22> c<8> s<21> l<3:10> el<3:11>
                        n<> u<8> t<Ps_or_hierarchical_identifier> p<11> c<7> s<10> l<3:10> el<3:11>
                          n<a> u<7> t<STRING_CONST> p<8> l<3:10> el<3:11>
                        n<> u<10> t<Constant_select> p<11> c<9> l<3:12> el<3:12>
                          n<> u<9> t<Constant_bit_select> p<10> l<3:12> el<3:12>
                      n<> u<21> t<Expression> p<22> c<20> l<1:14> el<1:25>
                        n<> u<20> t<Primary> p<21> c<19> l<1:14> el<1:25>
                          n<> u<19> t<Complex_func_call> p<20> c<12> l<1:14> el<1:25>
                            n<> u<12> t<Dollar_keyword> p<19> s<13> l<1:14> el<1:15>
                            n<clog2> u<13> t<STRING_CONST> p<19> s<18> l<1:15> el<1:20>
                            n<> u<18> t<Argument_list> p<19> c<17> l<1:21> el<1:24>
                              n<> u<17> t<Expression> p<18> c<16> l<1:21> el<1:24>
                                n<> u<16> t<Primary> p<17> c<15> l<1:21> el<1:24>
                                  n<> u<15> t<Primary_literal> p<16> c<14> l<1:21> el<1:24>
                                    n<123> u<14> t<INT_CONST> p<15> l<1:21> el<1:24>
        n<> u<29> t<ENDMODULE> p<30> l<4:1> el<4:10>
    n<> u<62> t<Description> p<63> c<61> l<7:1> el<9:10>
      n<> u<61> t<Module_declaration> p<62> c<36> l<7:1> el<9:10>
        n<> u<36> t<Module_nonansi_header> p<61> c<32> s<59> l<7:1> el<7:15>
          n<module> u<32> t<Module_keyword> p<36> s<33> l<7:1> el<7:7>
          n<top2> u<33> t<STRING_CONST> p<36> s<34> l<7:8> el<7:12>
          n<> u<34> t<Package_import_declaration_list> p<36> s<35> l<7:12> el<7:12>
          n<> u<35> t<Port_list> p<36> l<7:12> el<7:14>
        n<> u<59> t<Module_item> p<61> c<58> s<60> l<8:3> el<8:28>
          n<> u<58> t<Non_port_module_item> p<59> c<57> l<8:3> el<8:28>
            n<> u<57> t<Module_or_generate_item> p<58> c<56> l<8:3> el<8:28>
              n<> u<56> t<Module_common_item> p<57> c<55> l<8:3> el<8:28>
                n<> u<55> t<Continuous_assign> p<56> c<54> l<8:3> el<8:28>
                  n<> u<54> t<Net_assignment_list> p<55> c<53> l<8:10> el<8:27>
                    n<> u<53> t<Net_assignment> p<54> c<41> l<8:10> el<8:27>
                      n<> u<41> t<Net_lvalue> p<53> c<38> s<52> l<8:10> el<8:11>
                        n<> u<38> t<Ps_or_hierarchical_identifier> p<41> c<37> s<40> l<8:10> el<8:11>
                          n<a> u<37> t<STRING_CONST> p<38> l<8:10> el<8:11>
                        n<> u<40> t<Constant_select> p<41> c<39> l<8:12> el<8:12>
                          n<> u<39> t<Constant_bit_select> p<40> l<8:12> el<8:12>
                      n<> u<52> t<Expression> p<53> c<45> l<8:14> el<8:27>
                        n<> u<45> t<Expression> p<52> c<44> s<51> l<6:14> el<6:16>
                          n<> u<44> t<Primary> p<45> c<43> l<6:14> el<6:16>
                            n<> u<43> t<Primary_literal> p<44> c<42> l<6:14> el<6:16>
                              n<42> u<42> t<INT_CONST> p<43> l<6:14> el<6:16>
                        n<> u<51> t<BinOp_Plus> p<52> s<50> l<8:20> el<8:21>
                        n<> u<50> t<Expression> p<52> c<49> l<8:22> el<8:27>
                          n<> u<49> t<Expression> p<50> c<48> l<8:23> el<8:26>
                            n<> u<48> t<Primary> p<49> c<47> l<8:23> el<8:26>
                              n<> u<47> t<Primary_literal> p<48> c<46> l<8:23> el<8:26>
                                n<123> u<46> t<INT_CONST> p<47> l<8:23> el<8:26>
        n<> u<60> t<ENDMODULE> p<61> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PPMacro/dut.sv:2:1: No timescale set for "top1".
[WRN:PA0205] ${SURELOG_DIR}/tests/PPMacro/dut.sv:7:1: No timescale set for "top2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PPMacro/dut.sv:2:1: Compile module "work@top1".
[INF:CP0303] ${SURELOG_DIR}/tests/PPMacro/dut.sv:7:1: Compile module "work@top2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
ContAssign                                             2
Design                                                 1
Identifier                                             3
Module                                                 2
ModuleTypespec                                         2
Operation                                              1
PreprocMacroDefinition                                 2
PreprocMacroInstance                                   2
RefObj                                                 2
SourceFile                                             1
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PPMacro/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PPMacro/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (FOO1), line:1:1, endln:1:20
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PPMacro/dut.sv
    |vpiName:FOO1
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:14
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (FOO2), line:6:1, endln:6:16
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PPMacro/dut.sv
    |vpiName:FOO2
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (FOO1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:3:14, endln:3:24
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PPMacro/dut.sv
    |vpiName:FOO1
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (FOO1), line:1:1, endln:1:20
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:14
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:3
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:3
    |vpiSourceEndColumn:25
    |vpiObject:
    \_SysFuncCall: ($clog2), line:1:14, endln:1:25
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:24
      |vpiArgument:
      \_Constant: , line:1:21, endln:1:24
        |vpiParent:
        \_SysFuncCall: ($clog2), line:1:14, endln:1:25
        |vpiDecompile:123
        |vpiSize:64
        |UINT:123
        |vpiConstType:9
      |vpiName:
      \_Identifier: ($clog2)
        |vpiParent:
        \_SysFuncCall: ($clog2), line:1:14, endln:1:25
        |vpiName:$clog2
    |vpiObject:
    \_Constant: , line:1:21, endln:1:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (FOO2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:8:14, endln:8:19
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PPMacro/dut.sv
    |vpiName:FOO2
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (FOO2), line:6:1, endln:6:16
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:14
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:16
    |vpiSourceStartLine:8
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:8
    |vpiSourceEndColumn:16
    |vpiObject:
    \_Constant: , line:6:14, endln:6:16
      |vpiParent:
      \_Operation: , line:8:14, endln:8:27
      |vpiDecompile:42
      |vpiSize:64
      |UINT:42
      |vpiConstType:9
|vpiAllModules:
\_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top1)
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:2:1, endln:4:10
    |vpiName:work@top1
  |vpiImportTypespec:
  \_LogicNet: (work@top1.a), line:3:10, endln:3:11
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:2:1, endln:4:10
    |vpiName:a
    |vpiFullName:work@top1.a
    |vpiNetType:1
  |vpiDefName:work@top1
  |vpiNet:
  \_LogicNet: (work@top1.a), line:3:10, endln:3:11
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:24
    |vpiParent:
    \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:2:1, endln:4:10
    |vpiRhs:
    \_SysFuncCall: ($clog2), line:1:14, endln:1:25
    |vpiLhs:
    \_RefObj: (work@top1.a), line:3:10, endln:3:11
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:24
      |vpiName:a
      |vpiFullName:work@top1.a
      |vpiActual:
      \_LogicNet: (work@top1.a), line:3:10, endln:3:11
|vpiAllModules:
\_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:7:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top2)
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:7:1, endln:9:10
    |vpiName:work@top2
  |vpiImportTypespec:
  \_LogicNet: (work@top2.a), line:8:10, endln:8:11
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:7:1, endln:9:10
    |vpiName:a
    |vpiFullName:work@top2.a
    |vpiNetType:1
  |vpiDefName:work@top2
  |vpiNet:
  \_LogicNet: (work@top2.a), line:8:10, endln:8:11
  |vpiContAssign:
  \_ContAssign: , line:8:10, endln:8:27
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:7:1, endln:9:10
    |vpiRhs:
    \_Operation: , line:8:14, endln:8:27
      |vpiParent:
      \_ContAssign: , line:8:10, endln:8:27
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:6:14, endln:6:16
      |vpiOperand:
      \_Constant: , line:8:23, endln:8:26
        |vpiParent:
        \_Operation: , line:8:14, endln:8:27
        |vpiDecompile:123
        |vpiSize:64
        |UINT:123
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@top2.a), line:8:10, endln:8:11
      |vpiParent:
      \_ContAssign: , line:8:10, endln:8:27
      |vpiName:a
      |vpiFullName:work@top2.a
      |vpiActual:
      \_LogicNet: (work@top2.a), line:8:10, endln:8:11
|vpiTypedef:
\_ModuleTypespec: (top1)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top1
  |vpiModule:
  \_Module: work@top1 (work@top1), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:2:1, endln:4:10
|vpiTypedef:
\_ModuleTypespec: (top2)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top2
  |vpiModule:
  \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/PPMacro/dut.sv, line:7:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
