
STM32VG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005580  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08005708  08005708  00015708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800575c  0800575c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800575c  0800575c  0001575c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005764  08005764  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005764  08005764  00015764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005768  08005768  00015768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800576c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000494  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000050c  2000050c  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f0eb  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000259c  00000000  00000000  0002f193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ef0  00000000  00000000  00031730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d90  00000000  00000000  00032620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d8a  00000000  00000000  000333b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001391d  00000000  00000000  0005513a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cab81  00000000  00000000  00068a57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001335d8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b34  00000000  00000000  00133628  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000078 	.word	0x20000078
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080056f0 	.word	0x080056f0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000007c 	.word	0x2000007c
 80001c4:	080056f0 	.word	0x080056f0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <SCH_Add_Task>:
  }
}

// Ham them task vao mang
void SCH_Add_Task(void(*pFunction), const uint32_t Delay, const uint32_t Period, uint8_t taskID)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b089      	sub	sp, #36	; 0x24
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	60f8      	str	r0, [r7, #12]
 80004d4:	60b9      	str	r1, [r7, #8]
 80004d6:	607a      	str	r2, [r7, #4]
 80004d8:	70fb      	strb	r3, [r7, #3]
  int index = 0;
 80004da:	2300      	movs	r3, #0
 80004dc:	61fb      	str	r3, [r7, #28]
  int total_delay = Delay / 10;
 80004de:	68bb      	ldr	r3, [r7, #8]
 80004e0:	4a80      	ldr	r2, [pc, #512]	; (80006e4 <SCH_Add_Task+0x218>)
 80004e2:	fba2 2303 	umull	r2, r3, r2, r3
 80004e6:	08db      	lsrs	r3, r3, #3
 80004e8:	61bb      	str	r3, [r7, #24]

  for (int i = 0; i < SCH_MAX_TASKS; i++)
 80004ea:	2300      	movs	r3, #0
 80004ec:	617b      	str	r3, [r7, #20]
 80004ee:	e02b      	b.n	8000548 <SCH_Add_Task+0x7c>
  {
    if (SCH_tasks_G[i].pTask)
 80004f0:	497d      	ldr	r1, [pc, #500]	; (80006e8 <SCH_Add_Task+0x21c>)
 80004f2:	697a      	ldr	r2, [r7, #20]
 80004f4:	4613      	mov	r3, r2
 80004f6:	009b      	lsls	r3, r3, #2
 80004f8:	4413      	add	r3, r2
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	440b      	add	r3, r1
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b00      	cmp	r3, #0
 8000502:	d01b      	beq.n	800053c <SCH_Add_Task+0x70>
    {
      if (SCH_tasks_G[i].Delay <= total_delay)
 8000504:	4978      	ldr	r1, [pc, #480]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000506:	697a      	ldr	r2, [r7, #20]
 8000508:	4613      	mov	r3, r2
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	4413      	add	r3, r2
 800050e:	009b      	lsls	r3, r3, #2
 8000510:	440b      	add	r3, r1
 8000512:	3304      	adds	r3, #4
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	69bb      	ldr	r3, [r7, #24]
 8000518:	429a      	cmp	r2, r3
 800051a:	d80c      	bhi.n	8000536 <SCH_Add_Task+0x6a>
      {
        total_delay = total_delay - SCH_tasks_G[i].Delay;
 800051c:	69b9      	ldr	r1, [r7, #24]
 800051e:	4872      	ldr	r0, [pc, #456]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000520:	697a      	ldr	r2, [r7, #20]
 8000522:	4613      	mov	r3, r2
 8000524:	009b      	lsls	r3, r3, #2
 8000526:	4413      	add	r3, r2
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	4403      	add	r3, r0
 800052c:	3304      	adds	r3, #4
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	1acb      	subs	r3, r1, r3
 8000532:	61bb      	str	r3, [r7, #24]
 8000534:	e005      	b.n	8000542 <SCH_Add_Task+0x76>
      }
      else
      {
        index = i;
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	61fb      	str	r3, [r7, #28]
        break;
 800053a:	e008      	b.n	800054e <SCH_Add_Task+0x82>
      }
    }
    else
    {
      index = i;
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	61fb      	str	r3, [r7, #28]
      break;
 8000540:	e005      	b.n	800054e <SCH_Add_Task+0x82>
  for (int i = 0; i < SCH_MAX_TASKS; i++)
 8000542:	697b      	ldr	r3, [r7, #20]
 8000544:	3301      	adds	r3, #1
 8000546:	617b      	str	r3, [r7, #20]
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	2b27      	cmp	r3, #39	; 0x27
 800054c:	ddd0      	ble.n	80004f0 <SCH_Add_Task+0x24>
    }
  }
  for (int i = SCH_MAX_TASKS; i > index; i--)
 800054e:	2328      	movs	r3, #40	; 0x28
 8000550:	613b      	str	r3, [r7, #16]
 8000552:	e06b      	b.n	800062c <SCH_Add_Task+0x160>
  {
    if (SCH_tasks_G[i - 1].pTask)
 8000554:	693b      	ldr	r3, [r7, #16]
 8000556:	1e5a      	subs	r2, r3, #1
 8000558:	4963      	ldr	r1, [pc, #396]	; (80006e8 <SCH_Add_Task+0x21c>)
 800055a:	4613      	mov	r3, r2
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	4413      	add	r3, r2
 8000560:	009b      	lsls	r3, r3, #2
 8000562:	440b      	add	r3, r1
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d05d      	beq.n	8000626 <SCH_Add_Task+0x15a>
    {
      SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 800056a:	693b      	ldr	r3, [r7, #16]
 800056c:	1e5a      	subs	r2, r3, #1
 800056e:	495e      	ldr	r1, [pc, #376]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000570:	4613      	mov	r3, r2
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	4413      	add	r3, r2
 8000576:	009b      	lsls	r3, r3, #2
 8000578:	440b      	add	r3, r1
 800057a:	6819      	ldr	r1, [r3, #0]
 800057c:	485a      	ldr	r0, [pc, #360]	; (80006e8 <SCH_Add_Task+0x21c>)
 800057e:	693a      	ldr	r2, [r7, #16]
 8000580:	4613      	mov	r3, r2
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	4413      	add	r3, r2
 8000586:	009b      	lsls	r3, r3, #2
 8000588:	4403      	add	r3, r0
 800058a:	6019      	str	r1, [r3, #0]
      SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 800058c:	693b      	ldr	r3, [r7, #16]
 800058e:	1e5a      	subs	r2, r3, #1
 8000590:	4955      	ldr	r1, [pc, #340]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000592:	4613      	mov	r3, r2
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	4413      	add	r3, r2
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	440b      	add	r3, r1
 800059c:	3304      	adds	r3, #4
 800059e:	6819      	ldr	r1, [r3, #0]
 80005a0:	4851      	ldr	r0, [pc, #324]	; (80006e8 <SCH_Add_Task+0x21c>)
 80005a2:	693a      	ldr	r2, [r7, #16]
 80005a4:	4613      	mov	r3, r2
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	4413      	add	r3, r2
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	4403      	add	r3, r0
 80005ae:	3304      	adds	r3, #4
 80005b0:	6019      	str	r1, [r3, #0]
      SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	1e5a      	subs	r2, r3, #1
 80005b6:	494c      	ldr	r1, [pc, #304]	; (80006e8 <SCH_Add_Task+0x21c>)
 80005b8:	4613      	mov	r3, r2
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	4413      	add	r3, r2
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	440b      	add	r3, r1
 80005c2:	3308      	adds	r3, #8
 80005c4:	6819      	ldr	r1, [r3, #0]
 80005c6:	4848      	ldr	r0, [pc, #288]	; (80006e8 <SCH_Add_Task+0x21c>)
 80005c8:	693a      	ldr	r2, [r7, #16]
 80005ca:	4613      	mov	r3, r2
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	4413      	add	r3, r2
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	4403      	add	r3, r0
 80005d4:	3308      	adds	r3, #8
 80005d6:	6019      	str	r1, [r3, #0]
      SCH_tasks_G[i].RunMe = SCH_tasks_G[i - 1].RunMe;
 80005d8:	693b      	ldr	r3, [r7, #16]
 80005da:	1e5a      	subs	r2, r3, #1
 80005dc:	4942      	ldr	r1, [pc, #264]	; (80006e8 <SCH_Add_Task+0x21c>)
 80005de:	4613      	mov	r3, r2
 80005e0:	009b      	lsls	r3, r3, #2
 80005e2:	4413      	add	r3, r2
 80005e4:	009b      	lsls	r3, r3, #2
 80005e6:	440b      	add	r3, r1
 80005e8:	330c      	adds	r3, #12
 80005ea:	7818      	ldrb	r0, [r3, #0]
 80005ec:	493e      	ldr	r1, [pc, #248]	; (80006e8 <SCH_Add_Task+0x21c>)
 80005ee:	693a      	ldr	r2, [r7, #16]
 80005f0:	4613      	mov	r3, r2
 80005f2:	009b      	lsls	r3, r3, #2
 80005f4:	4413      	add	r3, r2
 80005f6:	009b      	lsls	r3, r3, #2
 80005f8:	440b      	add	r3, r1
 80005fa:	330c      	adds	r3, #12
 80005fc:	4602      	mov	r2, r0
 80005fe:	701a      	strb	r2, [r3, #0]
      SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	1e5a      	subs	r2, r3, #1
 8000604:	4938      	ldr	r1, [pc, #224]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000606:	4613      	mov	r3, r2
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	4413      	add	r3, r2
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	440b      	add	r3, r1
 8000610:	3310      	adds	r3, #16
 8000612:	6819      	ldr	r1, [r3, #0]
 8000614:	4834      	ldr	r0, [pc, #208]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4613      	mov	r3, r2
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	4413      	add	r3, r2
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	4403      	add	r3, r0
 8000622:	3310      	adds	r3, #16
 8000624:	6019      	str	r1, [r3, #0]
  for (int i = SCH_MAX_TASKS; i > index; i--)
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	3b01      	subs	r3, #1
 800062a:	613b      	str	r3, [r7, #16]
 800062c:	693a      	ldr	r2, [r7, #16]
 800062e:	69fb      	ldr	r3, [r7, #28]
 8000630:	429a      	cmp	r2, r3
 8000632:	dc8f      	bgt.n	8000554 <SCH_Add_Task+0x88>
    }
  }
  SCH_tasks_G[index].pTask = pFunction;
 8000634:	68f9      	ldr	r1, [r7, #12]
 8000636:	482c      	ldr	r0, [pc, #176]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000638:	69fa      	ldr	r2, [r7, #28]
 800063a:	4613      	mov	r3, r2
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	4413      	add	r3, r2
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	4403      	add	r3, r0
 8000644:	6019      	str	r1, [r3, #0]
  SCH_tasks_G[index].Delay = total_delay;
 8000646:	69b9      	ldr	r1, [r7, #24]
 8000648:	4827      	ldr	r0, [pc, #156]	; (80006e8 <SCH_Add_Task+0x21c>)
 800064a:	69fa      	ldr	r2, [r7, #28]
 800064c:	4613      	mov	r3, r2
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	4413      	add	r3, r2
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	4403      	add	r3, r0
 8000656:	3304      	adds	r3, #4
 8000658:	6019      	str	r1, [r3, #0]
  SCH_tasks_G[index].Period = Period;
 800065a:	4923      	ldr	r1, [pc, #140]	; (80006e8 <SCH_Add_Task+0x21c>)
 800065c:	69fa      	ldr	r2, [r7, #28]
 800065e:	4613      	mov	r3, r2
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	4413      	add	r3, r2
 8000664:	009b      	lsls	r3, r3, #2
 8000666:	440b      	add	r3, r1
 8000668:	3308      	adds	r3, #8
 800066a:	687a      	ldr	r2, [r7, #4]
 800066c:	601a      	str	r2, [r3, #0]
  SCH_tasks_G[index].RunMe = 0;
 800066e:	491e      	ldr	r1, [pc, #120]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000670:	69fa      	ldr	r2, [r7, #28]
 8000672:	4613      	mov	r3, r2
 8000674:	009b      	lsls	r3, r3, #2
 8000676:	4413      	add	r3, r2
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	440b      	add	r3, r1
 800067c:	330c      	adds	r3, #12
 800067e:	2200      	movs	r2, #0
 8000680:	701a      	strb	r2, [r3, #0]
  SCH_tasks_G[index].TaskID = taskID;
 8000682:	78f9      	ldrb	r1, [r7, #3]
 8000684:	4818      	ldr	r0, [pc, #96]	; (80006e8 <SCH_Add_Task+0x21c>)
 8000686:	69fa      	ldr	r2, [r7, #28]
 8000688:	4613      	mov	r3, r2
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	4413      	add	r3, r2
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	4403      	add	r3, r0
 8000692:	3310      	adds	r3, #16
 8000694:	6019      	str	r1, [r3, #0]
  if (SCH_tasks_G[index + 1].pTask)
 8000696:	69fb      	ldr	r3, [r7, #28]
 8000698:	1c5a      	adds	r2, r3, #1
 800069a:	4913      	ldr	r1, [pc, #76]	; (80006e8 <SCH_Add_Task+0x21c>)
 800069c:	4613      	mov	r3, r2
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	4413      	add	r3, r2
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	440b      	add	r3, r1
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d015      	beq.n	80006d8 <SCH_Add_Task+0x20c>
  {
    SCH_tasks_G[index + 1].Delay = SCH_tasks_G[index + 1].Delay - total_delay;
 80006ac:	69fb      	ldr	r3, [r7, #28]
 80006ae:	1c5a      	adds	r2, r3, #1
 80006b0:	490d      	ldr	r1, [pc, #52]	; (80006e8 <SCH_Add_Task+0x21c>)
 80006b2:	4613      	mov	r3, r2
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	4413      	add	r3, r2
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	440b      	add	r3, r1
 80006bc:	3304      	adds	r3, #4
 80006be:	6819      	ldr	r1, [r3, #0]
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	69fa      	ldr	r2, [r7, #28]
 80006c4:	3201      	adds	r2, #1
 80006c6:	1ac9      	subs	r1, r1, r3
 80006c8:	4807      	ldr	r0, [pc, #28]	; (80006e8 <SCH_Add_Task+0x21c>)
 80006ca:	4613      	mov	r3, r2
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	4413      	add	r3, r2
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	4403      	add	r3, r0
 80006d4:	3304      	adds	r3, #4
 80006d6:	6019      	str	r1, [r3, #0]
  }
}
 80006d8:	bf00      	nop
 80006da:	3724      	adds	r7, #36	; 0x24
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	cccccccd 	.word	0xcccccccd
 80006e8:	20000094 	.word	0x20000094

080006ec <SCH_Delete>:

void SCH_Delete(uint8_t index)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	71fb      	strb	r3, [r7, #7]
  SCH_tasks_G[index].Delay = 0;
 80006f6:	79fa      	ldrb	r2, [r7, #7]
 80006f8:	491a      	ldr	r1, [pc, #104]	; (8000764 <SCH_Delete+0x78>)
 80006fa:	4613      	mov	r3, r2
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	4413      	add	r3, r2
 8000700:	009b      	lsls	r3, r3, #2
 8000702:	440b      	add	r3, r1
 8000704:	3304      	adds	r3, #4
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
  SCH_tasks_G[index].Period = 0;
 800070a:	79fa      	ldrb	r2, [r7, #7]
 800070c:	4915      	ldr	r1, [pc, #84]	; (8000764 <SCH_Delete+0x78>)
 800070e:	4613      	mov	r3, r2
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	4413      	add	r3, r2
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	440b      	add	r3, r1
 8000718:	3308      	adds	r3, #8
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
  SCH_tasks_G[index].RunMe = 0;
 800071e:	79fa      	ldrb	r2, [r7, #7]
 8000720:	4910      	ldr	r1, [pc, #64]	; (8000764 <SCH_Delete+0x78>)
 8000722:	4613      	mov	r3, r2
 8000724:	009b      	lsls	r3, r3, #2
 8000726:	4413      	add	r3, r2
 8000728:	009b      	lsls	r3, r3, #2
 800072a:	440b      	add	r3, r1
 800072c:	330c      	adds	r3, #12
 800072e:	2200      	movs	r2, #0
 8000730:	701a      	strb	r2, [r3, #0]
  SCH_tasks_G[index].pTask = 0x0000;
 8000732:	79fa      	ldrb	r2, [r7, #7]
 8000734:	490b      	ldr	r1, [pc, #44]	; (8000764 <SCH_Delete+0x78>)
 8000736:	4613      	mov	r3, r2
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	4413      	add	r3, r2
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	440b      	add	r3, r1
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
  SCH_tasks_G[index].TaskID = 0;
 8000744:	79fa      	ldrb	r2, [r7, #7]
 8000746:	4907      	ldr	r1, [pc, #28]	; (8000764 <SCH_Delete+0x78>)
 8000748:	4613      	mov	r3, r2
 800074a:	009b      	lsls	r3, r3, #2
 800074c:	4413      	add	r3, r2
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	440b      	add	r3, r1
 8000752:	3310      	adds	r3, #16
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
}
 8000758:	bf00      	nop
 800075a:	370c      	adds	r7, #12
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr
 8000764:	20000094 	.word	0x20000094

08000768 <SCH_Delete_ID>:

void SCH_Delete_ID(uint8_t ID)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
  for(int i = 0; i < SCH_MAX_TASKS; i++)
 8000772:	2300      	movs	r3, #0
 8000774:	60fb      	str	r3, [r7, #12]
 8000776:	e014      	b.n	80007a2 <SCH_Delete_ID+0x3a>
  {
	  if( SCH_tasks_G[i].TaskID == ID){
 8000778:	490d      	ldr	r1, [pc, #52]	; (80007b0 <SCH_Delete_ID+0x48>)
 800077a:	68fa      	ldr	r2, [r7, #12]
 800077c:	4613      	mov	r3, r2
 800077e:	009b      	lsls	r3, r3, #2
 8000780:	4413      	add	r3, r2
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	440b      	add	r3, r1
 8000786:	3310      	adds	r3, #16
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	429a      	cmp	r2, r3
 800078e:	d105      	bne.n	800079c <SCH_Delete_ID+0x34>
		  SCH_Delete(i);
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffa9 	bl	80006ec <SCH_Delete>
		  return;
 800079a:	e005      	b.n	80007a8 <SCH_Delete_ID+0x40>
  for(int i = 0; i < SCH_MAX_TASKS; i++)
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	3301      	adds	r3, #1
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	2b27      	cmp	r3, #39	; 0x27
 80007a6:	dde7      	ble.n	8000778 <SCH_Delete_ID+0x10>
	  }
  }
}
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000094 	.word	0x20000094

080007b4 <SCH_Init>:
    }
  }
}
// Ham xoa tat ca cac task trong array, khien array nhu vua duoc khoi tao
void SCH_Init(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
  uint8_t i;
  for (i = 0; i < SCH_MAX_TASKS; i++)
 80007ba:	2300      	movs	r3, #0
 80007bc:	71fb      	strb	r3, [r7, #7]
 80007be:	e033      	b.n	8000828 <SCH_Init+0x74>
  {
    SCH_tasks_G[i].Delay = 0;
 80007c0:	79fa      	ldrb	r2, [r7, #7]
 80007c2:	491e      	ldr	r1, [pc, #120]	; (800083c <SCH_Init+0x88>)
 80007c4:	4613      	mov	r3, r2
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	4413      	add	r3, r2
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	440b      	add	r3, r1
 80007ce:	3304      	adds	r3, #4
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[i].Period = 0;
 80007d4:	79fa      	ldrb	r2, [r7, #7]
 80007d6:	4919      	ldr	r1, [pc, #100]	; (800083c <SCH_Init+0x88>)
 80007d8:	4613      	mov	r3, r2
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	4413      	add	r3, r2
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	440b      	add	r3, r1
 80007e2:	3308      	adds	r3, #8
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[i].RunMe = 0;
 80007e8:	79fa      	ldrb	r2, [r7, #7]
 80007ea:	4914      	ldr	r1, [pc, #80]	; (800083c <SCH_Init+0x88>)
 80007ec:	4613      	mov	r3, r2
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	440b      	add	r3, r1
 80007f6:	330c      	adds	r3, #12
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]
    SCH_tasks_G[i].pTask = 0x0000;
 80007fc:	79fa      	ldrb	r2, [r7, #7]
 80007fe:	490f      	ldr	r1, [pc, #60]	; (800083c <SCH_Init+0x88>)
 8000800:	4613      	mov	r3, r2
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	4413      	add	r3, r2
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	440b      	add	r3, r1
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[i].TaskID = 0;
 800080e:	79fa      	ldrb	r2, [r7, #7]
 8000810:	490a      	ldr	r1, [pc, #40]	; (800083c <SCH_Init+0x88>)
 8000812:	4613      	mov	r3, r2
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	4413      	add	r3, r2
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	440b      	add	r3, r1
 800081c:	3310      	adds	r3, #16
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
  for (i = 0; i < SCH_MAX_TASKS; i++)
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	3301      	adds	r3, #1
 8000826:	71fb      	strb	r3, [r7, #7]
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	2b27      	cmp	r3, #39	; 0x27
 800082c:	d9c8      	bls.n	80007c0 <SCH_Init+0xc>
  }
}
 800082e:	bf00      	nop
 8000830:	bf00      	nop
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	20000094 	.word	0x20000094

08000840 <task1>:

void task1()
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  if (modeStatus == 6)
 8000844:	4b04      	ldr	r3, [pc, #16]	; (8000858 <task1+0x18>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b06      	cmp	r3, #6
 800084a:	d103      	bne.n	8000854 <task1+0x14>
  {
    runNormalMode();
 800084c:	f000 fef4 	bl	8001638 <runNormalMode>
    ledWalkOperationNormalMode();
 8000850:	f000 faf0 	bl	8000e34 <ledWalkOperationNormalMode>
  }
}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	2000006c 	.word	0x2000006c

0800085c <task2>:
void task2()
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  if (modeStatus == 8)
 8000860:	4b03      	ldr	r3, [pc, #12]	; (8000870 <task2+0x14>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b08      	cmp	r3, #8
 8000866:	d101      	bne.n	800086c <task2+0x10>
  {
    animationTuningMode();
 8000868:	f001 fcf0 	bl	800224c <animationTuningMode>
  }
}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	2000006c 	.word	0x2000006c

08000874 <resetAllButton>:
int timerNormalState[3]= {0, 0, 0};
int eventButtonPressed[3]= {0, 0, 0};
int eventButtonDrop[3]= {0, 0, 0};

void resetAllButton()
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
	for (int i=0 ; i < 3; i++)
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	e011      	b.n	80008a4 <resetAllButton+0x30>
	{
		eventButtonDrop[i]= 0;
 8000880:	4a0d      	ldr	r2, [pc, #52]	; (80008b8 <resetAllButton+0x44>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	2100      	movs	r1, #0
 8000886:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		eventButtonPressed[i]= 0;
 800088a:	4a0c      	ldr	r2, [pc, #48]	; (80008bc <resetAllButton+0x48>)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2100      	movs	r1, #0
 8000890:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		timerNormalState[i]= 0;
 8000894:	4a0a      	ldr	r2, [pc, #40]	; (80008c0 <resetAllButton+0x4c>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	2100      	movs	r1, #0
 800089a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0 ; i < 3; i++)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	3301      	adds	r3, #1
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	ddea      	ble.n	8000880 <resetAllButton+0xc>
	}
}
 80008aa:	bf00      	nop
 80008ac:	bf00      	nop
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	200003cc 	.word	0x200003cc
 80008bc:	200003c0 	.word	0x200003c0
 80008c0:	200003b4 	.word	0x200003b4

080008c4 <checkEventButton>:

int checkEventButton(int indexButton)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	switch (indexButton)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	f000 80ab 	beq.w	8000a2a <checkEventButton+0x166>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b02      	cmp	r3, #2
 80008d8:	f300 80ec 	bgt.w	8000ab4 <checkEventButton+0x1f0>
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d003      	beq.n	80008ea <checkEventButton+0x26>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d05b      	beq.n	80009a0 <checkEventButton+0xdc>
 80008e8:	e0e4      	b.n	8000ab4 <checkEventButton+0x1f0>
	{
		case 0:
			switch (eventButtonPressed[indexButton])
 80008ea:	4a76      	ldr	r2, [pc, #472]	; (8000ac4 <checkEventButton+0x200>)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008f2:	2b03      	cmp	r3, #3
 80008f4:	d852      	bhi.n	800099c <checkEventButton+0xd8>
 80008f6:	a201      	add	r2, pc, #4	; (adr r2, 80008fc <checkEventButton+0x38>)
 80008f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008fc:	0800090d 	.word	0x0800090d
 8000900:	08000931 	.word	0x08000931
 8000904:	08000955 	.word	0x08000955
 8000908:	08000979 	.word	0x08000979
			{
			case 0:
				switch (eventButtonDrop[indexButton])
 800090c:	4a6e      	ldr	r2, [pc, #440]	; (8000ac8 <checkEventButton+0x204>)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d002      	beq.n	800091e <checkEventButton+0x5a>
 8000918:	2b01      	cmp	r3, #1
 800091a:	d004      	beq.n	8000926 <checkEventButton+0x62>
				case 1:
					resetAllButton();
					return NOBUTTON;
					break;
				default:
					break;
 800091c:	e007      	b.n	800092e <checkEventButton+0x6a>
					resetAllButton();
 800091e:	f7ff ffa9 	bl	8000874 <resetAllButton>
					return BUTTON1LongPress;
 8000922:	2305      	movs	r3, #5
 8000924:	e0ca      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 8000926:	f7ff ffa5 	bl	8000874 <resetAllButton>
					return NOBUTTON;
 800092a:	230c      	movs	r3, #12
 800092c:	e0c6      	b.n	8000abc <checkEventButton+0x1f8>
				}
				break;
 800092e:	e036      	b.n	800099e <checkEventButton+0xda>
			case 1:
				switch (eventButtonDrop[indexButton])
 8000930:	4a65      	ldr	r2, [pc, #404]	; (8000ac8 <checkEventButton+0x204>)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d002      	beq.n	8000942 <checkEventButton+0x7e>
 800093c:	2b01      	cmp	r3, #1
 800093e:	d004      	beq.n	800094a <checkEventButton+0x86>
				case 1:
					resetAllButton();
					return BUTTON1SinglePress;
					break;
				default:
					break;
 8000940:	e007      	b.n	8000952 <checkEventButton+0x8e>
					resetAllButton();
 8000942:	f7ff ff97 	bl	8000874 <resetAllButton>
					return BUTTON1LongPress;
 8000946:	2305      	movs	r3, #5
 8000948:	e0b8      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 800094a:	f7ff ff93 	bl	8000874 <resetAllButton>
					return BUTTON1SinglePress;
 800094e:	2302      	movs	r3, #2
 8000950:	e0b4      	b.n	8000abc <checkEventButton+0x1f8>
				}
				break;
 8000952:	e024      	b.n	800099e <checkEventButton+0xda>
			case 2:
				switch (eventButtonDrop[indexButton])
 8000954:	4a5c      	ldr	r2, [pc, #368]	; (8000ac8 <checkEventButton+0x204>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d002      	beq.n	8000966 <checkEventButton+0xa2>
 8000960:	2b02      	cmp	r3, #2
 8000962:	d004      	beq.n	800096e <checkEventButton+0xaa>
				case 2:
					resetAllButton();
					return BUTTON1DoublePress;
					break;
				default:
					break;
 8000964:	e007      	b.n	8000976 <checkEventButton+0xb2>
					resetAllButton();
 8000966:	f7ff ff85 	bl	8000874 <resetAllButton>
					return BUTTON1DoublePress;
 800096a:	2303      	movs	r3, #3
 800096c:	e0a6      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 800096e:	f7ff ff81 	bl	8000874 <resetAllButton>
					return BUTTON1DoublePress;
 8000972:	2303      	movs	r3, #3
 8000974:	e0a2      	b.n	8000abc <checkEventButton+0x1f8>
				}
				break;
 8000976:	e012      	b.n	800099e <checkEventButton+0xda>
			case 3:
				switch (eventButtonDrop[indexButton])
 8000978:	4a53      	ldr	r2, [pc, #332]	; (8000ac8 <checkEventButton+0x204>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000980:	2b02      	cmp	r3, #2
 8000982:	d002      	beq.n	800098a <checkEventButton+0xc6>
 8000984:	2b03      	cmp	r3, #3
 8000986:	d004      	beq.n	8000992 <checkEventButton+0xce>
				case 3:
					resetAllButton();
					return BUTTON1TriplePress;
					break;
				default:
					break;
 8000988:	e007      	b.n	800099a <checkEventButton+0xd6>
					resetAllButton();
 800098a:	f7ff ff73 	bl	8000874 <resetAllButton>
					return BUTTON1TriplePress;
 800098e:	2304      	movs	r3, #4
 8000990:	e094      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 8000992:	f7ff ff6f 	bl	8000874 <resetAllButton>
					return BUTTON1TriplePress;
 8000996:	2304      	movs	r3, #4
 8000998:	e090      	b.n	8000abc <checkEventButton+0x1f8>
				}
				break;
 800099a:	e000      	b.n	800099e <checkEventButton+0xda>
			default:
				break;
 800099c:	bf00      	nop
			}
			break;
 800099e:	e08d      	b.n	8000abc <checkEventButton+0x1f8>
		case 1:
			switch (eventButtonPressed[indexButton])
 80009a0:	4a48      	ldr	r2, [pc, #288]	; (8000ac4 <checkEventButton+0x200>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009a8:	2b02      	cmp	r3, #2
 80009aa:	d02a      	beq.n	8000a02 <checkEventButton+0x13e>
 80009ac:	2b02      	cmp	r3, #2
 80009ae:	dc3a      	bgt.n	8000a26 <checkEventButton+0x162>
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d002      	beq.n	80009ba <checkEventButton+0xf6>
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d012      	beq.n	80009de <checkEventButton+0x11a>
				default:
					break;
				}
				break;
			default:
				break;
 80009b8:	e035      	b.n	8000a26 <checkEventButton+0x162>
				switch (eventButtonDrop[indexButton])
 80009ba:	4a43      	ldr	r2, [pc, #268]	; (8000ac8 <checkEventButton+0x204>)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d002      	beq.n	80009cc <checkEventButton+0x108>
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d004      	beq.n	80009d4 <checkEventButton+0x110>
					break;
 80009ca:	e007      	b.n	80009dc <checkEventButton+0x118>
					resetAllButton();
 80009cc:	f7ff ff52 	bl	8000874 <resetAllButton>
					return BUTTON2LongPress;
 80009d0:	2308      	movs	r3, #8
 80009d2:	e073      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 80009d4:	f7ff ff4e 	bl	8000874 <resetAllButton>
					return NOBUTTON;
 80009d8:	230c      	movs	r3, #12
 80009da:	e06f      	b.n	8000abc <checkEventButton+0x1f8>
				break;
 80009dc:	e024      	b.n	8000a28 <checkEventButton+0x164>
				switch (eventButtonDrop[indexButton])
 80009de:	4a3a      	ldr	r2, [pc, #232]	; (8000ac8 <checkEventButton+0x204>)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d002      	beq.n	80009f0 <checkEventButton+0x12c>
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d004      	beq.n	80009f8 <checkEventButton+0x134>
					break;
 80009ee:	e007      	b.n	8000a00 <checkEventButton+0x13c>
					resetAllButton();
 80009f0:	f7ff ff40 	bl	8000874 <resetAllButton>
					return BUTTON2LongPress;
 80009f4:	2308      	movs	r3, #8
 80009f6:	e061      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 80009f8:	f7ff ff3c 	bl	8000874 <resetAllButton>
					return BUTTON2SinglePress;
 80009fc:	2306      	movs	r3, #6
 80009fe:	e05d      	b.n	8000abc <checkEventButton+0x1f8>
				break;
 8000a00:	e012      	b.n	8000a28 <checkEventButton+0x164>
				switch (eventButtonDrop[indexButton])
 8000a02:	4a31      	ldr	r2, [pc, #196]	; (8000ac8 <checkEventButton+0x204>)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d002      	beq.n	8000a14 <checkEventButton+0x150>
 8000a0e:	2b02      	cmp	r3, #2
 8000a10:	d004      	beq.n	8000a1c <checkEventButton+0x158>
					break;
 8000a12:	e007      	b.n	8000a24 <checkEventButton+0x160>
					resetAllButton();
 8000a14:	f7ff ff2e 	bl	8000874 <resetAllButton>
					return BUTTON2DoublePress;
 8000a18:	2307      	movs	r3, #7
 8000a1a:	e04f      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 8000a1c:	f7ff ff2a 	bl	8000874 <resetAllButton>
					return BUTTON2DoublePress;
 8000a20:	2307      	movs	r3, #7
 8000a22:	e04b      	b.n	8000abc <checkEventButton+0x1f8>
				break;
 8000a24:	e000      	b.n	8000a28 <checkEventButton+0x164>
				break;
 8000a26:	bf00      	nop
			}
			break;
 8000a28:	e048      	b.n	8000abc <checkEventButton+0x1f8>
		case 2:
			switch (eventButtonPressed[indexButton])
 8000a2a:	4a26      	ldr	r2, [pc, #152]	; (8000ac4 <checkEventButton+0x200>)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d02a      	beq.n	8000a8c <checkEventButton+0x1c8>
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	dc3a      	bgt.n	8000ab0 <checkEventButton+0x1ec>
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d002      	beq.n	8000a44 <checkEventButton+0x180>
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d012      	beq.n	8000a68 <checkEventButton+0x1a4>
				default:
					break;
				}
				break;
			default:
				break;
 8000a42:	e035      	b.n	8000ab0 <checkEventButton+0x1ec>
				switch (eventButtonDrop[indexButton])
 8000a44:	4a20      	ldr	r2, [pc, #128]	; (8000ac8 <checkEventButton+0x204>)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d002      	beq.n	8000a56 <checkEventButton+0x192>
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d004      	beq.n	8000a5e <checkEventButton+0x19a>
					break;
 8000a54:	e007      	b.n	8000a66 <checkEventButton+0x1a2>
					resetAllButton();
 8000a56:	f7ff ff0d 	bl	8000874 <resetAllButton>
					return BUTTON3LongPress;
 8000a5a:	230b      	movs	r3, #11
 8000a5c:	e02e      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 8000a5e:	f7ff ff09 	bl	8000874 <resetAllButton>
					return NOBUTTON;
 8000a62:	230c      	movs	r3, #12
 8000a64:	e02a      	b.n	8000abc <checkEventButton+0x1f8>
				break;
 8000a66:	e024      	b.n	8000ab2 <checkEventButton+0x1ee>
				switch (eventButtonDrop[indexButton])
 8000a68:	4a17      	ldr	r2, [pc, #92]	; (8000ac8 <checkEventButton+0x204>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d002      	beq.n	8000a7a <checkEventButton+0x1b6>
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d004      	beq.n	8000a82 <checkEventButton+0x1be>
					break;
 8000a78:	e007      	b.n	8000a8a <checkEventButton+0x1c6>
					resetAllButton();
 8000a7a:	f7ff fefb 	bl	8000874 <resetAllButton>
					return BUTTON3LongPress;
 8000a7e:	230b      	movs	r3, #11
 8000a80:	e01c      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 8000a82:	f7ff fef7 	bl	8000874 <resetAllButton>
					return BUTTON3SinglePress;
 8000a86:	2309      	movs	r3, #9
 8000a88:	e018      	b.n	8000abc <checkEventButton+0x1f8>
				break;
 8000a8a:	e012      	b.n	8000ab2 <checkEventButton+0x1ee>
				switch (eventButtonDrop[indexButton])
 8000a8c:	4a0e      	ldr	r2, [pc, #56]	; (8000ac8 <checkEventButton+0x204>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d002      	beq.n	8000a9e <checkEventButton+0x1da>
 8000a98:	2b02      	cmp	r3, #2
 8000a9a:	d004      	beq.n	8000aa6 <checkEventButton+0x1e2>
					break;
 8000a9c:	e007      	b.n	8000aae <checkEventButton+0x1ea>
					resetAllButton();
 8000a9e:	f7ff fee9 	bl	8000874 <resetAllButton>
					return BUTTON3DoublePress;
 8000aa2:	230a      	movs	r3, #10
 8000aa4:	e00a      	b.n	8000abc <checkEventButton+0x1f8>
					resetAllButton();
 8000aa6:	f7ff fee5 	bl	8000874 <resetAllButton>
					return BUTTON3DoublePress;
 8000aaa:	230a      	movs	r3, #10
 8000aac:	e006      	b.n	8000abc <checkEventButton+0x1f8>
				break;
 8000aae:	e000      	b.n	8000ab2 <checkEventButton+0x1ee>
				break;
 8000ab0:	bf00      	nop
			}
			break;
 8000ab2:	e003      	b.n	8000abc <checkEventButton+0x1f8>
		default:
			resetAllButton();
 8000ab4:	f7ff fede 	bl	8000874 <resetAllButton>
			return NOBUTTON;
 8000ab8:	230c      	movs	r3, #12
 8000aba:	e7ff      	b.n	8000abc <checkEventButton+0x1f8>
			break;
	}
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	200003c0 	.word	0x200003c0
 8000ac8:	200003cc 	.word	0x200003cc

08000acc <getInputButton>:

int getInputButton()
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
	for (int i= 0; i < 3; i++)
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	e0c1      	b.n	8000c5c <getInputButton+0x190>
	{
		state1Button[i]= state2Button[i];
 8000ad8:	4a65      	ldr	r2, [pc, #404]	; (8000c70 <getInputButton+0x1a4>)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ae0:	4964      	ldr	r1, [pc, #400]	; (8000c74 <getInputButton+0x1a8>)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		state2Button[i]= state3Button[i];
 8000ae8:	4a63      	ldr	r2, [pc, #396]	; (8000c78 <getInputButton+0x1ac>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000af0:	495f      	ldr	r1, [pc, #380]	; (8000c70 <getInputButton+0x1a4>)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		state3Button[i]= HAL_GPIO_ReadPin(buttonPort[i], buttonPin[i]);
 8000af8:	4a60      	ldr	r2, [pc, #384]	; (8000c7c <getInputButton+0x1b0>)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b00:	495f      	ldr	r1, [pc, #380]	; (8000c80 <getInputButton+0x1b4>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	f002 f874 	bl	8002bf8 <HAL_GPIO_ReadPin>
 8000b10:	4603      	mov	r3, r0
 8000b12:	4619      	mov	r1, r3
 8000b14:	4a58      	ldr	r2, [pc, #352]	; (8000c78 <getInputButton+0x1ac>)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ((state1Button[i]== state2Button[i]) && (state2Button[i]== state3Button[i]))
 8000b1c:	4a55      	ldr	r2, [pc, #340]	; (8000c74 <getInputButton+0x1a8>)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b24:	4952      	ldr	r1, [pc, #328]	; (8000c70 <getInputButton+0x1a4>)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	f040 8092 	bne.w	8000c56 <getInputButton+0x18a>
 8000b32:	4a4f      	ldr	r2, [pc, #316]	; (8000c70 <getInputButton+0x1a4>)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b3a:	494f      	ldr	r1, [pc, #316]	; (8000c78 <getInputButton+0x1ac>)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b42:	429a      	cmp	r2, r3
 8000b44:	f040 8087 	bne.w	8000c56 <getInputButton+0x18a>
		{
			if (state0Button[i] != state1Button[i])  // state0 != state1
 8000b48:	4a4e      	ldr	r2, [pc, #312]	; (8000c84 <getInputButton+0x1b8>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b50:	4948      	ldr	r1, [pc, #288]	; (8000c74 <getInputButton+0x1a8>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d031      	beq.n	8000bc0 <getInputButton+0xf4>
			{
				switch (state0Button[i])
 8000b5c:	4a49      	ldr	r2, [pc, #292]	; (8000c84 <getInputButton+0x1b8>)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d002      	beq.n	8000b6e <getInputButton+0xa2>
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d014      	beq.n	8000b96 <getInputButton+0xca>
						state0Button[i]= PRESS_STATE;
						eventButtonPressed[i]+= 1;
						timerLongPress[i]= 300;
						break;
					default:
						break;
 8000b6c:	e073      	b.n	8000c56 <getInputButton+0x18a>
						state0Button[i]= NORMAL_STATE;
 8000b6e:	4a45      	ldr	r2, [pc, #276]	; (8000c84 <getInputButton+0x1b8>)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2101      	movs	r1, #1
 8000b74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						eventButtonDrop[i]+= 1;
 8000b78:	4a43      	ldr	r2, [pc, #268]	; (8000c88 <getInputButton+0x1bc>)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b80:	1c5a      	adds	r2, r3, #1
 8000b82:	4941      	ldr	r1, [pc, #260]	; (8000c88 <getInputButton+0x1bc>)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						timerNormalState[i]= 10;
 8000b8a:	4a40      	ldr	r2, [pc, #256]	; (8000c8c <getInputButton+0x1c0>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	210a      	movs	r1, #10
 8000b90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						break;
 8000b94:	e05f      	b.n	8000c56 <getInputButton+0x18a>
						state0Button[i]= PRESS_STATE;
 8000b96:	4a3b      	ldr	r2, [pc, #236]	; (8000c84 <getInputButton+0x1b8>)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						eventButtonPressed[i]+= 1;
 8000ba0:	4a3b      	ldr	r2, [pc, #236]	; (8000c90 <getInputButton+0x1c4>)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba8:	1c5a      	adds	r2, r3, #1
 8000baa:	4939      	ldr	r1, [pc, #228]	; (8000c90 <getInputButton+0x1c4>)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						timerLongPress[i]= 300;
 8000bb2:	4a38      	ldr	r2, [pc, #224]	; (8000c94 <getInputButton+0x1c8>)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000bba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						break;
 8000bbe:	e04a      	b.n	8000c56 <getInputButton+0x18a>

				}
			}
			else
			{
				if (state0Button[i]== NORMAL_STATE)
 8000bc0:	4a30      	ldr	r2, [pc, #192]	; (8000c84 <getInputButton+0x1b8>)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d119      	bne.n	8000c00 <getInputButton+0x134>
				{
					if (timerNormalState[i] > 0)
 8000bcc:	4a2f      	ldr	r2, [pc, #188]	; (8000c8c <getInputButton+0x1c0>)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	dd3e      	ble.n	8000c56 <getInputButton+0x18a>
					{
						timerNormalState[i]--;
 8000bd8:	4a2c      	ldr	r2, [pc, #176]	; (8000c8c <getInputButton+0x1c0>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000be0:	1e5a      	subs	r2, r3, #1
 8000be2:	492a      	ldr	r1, [pc, #168]	; (8000c8c <getInputButton+0x1c0>)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if (timerNormalState[i] <= 0)
 8000bea:	4a28      	ldr	r2, [pc, #160]	; (8000c8c <getInputButton+0x1c0>)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	dc2f      	bgt.n	8000c56 <getInputButton+0x18a>
						{
							return checkEventButton(i);
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f7ff fe64 	bl	80008c4 <checkEventButton>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	e032      	b.n	8000c66 <getInputButton+0x19a>
						}
					}
				}
				else   // state0Button[i]== PRESS_SATE;
				{
					if (timerLongPress[i] > 0)
 8000c00:	4a24      	ldr	r2, [pc, #144]	; (8000c94 <getInputButton+0x1c8>)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	dd24      	ble.n	8000c56 <getInputButton+0x18a>
					{
						timerLongPress[i]--;
 8000c0c:	4a21      	ldr	r2, [pc, #132]	; (8000c94 <getInputButton+0x1c8>)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c14:	1e5a      	subs	r2, r3, #1
 8000c16:	491f      	ldr	r1, [pc, #124]	; (8000c94 <getInputButton+0x1c8>)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if (timerLongPress[i] <= 0)
 8000c1e:	4a1d      	ldr	r2, [pc, #116]	; (8000c94 <getInputButton+0x1c8>)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	dc15      	bgt.n	8000c56 <getInputButton+0x18a>
						{
							if (i== 0)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d105      	bne.n	8000c3c <getInputButton+0x170>
								timerLongPress[i]= 300;
 8000c30:	4a18      	ldr	r2, [pc, #96]	; (8000c94 <getInputButton+0x1c8>)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000c38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
							if (i== 1)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d104      	bne.n	8000c4c <getInputButton+0x180>
								timerLongPress[i]= 20;
 8000c42:	4a14      	ldr	r2, [pc, #80]	; (8000c94 <getInputButton+0x1c8>)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2114      	movs	r1, #20
 8000c48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
							return checkEventButton(i);		
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff fe39 	bl	80008c4 <checkEventButton>
 8000c52:	4603      	mov	r3, r0
 8000c54:	e007      	b.n	8000c66 <getInputButton+0x19a>
	for (int i= 0; i < 3; i++)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	f77f af3a 	ble.w	8000ad8 <getInputButton+0xc>
					}
				}
			}
		}
	}
	return NOBUTTON;
 8000c64:	230c      	movs	r3, #12
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	2000002c 	.word	0x2000002c
 8000c74:	20000020 	.word	0x20000020
 8000c78:	20000038 	.word	0x20000038
 8000c7c:	20000000 	.word	0x20000000
 8000c80:	2000000c 	.word	0x2000000c
 8000c84:	20000014 	.word	0x20000014
 8000c88:	200003cc 	.word	0x200003cc
 8000c8c:	200003b4 	.word	0x200003b4
 8000c90:	200003c0 	.word	0x200003c0
 8000c94:	20000044 	.word	0x20000044

08000c98 <update7SEGBuffer>:
int durationLedGreen = 3;
int durationLedYellow = 2;

int led_buffer[3]= {0, 0, 0};
void update7SEGBuffer(int time, int signalUpdate)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	6039      	str	r1, [r7, #0]
	switch (signalUpdate)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d011      	beq.n	8000ccc <update7SEGBuffer+0x34>
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	dc12      	bgt.n	8000cd4 <update7SEGBuffer+0x3c>
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d003      	beq.n	8000cbc <update7SEGBuffer+0x24>
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d004      	beq.n	8000cc4 <update7SEGBuffer+0x2c>
		break;
	case UPDATEMODE:
		led_buffer[2] = time;
		break;
	default:
		break;
 8000cba:	e00b      	b.n	8000cd4 <update7SEGBuffer+0x3c>
		led_buffer[0] = time;
 8000cbc:	4a09      	ldr	r2, [pc, #36]	; (8000ce4 <update7SEGBuffer+0x4c>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6013      	str	r3, [r2, #0]
		break;
 8000cc2:	e008      	b.n	8000cd6 <update7SEGBuffer+0x3e>
		led_buffer[1] = time;
 8000cc4:	4a07      	ldr	r2, [pc, #28]	; (8000ce4 <update7SEGBuffer+0x4c>)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6053      	str	r3, [r2, #4]
		break;
 8000cca:	e004      	b.n	8000cd6 <update7SEGBuffer+0x3e>
		led_buffer[2] = time;
 8000ccc:	4a05      	ldr	r2, [pc, #20]	; (8000ce4 <update7SEGBuffer+0x4c>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6093      	str	r3, [r2, #8]
		break;
 8000cd2:	e000      	b.n	8000cd6 <update7SEGBuffer+0x3e>
		break;
 8000cd4:	bf00      	nop
	}
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	200003d8 	.word	0x200003d8

08000ce8 <update7SEGBufferTraffic1>:

void update7SEGBufferTraffic1(int time)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	update7SEGBuffer(time, UPDATETRAFFIC1);
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff ffd0 	bl	8000c98 <update7SEGBuffer>
}
 8000cf8:	bf00      	nop
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <update7SEGBufferTraffic2>:

void update7SEGBufferTraffic2(int time)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	update7SEGBuffer(time, UPDATETRAFFIC2);
 8000d08:	2101      	movs	r1, #1
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f7ff ffc4 	bl	8000c98 <update7SEGBuffer>
}
 8000d10:	bf00      	nop
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <update7SEGBufferMode>:

void update7SEGBufferMode(int time)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	update7SEGBuffer(time, UPDATEMODE);
 8000d20:	2102      	movs	r1, #2
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff ffb8 	bl	8000c98 <update7SEGBuffer>
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <blinkingYELLOW>:
#include <main.h>
#include "deviceDriverSingleLed.h"
#include "physical7SingleLed.h"

void blinkingYELLOW()
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC1, YELLOWTUNING);
 8000d34:	2105      	movs	r1, #5
 8000d36:	2008      	movs	r0, #8
 8000d38:	f000 fe5c 	bl	80019f4 <controlSingleLedTraffic>
	controlSingleLedTraffic(TRAFFIC2, YELLOWTUNING);
 8000d3c:	2105      	movs	r1, #5
 8000d3e:	2009      	movs	r0, #9
 8000d40:	f000 fe58 	bl	80019f4 <controlSingleLedTraffic>
}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <blinkingRED>:

void blinkingRED()
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC1, REDTUNING);
 8000d4c:	2103      	movs	r1, #3
 8000d4e:	2008      	movs	r0, #8
 8000d50:	f000 fe50 	bl	80019f4 <controlSingleLedTraffic>
	controlSingleLedTraffic(TRAFFIC2, REDTUNING);
 8000d54:	2103      	movs	r1, #3
 8000d56:	2009      	movs	r0, #9
 8000d58:	f000 fe4c 	bl	80019f4 <controlSingleLedTraffic>
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <blinkingGREEN>:

void blinkingGREEN()
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC1, GREENTUNING);
 8000d64:	2104      	movs	r1, #4
 8000d66:	2008      	movs	r0, #8
 8000d68:	f000 fe44 	bl	80019f4 <controlSingleLedTraffic>
	controlSingleLedTraffic(TRAFFIC2, GREENTUNING);
 8000d6c:	2104      	movs	r1, #4
 8000d6e:	2009      	movs	r0, #9
 8000d70:	f000 fe40 	bl	80019f4 <controlSingleLedTraffic>
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <offAllSingLEDs>:

void offAllSingLEDs()
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC1, OFF);
 8000d7c:	2106      	movs	r1, #6
 8000d7e:	2008      	movs	r0, #8
 8000d80:	f000 fe38 	bl	80019f4 <controlSingleLedTraffic>
	controlSingleLedTraffic(TRAFFIC2, OFF);
 8000d84:	2106      	movs	r1, #6
 8000d86:	2009      	movs	r0, #9
 8000d88:	f000 fe34 	bl	80019f4 <controlSingleLedTraffic>
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <onAllSingLEDs>:

void onAllSingLEDs()
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC1, ON);
 8000d94:	2107      	movs	r1, #7
 8000d96:	2008      	movs	r0, #8
 8000d98:	f000 fe2c 	bl	80019f4 <controlSingleLedTraffic>
	controlSingleLedTraffic(TRAFFIC2, ON);
 8000d9c:	2107      	movs	r1, #7
 8000d9e:	2009      	movs	r0, #9
 8000da0:	f000 fe28 	bl	80019f4 <controlSingleLedTraffic>
}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <onSingleRedTraffic1>:

void onSingleRedTraffic1()
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC1, REDNORMAL);
 8000dac:	2100      	movs	r1, #0
 8000dae:	2008      	movs	r0, #8
 8000db0:	f000 fe20 	bl	80019f4 <controlSingleLedTraffic>
}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <onSingleYellowTraffic1>:

void onSingleYellowTraffic1()
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC1, YELLOWNORMAL);
 8000dbc:	2102      	movs	r1, #2
 8000dbe:	2008      	movs	r0, #8
 8000dc0:	f000 fe18 	bl	80019f4 <controlSingleLedTraffic>
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <onSingleGreenTraffic1>:

void onSingleGreenTraffic1()
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC1, GREENNORMAL);
 8000dcc:	2101      	movs	r1, #1
 8000dce:	2008      	movs	r0, #8
 8000dd0:	f000 fe10 	bl	80019f4 <controlSingleLedTraffic>
}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <onSingleRedTraffic2>:

void onSingleRedTraffic2()
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC2, REDNORMAL);
 8000ddc:	2100      	movs	r1, #0
 8000dde:	2009      	movs	r0, #9
 8000de0:	f000 fe08 	bl	80019f4 <controlSingleLedTraffic>
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <onSingleYellowTraffic2>:

void onSingleYellowTraffic2()
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC2, YELLOWNORMAL);
 8000dec:	2102      	movs	r1, #2
 8000dee:	2009      	movs	r0, #9
 8000df0:	f000 fe00 	bl	80019f4 <controlSingleLedTraffic>
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <onSingleGreenTraffic2>:

void onSingleGreenTraffic2()
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
	controlSingleLedTraffic(TRAFFIC2, GREENNORMAL);
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	2009      	movs	r0, #9
 8000e00:	f000 fdf8 	bl	80019f4 <controlSingleLedTraffic>
}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <offSingleRedGreenWalk>:

void offSingleRedGreenWalk()
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	controlSingleLedWalk(OFFLEDWALK);
 8000e0c:	200a      	movs	r0, #10
 8000e0e:	f000 fef3 	bl	8001bf8 <controlSingleLedWalk>
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <onGreenOffRedWalk>:
void onGreenOffRedWalk()
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	af00      	add	r7, sp, #0
	controlSingleLedWalk(ONGREENOFFREDWALK);
 8000e1a:	200b      	movs	r0, #11
 8000e1c:	f000 feec 	bl	8001bf8 <controlSingleLedWalk>
}
 8000e20:	bf00      	nop
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <onRedOffGreenWalk>:
void onRedOffGreenWalk()
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	controlSingleLedWalk(ONREDOFFGREENWALK);
 8000e28:	200c      	movs	r0, #12
 8000e2a:	f000 fee5 	bl	8001bf8 <controlSingleLedWalk>
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <ledWalkOperationNormalMode>:

int numberFreq;
int statusLedWalkButton3Press;

void ledWalkOperationNormalMode()
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
    switch (statusTraffic1)
 8000e38:	4b15      	ldr	r3, [pc, #84]	; (8000e90 <ledWalkOperationNormalMode+0x5c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b03      	cmp	r3, #3
 8000e3e:	d01a      	beq.n	8000e76 <ledWalkOperationNormalMode+0x42>
 8000e40:	2b03      	cmp	r3, #3
 8000e42:	dc22      	bgt.n	8000e8a <ledWalkOperationNormalMode+0x56>
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d002      	beq.n	8000e4e <ledWalkOperationNormalMode+0x1a>
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	d00a      	beq.n	8000e62 <ledWalkOperationNormalMode+0x2e>
			offSingleRedGreenWalk();
		else	
			onRedOffGreenWalk();
        break;
    default:
        break;
 8000e4c:	e01d      	b.n	8000e8a <ledWalkOperationNormalMode+0x56>
		if (numberFreq <= 0)
 8000e4e:	4b11      	ldr	r3, [pc, #68]	; (8000e94 <ledWalkOperationNormalMode+0x60>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	dc02      	bgt.n	8000e5c <ledWalkOperationNormalMode+0x28>
			offSingleRedGreenWalk();
 8000e56:	f7ff ffd7 	bl	8000e08 <offSingleRedGreenWalk>
        break;
 8000e5a:	e017      	b.n	8000e8c <ledWalkOperationNormalMode+0x58>
			onGreenOffRedWalk();
 8000e5c:	f7ff ffdb 	bl	8000e16 <onGreenOffRedWalk>
        break;
 8000e60:	e014      	b.n	8000e8c <ledWalkOperationNormalMode+0x58>
		if (numberFreq <= 0)
 8000e62:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <ledWalkOperationNormalMode+0x60>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	dc02      	bgt.n	8000e70 <ledWalkOperationNormalMode+0x3c>
			offSingleRedGreenWalk();
 8000e6a:	f7ff ffcd 	bl	8000e08 <offSingleRedGreenWalk>
        break;
 8000e6e:	e00d      	b.n	8000e8c <ledWalkOperationNormalMode+0x58>
			onRedOffGreenWalk();
 8000e70:	f7ff ffd8 	bl	8000e24 <onRedOffGreenWalk>
        break;
 8000e74:	e00a      	b.n	8000e8c <ledWalkOperationNormalMode+0x58>
		if (numberFreq <= 0)
 8000e76:	4b07      	ldr	r3, [pc, #28]	; (8000e94 <ledWalkOperationNormalMode+0x60>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	dc02      	bgt.n	8000e84 <ledWalkOperationNormalMode+0x50>
			offSingleRedGreenWalk();
 8000e7e:	f7ff ffc3 	bl	8000e08 <offSingleRedGreenWalk>
        break;
 8000e82:	e003      	b.n	8000e8c <ledWalkOperationNormalMode+0x58>
			onRedOffGreenWalk();
 8000e84:	f7ff ffce 	bl	8000e24 <onRedOffGreenWalk>
        break;
 8000e88:	e000      	b.n	8000e8c <ledWalkOperationNormalMode+0x58>
        break;
 8000e8a:	bf00      	nop
    }
}
 8000e8c:	bf00      	nop
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20000480 	.word	0x20000480
 8000e94:	200003e4 	.word	0x200003e4

08000e98 <ledWalkOperationManualMode>:

void ledWalkOperationManualMode()
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
	switch (statusManualMode)
 8000e9c:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <ledWalkOperationManualMode+0x7c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	2b03      	cmp	r3, #3
 8000ea4:	d832      	bhi.n	8000f0c <ledWalkOperationManualMode+0x74>
 8000ea6:	a201      	add	r2, pc, #4	; (adr r2, 8000eac <ledWalkOperationManualMode+0x14>)
 8000ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eac:	08000ebd 	.word	0x08000ebd
 8000eb0:	08000ef9 	.word	0x08000ef9
 8000eb4:	08000ee5 	.word	0x08000ee5
 8000eb8:	08000ed1 	.word	0x08000ed1
	{
	case REDGREENMANUAL:
		if (numberFreq <= 0)
 8000ebc:	4b16      	ldr	r3, [pc, #88]	; (8000f18 <ledWalkOperationManualMode+0x80>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	dc02      	bgt.n	8000eca <ledWalkOperationManualMode+0x32>
			offSingleRedGreenWalk();
 8000ec4:	f7ff ffa0 	bl	8000e08 <offSingleRedGreenWalk>
		else
			onGreenOffRedWalk();
		break;
 8000ec8:	e021      	b.n	8000f0e <ledWalkOperationManualMode+0x76>
			onGreenOffRedWalk();
 8000eca:	f7ff ffa4 	bl	8000e16 <onGreenOffRedWalk>
		break;
 8000ece:	e01e      	b.n	8000f0e <ledWalkOperationManualMode+0x76>
	case YELLOWREDMANUAL:
		if (numberFreq <= 0)
 8000ed0:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <ledWalkOperationManualMode+0x80>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	dc02      	bgt.n	8000ede <ledWalkOperationManualMode+0x46>
			offSingleRedGreenWalk();
 8000ed8:	f7ff ff96 	bl	8000e08 <offSingleRedGreenWalk>
		else
			onRedOffGreenWalk();
		break;
 8000edc:	e017      	b.n	8000f0e <ledWalkOperationManualMode+0x76>
			onRedOffGreenWalk();
 8000ede:	f7ff ffa1 	bl	8000e24 <onRedOffGreenWalk>
		break;
 8000ee2:	e014      	b.n	8000f0e <ledWalkOperationManualMode+0x76>
	case GREENREDMANUAL:
		if (numberFreq <= 0)
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <ledWalkOperationManualMode+0x80>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	dc02      	bgt.n	8000ef2 <ledWalkOperationManualMode+0x5a>
			offSingleRedGreenWalk();
 8000eec:	f7ff ff8c 	bl	8000e08 <offSingleRedGreenWalk>
		else
			onRedOffGreenWalk();
		break;
 8000ef0:	e00d      	b.n	8000f0e <ledWalkOperationManualMode+0x76>
			onRedOffGreenWalk();
 8000ef2:	f7ff ff97 	bl	8000e24 <onRedOffGreenWalk>
		break;
 8000ef6:	e00a      	b.n	8000f0e <ledWalkOperationManualMode+0x76>
	case REDYELLOWMANUAL:
		if (numberFreq <= 0)
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <ledWalkOperationManualMode+0x80>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	dc02      	bgt.n	8000f06 <ledWalkOperationManualMode+0x6e>
			offSingleRedGreenWalk();
 8000f00:	f7ff ff82 	bl	8000e08 <offSingleRedGreenWalk>
		else
			onGreenOffRedWalk();
		break;
 8000f04:	e003      	b.n	8000f0e <ledWalkOperationManualMode+0x76>
			onGreenOffRedWalk();
 8000f06:	f7ff ff86 	bl	8000e16 <onGreenOffRedWalk>
		break;
 8000f0a:	e000      	b.n	8000f0e <ledWalkOperationManualMode+0x76>
	default:
		break;
 8000f0c:	bf00      	nop
	}
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000047c 	.word	0x2000047c
 8000f18:	200003e4 	.word	0x200003e4

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f20:	f001 fab8 	bl	8002494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f24:	f000 f8cc 	bl	80010c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f28:	f000 f9ea 	bl	8001300 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f2c:	f000 f926 	bl	800117c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f30:	f000 f970 	bl	8001214 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000f34:	f001 f9aa 	bl	800228c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f38:	485b      	ldr	r0, [pc, #364]	; (80010a8 <main+0x18c>)
 8000f3a:	f002 fb51 	bl	80035e0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000f3e:	2104      	movs	r1, #4
 8000f40:	485a      	ldr	r0, [pc, #360]	; (80010ac <main+0x190>)
 8000f42:	f002 fc17 	bl	8003774 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 8000f46:	f7ff fc35 	bl	80007b4 <SCH_Init>
  setTimer1(1);
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	f000 feea 	bl	8001d24 <setTimer1>
  SCH_Add_Task(task1, 1000, 1000, 1);
 8000f50:	2301      	movs	r3, #1
 8000f52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f56:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f5a:	4855      	ldr	r0, [pc, #340]	; (80010b0 <main+0x194>)
 8000f5c:	f7ff fab6 	bl	80004cc <SCH_Add_Task>
  SCH_Add_Task(task2, 500, 500, 2);
 8000f60:	2302      	movs	r3, #2
 8000f62:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f66:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f6a:	4852      	ldr	r0, [pc, #328]	; (80010b4 <main+0x198>)
 8000f6c:	f7ff faae 	bl	80004cc <SCH_Add_Task>
//  setTimer2(100);
//  setTimer3(50);
	while (1)
	{
		if (flag1== 1) // flag for getInputButton
 8000f70:	4b51      	ldr	r3, [pc, #324]	; (80010b8 <main+0x19c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	f040 8092 	bne.w	800109e <main+0x182>
		{
			setTimer1(1);
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f000 fed2 	bl	8001d24 <setTimer1>
			switch (getInputButton())
 8000f80:	f7ff fda4 	bl	8000acc <getInputButton>
 8000f84:	4603      	mov	r3, r0
 8000f86:	3b02      	subs	r3, #2
 8000f88:	2b08      	cmp	r3, #8
 8000f8a:	f200 808a 	bhi.w	80010a2 <main+0x186>
 8000f8e:	a201      	add	r2, pc, #4	; (adr r2, 8000f94 <main+0x78>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	08000fb9 	.word	0x08000fb9
 8000f98:	08000fc5 	.word	0x08000fc5
 8000f9c:	08000fd1 	.word	0x08000fd1
 8000fa0:	08000fdd 	.word	0x08000fdd
 8000fa4:	08001007 	.word	0x08001007
 8000fa8:	08001033 	.word	0x08001033
 8000fac:	0800104f 	.word	0x0800104f
 8000fb0:	0800106b 	.word	0x0800106b
 8000fb4:	0800108f 	.word	0x0800108f
			{
				case BUTTON1SinglePress:
					modeStatus= NORMALMODE;
 8000fb8:	4b40      	ldr	r3, [pc, #256]	; (80010bc <main+0x1a0>)
 8000fba:	2206      	movs	r2, #6
 8000fbc:	601a      	str	r2, [r3, #0]
					beginNormalMode();
 8000fbe:	f000 fce3 	bl	8001988 <beginNormalMode>
					break;
 8000fc2:	e06f      	b.n	80010a4 <main+0x188>
				case BUTTON1DoublePress:
					modeStatus= MANUALMODE;
 8000fc4:	4b3d      	ldr	r3, [pc, #244]	; (80010bc <main+0x1a0>)
 8000fc6:	2207      	movs	r2, #7
 8000fc8:	601a      	str	r2, [r3, #0]
					beginManualMode();
 8000fca:	f000 faff 	bl	80015cc <beginManualMode>
					break;
 8000fce:	e069      	b.n	80010a4 <main+0x188>
				case BUTTON1TriplePress:
					modeStatus= TUNINGMODE;
 8000fd0:	4b3a      	ldr	r3, [pc, #232]	; (80010bc <main+0x1a0>)
 8000fd2:	2208      	movs	r2, #8
 8000fd4:	601a      	str	r2, [r3, #0]
					beginTuningMode();
 8000fd6:	f001 f877 	bl	80020c8 <beginTuningMode>
					break;
 8000fda:	e063      	b.n	80010a4 <main+0x188>
				case BUTTON1LongPress:
					switch (modeStatus)
 8000fdc:	4b37      	ldr	r3, [pc, #220]	; (80010bc <main+0x1a0>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b08      	cmp	r3, #8
 8000fe2:	d008      	beq.n	8000ff6 <main+0xda>
 8000fe4:	2b08      	cmp	r3, #8
 8000fe6:	dc0c      	bgt.n	8001002 <main+0xe6>
 8000fe8:	2b05      	cmp	r3, #5
 8000fea:	d007      	beq.n	8000ffc <main+0xe0>
 8000fec:	2b07      	cmp	r3, #7
 8000fee:	d108      	bne.n	8001002 <main+0xe6>
					{
						case MANUALMODE:
							runManualModeFunction();
 8000ff0:	f000 fa40 	bl	8001474 <runManualModeFunction>
							break;
 8000ff4:	e006      	b.n	8001004 <main+0xe8>
						case TUNINGMODE:
							runTuningMode();
 8000ff6:	f000 fff9 	bl	8001fec <runTuningMode>
							break;
 8000ffa:	e003      	b.n	8001004 <main+0xe8>
						case INITMODES:
							offAllSingLEDs();
 8000ffc:	f7ff febc 	bl	8000d78 <offAllSingLEDs>
							break;
 8001000:	e000      	b.n	8001004 <main+0xe8>
						default:
							break;
 8001002:	bf00      	nop
					}
					break;
 8001004:	e04e      	b.n	80010a4 <main+0x188>
				case BUTTON2SinglePress:
					switch (modeStatus)
 8001006:	4b2d      	ldr	r3, [pc, #180]	; (80010bc <main+0x1a0>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2b08      	cmp	r3, #8
 800100c:	d00c      	beq.n	8001028 <main+0x10c>
 800100e:	2b08      	cmp	r3, #8
 8001010:	dc0d      	bgt.n	800102e <main+0x112>
 8001012:	2b06      	cmp	r3, #6
 8001014:	d002      	beq.n	800101c <main+0x100>
 8001016:	2b07      	cmp	r3, #7
 8001018:	d003      	beq.n	8001022 <main+0x106>
							break;
						case TUNINGMODE:
							modifyTuningMode();
							break;
						default:
							break;
 800101a:	e008      	b.n	800102e <main+0x112>
							beginNormalMode();
 800101c:	f000 fcb4 	bl	8001988 <beginNormalMode>
							break;
 8001020:	e006      	b.n	8001030 <main+0x114>
							runManualModeFunction();
 8001022:	f000 fa27 	bl	8001474 <runManualModeFunction>
							break;
 8001026:	e003      	b.n	8001030 <main+0x114>
							modifyTuningMode();
 8001028:	f001 f860 	bl	80020ec <modifyTuningMode>
							break;
 800102c:	e000      	b.n	8001030 <main+0x114>
							break;
 800102e:	bf00      	nop
					}
					break;
 8001030:	e038      	b.n	80010a4 <main+0x188>
				case BUTTON2DoublePress:
					switch (modeStatus)
 8001032:	4b22      	ldr	r3, [pc, #136]	; (80010bc <main+0x1a0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2b05      	cmp	r3, #5
 8001038:	d004      	beq.n	8001044 <main+0x128>
 800103a:	2b08      	cmp	r3, #8
 800103c:	d105      	bne.n	800104a <main+0x12e>
					{
						case TUNINGMODE:
							saveTuningMode();
 800103e:	f001 f8b3 	bl	80021a8 <saveTuningMode>
							break;
 8001042:	e003      	b.n	800104c <main+0x130>
						case INITMODES:
							offAllSingLEDs();
 8001044:	f7ff fe98 	bl	8000d78 <offAllSingLEDs>
							break;
 8001048:	e000      	b.n	800104c <main+0x130>
						default:
							break;
 800104a:	bf00      	nop
					}
					break;
 800104c:	e02a      	b.n	80010a4 <main+0x188>
				case BUTTON2LongPress:
					switch (modeStatus)
 800104e:	4b1b      	ldr	r3, [pc, #108]	; (80010bc <main+0x1a0>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b05      	cmp	r3, #5
 8001054:	d004      	beq.n	8001060 <main+0x144>
 8001056:	2b08      	cmp	r3, #8
 8001058:	d105      	bne.n	8001066 <main+0x14a>
					{
						case TUNINGMODE:
							modifyTuningMode();
 800105a:	f001 f847 	bl	80020ec <modifyTuningMode>
							break;
 800105e:	e003      	b.n	8001068 <main+0x14c>
						case INITMODES:
							offAllSingLEDs();
 8001060:	f7ff fe8a 	bl	8000d78 <offAllSingLEDs>
							break;
 8001064:	e000      	b.n	8001068 <main+0x14c>
						default:
							break;
 8001066:	bf00      	nop
					}
					break;
 8001068:	e01c      	b.n	80010a4 <main+0x188>
				case BUTTON3SinglePress:
					switch (modeStatus)
 800106a:	4b14      	ldr	r3, [pc, #80]	; (80010bc <main+0x1a0>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2b06      	cmp	r3, #6
 8001070:	d002      	beq.n	8001078 <main+0x15c>
 8001072:	2b07      	cmp	r3, #7
 8001074:	d005      	beq.n	8001082 <main+0x166>
						case MANUALMODE:
							beginWalkManualMode();
							ledWalkOperationManualMode();
							break;
						default:
							break;
 8001076:	e009      	b.n	800108c <main+0x170>
							beginWalkNormalMode();
 8001078:	f000 fca8 	bl	80019cc <beginWalkNormalMode>
							ledWalkOperationNormalMode();
 800107c:	f7ff feda 	bl	8000e34 <ledWalkOperationNormalMode>
							break;
 8001080:	e004      	b.n	800108c <main+0x170>
							beginWalkManualMode();
 8001082:	f000 fab3 	bl	80015ec <beginWalkManualMode>
							ledWalkOperationManualMode();
 8001086:	f7ff ff07 	bl	8000e98 <ledWalkOperationManualMode>
							break;
 800108a:	bf00      	nop

					}
					break;
 800108c:	e00a      	b.n	80010a4 <main+0x188>
				case BUTTON3DoublePress:
          modeStatus= INITMODES;
 800108e:	4b0b      	ldr	r3, [pc, #44]	; (80010bc <main+0x1a0>)
 8001090:	2205      	movs	r2, #5
 8001092:	601a      	str	r2, [r3, #0]
					offAllSingLEDs();
 8001094:	f7ff fe70 	bl	8000d78 <offAllSingLEDs>
					offSingleRedGreenWalk();
 8001098:	f7ff feb6 	bl	8000e08 <offSingleRedGreenWalk>
					break;
 800109c:	e002      	b.n	80010a4 <main+0x188>
				default:
					break;
			}
		}
 800109e:	bf00      	nop
 80010a0:	e766      	b.n	8000f70 <main+0x54>
					break;
 80010a2:	bf00      	nop
		if (flag1== 1) // flag for getInputButton
 80010a4:	e764      	b.n	8000f70 <main+0x54>
 80010a6:	bf00      	nop
 80010a8:	200003ec 	.word	0x200003ec
 80010ac:	20000434 	.word	0x20000434
 80010b0:	08000841 	.word	0x08000841
 80010b4:	0800085d 	.word	0x0800085d
 80010b8:	200004a4 	.word	0x200004a4
 80010bc:	2000006c 	.word	0x2000006c

080010c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b094      	sub	sp, #80	; 0x50
 80010c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c6:	f107 0320 	add.w	r3, r7, #32
 80010ca:	2230      	movs	r2, #48	; 0x30
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f004 fac4 	bl	800565c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e4:	2300      	movs	r3, #0
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	4b22      	ldr	r3, [pc, #136]	; (8001174 <SystemClock_Config+0xb4>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ec:	4a21      	ldr	r2, [pc, #132]	; (8001174 <SystemClock_Config+0xb4>)
 80010ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010f2:	6413      	str	r3, [r2, #64]	; 0x40
 80010f4:	4b1f      	ldr	r3, [pc, #124]	; (8001174 <SystemClock_Config+0xb4>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	4b1c      	ldr	r3, [pc, #112]	; (8001178 <SystemClock_Config+0xb8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a1b      	ldr	r2, [pc, #108]	; (8001178 <SystemClock_Config+0xb8>)
 800110a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	4b19      	ldr	r3, [pc, #100]	; (8001178 <SystemClock_Config+0xb8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800111c:	2302      	movs	r3, #2
 800111e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001120:	2301      	movs	r3, #1
 8001122:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001124:	2310      	movs	r3, #16
 8001126:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001128:	2300      	movs	r3, #0
 800112a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112c:	f107 0320 	add.w	r3, r7, #32
 8001130:	4618      	mov	r0, r3
 8001132:	f001 fdad 	bl	8002c90 <HAL_RCC_OscConfig>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800113c:	f000 f988 	bl	8001450 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001140:	230f      	movs	r3, #15
 8001142:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001148:	2380      	movs	r3, #128	; 0x80
 800114a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800114c:	2300      	movs	r3, #0
 800114e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f002 f810 	bl	8003180 <HAL_RCC_ClockConfig>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001166:	f000 f973 	bl	8001450 <Error_Handler>
  }
}
 800116a:	bf00      	nop
 800116c:	3750      	adds	r7, #80	; 0x50
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40023800 	.word	0x40023800
 8001178:	40007000 	.word	0x40007000

0800117c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001182:	f107 0308 	add.w	r3, r7, #8
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001190:	463b      	mov	r3, r7
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001198:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <MX_TIM2_Init+0x94>)
 800119a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800119e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80011a0:	4b1b      	ldr	r3, [pc, #108]	; (8001210 <MX_TIM2_Init+0x94>)
 80011a2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80011a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a8:	4b19      	ldr	r3, [pc, #100]	; (8001210 <MX_TIM2_Init+0x94>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80011ae:	4b18      	ldr	r3, [pc, #96]	; (8001210 <MX_TIM2_Init+0x94>)
 80011b0:	2209      	movs	r2, #9
 80011b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b4:	4b16      	ldr	r3, [pc, #88]	; (8001210 <MX_TIM2_Init+0x94>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ba:	4b15      	ldr	r3, [pc, #84]	; (8001210 <MX_TIM2_Init+0x94>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011c0:	4813      	ldr	r0, [pc, #76]	; (8001210 <MX_TIM2_Init+0x94>)
 80011c2:	f002 f9bd 	bl	8003540 <HAL_TIM_Base_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011cc:	f000 f940 	bl	8001450 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011d6:	f107 0308 	add.w	r3, r7, #8
 80011da:	4619      	mov	r1, r3
 80011dc:	480c      	ldr	r0, [pc, #48]	; (8001210 <MX_TIM2_Init+0x94>)
 80011de:	f002 fd5b 	bl	8003c98 <HAL_TIM_ConfigClockSource>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011e8:	f000 f932 	bl	8001450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ec:	2300      	movs	r3, #0
 80011ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011f4:	463b      	mov	r3, r7
 80011f6:	4619      	mov	r1, r3
 80011f8:	4805      	ldr	r0, [pc, #20]	; (8001210 <MX_TIM2_Init+0x94>)
 80011fa:	f003 f94d 	bl	8004498 <HAL_TIMEx_MasterConfigSynchronization>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001204:	f000 f924 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001208:	bf00      	nop
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200003ec 	.word	0x200003ec

08001214 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08e      	sub	sp, #56	; 0x38
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800121a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001228:	f107 0320 	add.w	r3, r7, #32
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
 8001240:	615a      	str	r2, [r3, #20]
 8001242:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001244:	4b2c      	ldr	r3, [pc, #176]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001246:	4a2d      	ldr	r2, [pc, #180]	; (80012fc <MX_TIM3_Init+0xe8>)
 8001248:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 800124a:	4b2b      	ldr	r3, [pc, #172]	; (80012f8 <MX_TIM3_Init+0xe4>)
 800124c:	2207      	movs	r2, #7
 800124e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001250:	4b29      	ldr	r3, [pc, #164]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 299;
 8001256:	4b28      	ldr	r3, [pc, #160]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001258:	f240 122b 	movw	r2, #299	; 0x12b
 800125c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125e:	4b26      	ldr	r3, [pc, #152]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b24      	ldr	r3, [pc, #144]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800126a:	4823      	ldr	r0, [pc, #140]	; (80012f8 <MX_TIM3_Init+0xe4>)
 800126c:	f002 f968 	bl	8003540 <HAL_TIM_Base_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001276:	f000 f8eb 	bl	8001450 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001280:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001284:	4619      	mov	r1, r3
 8001286:	481c      	ldr	r0, [pc, #112]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001288:	f002 fd06 	bl	8003c98 <HAL_TIM_ConfigClockSource>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001292:	f000 f8dd 	bl	8001450 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001296:	4818      	ldr	r0, [pc, #96]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001298:	f002 fa12 	bl	80036c0 <HAL_TIM_PWM_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012a2:	f000 f8d5 	bl	8001450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a6:	2300      	movs	r3, #0
 80012a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012ae:	f107 0320 	add.w	r3, r7, #32
 80012b2:	4619      	mov	r1, r3
 80012b4:	4810      	ldr	r0, [pc, #64]	; (80012f8 <MX_TIM3_Init+0xe4>)
 80012b6:	f003 f8ef 	bl	8004498 <HAL_TIMEx_MasterConfigSynchronization>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80012c0:	f000 f8c6 	bl	8001450 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c4:	2360      	movs	r3, #96	; 0x60
 80012c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200;
 80012c8:	23c8      	movs	r3, #200	; 0xc8
 80012ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2204      	movs	r2, #4
 80012d8:	4619      	mov	r1, r3
 80012da:	4807      	ldr	r0, [pc, #28]	; (80012f8 <MX_TIM3_Init+0xe4>)
 80012dc:	f002 fc1a 	bl	8003b14 <HAL_TIM_PWM_ConfigChannel>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80012e6:	f000 f8b3 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012ea:	4803      	ldr	r0, [pc, #12]	; (80012f8 <MX_TIM3_Init+0xe4>)
 80012ec:	f000 fd9a 	bl	8001e24 <HAL_TIM_MspPostInit>

}
 80012f0:	bf00      	nop
 80012f2:	3738      	adds	r7, #56	; 0x38
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000434 	.word	0x20000434
 80012fc:	40000400 	.word	0x40000400

08001300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	609a      	str	r2, [r3, #8]
 8001312:	60da      	str	r2, [r3, #12]
 8001314:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001316:	2300      	movs	r3, #0
 8001318:	60bb      	str	r3, [r7, #8]
 800131a:	4b44      	ldr	r3, [pc, #272]	; (800142c <MX_GPIO_Init+0x12c>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	4a43      	ldr	r2, [pc, #268]	; (800142c <MX_GPIO_Init+0x12c>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	6313      	str	r3, [r2, #48]	; 0x30
 8001326:	4b41      	ldr	r3, [pc, #260]	; (800142c <MX_GPIO_Init+0x12c>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	60bb      	str	r3, [r7, #8]
 8001330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	607b      	str	r3, [r7, #4]
 8001336:	4b3d      	ldr	r3, [pc, #244]	; (800142c <MX_GPIO_Init+0x12c>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	4a3c      	ldr	r2, [pc, #240]	; (800142c <MX_GPIO_Init+0x12c>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	6313      	str	r3, [r2, #48]	; 0x30
 8001342:	4b3a      	ldr	r3, [pc, #232]	; (800142c <MX_GPIO_Init+0x12c>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	603b      	str	r3, [r7, #0]
 8001352:	4b36      	ldr	r3, [pc, #216]	; (800142c <MX_GPIO_Init+0x12c>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	4a35      	ldr	r2, [pc, #212]	; (800142c <MX_GPIO_Init+0x12c>)
 8001358:	f043 0308 	orr.w	r3, r3, #8
 800135c:	6313      	str	r3, [r2, #48]	; 0x30
 800135e:	4b33      	ldr	r3, [pc, #204]	; (800142c <MX_GPIO_Init+0x12c>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	f003 0308 	and.w	r3, r3, #8
 8001366:	603b      	str	r3, [r7, #0]
 8001368:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, segA_Pin|segB_Pin|segC_Pin|segD_Pin
 800136a:	2200      	movs	r2, #0
 800136c:	217f      	movs	r1, #127	; 0x7f
 800136e:	4830      	ldr	r0, [pc, #192]	; (8001430 <MX_GPIO_Init+0x130>)
 8001370:	f001 fc5a 	bl	8002c28 <HAL_GPIO_WritePin>
                          |segE_Pin|segF_Pin|segG_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RED1_Pin|GREEN1_Pin|YELLOW1_Pin|RED2_Pin
 8001374:	2201      	movs	r2, #1
 8001376:	213f      	movs	r1, #63	; 0x3f
 8001378:	482e      	ldr	r0, [pc, #184]	; (8001434 <MX_GPIO_Init+0x134>)
 800137a:	f001 fc55 	bl	8002c28 <HAL_GPIO_WritePin>
                          |GREEN2_Pin|YELLOW2_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, en2_Pin|en3_Pin|en4_Pin|en0_Pin
 800137e:	2200      	movs	r2, #0
 8001380:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8001384:	482b      	ldr	r0, [pc, #172]	; (8001434 <MX_GPIO_Init+0x134>)
 8001386:	f001 fc4f 	bl	8002c28 <HAL_GPIO_WritePin>
                          |en1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, WALKGREEN_Pin|WALKRED_Pin, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001390:	4829      	ldr	r0, [pc, #164]	; (8001438 <MX_GPIO_Init+0x138>)
 8001392:	f001 fc49 	bl	8002c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : segA_Pin segB_Pin segC_Pin segD_Pin
                           segE_Pin segF_Pin segG_Pin */
  GPIO_InitStruct.Pin = segA_Pin|segB_Pin|segC_Pin|segD_Pin
 8001396:	237f      	movs	r3, #127	; 0x7f
 8001398:	60fb      	str	r3, [r7, #12]
                          |segE_Pin|segF_Pin|segG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	4619      	mov	r1, r3
 80013ac:	4820      	ldr	r0, [pc, #128]	; (8001430 <MX_GPIO_Init+0x130>)
 80013ae:	f001 fa87 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED1_Pin GREEN1_Pin YELLOW1_Pin RED2_Pin
                           GREEN2_Pin YELLOW2_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|GREEN1_Pin|YELLOW1_Pin|RED2_Pin
 80013b2:	233f      	movs	r3, #63	; 0x3f
 80013b4:	60fb      	str	r3, [r7, #12]
                          |GREEN2_Pin|YELLOW2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013be:	2303      	movs	r3, #3
 80013c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	4619      	mov	r1, r3
 80013c8:	481a      	ldr	r0, [pc, #104]	; (8001434 <MX_GPIO_Init+0x134>)
 80013ca:	f001 fa79 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : en2_Pin en3_Pin en4_Pin en0_Pin
                           en1_Pin */
  GPIO_InitStruct.Pin = en2_Pin|en3_Pin|en4_Pin|en0_Pin
 80013ce:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80013d2:	60fb      	str	r3, [r7, #12]
                          |en1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	4619      	mov	r1, r3
 80013e6:	4813      	ldr	r0, [pc, #76]	; (8001434 <MX_GPIO_Init+0x134>)
 80013e8:	f001 fa6a 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : WALKGREEN_Pin WALKRED_Pin */
  GPIO_InitStruct.Pin = WALKGREEN_Pin|WALKRED_Pin;
 80013ec:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f2:	2301      	movs	r3, #1
 80013f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fa:	2303      	movs	r3, #3
 80013fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	4619      	mov	r1, r3
 8001404:	480c      	ldr	r0, [pc, #48]	; (8001438 <MX_GPIO_Init+0x138>)
 8001406:	f001 fa5b 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 800140a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800140e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001410:	2300      	movs	r3, #0
 8001412:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001414:	2301      	movs	r3, #1
 8001416:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	4619      	mov	r1, r3
 800141e:	4804      	ldr	r0, [pc, #16]	; (8001430 <MX_GPIO_Init+0x130>)
 8001420:	f001 fa4e 	bl	80028c0 <HAL_GPIO_Init>

}
 8001424:	bf00      	nop
 8001426:	3720      	adds	r7, #32
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40023800 	.word	0x40023800
 8001430:	40020000 	.word	0x40020000
 8001434:	40020400 	.word	0x40020400
 8001438:	40020c00 	.word	0x40020c00

0800143c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	runTimer();
 8001444:	f000 fc16 	bl	8001c74 <runTimer>
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001454:	b672      	cpsid	i
}
 8001456:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001458:	e7fe      	b.n	8001458 <Error_Handler+0x8>
	...

0800145c <initStatusManualMode>:
#include "ledWalk.h"

int statusManualMode= INITMANUAL;

void initStatusManualMode()
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
	statusManualMode= INITMANUAL;
 8001460:	4b03      	ldr	r3, [pc, #12]	; (8001470 <initStatusManualMode+0x14>)
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	2000047c 	.word	0x2000047c

08001474 <runManualModeFunction>:
void runManualModeFunction()
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	switch (statusManualMode) 
 8001478:	4b51      	ldr	r3, [pc, #324]	; (80015c0 <runManualModeFunction+0x14c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b04      	cmp	r3, #4
 800147e:	f200 809b 	bhi.w	80015b8 <runManualModeFunction+0x144>
 8001482:	a201      	add	r2, pc, #4	; (adr r2, 8001488 <runManualModeFunction+0x14>)
 8001484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001488:	0800149d 	.word	0x0800149d
 800148c:	080014b7 	.word	0x080014b7
 8001490:	080014f3 	.word	0x080014f3
 8001494:	08001535 	.word	0x08001535
 8001498:	08001577 	.word	0x08001577
	{
		case INITMANUAL:
			statusManualMode= REDGREENMANUAL;
 800149c:	4b48      	ldr	r3, [pc, #288]	; (80015c0 <runManualModeFunction+0x14c>)
 800149e:	2201      	movs	r2, #1
 80014a0:	601a      	str	r2, [r3, #0]
			update7SEGBufferMode(2);
 80014a2:	2002      	movs	r0, #2
 80014a4:	f7ff fc38 	bl	8000d18 <update7SEGBufferMode>
			offAllSingLEDs();
 80014a8:	f7ff fc66 	bl	8000d78 <offAllSingLEDs>
			onSingleRedTraffic1();
 80014ac:	f7ff fc7c 	bl	8000da8 <onSingleRedTraffic1>
			onSingleGreenTraffic2();
 80014b0:	f7ff fca2 	bl	8000df8 <onSingleGreenTraffic2>
			break;
 80014b4:	e081      	b.n	80015ba <runManualModeFunction+0x146>
		case REDGREENMANUAL:
			statusManualMode= REDYELLOWMANUAL;
 80014b6:	4b42      	ldr	r3, [pc, #264]	; (80015c0 <runManualModeFunction+0x14c>)
 80014b8:	2202      	movs	r2, #2
 80014ba:	601a      	str	r2, [r3, #0]
			if (statusManualMode== statusLedWalkButton3Press)
 80014bc:	4b40      	ldr	r3, [pc, #256]	; (80015c0 <runManualModeFunction+0x14c>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b40      	ldr	r3, [pc, #256]	; (80015c4 <runManualModeFunction+0x150>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d10b      	bne.n	80014e0 <runManualModeFunction+0x6c>
				numberFreq= (numberFreq > 0)? numberFreq-1 :numberFreq;
 80014c8:	4b3f      	ldr	r3, [pc, #252]	; (80015c8 <runManualModeFunction+0x154>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	dd03      	ble.n	80014d8 <runManualModeFunction+0x64>
 80014d0:	4b3d      	ldr	r3, [pc, #244]	; (80015c8 <runManualModeFunction+0x154>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	3b01      	subs	r3, #1
 80014d6:	e001      	b.n	80014dc <runManualModeFunction+0x68>
 80014d8:	4b3b      	ldr	r3, [pc, #236]	; (80015c8 <runManualModeFunction+0x154>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a3a      	ldr	r2, [pc, #232]	; (80015c8 <runManualModeFunction+0x154>)
 80014de:	6013      	str	r3, [r2, #0]
			ledWalkOperationManualMode();
 80014e0:	f7ff fcda 	bl	8000e98 <ledWalkOperationManualMode>
			offAllSingLEDs();
 80014e4:	f7ff fc48 	bl	8000d78 <offAllSingLEDs>
			onSingleRedTraffic1();
 80014e8:	f7ff fc5e 	bl	8000da8 <onSingleRedTraffic1>
			onSingleYellowTraffic2();
 80014ec:	f7ff fc7c 	bl	8000de8 <onSingleYellowTraffic2>
			break;
 80014f0:	e063      	b.n	80015ba <runManualModeFunction+0x146>
		case REDYELLOWMANUAL:
			statusManualMode= GREENREDMANUAL;
 80014f2:	4b33      	ldr	r3, [pc, #204]	; (80015c0 <runManualModeFunction+0x14c>)
 80014f4:	2203      	movs	r2, #3
 80014f6:	601a      	str	r2, [r3, #0]
			if (statusManualMode== statusLedWalkButton3Press)
 80014f8:	4b31      	ldr	r3, [pc, #196]	; (80015c0 <runManualModeFunction+0x14c>)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	4b31      	ldr	r3, [pc, #196]	; (80015c4 <runManualModeFunction+0x150>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	429a      	cmp	r2, r3
 8001502:	d10b      	bne.n	800151c <runManualModeFunction+0xa8>
				numberFreq= (numberFreq > 0)? numberFreq-1 :numberFreq;
 8001504:	4b30      	ldr	r3, [pc, #192]	; (80015c8 <runManualModeFunction+0x154>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	dd03      	ble.n	8001514 <runManualModeFunction+0xa0>
 800150c:	4b2e      	ldr	r3, [pc, #184]	; (80015c8 <runManualModeFunction+0x154>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	3b01      	subs	r3, #1
 8001512:	e001      	b.n	8001518 <runManualModeFunction+0xa4>
 8001514:	4b2c      	ldr	r3, [pc, #176]	; (80015c8 <runManualModeFunction+0x154>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a2b      	ldr	r2, [pc, #172]	; (80015c8 <runManualModeFunction+0x154>)
 800151a:	6013      	str	r3, [r2, #0]
			ledWalkOperationManualMode();
 800151c:	f7ff fcbc 	bl	8000e98 <ledWalkOperationManualMode>
			update7SEGBufferMode(2);
 8001520:	2002      	movs	r0, #2
 8001522:	f7ff fbf9 	bl	8000d18 <update7SEGBufferMode>
			offAllSingLEDs();
 8001526:	f7ff fc27 	bl	8000d78 <offAllSingLEDs>
			onSingleGreenTraffic1();
 800152a:	f7ff fc4d 	bl	8000dc8 <onSingleGreenTraffic1>
			onSingleRedTraffic2();
 800152e:	f7ff fc53 	bl	8000dd8 <onSingleRedTraffic2>
			break;
 8001532:	e042      	b.n	80015ba <runManualModeFunction+0x146>
		case GREENREDMANUAL:
			statusManualMode= YELLOWREDMANUAL;
 8001534:	4b22      	ldr	r3, [pc, #136]	; (80015c0 <runManualModeFunction+0x14c>)
 8001536:	2204      	movs	r2, #4
 8001538:	601a      	str	r2, [r3, #0]
			if (statusManualMode== statusLedWalkButton3Press)
 800153a:	4b21      	ldr	r3, [pc, #132]	; (80015c0 <runManualModeFunction+0x14c>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	4b21      	ldr	r3, [pc, #132]	; (80015c4 <runManualModeFunction+0x150>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	429a      	cmp	r2, r3
 8001544:	d10b      	bne.n	800155e <runManualModeFunction+0xea>
				numberFreq= (numberFreq > 0)? numberFreq-1 :numberFreq;
 8001546:	4b20      	ldr	r3, [pc, #128]	; (80015c8 <runManualModeFunction+0x154>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	dd03      	ble.n	8001556 <runManualModeFunction+0xe2>
 800154e:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <runManualModeFunction+0x154>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	3b01      	subs	r3, #1
 8001554:	e001      	b.n	800155a <runManualModeFunction+0xe6>
 8001556:	4b1c      	ldr	r3, [pc, #112]	; (80015c8 <runManualModeFunction+0x154>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a1b      	ldr	r2, [pc, #108]	; (80015c8 <runManualModeFunction+0x154>)
 800155c:	6013      	str	r3, [r2, #0]
			ledWalkOperationManualMode();
 800155e:	f7ff fc9b 	bl	8000e98 <ledWalkOperationManualMode>
			update7SEGBufferMode(2);
 8001562:	2002      	movs	r0, #2
 8001564:	f7ff fbd8 	bl	8000d18 <update7SEGBufferMode>
			offAllSingLEDs();
 8001568:	f7ff fc06 	bl	8000d78 <offAllSingLEDs>
			onSingleYellowTraffic1();
 800156c:	f7ff fc24 	bl	8000db8 <onSingleYellowTraffic1>
			onSingleRedTraffic2();
 8001570:	f7ff fc32 	bl	8000dd8 <onSingleRedTraffic2>
			break;
 8001574:	e021      	b.n	80015ba <runManualModeFunction+0x146>
		case YELLOWREDMANUAL:
			statusManualMode= REDGREENMANUAL;
 8001576:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <runManualModeFunction+0x14c>)
 8001578:	2201      	movs	r2, #1
 800157a:	601a      	str	r2, [r3, #0]
			if (statusManualMode== statusLedWalkButton3Press)
 800157c:	4b10      	ldr	r3, [pc, #64]	; (80015c0 <runManualModeFunction+0x14c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b10      	ldr	r3, [pc, #64]	; (80015c4 <runManualModeFunction+0x150>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d10b      	bne.n	80015a0 <runManualModeFunction+0x12c>
				numberFreq= (numberFreq > 0)? numberFreq-1 :numberFreq;
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <runManualModeFunction+0x154>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	dd03      	ble.n	8001598 <runManualModeFunction+0x124>
 8001590:	4b0d      	ldr	r3, [pc, #52]	; (80015c8 <runManualModeFunction+0x154>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	3b01      	subs	r3, #1
 8001596:	e001      	b.n	800159c <runManualModeFunction+0x128>
 8001598:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <runManualModeFunction+0x154>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a0a      	ldr	r2, [pc, #40]	; (80015c8 <runManualModeFunction+0x154>)
 800159e:	6013      	str	r3, [r2, #0]
			ledWalkOperationManualMode();
 80015a0:	f7ff fc7a 	bl	8000e98 <ledWalkOperationManualMode>
			update7SEGBufferMode(2);
 80015a4:	2002      	movs	r0, #2
 80015a6:	f7ff fbb7 	bl	8000d18 <update7SEGBufferMode>
			offAllSingLEDs();
 80015aa:	f7ff fbe5 	bl	8000d78 <offAllSingLEDs>
			onSingleRedTraffic1();
 80015ae:	f7ff fbfb 	bl	8000da8 <onSingleRedTraffic1>
			onSingleGreenTraffic2();
 80015b2:	f7ff fc21 	bl	8000df8 <onSingleGreenTraffic2>
			break;
 80015b6:	e000      	b.n	80015ba <runManualModeFunction+0x146>
		default:
			break;
 80015b8:	bf00      	nop
	}
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	2000047c 	.word	0x2000047c
 80015c4:	200003e8 	.word	0x200003e8
 80015c8:	200003e4 	.word	0x200003e4

080015cc <beginManualMode>:

void beginManualMode()
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	numberFreq= 0;
 80015d0:	4b05      	ldr	r3, [pc, #20]	; (80015e8 <beginManualMode+0x1c>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
	offSingleRedGreenWalk();
 80015d6:	f7ff fc17 	bl	8000e08 <offSingleRedGreenWalk>
	initStatusManualMode();
 80015da:	f7ff ff3f 	bl	800145c <initStatusManualMode>
	runManualModeFunction();
 80015de:	f7ff ff49 	bl	8001474 <runManualModeFunction>
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200003e4 	.word	0x200003e4

080015ec <beginWalkManualMode>:

void beginWalkManualMode()
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
	numberFreq= 3;
 80015f0:	4b05      	ldr	r3, [pc, #20]	; (8001608 <beginWalkManualMode+0x1c>)
 80015f2:	2203      	movs	r2, #3
 80015f4:	601a      	str	r2, [r3, #0]
	statusLedWalkButton3Press= statusManualMode;
 80015f6:	4b05      	ldr	r3, [pc, #20]	; (800160c <beginWalkManualMode+0x20>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a05      	ldr	r2, [pc, #20]	; (8001610 <beginWalkManualMode+0x24>)
 80015fc:	6013      	str	r3, [r2, #0]
}
 80015fe:	bf00      	nop
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	200003e4 	.word	0x200003e4
 800160c:	2000047c 	.word	0x2000047c
 8001610:	200003e8 	.word	0x200003e8

08001614 <initStatusNormalMode>:
int counterLedGreen2;
int counterLedYellow1;
int counterLedYellow2;

void initStatusNormalMode()
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
	statusTraffic1 = INITNORMAL;
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <initStatusNormalMode+0x1c>)
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
	statusTraffic2 = INITNORMAL;
 800161e:	4b05      	ldr	r3, [pc, #20]	; (8001634 <initStatusNormalMode+0x20>)
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000480 	.word	0x20000480
 8001634:	20000484 	.word	0x20000484

08001638 <runNormalMode>:
void runNormalMode()
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
	switch (statusTraffic1)
 800163c:	4b93      	ldr	r3, [pc, #588]	; (800188c <runNormalMode+0x254>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2b03      	cmp	r3, #3
 8001642:	f200 80d1 	bhi.w	80017e8 <runNormalMode+0x1b0>
 8001646:	a201      	add	r2, pc, #4	; (adr r2, 800164c <runNormalMode+0x14>)
 8001648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800164c:	0800165d 	.word	0x0800165d
 8001650:	0800167f 	.word	0x0800167f
 8001654:	080016f9 	.word	0x080016f9
 8001658:	08001771 	.word	0x08001771
	{
	case INITNORMAL:
		counterLedRed1 = durationLedRed;
 800165c:	4b8c      	ldr	r3, [pc, #560]	; (8001890 <runNormalMode+0x258>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a8c      	ldr	r2, [pc, #560]	; (8001894 <runNormalMode+0x25c>)
 8001662:	6013      	str	r3, [r2, #0]
		statusTraffic1 = REDNORMAL;
 8001664:	4b89      	ldr	r3, [pc, #548]	; (800188c <runNormalMode+0x254>)
 8001666:	2201      	movs	r2, #1
 8001668:	601a      	str	r2, [r3, #0]
		onSingleRedTraffic1();
 800166a:	f7ff fb9d 	bl	8000da8 <onSingleRedTraffic1>
		update7SEGBufferTraffic1(counterLedRed1);
 800166e:	4b89      	ldr	r3, [pc, #548]	; (8001894 <runNormalMode+0x25c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff fb38 	bl	8000ce8 <update7SEGBufferTraffic1>
		printTerminalInfoModeTraffic1();
 8001678:	f000 fe74 	bl	8002364 <printTerminalInfoModeTraffic1>
		break;
 800167c:	e0bb      	b.n	80017f6 <runNormalMode+0x1be>
	case REDNORMAL:
		if (counterLedRed1 > 0)
 800167e:	4b85      	ldr	r3, [pc, #532]	; (8001894 <runNormalMode+0x25c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	f340 80b2 	ble.w	80017ec <runNormalMode+0x1b4>
		{
			counterLedRed1--;
 8001688:	4b82      	ldr	r3, [pc, #520]	; (8001894 <runNormalMode+0x25c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	3b01      	subs	r3, #1
 800168e:	4a81      	ldr	r2, [pc, #516]	; (8001894 <runNormalMode+0x25c>)
 8001690:	6013      	str	r3, [r2, #0]
			if (counterLedRed1 <= 0)
 8001692:	4b80      	ldr	r3, [pc, #512]	; (8001894 <runNormalMode+0x25c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	dc24      	bgt.n	80016e4 <runNormalMode+0xac>
			{
				counterLedGreen1 = durationLedGreen;
 800169a:	4b7f      	ldr	r3, [pc, #508]	; (8001898 <runNormalMode+0x260>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a7f      	ldr	r2, [pc, #508]	; (800189c <runNormalMode+0x264>)
 80016a0:	6013      	str	r3, [r2, #0]
				statusTraffic1 = GREENNORMAL;
 80016a2:	4b7a      	ldr	r3, [pc, #488]	; (800188c <runNormalMode+0x254>)
 80016a4:	2202      	movs	r2, #2
 80016a6:	601a      	str	r2, [r3, #0]
				if (statusLedWalkButton3Press== statusTraffic1)
 80016a8:	4b7d      	ldr	r3, [pc, #500]	; (80018a0 <runNormalMode+0x268>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4b77      	ldr	r3, [pc, #476]	; (800188c <runNormalMode+0x254>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d10b      	bne.n	80016cc <runNormalMode+0x94>
					numberFreq= (numberFreq > 0)? numberFreq- 1: numberFreq;
 80016b4:	4b7b      	ldr	r3, [pc, #492]	; (80018a4 <runNormalMode+0x26c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	dd03      	ble.n	80016c4 <runNormalMode+0x8c>
 80016bc:	4b79      	ldr	r3, [pc, #484]	; (80018a4 <runNormalMode+0x26c>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	3b01      	subs	r3, #1
 80016c2:	e001      	b.n	80016c8 <runNormalMode+0x90>
 80016c4:	4b77      	ldr	r3, [pc, #476]	; (80018a4 <runNormalMode+0x26c>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a76      	ldr	r2, [pc, #472]	; (80018a4 <runNormalMode+0x26c>)
 80016ca:	6013      	str	r3, [r2, #0]
				ledWalkOperationNormalMode();
 80016cc:	f7ff fbb2 	bl	8000e34 <ledWalkOperationNormalMode>
				onSingleGreenTraffic1();
 80016d0:	f7ff fb7a 	bl	8000dc8 <onSingleGreenTraffic1>
				update7SEGBufferTraffic1(counterLedGreen1);
 80016d4:	4b71      	ldr	r3, [pc, #452]	; (800189c <runNormalMode+0x264>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fb05 	bl	8000ce8 <update7SEGBufferTraffic1>
				printTerminalInfoModeTraffic1();
 80016de:	f000 fe41 	bl	8002364 <printTerminalInfoModeTraffic1>
				onSingleRedTraffic1();
				update7SEGBufferTraffic1(counterLedRed1);
				printTerminalInfoModeTraffic1();
			}
		}
		break;
 80016e2:	e083      	b.n	80017ec <runNormalMode+0x1b4>
				onSingleRedTraffic1();
 80016e4:	f7ff fb60 	bl	8000da8 <onSingleRedTraffic1>
				update7SEGBufferTraffic1(counterLedRed1);
 80016e8:	4b6a      	ldr	r3, [pc, #424]	; (8001894 <runNormalMode+0x25c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fafb 	bl	8000ce8 <update7SEGBufferTraffic1>
				printTerminalInfoModeTraffic1();
 80016f2:	f000 fe37 	bl	8002364 <printTerminalInfoModeTraffic1>
		break;
 80016f6:	e079      	b.n	80017ec <runNormalMode+0x1b4>
	case GREENNORMAL:
		if (counterLedGreen1 > 0)
 80016f8:	4b68      	ldr	r3, [pc, #416]	; (800189c <runNormalMode+0x264>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	dd77      	ble.n	80017f0 <runNormalMode+0x1b8>
		{
			counterLedGreen1--;
 8001700:	4b66      	ldr	r3, [pc, #408]	; (800189c <runNormalMode+0x264>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	3b01      	subs	r3, #1
 8001706:	4a65      	ldr	r2, [pc, #404]	; (800189c <runNormalMode+0x264>)
 8001708:	6013      	str	r3, [r2, #0]
			if (counterLedGreen1 <= 0)
 800170a:	4b64      	ldr	r3, [pc, #400]	; (800189c <runNormalMode+0x264>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	dc24      	bgt.n	800175c <runNormalMode+0x124>
			{
				counterLedYellow1 = durationLedYellow;
 8001712:	4b65      	ldr	r3, [pc, #404]	; (80018a8 <runNormalMode+0x270>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a65      	ldr	r2, [pc, #404]	; (80018ac <runNormalMode+0x274>)
 8001718:	6013      	str	r3, [r2, #0]
				statusTraffic1 = YELLOWNORMAL;
 800171a:	4b5c      	ldr	r3, [pc, #368]	; (800188c <runNormalMode+0x254>)
 800171c:	2203      	movs	r2, #3
 800171e:	601a      	str	r2, [r3, #0]
				if (statusLedWalkButton3Press== statusTraffic1)
 8001720:	4b5f      	ldr	r3, [pc, #380]	; (80018a0 <runNormalMode+0x268>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b59      	ldr	r3, [pc, #356]	; (800188c <runNormalMode+0x254>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	429a      	cmp	r2, r3
 800172a:	d10b      	bne.n	8001744 <runNormalMode+0x10c>
					numberFreq= (numberFreq > 0)? numberFreq- 1: numberFreq;
 800172c:	4b5d      	ldr	r3, [pc, #372]	; (80018a4 <runNormalMode+0x26c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	dd03      	ble.n	800173c <runNormalMode+0x104>
 8001734:	4b5b      	ldr	r3, [pc, #364]	; (80018a4 <runNormalMode+0x26c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3b01      	subs	r3, #1
 800173a:	e001      	b.n	8001740 <runNormalMode+0x108>
 800173c:	4b59      	ldr	r3, [pc, #356]	; (80018a4 <runNormalMode+0x26c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a58      	ldr	r2, [pc, #352]	; (80018a4 <runNormalMode+0x26c>)
 8001742:	6013      	str	r3, [r2, #0]
				ledWalkOperationNormalMode();
 8001744:	f7ff fb76 	bl	8000e34 <ledWalkOperationNormalMode>
				onSingleYellowTraffic1();
 8001748:	f7ff fb36 	bl	8000db8 <onSingleYellowTraffic1>
				update7SEGBufferTraffic1(counterLedYellow1);
 800174c:	4b57      	ldr	r3, [pc, #348]	; (80018ac <runNormalMode+0x274>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff fac9 	bl	8000ce8 <update7SEGBufferTraffic1>
				printTerminalInfoModeTraffic1();
 8001756:	f000 fe05 	bl	8002364 <printTerminalInfoModeTraffic1>
				onSingleGreenTraffic1();
				update7SEGBufferTraffic1(counterLedGreen1);
				printTerminalInfoModeTraffic1();
			}
		}
		break;
 800175a:	e049      	b.n	80017f0 <runNormalMode+0x1b8>
				onSingleGreenTraffic1();
 800175c:	f7ff fb34 	bl	8000dc8 <onSingleGreenTraffic1>
				update7SEGBufferTraffic1(counterLedGreen1);
 8001760:	4b4e      	ldr	r3, [pc, #312]	; (800189c <runNormalMode+0x264>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fabf 	bl	8000ce8 <update7SEGBufferTraffic1>
				printTerminalInfoModeTraffic1();
 800176a:	f000 fdfb 	bl	8002364 <printTerminalInfoModeTraffic1>
		break;
 800176e:	e03f      	b.n	80017f0 <runNormalMode+0x1b8>
	case YELLOWNORMAL:
		if (counterLedYellow1 > 0)
 8001770:	4b4e      	ldr	r3, [pc, #312]	; (80018ac <runNormalMode+0x274>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	dd3d      	ble.n	80017f4 <runNormalMode+0x1bc>
		{
			counterLedYellow1--;
 8001778:	4b4c      	ldr	r3, [pc, #304]	; (80018ac <runNormalMode+0x274>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	3b01      	subs	r3, #1
 800177e:	4a4b      	ldr	r2, [pc, #300]	; (80018ac <runNormalMode+0x274>)
 8001780:	6013      	str	r3, [r2, #0]
			if (counterLedYellow1 <= 0)
 8001782:	4b4a      	ldr	r3, [pc, #296]	; (80018ac <runNormalMode+0x274>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	dc24      	bgt.n	80017d4 <runNormalMode+0x19c>
			{
				counterLedRed1 = durationLedRed;
 800178a:	4b41      	ldr	r3, [pc, #260]	; (8001890 <runNormalMode+0x258>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a41      	ldr	r2, [pc, #260]	; (8001894 <runNormalMode+0x25c>)
 8001790:	6013      	str	r3, [r2, #0]
				statusTraffic1 = REDNORMAL;
 8001792:	4b3e      	ldr	r3, [pc, #248]	; (800188c <runNormalMode+0x254>)
 8001794:	2201      	movs	r2, #1
 8001796:	601a      	str	r2, [r3, #0]
				if (statusLedWalkButton3Press== statusTraffic1)
 8001798:	4b41      	ldr	r3, [pc, #260]	; (80018a0 <runNormalMode+0x268>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b3b      	ldr	r3, [pc, #236]	; (800188c <runNormalMode+0x254>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d10b      	bne.n	80017bc <runNormalMode+0x184>
					numberFreq= (numberFreq > 0)? numberFreq- 1: numberFreq;
 80017a4:	4b3f      	ldr	r3, [pc, #252]	; (80018a4 <runNormalMode+0x26c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	dd03      	ble.n	80017b4 <runNormalMode+0x17c>
 80017ac:	4b3d      	ldr	r3, [pc, #244]	; (80018a4 <runNormalMode+0x26c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	e001      	b.n	80017b8 <runNormalMode+0x180>
 80017b4:	4b3b      	ldr	r3, [pc, #236]	; (80018a4 <runNormalMode+0x26c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a3a      	ldr	r2, [pc, #232]	; (80018a4 <runNormalMode+0x26c>)
 80017ba:	6013      	str	r3, [r2, #0]
				ledWalkOperationNormalMode();
 80017bc:	f7ff fb3a 	bl	8000e34 <ledWalkOperationNormalMode>
				onSingleRedTraffic1();
 80017c0:	f7ff faf2 	bl	8000da8 <onSingleRedTraffic1>
				update7SEGBufferTraffic1(counterLedRed1);
 80017c4:	4b33      	ldr	r3, [pc, #204]	; (8001894 <runNormalMode+0x25c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fa8d 	bl	8000ce8 <update7SEGBufferTraffic1>
				printTerminalInfoModeTraffic1();
 80017ce:	f000 fdc9 	bl	8002364 <printTerminalInfoModeTraffic1>
				onSingleYellowTraffic1();
				update7SEGBufferTraffic1(counterLedYellow1);
				printTerminalInfoModeTraffic1();
			}
		}
		break;
 80017d2:	e00f      	b.n	80017f4 <runNormalMode+0x1bc>
				onSingleYellowTraffic1();
 80017d4:	f7ff faf0 	bl	8000db8 <onSingleYellowTraffic1>
				update7SEGBufferTraffic1(counterLedYellow1);
 80017d8:	4b34      	ldr	r3, [pc, #208]	; (80018ac <runNormalMode+0x274>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fa83 	bl	8000ce8 <update7SEGBufferTraffic1>
				printTerminalInfoModeTraffic1();
 80017e2:	f000 fdbf 	bl	8002364 <printTerminalInfoModeTraffic1>
		break;
 80017e6:	e005      	b.n	80017f4 <runNormalMode+0x1bc>
	default:
		break;
 80017e8:	bf00      	nop
 80017ea:	e004      	b.n	80017f6 <runNormalMode+0x1be>
		break;
 80017ec:	bf00      	nop
 80017ee:	e002      	b.n	80017f6 <runNormalMode+0x1be>
		break;
 80017f0:	bf00      	nop
 80017f2:	e000      	b.n	80017f6 <runNormalMode+0x1be>
		break;
 80017f4:	bf00      	nop
	}
	switch (statusTraffic2)
 80017f6:	4b2e      	ldr	r3, [pc, #184]	; (80018b0 <runNormalMode+0x278>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	f200 80ae 	bhi.w	800195c <runNormalMode+0x324>
 8001800:	a201      	add	r2, pc, #4	; (adr r2, 8001808 <runNormalMode+0x1d0>)
 8001802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001806:	bf00      	nop
 8001808:	08001819 	.word	0x08001819
 800180c:	0800190d 	.word	0x0800190d
 8001810:	0800183b 	.word	0x0800183b
 8001814:	080018bd 	.word	0x080018bd
	{
	case INITNORMAL:
		statusTraffic2 = GREENNORMAL;
 8001818:	4b25      	ldr	r3, [pc, #148]	; (80018b0 <runNormalMode+0x278>)
 800181a:	2202      	movs	r2, #2
 800181c:	601a      	str	r2, [r3, #0]
		counterLedGreen2 = durationLedGreen;
 800181e:	4b1e      	ldr	r3, [pc, #120]	; (8001898 <runNormalMode+0x260>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a24      	ldr	r2, [pc, #144]	; (80018b4 <runNormalMode+0x27c>)
 8001824:	6013      	str	r3, [r2, #0]
		onSingleGreenTraffic2();
 8001826:	f7ff fae7 	bl	8000df8 <onSingleGreenTraffic2>
		update7SEGBufferTraffic2(counterLedGreen2);
 800182a:	4b22      	ldr	r3, [pc, #136]	; (80018b4 <runNormalMode+0x27c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff fa66 	bl	8000d00 <update7SEGBufferTraffic2>
		printTerminalInfoTraffic2();
 8001834:	f000 fd54 	bl	80022e0 <printTerminalInfoTraffic2>
		break;
 8001838:	e097      	b.n	800196a <runNormalMode+0x332>
	case GREENNORMAL:
		if (counterLedGreen2 > 0)
 800183a:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <runNormalMode+0x27c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	f340 808e 	ble.w	8001960 <runNormalMode+0x328>
		{
			counterLedGreen2--;
 8001844:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <runNormalMode+0x27c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	3b01      	subs	r3, #1
 800184a:	4a1a      	ldr	r2, [pc, #104]	; (80018b4 <runNormalMode+0x27c>)
 800184c:	6013      	str	r3, [r2, #0]
			if (counterLedGreen2 <= 0)
 800184e:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <runNormalMode+0x27c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	dc10      	bgt.n	8001878 <runNormalMode+0x240>
			{
				counterLedYellow2 = durationLedYellow;
 8001856:	4b14      	ldr	r3, [pc, #80]	; (80018a8 <runNormalMode+0x270>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a17      	ldr	r2, [pc, #92]	; (80018b8 <runNormalMode+0x280>)
 800185c:	6013      	str	r3, [r2, #0]
				statusTraffic2 = YELLOWNORMAL;
 800185e:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <runNormalMode+0x278>)
 8001860:	2203      	movs	r2, #3
 8001862:	601a      	str	r2, [r3, #0]
				onSingleYellowTraffic2();
 8001864:	f7ff fac0 	bl	8000de8 <onSingleYellowTraffic2>
				update7SEGBufferTraffic2(counterLedYellow2);
 8001868:	4b13      	ldr	r3, [pc, #76]	; (80018b8 <runNormalMode+0x280>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fa47 	bl	8000d00 <update7SEGBufferTraffic2>
				printTerminalInfoTraffic2();
 8001872:	f000 fd35 	bl	80022e0 <printTerminalInfoTraffic2>
				onSingleGreenTraffic2();
				update7SEGBufferTraffic2(counterLedGreen2);
				printTerminalInfoTraffic2();
			}
		}
		break;
 8001876:	e073      	b.n	8001960 <runNormalMode+0x328>
				onSingleGreenTraffic2();
 8001878:	f7ff fabe 	bl	8000df8 <onSingleGreenTraffic2>
				update7SEGBufferTraffic2(counterLedGreen2);
 800187c:	4b0d      	ldr	r3, [pc, #52]	; (80018b4 <runNormalMode+0x27c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fa3d 	bl	8000d00 <update7SEGBufferTraffic2>
				printTerminalInfoTraffic2();
 8001886:	f000 fd2b 	bl	80022e0 <printTerminalInfoTraffic2>
		break;
 800188a:	e069      	b.n	8001960 <runNormalMode+0x328>
 800188c:	20000480 	.word	0x20000480
 8001890:	2000005c 	.word	0x2000005c
 8001894:	20000488 	.word	0x20000488
 8001898:	20000060 	.word	0x20000060
 800189c:	20000490 	.word	0x20000490
 80018a0:	200003e8 	.word	0x200003e8
 80018a4:	200003e4 	.word	0x200003e4
 80018a8:	20000064 	.word	0x20000064
 80018ac:	20000498 	.word	0x20000498
 80018b0:	20000484 	.word	0x20000484
 80018b4:	20000494 	.word	0x20000494
 80018b8:	2000049c 	.word	0x2000049c
	case YELLOWNORMAL:
		if (counterLedYellow2 > 0)
 80018bc:	4b2c      	ldr	r3, [pc, #176]	; (8001970 <runNormalMode+0x338>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	dd4f      	ble.n	8001964 <runNormalMode+0x32c>
		{
			counterLedYellow2--;
 80018c4:	4b2a      	ldr	r3, [pc, #168]	; (8001970 <runNormalMode+0x338>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	3b01      	subs	r3, #1
 80018ca:	4a29      	ldr	r2, [pc, #164]	; (8001970 <runNormalMode+0x338>)
 80018cc:	6013      	str	r3, [r2, #0]
			if (counterLedYellow2 <= 0)
 80018ce:	4b28      	ldr	r3, [pc, #160]	; (8001970 <runNormalMode+0x338>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	dc10      	bgt.n	80018f8 <runNormalMode+0x2c0>
			{
				counterLedRed2 = durationLedRed;
 80018d6:	4b27      	ldr	r3, [pc, #156]	; (8001974 <runNormalMode+0x33c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a27      	ldr	r2, [pc, #156]	; (8001978 <runNormalMode+0x340>)
 80018dc:	6013      	str	r3, [r2, #0]
				statusTraffic2 = REDNORMAL;
 80018de:	4b27      	ldr	r3, [pc, #156]	; (800197c <runNormalMode+0x344>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	601a      	str	r2, [r3, #0]
				onSingleRedTraffic2();
 80018e4:	f7ff fa78 	bl	8000dd8 <onSingleRedTraffic2>
				update7SEGBufferTraffic2(counterLedRed2);
 80018e8:	4b23      	ldr	r3, [pc, #140]	; (8001978 <runNormalMode+0x340>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fa07 	bl	8000d00 <update7SEGBufferTraffic2>
				printTerminalInfoTraffic2();
 80018f2:	f000 fcf5 	bl	80022e0 <printTerminalInfoTraffic2>
				onSingleYellowTraffic2();
				update7SEGBufferTraffic2(counterLedYellow2);
				printTerminalInfoTraffic2();
			}
		}
		break;
 80018f6:	e035      	b.n	8001964 <runNormalMode+0x32c>
				onSingleYellowTraffic2();
 80018f8:	f7ff fa76 	bl	8000de8 <onSingleYellowTraffic2>
				update7SEGBufferTraffic2(counterLedYellow2);
 80018fc:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <runNormalMode+0x338>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff f9fd 	bl	8000d00 <update7SEGBufferTraffic2>
				printTerminalInfoTraffic2();
 8001906:	f000 fceb 	bl	80022e0 <printTerminalInfoTraffic2>
		break;
 800190a:	e02b      	b.n	8001964 <runNormalMode+0x32c>
	case REDNORMAL:
		if (counterLedRed2 > 0)
 800190c:	4b1a      	ldr	r3, [pc, #104]	; (8001978 <runNormalMode+0x340>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	dd29      	ble.n	8001968 <runNormalMode+0x330>
		{
			counterLedRed2--;
 8001914:	4b18      	ldr	r3, [pc, #96]	; (8001978 <runNormalMode+0x340>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	3b01      	subs	r3, #1
 800191a:	4a17      	ldr	r2, [pc, #92]	; (8001978 <runNormalMode+0x340>)
 800191c:	6013      	str	r3, [r2, #0]
			if (counterLedRed2 <= 0)
 800191e:	4b16      	ldr	r3, [pc, #88]	; (8001978 <runNormalMode+0x340>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2b00      	cmp	r3, #0
 8001924:	dc10      	bgt.n	8001948 <runNormalMode+0x310>
			{
				counterLedGreen2 = durationLedGreen;
 8001926:	4b16      	ldr	r3, [pc, #88]	; (8001980 <runNormalMode+0x348>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a16      	ldr	r2, [pc, #88]	; (8001984 <runNormalMode+0x34c>)
 800192c:	6013      	str	r3, [r2, #0]
				statusTraffic2 = GREENNORMAL;
 800192e:	4b13      	ldr	r3, [pc, #76]	; (800197c <runNormalMode+0x344>)
 8001930:	2202      	movs	r2, #2
 8001932:	601a      	str	r2, [r3, #0]
				onSingleGreenTraffic2();
 8001934:	f7ff fa60 	bl	8000df8 <onSingleGreenTraffic2>
				update7SEGBufferTraffic2(counterLedGreen2);
 8001938:	4b12      	ldr	r3, [pc, #72]	; (8001984 <runNormalMode+0x34c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff f9df 	bl	8000d00 <update7SEGBufferTraffic2>
				printTerminalInfoTraffic2();
 8001942:	f000 fccd 	bl	80022e0 <printTerminalInfoTraffic2>
				onSingleRedTraffic2();
				update7SEGBufferTraffic2(counterLedRed2);
				printTerminalInfoTraffic2();
			}
		}
		break;
 8001946:	e00f      	b.n	8001968 <runNormalMode+0x330>
				onSingleRedTraffic2();
 8001948:	f7ff fa46 	bl	8000dd8 <onSingleRedTraffic2>
				update7SEGBufferTraffic2(counterLedRed2);
 800194c:	4b0a      	ldr	r3, [pc, #40]	; (8001978 <runNormalMode+0x340>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff f9d5 	bl	8000d00 <update7SEGBufferTraffic2>
				printTerminalInfoTraffic2();
 8001956:	f000 fcc3 	bl	80022e0 <printTerminalInfoTraffic2>
		break;
 800195a:	e005      	b.n	8001968 <runNormalMode+0x330>
	default:
		break;
 800195c:	bf00      	nop
 800195e:	e004      	b.n	800196a <runNormalMode+0x332>
		break;
 8001960:	bf00      	nop
 8001962:	e002      	b.n	800196a <runNormalMode+0x332>
		break;
 8001964:	bf00      	nop
 8001966:	e000      	b.n	800196a <runNormalMode+0x332>
		break;
 8001968:	bf00      	nop
	}
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000049c 	.word	0x2000049c
 8001974:	2000005c 	.word	0x2000005c
 8001978:	2000048c 	.word	0x2000048c
 800197c:	20000484 	.word	0x20000484
 8001980:	20000060 	.word	0x20000060
 8001984:	20000494 	.word	0x20000494

08001988 <beginNormalMode>:

void beginNormalMode()
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
	numberFreq= 0;
 800198c:	4b0d      	ldr	r3, [pc, #52]	; (80019c4 <beginNormalMode+0x3c>)
 800198e:	2200      	movs	r2, #0
 8001990:	601a      	str	r2, [r3, #0]
	offSingleRedGreenWalk();
 8001992:	f7ff fa39 	bl	8000e08 <offSingleRedGreenWalk>
	offAllSingLEDs();
 8001996:	f7ff f9ef 	bl	8000d78 <offAllSingLEDs>
	update7SEGBufferMode(1);
 800199a:	2001      	movs	r0, #1
 800199c:	f7ff f9bc 	bl	8000d18 <update7SEGBufferMode>
	initStatusNormalMode();
 80019a0:	f7ff fe38 	bl	8001614 <initStatusNormalMode>
	runNormalMode();
 80019a4:	f7ff fe48 	bl	8001638 <runNormalMode>
//	setTimer2(100);
	SCH_Delete_ID(2);
 80019a8:	2002      	movs	r0, #2
 80019aa:	f7fe fedd 	bl	8000768 <SCH_Delete_ID>
	SCH_Add_Task(task2, 1000, 1000, 2);
 80019ae:	2302      	movs	r3, #2
 80019b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80019b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80019b8:	4803      	ldr	r0, [pc, #12]	; (80019c8 <beginNormalMode+0x40>)
 80019ba:	f7fe fd87 	bl	80004cc <SCH_Add_Task>
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200003e4 	.word	0x200003e4
 80019c8:	0800085d 	.word	0x0800085d

080019cc <beginWalkNormalMode>:

void beginWalkNormalMode()
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
	numberFreq= 3;
 80019d0:	4b05      	ldr	r3, [pc, #20]	; (80019e8 <beginWalkNormalMode+0x1c>)
 80019d2:	2203      	movs	r2, #3
 80019d4:	601a      	str	r2, [r3, #0]
	statusLedWalkButton3Press= statusTraffic1;
 80019d6:	4b05      	ldr	r3, [pc, #20]	; (80019ec <beginWalkNormalMode+0x20>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a05      	ldr	r2, [pc, #20]	; (80019f0 <beginWalkNormalMode+0x24>)
 80019dc:	6013      	str	r3, [r2, #0]
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	200003e4 	.word	0x200003e4
 80019ec:	20000480 	.word	0x20000480
 80019f0:	200003e8 	.word	0x200003e8

080019f4 <controlSingleLedTraffic>:

#include <main.h>
#include "physical7SingleLed.h"

void controlSingleLedTraffic(int orderTraffic, int statusLed)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
	switch (orderTraffic)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b08      	cmp	r3, #8
 8001a02:	d003      	beq.n	8001a0c <controlSingleLedTraffic+0x18>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b09      	cmp	r3, #9
 8001a08:	d077      	beq.n	8001afa <controlSingleLedTraffic+0x106>
		default:
			break;
		}
		break;
	default:
		break;
 8001a0a:	e0ee      	b.n	8001bea <controlSingleLedTraffic+0x1f6>
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	2b07      	cmp	r3, #7
 8001a10:	d871      	bhi.n	8001af6 <controlSingleLedTraffic+0x102>
 8001a12:	a201      	add	r2, pc, #4	; (adr r2, 8001a18 <controlSingleLedTraffic+0x24>)
 8001a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a18:	08001a39 	.word	0x08001a39
 8001a1c:	08001a59 	.word	0x08001a59
 8001a20:	08001a79 	.word	0x08001a79
 8001a24:	08001a99 	.word	0x08001a99
 8001a28:	08001aad 	.word	0x08001aad
 8001a2c:	08001aa3 	.word	0x08001aa3
 8001a30:	08001ab7 	.word	0x08001ab7
 8001a34:	08001ad7 	.word	0x08001ad7
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	486d      	ldr	r0, [pc, #436]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a3e:	f001 f8f3 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2104      	movs	r1, #4
 8001a46:	486b      	ldr	r0, [pc, #428]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a48:	f001 f8ee 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2102      	movs	r1, #2
 8001a50:	4868      	ldr	r0, [pc, #416]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a52:	f001 f8e9 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001a56:	e04f      	b.n	8001af8 <controlSingleLedTraffic+0x104>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	4865      	ldr	r0, [pc, #404]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a5e:	f001 f8e3 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2104      	movs	r1, #4
 8001a66:	4863      	ldr	r0, [pc, #396]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a68:	f001 f8de 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	2102      	movs	r1, #2
 8001a70:	4860      	ldr	r0, [pc, #384]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a72:	f001 f8d9 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001a76:	e03f      	b.n	8001af8 <controlSingleLedTraffic+0x104>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	485d      	ldr	r0, [pc, #372]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a7e:	f001 f8d3 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001a82:	2201      	movs	r2, #1
 8001a84:	2104      	movs	r1, #4
 8001a86:	485b      	ldr	r0, [pc, #364]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a88:	f001 f8ce 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2102      	movs	r1, #2
 8001a90:	4858      	ldr	r0, [pc, #352]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a92:	f001 f8c9 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001a96:	e02f      	b.n	8001af8 <controlSingleLedTraffic+0x104>
			HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8001a98:	2101      	movs	r1, #1
 8001a9a:	4856      	ldr	r0, [pc, #344]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001a9c:	f001 f8dd 	bl	8002c5a <HAL_GPIO_TogglePin>
			break;
 8001aa0:	e02a      	b.n	8001af8 <controlSingleLedTraffic+0x104>
			HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 8001aa2:	2104      	movs	r1, #4
 8001aa4:	4853      	ldr	r0, [pc, #332]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001aa6:	f001 f8d8 	bl	8002c5a <HAL_GPIO_TogglePin>
			break;
 8001aaa:	e025      	b.n	8001af8 <controlSingleLedTraffic+0x104>
			HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8001aac:	2102      	movs	r1, #2
 8001aae:	4851      	ldr	r0, [pc, #324]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001ab0:	f001 f8d3 	bl	8002c5a <HAL_GPIO_TogglePin>
			break;
 8001ab4:	e020      	b.n	8001af8 <controlSingleLedTraffic+0x104>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2101      	movs	r1, #1
 8001aba:	484e      	ldr	r0, [pc, #312]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001abc:	f001 f8b4 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2104      	movs	r1, #4
 8001ac4:	484b      	ldr	r0, [pc, #300]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001ac6:	f001 f8af 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2102      	movs	r1, #2
 8001ace:	4849      	ldr	r0, [pc, #292]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001ad0:	f001 f8aa 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001ad4:	e010      	b.n	8001af8 <controlSingleLedTraffic+0x104>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	2101      	movs	r1, #1
 8001ada:	4846      	ldr	r0, [pc, #280]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001adc:	f001 f8a4 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	2104      	movs	r1, #4
 8001ae4:	4843      	ldr	r0, [pc, #268]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001ae6:	f001 f89f 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001aea:	2201      	movs	r2, #1
 8001aec:	2102      	movs	r1, #2
 8001aee:	4841      	ldr	r0, [pc, #260]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001af0:	f001 f89a 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001af4:	e000      	b.n	8001af8 <controlSingleLedTraffic+0x104>
			break;
 8001af6:	bf00      	nop
		break;
 8001af8:	e077      	b.n	8001bea <controlSingleLedTraffic+0x1f6>
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	2b07      	cmp	r3, #7
 8001afe:	d872      	bhi.n	8001be6 <controlSingleLedTraffic+0x1f2>
 8001b00:	a201      	add	r2, pc, #4	; (adr r2, 8001b08 <controlSingleLedTraffic+0x114>)
 8001b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b06:	bf00      	nop
 8001b08:	08001b29 	.word	0x08001b29
 8001b0c:	08001b49 	.word	0x08001b49
 8001b10:	08001b69 	.word	0x08001b69
 8001b14:	08001b89 	.word	0x08001b89
 8001b18:	08001b9d 	.word	0x08001b9d
 8001b1c:	08001b93 	.word	0x08001b93
 8001b20:	08001ba7 	.word	0x08001ba7
 8001b24:	08001bc7 	.word	0x08001bc7
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	2108      	movs	r1, #8
 8001b2c:	4831      	ldr	r0, [pc, #196]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b2e:	f001 f87b 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2120      	movs	r1, #32
 8001b36:	482f      	ldr	r0, [pc, #188]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b38:	f001 f876 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2110      	movs	r1, #16
 8001b40:	482c      	ldr	r0, [pc, #176]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b42:	f001 f871 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001b46:	e04f      	b.n	8001be8 <controlSingleLedTraffic+0x1f4>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2108      	movs	r1, #8
 8001b4c:	4829      	ldr	r0, [pc, #164]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b4e:	f001 f86b 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8001b52:	2200      	movs	r2, #0
 8001b54:	2120      	movs	r1, #32
 8001b56:	4827      	ldr	r0, [pc, #156]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b58:	f001 f866 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	2110      	movs	r1, #16
 8001b60:	4824      	ldr	r0, [pc, #144]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b62:	f001 f861 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001b66:	e03f      	b.n	8001be8 <controlSingleLedTraffic+0x1f4>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	2108      	movs	r1, #8
 8001b6c:	4821      	ldr	r0, [pc, #132]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b6e:	f001 f85b 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001b72:	2201      	movs	r2, #1
 8001b74:	2120      	movs	r1, #32
 8001b76:	481f      	ldr	r0, [pc, #124]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b78:	f001 f856 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2110      	movs	r1, #16
 8001b80:	481c      	ldr	r0, [pc, #112]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b82:	f001 f851 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001b86:	e02f      	b.n	8001be8 <controlSingleLedTraffic+0x1f4>
			HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 8001b88:	2108      	movs	r1, #8
 8001b8a:	481a      	ldr	r0, [pc, #104]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b8c:	f001 f865 	bl	8002c5a <HAL_GPIO_TogglePin>
			break;
 8001b90:	e02a      	b.n	8001be8 <controlSingleLedTraffic+0x1f4>
			HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 8001b92:	2120      	movs	r1, #32
 8001b94:	4817      	ldr	r0, [pc, #92]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001b96:	f001 f860 	bl	8002c5a <HAL_GPIO_TogglePin>
			break;
 8001b9a:	e025      	b.n	8001be8 <controlSingleLedTraffic+0x1f4>
			HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 8001b9c:	2110      	movs	r1, #16
 8001b9e:	4815      	ldr	r0, [pc, #84]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001ba0:	f001 f85b 	bl	8002c5a <HAL_GPIO_TogglePin>
			break;
 8001ba4:	e020      	b.n	8001be8 <controlSingleLedTraffic+0x1f4>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2108      	movs	r1, #8
 8001baa:	4812      	ldr	r0, [pc, #72]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001bac:	f001 f83c 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2120      	movs	r1, #32
 8001bb4:	480f      	ldr	r0, [pc, #60]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001bb6:	f001 f837 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2110      	movs	r1, #16
 8001bbe:	480d      	ldr	r0, [pc, #52]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001bc0:	f001 f832 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001bc4:	e010      	b.n	8001be8 <controlSingleLedTraffic+0x1f4>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	2108      	movs	r1, #8
 8001bca:	480a      	ldr	r0, [pc, #40]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001bcc:	f001 f82c 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	2120      	movs	r1, #32
 8001bd4:	4807      	ldr	r0, [pc, #28]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001bd6:	f001 f827 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001bda:	2201      	movs	r2, #1
 8001bdc:	2110      	movs	r1, #16
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <controlSingleLedTraffic+0x200>)
 8001be0:	f001 f822 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001be4:	e000      	b.n	8001be8 <controlSingleLedTraffic+0x1f4>
			break;
 8001be6:	bf00      	nop
		break;
 8001be8:	bf00      	nop
	}
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40020400 	.word	0x40020400

08001bf8 <controlSingleLedWalk>:

void controlSingleLedWalk(int statusLed)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	switch (statusLed)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b0c      	cmp	r3, #12
 8001c04:	d022      	beq.n	8001c4c <controlSingleLedWalk+0x54>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b0c      	cmp	r3, #12
 8001c0a:	dc2c      	bgt.n	8001c66 <controlSingleLedWalk+0x6e>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b0a      	cmp	r3, #10
 8001c10:	d00f      	beq.n	8001c32 <controlSingleLedWalk+0x3a>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b0b      	cmp	r3, #11
 8001c16:	d126      	bne.n	8001c66 <controlSingleLedWalk+0x6e>
	{
		case ONGREENOFFREDWALK:
			HAL_GPIO_WritePin(WALKGREEN_GPIO_Port, WALKGREEN_Pin, SET);
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c1e:	4814      	ldr	r0, [pc, #80]	; (8001c70 <controlSingleLedWalk+0x78>)
 8001c20:	f001 f802 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(WALKRED_GPIO_Port, WALKRED_Pin, RESET);
 8001c24:	2200      	movs	r2, #0
 8001c26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c2a:	4811      	ldr	r0, [pc, #68]	; (8001c70 <controlSingleLedWalk+0x78>)
 8001c2c:	f000 fffc 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001c30:	e01a      	b.n	8001c68 <controlSingleLedWalk+0x70>
		case OFFLEDWALK:
			HAL_GPIO_WritePin(WALKGREEN_GPIO_Port, WALKGREEN_Pin, RESET);
 8001c32:	2200      	movs	r2, #0
 8001c34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c38:	480d      	ldr	r0, [pc, #52]	; (8001c70 <controlSingleLedWalk+0x78>)
 8001c3a:	f000 fff5 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(WALKRED_GPIO_Port, WALKRED_Pin, RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c44:	480a      	ldr	r0, [pc, #40]	; (8001c70 <controlSingleLedWalk+0x78>)
 8001c46:	f000 ffef 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001c4a:	e00d      	b.n	8001c68 <controlSingleLedWalk+0x70>
		case ONREDOFFGREENWALK:
			HAL_GPIO_WritePin(WALKGREEN_GPIO_Port, WALKGREEN_Pin, RESET);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c52:	4807      	ldr	r0, [pc, #28]	; (8001c70 <controlSingleLedWalk+0x78>)
 8001c54:	f000 ffe8 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(WALKRED_GPIO_Port, WALKRED_Pin, SET);
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c5e:	4804      	ldr	r0, [pc, #16]	; (8001c70 <controlSingleLedWalk+0x78>)
 8001c60:	f000 ffe2 	bl	8002c28 <HAL_GPIO_WritePin>
			break;
 8001c64:	e000      	b.n	8001c68 <controlSingleLedWalk+0x70>
		default:
			break;
 8001c66:	bf00      	nop
	}
}
 8001c68:	bf00      	nop
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40020c00 	.word	0x40020c00

08001c74 <runTimer>:

int counter4;
int flag4;

void runTimer()
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
	if (counter1 > 0)
 8001c78:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <runTimer+0x90>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	dd0b      	ble.n	8001c98 <runTimer+0x24>
	{
		counter1--;
 8001c80:	4b20      	ldr	r3, [pc, #128]	; (8001d04 <runTimer+0x90>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	4a1f      	ldr	r2, [pc, #124]	; (8001d04 <runTimer+0x90>)
 8001c88:	6013      	str	r3, [r2, #0]
		if (counter1 <= 0)
 8001c8a:	4b1e      	ldr	r3, [pc, #120]	; (8001d04 <runTimer+0x90>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	dc02      	bgt.n	8001c98 <runTimer+0x24>
		{
			flag1 = 1;
 8001c92:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <runTimer+0x94>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	601a      	str	r2, [r3, #0]
		}
	}
	if (counter2 > 0)
 8001c98:	4b1c      	ldr	r3, [pc, #112]	; (8001d0c <runTimer+0x98>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	dd0b      	ble.n	8001cb8 <runTimer+0x44>
	{
		counter2--;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <runTimer+0x98>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	4a19      	ldr	r2, [pc, #100]	; (8001d0c <runTimer+0x98>)
 8001ca8:	6013      	str	r3, [r2, #0]
		if (counter2 <= 0)
 8001caa:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <runTimer+0x98>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	dc02      	bgt.n	8001cb8 <runTimer+0x44>
		{
			flag2 = 1;
 8001cb2:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <runTimer+0x9c>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]
		}
	}
	if (counter3 > 0)
 8001cb8:	4b16      	ldr	r3, [pc, #88]	; (8001d14 <runTimer+0xa0>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	dd0b      	ble.n	8001cd8 <runTimer+0x64>
	{
		counter3--;
 8001cc0:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <runTimer+0xa0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	4a13      	ldr	r2, [pc, #76]	; (8001d14 <runTimer+0xa0>)
 8001cc8:	6013      	str	r3, [r2, #0]
		if (counter3 <= 0)
 8001cca:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <runTimer+0xa0>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	dc02      	bgt.n	8001cd8 <runTimer+0x64>
		{
			flag3 = 1;
 8001cd2:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <runTimer+0xa4>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]
		}
	}
	if (counter4 > 0)
 8001cd8:	4b10      	ldr	r3, [pc, #64]	; (8001d1c <runTimer+0xa8>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	dd0b      	ble.n	8001cf8 <runTimer+0x84>
	{
		counter4--;
 8001ce0:	4b0e      	ldr	r3, [pc, #56]	; (8001d1c <runTimer+0xa8>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	4a0d      	ldr	r2, [pc, #52]	; (8001d1c <runTimer+0xa8>)
 8001ce8:	6013      	str	r3, [r2, #0]
		if (counter4 <= 0)
 8001cea:	4b0c      	ldr	r3, [pc, #48]	; (8001d1c <runTimer+0xa8>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	dc02      	bgt.n	8001cf8 <runTimer+0x84>
		{
			flag4 = 1;
 8001cf2:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <runTimer+0xac>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	200004a0 	.word	0x200004a0
 8001d08:	200004a4 	.word	0x200004a4
 8001d0c:	200004a8 	.word	0x200004a8
 8001d10:	200004ac 	.word	0x200004ac
 8001d14:	200004b0 	.word	0x200004b0
 8001d18:	200004b4 	.word	0x200004b4
 8001d1c:	200004b8 	.word	0x200004b8
 8001d20:	200004bc 	.word	0x200004bc

08001d24 <setTimer1>:

void setTimer1(int duration)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
	counter1 = duration;
 8001d2c:	4a05      	ldr	r2, [pc, #20]	; (8001d44 <setTimer1+0x20>)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6013      	str	r3, [r2, #0]
	flag1 = 0;
 8001d32:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <setTimer1+0x24>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	200004a0 	.word	0x200004a0
 8001d48:	200004a4 	.word	0x200004a4

08001d4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	4b10      	ldr	r3, [pc, #64]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	4a0f      	ldr	r2, [pc, #60]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d60:	6453      	str	r3, [r2, #68]	; 0x44
 8001d62:	4b0d      	ldr	r3, [pc, #52]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	603b      	str	r3, [r7, #0]
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	4a08      	ldr	r2, [pc, #32]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40023800 	.word	0x40023800

08001d9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dac:	d116      	bne.n	8001ddc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	4b1a      	ldr	r3, [pc, #104]	; (8001e1c <HAL_TIM_Base_MspInit+0x80>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	4a19      	ldr	r2, [pc, #100]	; (8001e1c <HAL_TIM_Base_MspInit+0x80>)
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dbe:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <HAL_TIM_Base_MspInit+0x80>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2100      	movs	r1, #0
 8001dce:	201c      	movs	r0, #28
 8001dd0:	f000 fcad 	bl	800272e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001dd4:	201c      	movs	r0, #28
 8001dd6:	f000 fcc6 	bl	8002766 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001dda:	e01a      	b.n	8001e12 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a0f      	ldr	r2, [pc, #60]	; (8001e20 <HAL_TIM_Base_MspInit+0x84>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d115      	bne.n	8001e12 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
 8001dea:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <HAL_TIM_Base_MspInit+0x80>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	4a0b      	ldr	r2, [pc, #44]	; (8001e1c <HAL_TIM_Base_MspInit+0x80>)
 8001df0:	f043 0302 	orr.w	r3, r3, #2
 8001df4:	6413      	str	r3, [r2, #64]	; 0x40
 8001df6:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <HAL_TIM_Base_MspInit+0x80>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e02:	2200      	movs	r2, #0
 8001e04:	2100      	movs	r1, #0
 8001e06:	201d      	movs	r0, #29
 8001e08:	f000 fc91 	bl	800272e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e0c:	201d      	movs	r0, #29
 8001e0e:	f000 fcaa 	bl	8002766 <HAL_NVIC_EnableIRQ>
}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40000400 	.word	0x40000400

08001e24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b088      	sub	sp, #32
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 030c 	add.w	r3, r7, #12
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a12      	ldr	r2, [pc, #72]	; (8001e8c <HAL_TIM_MspPostInit+0x68>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d11d      	bne.n	8001e82 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <HAL_TIM_MspPostInit+0x6c>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	4a10      	ldr	r2, [pc, #64]	; (8001e90 <HAL_TIM_MspPostInit+0x6c>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6313      	str	r3, [r2, #48]	; 0x30
 8001e56:	4b0e      	ldr	r3, [pc, #56]	; (8001e90 <HAL_TIM_MspPostInit+0x6c>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e62:	2380      	movs	r3, #128	; 0x80
 8001e64:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e72:	2302      	movs	r3, #2
 8001e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e76:	f107 030c 	add.w	r3, r7, #12
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4805      	ldr	r0, [pc, #20]	; (8001e94 <HAL_TIM_MspPostInit+0x70>)
 8001e7e:	f000 fd1f 	bl	80028c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e82:	bf00      	nop
 8001e84:	3720      	adds	r7, #32
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40000400 	.word	0x40000400
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40020000 	.word	0x40020000

08001e98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	; 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a1d      	ldr	r2, [pc, #116]	; (8001f2c <HAL_UART_MspInit+0x94>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d133      	bne.n	8001f22 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	; (8001f30 <HAL_UART_MspInit+0x98>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	4a1b      	ldr	r2, [pc, #108]	; (8001f30 <HAL_UART_MspInit+0x98>)
 8001ec4:	f043 0310 	orr.w	r3, r3, #16
 8001ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eca:	4b19      	ldr	r3, [pc, #100]	; (8001f30 <HAL_UART_MspInit+0x98>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	f003 0310 	and.w	r3, r3, #16
 8001ed2:	613b      	str	r3, [r7, #16]
 8001ed4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b15      	ldr	r3, [pc, #84]	; (8001f30 <HAL_UART_MspInit+0x98>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	4a14      	ldr	r2, [pc, #80]	; (8001f30 <HAL_UART_MspInit+0x98>)
 8001ee0:	f043 0302 	orr.w	r3, r3, #2
 8001ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee6:	4b12      	ldr	r3, [pc, #72]	; (8001f30 <HAL_UART_MspInit+0x98>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ef2:	23c0      	movs	r3, #192	; 0xc0
 8001ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efe:	2303      	movs	r3, #3
 8001f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f02:	2307      	movs	r3, #7
 8001f04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4809      	ldr	r0, [pc, #36]	; (8001f34 <HAL_UART_MspInit+0x9c>)
 8001f0e:	f000 fcd7 	bl	80028c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f12:	2200      	movs	r2, #0
 8001f14:	2100      	movs	r1, #0
 8001f16:	2025      	movs	r0, #37	; 0x25
 8001f18:	f000 fc09 	bl	800272e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f1c:	2025      	movs	r0, #37	; 0x25
 8001f1e:	f000 fc22 	bl	8002766 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f22:	bf00      	nop
 8001f24:	3728      	adds	r7, #40	; 0x28
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40011000 	.word	0x40011000
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020400 	.word	0x40020400

08001f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f3c:	e7fe      	b.n	8001f3c <NMI_Handler+0x4>

08001f3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f42:	e7fe      	b.n	8001f42 <HardFault_Handler+0x4>

08001f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f48:	e7fe      	b.n	8001f48 <MemManage_Handler+0x4>

08001f4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f4e:	e7fe      	b.n	8001f4e <BusFault_Handler+0x4>

08001f50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <UsageFault_Handler+0x4>

08001f56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f72:	b480      	push	{r7}
 8001f74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr

08001f80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f84:	f000 fad8 	bl	8002538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f90:	4802      	ldr	r0, [pc, #8]	; (8001f9c <TIM2_IRQHandler+0x10>)
 8001f92:	f001 fcb7 	bl	8003904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	200003ec 	.word	0x200003ec

08001fa0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001fa4:	4802      	ldr	r0, [pc, #8]	; (8001fb0 <TIM3_IRQHandler+0x10>)
 8001fa6:	f001 fcad 	bl	8003904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000434 	.word	0x20000434

08001fb4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fb8:	4802      	ldr	r0, [pc, #8]	; (8001fc4 <USART1_IRQHandler+0x10>)
 8001fba:	f002 fbdd 	bl	8004778 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	200004c4 	.word	0x200004c4

08001fc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <SystemInit+0x20>)
 8001fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fd2:	4a05      	ldr	r2, [pc, #20]	; (8001fe8 <SystemInit+0x20>)
 8001fd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <runTuningMode>:
#define GREENTUNING 3

int statusTuningMode= INITMODE;

void runTuningMode()
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
    switch (statusTuningMode)
 8001ff0:	4b2b      	ldr	r3, [pc, #172]	; (80020a0 <runTuningMode+0xb4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b03      	cmp	r3, #3
 8001ff6:	d84b      	bhi.n	8002090 <runTuningMode+0xa4>
 8001ff8:	a201      	add	r2, pc, #4	; (adr r2, 8002000 <runTuningMode+0x14>)
 8001ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ffe:	bf00      	nop
 8002000:	08002011 	.word	0x08002011
 8002004:	08002031 	.word	0x08002031
 8002008:	08002051 	.word	0x08002051
 800200c:	08002071 	.word	0x08002071
    {
        case INITMODE:
            statusTuningMode= REDTUNING;
 8002010:	4b23      	ldr	r3, [pc, #140]	; (80020a0 <runTuningMode+0xb4>)
 8002012:	2201      	movs	r2, #1
 8002014:	601a      	str	r2, [r3, #0]
            offAllSingLEDs();
 8002016:	f7fe feaf 	bl	8000d78 <offAllSingLEDs>
            // blinkingRED();
            // setTimer3(50);
            update7SEGBufferTraffic1(durationLedRed);
 800201a:	4b22      	ldr	r3, [pc, #136]	; (80020a4 <runTuningMode+0xb8>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe fe62 	bl	8000ce8 <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(durationLedRed);
 8002024:	4b1f      	ldr	r3, [pc, #124]	; (80020a4 <runTuningMode+0xb8>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4618      	mov	r0, r3
 800202a:	f7fe fe69 	bl	8000d00 <update7SEGBufferTraffic2>
            break;
 800202e:	e030      	b.n	8002092 <runTuningMode+0xa6>
        case REDTUNING:
            statusTuningMode= YELLOWTUNING;
 8002030:	4b1b      	ldr	r3, [pc, #108]	; (80020a0 <runTuningMode+0xb4>)
 8002032:	2202      	movs	r2, #2
 8002034:	601a      	str	r2, [r3, #0]
            offAllSingLEDs();
 8002036:	f7fe fe9f 	bl	8000d78 <offAllSingLEDs>
            // blinkingYELLOW();
            // setTimer3(50);
            update7SEGBufferTraffic1(durationLedYellow);
 800203a:	4b1b      	ldr	r3, [pc, #108]	; (80020a8 <runTuningMode+0xbc>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fe52 	bl	8000ce8 <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(durationLedYellow);
 8002044:	4b18      	ldr	r3, [pc, #96]	; (80020a8 <runTuningMode+0xbc>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4618      	mov	r0, r3
 800204a:	f7fe fe59 	bl	8000d00 <update7SEGBufferTraffic2>
            break;
 800204e:	e020      	b.n	8002092 <runTuningMode+0xa6>
        case YELLOWTUNING:
            statusTuningMode= GREENTUNING;
 8002050:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <runTuningMode+0xb4>)
 8002052:	2203      	movs	r2, #3
 8002054:	601a      	str	r2, [r3, #0]
            offAllSingLEDs();
 8002056:	f7fe fe8f 	bl	8000d78 <offAllSingLEDs>
            // blinkingGREEN();
            // setTimer3(50);
            update7SEGBufferTraffic1(durationLedGreen);
 800205a:	4b14      	ldr	r3, [pc, #80]	; (80020ac <runTuningMode+0xc0>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f7fe fe42 	bl	8000ce8 <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(durationLedGreen);
 8002064:	4b11      	ldr	r3, [pc, #68]	; (80020ac <runTuningMode+0xc0>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4618      	mov	r0, r3
 800206a:	f7fe fe49 	bl	8000d00 <update7SEGBufferTraffic2>
            break;
 800206e:	e010      	b.n	8002092 <runTuningMode+0xa6>
        case GREENTUNING:
            statusTuningMode= REDTUNING;
 8002070:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <runTuningMode+0xb4>)
 8002072:	2201      	movs	r2, #1
 8002074:	601a      	str	r2, [r3, #0]
            offAllSingLEDs();
 8002076:	f7fe fe7f 	bl	8000d78 <offAllSingLEDs>
            // blinkingRED();
            // setTimer3(50);
            update7SEGBufferTraffic1(durationLedRed);
 800207a:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <runTuningMode+0xb8>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe fe32 	bl	8000ce8 <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(durationLedRed);
 8002084:	4b07      	ldr	r3, [pc, #28]	; (80020a4 <runTuningMode+0xb8>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f7fe fe39 	bl	8000d00 <update7SEGBufferTraffic2>
            break;
 800208e:	e000      	b.n	8002092 <runTuningMode+0xa6>
        default:
            break;
 8002090:	bf00      	nop
    }
    printTerminalInfoModeTraffic1();
 8002092:	f000 f967 	bl	8002364 <printTerminalInfoModeTraffic1>
    printTerminalInfoTraffic2();
 8002096:	f000 f923 	bl	80022e0 <printTerminalInfoTraffic2>
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	200004c0 	.word	0x200004c0
 80020a4:	2000005c 	.word	0x2000005c
 80020a8:	20000064 	.word	0x20000064
 80020ac:	20000060 	.word	0x20000060

080020b0 <initStatusTuningMode>:

void initStatusTuningMode()
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
    statusTuningMode= INITMODE;
 80020b4:	4b03      	ldr	r3, [pc, #12]	; (80020c4 <initStatusTuningMode+0x14>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
}
 80020ba:	bf00      	nop
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	200004c0 	.word	0x200004c0

080020c8 <beginTuningMode>:

void beginTuningMode()
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
	numberFreq= 0;
 80020cc:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <beginTuningMode+0x20>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
    offSingleRedGreenWalk();
 80020d2:	f7fe fe99 	bl	8000e08 <offSingleRedGreenWalk>
    initStatusTuningMode();
 80020d6:	f7ff ffeb 	bl	80020b0 <initStatusTuningMode>
    update7SEGBufferMode(3);
 80020da:	2003      	movs	r0, #3
 80020dc:	f7fe fe1c 	bl	8000d18 <update7SEGBufferMode>
    runTuningMode();
 80020e0:	f7ff ff84 	bl	8001fec <runTuningMode>
}
 80020e4:	bf00      	nop
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	200003e4 	.word	0x200003e4

080020ec <modifyTuningMode>:

void modifyTuningMode()
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
    switch (statusTuningMode)
 80020f0:	4b29      	ldr	r3, [pc, #164]	; (8002198 <modifyTuningMode+0xac>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	d034      	beq.n	8002162 <modifyTuningMode+0x76>
 80020f8:	2b03      	cmp	r3, #3
 80020fa:	dc49      	bgt.n	8002190 <modifyTuningMode+0xa4>
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d002      	beq.n	8002106 <modifyTuningMode+0x1a>
 8002100:	2b02      	cmp	r3, #2
 8002102:	d017      	beq.n	8002134 <modifyTuningMode+0x48>
            }
            update7SEGBufferTraffic1(tempDurationLedGreen);
            update7SEGBufferTraffic2(tempDurationLedGreen);
            break;
        default:
            break;
 8002104:	e044      	b.n	8002190 <modifyTuningMode+0xa4>
            tempDurationLedRed++;
 8002106:	4b25      	ldr	r3, [pc, #148]	; (800219c <modifyTuningMode+0xb0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	3301      	adds	r3, #1
 800210c:	4a23      	ldr	r2, [pc, #140]	; (800219c <modifyTuningMode+0xb0>)
 800210e:	6013      	str	r3, [r2, #0]
            if (tempDurationLedRed > 99)
 8002110:	4b22      	ldr	r3, [pc, #136]	; (800219c <modifyTuningMode+0xb0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b63      	cmp	r3, #99	; 0x63
 8002116:	dd02      	ble.n	800211e <modifyTuningMode+0x32>
                tempDurationLedRed = 0;
 8002118:	4b20      	ldr	r3, [pc, #128]	; (800219c <modifyTuningMode+0xb0>)
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
            update7SEGBufferTraffic1(tempDurationLedRed);
 800211e:	4b1f      	ldr	r3, [pc, #124]	; (800219c <modifyTuningMode+0xb0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe fde0 	bl	8000ce8 <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(tempDurationLedRed);
 8002128:	4b1c      	ldr	r3, [pc, #112]	; (800219c <modifyTuningMode+0xb0>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe fde7 	bl	8000d00 <update7SEGBufferTraffic2>
            break;
 8002132:	e02e      	b.n	8002192 <modifyTuningMode+0xa6>
            tempDurationLedYellow++;
 8002134:	4b1a      	ldr	r3, [pc, #104]	; (80021a0 <modifyTuningMode+0xb4>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	3301      	adds	r3, #1
 800213a:	4a19      	ldr	r2, [pc, #100]	; (80021a0 <modifyTuningMode+0xb4>)
 800213c:	6013      	str	r3, [r2, #0]
            if (tempDurationLedYellow > 99)
 800213e:	4b18      	ldr	r3, [pc, #96]	; (80021a0 <modifyTuningMode+0xb4>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2b63      	cmp	r3, #99	; 0x63
 8002144:	dd02      	ble.n	800214c <modifyTuningMode+0x60>
                tempDurationLedYellow = 0;
 8002146:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <modifyTuningMode+0xb4>)
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
            update7SEGBufferTraffic1(tempDurationLedYellow);
 800214c:	4b14      	ldr	r3, [pc, #80]	; (80021a0 <modifyTuningMode+0xb4>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe fdc9 	bl	8000ce8 <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(tempDurationLedYellow);
 8002156:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <modifyTuningMode+0xb4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4618      	mov	r0, r3
 800215c:	f7fe fdd0 	bl	8000d00 <update7SEGBufferTraffic2>
            break;
 8002160:	e017      	b.n	8002192 <modifyTuningMode+0xa6>
            tempDurationLedGreen++;
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <modifyTuningMode+0xb8>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	3301      	adds	r3, #1
 8002168:	4a0e      	ldr	r2, [pc, #56]	; (80021a4 <modifyTuningMode+0xb8>)
 800216a:	6013      	str	r3, [r2, #0]
            if (tempDurationLedGreen > 99)
 800216c:	4b0d      	ldr	r3, [pc, #52]	; (80021a4 <modifyTuningMode+0xb8>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b63      	cmp	r3, #99	; 0x63
 8002172:	dd02      	ble.n	800217a <modifyTuningMode+0x8e>
                tempDurationLedGreen = 0;
 8002174:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <modifyTuningMode+0xb8>)
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
            update7SEGBufferTraffic1(tempDurationLedGreen);
 800217a:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <modifyTuningMode+0xb8>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe fdb2 	bl	8000ce8 <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(tempDurationLedGreen);
 8002184:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <modifyTuningMode+0xb8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe fdb9 	bl	8000d00 <update7SEGBufferTraffic2>
            break;
 800218e:	e000      	b.n	8002192 <modifyTuningMode+0xa6>
            break;
 8002190:	bf00      	nop
    }
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	200004c0 	.word	0x200004c0
 800219c:	20000050 	.word	0x20000050
 80021a0:	20000058 	.word	0x20000058
 80021a4:	20000054 	.word	0x20000054

080021a8 <saveTuningMode>:

void saveTuningMode()
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
    if (tempDurationLedRed != tempDurationLedYellow + tempDurationLedGreen)
 80021ac:	4b20      	ldr	r3, [pc, #128]	; (8002230 <saveTuningMode+0x88>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4b20      	ldr	r3, [pc, #128]	; (8002234 <saveTuningMode+0x8c>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	441a      	add	r2, r3
 80021b6:	4b20      	ldr	r3, [pc, #128]	; (8002238 <saveTuningMode+0x90>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d028      	beq.n	8002210 <saveTuningMode+0x68>
    {
        switch (statusTuningMode)
 80021be:	4b1f      	ldr	r3, [pc, #124]	; (800223c <saveTuningMode+0x94>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2b03      	cmp	r3, #3
 80021c4:	d117      	bne.n	80021f6 <saveTuningMode+0x4e>
        {
            case GREENTUNING:
                update7SEGBufferTraffic1(88);
 80021c6:	2058      	movs	r0, #88	; 0x58
 80021c8:	f7fe fd8e 	bl	8000ce8 <update7SEGBufferTraffic1>
                update7SEGBufferTraffic2(88);
 80021cc:	2058      	movs	r0, #88	; 0x58
 80021ce:	f7fe fd97 	bl	8000d00 <update7SEGBufferTraffic2>
                update7SEGBufferMode(8);
 80021d2:	2008      	movs	r0, #8
 80021d4:	f7fe fda0 	bl	8000d18 <update7SEGBufferMode>
                onAllSingLEDs();
 80021d8:	f7fe fdda 	bl	8000d90 <onAllSingLEDs>
                tempDurationLedGreen = durationLedGreen;
 80021dc:	4b18      	ldr	r3, [pc, #96]	; (8002240 <saveTuningMode+0x98>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a14      	ldr	r2, [pc, #80]	; (8002234 <saveTuningMode+0x8c>)
 80021e2:	6013      	str	r3, [r2, #0]
                tempDurationLedRed = durationLedRed;
 80021e4:	4b17      	ldr	r3, [pc, #92]	; (8002244 <saveTuningMode+0x9c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a13      	ldr	r2, [pc, #76]	; (8002238 <saveTuningMode+0x90>)
 80021ea:	6013      	str	r3, [r2, #0]
                tempDurationLedYellow = durationLedYellow;
 80021ec:	4b16      	ldr	r3, [pc, #88]	; (8002248 <saveTuningMode+0xa0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0f      	ldr	r2, [pc, #60]	; (8002230 <saveTuningMode+0x88>)
 80021f2:	6013      	str	r3, [r2, #0]
                break;
 80021f4:	e019      	b.n	800222a <saveTuningMode+0x82>
            default:
                tempDurationLedGreen = durationLedGreen;
 80021f6:	4b12      	ldr	r3, [pc, #72]	; (8002240 <saveTuningMode+0x98>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a0e      	ldr	r2, [pc, #56]	; (8002234 <saveTuningMode+0x8c>)
 80021fc:	6013      	str	r3, [r2, #0]
                tempDurationLedRed = durationLedRed;
 80021fe:	4b11      	ldr	r3, [pc, #68]	; (8002244 <saveTuningMode+0x9c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a0d      	ldr	r2, [pc, #52]	; (8002238 <saveTuningMode+0x90>)
 8002204:	6013      	str	r3, [r2, #0]
                tempDurationLedYellow = durationLedYellow;
 8002206:	4b10      	ldr	r3, [pc, #64]	; (8002248 <saveTuningMode+0xa0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a09      	ldr	r2, [pc, #36]	; (8002230 <saveTuningMode+0x88>)
 800220c:	6013      	str	r3, [r2, #0]
                break;
 800220e:	e00c      	b.n	800222a <saveTuningMode+0x82>
        }
    }
    else
    {
        durationLedGreen = tempDurationLedGreen;
 8002210:	4b08      	ldr	r3, [pc, #32]	; (8002234 <saveTuningMode+0x8c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a0a      	ldr	r2, [pc, #40]	; (8002240 <saveTuningMode+0x98>)
 8002216:	6013      	str	r3, [r2, #0]
        durationLedRed = tempDurationLedRed;
 8002218:	4b07      	ldr	r3, [pc, #28]	; (8002238 <saveTuningMode+0x90>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a09      	ldr	r2, [pc, #36]	; (8002244 <saveTuningMode+0x9c>)
 800221e:	6013      	str	r3, [r2, #0]
        durationLedYellow = tempDurationLedYellow;
 8002220:	4b03      	ldr	r3, [pc, #12]	; (8002230 <saveTuningMode+0x88>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a08      	ldr	r2, [pc, #32]	; (8002248 <saveTuningMode+0xa0>)
 8002226:	6013      	str	r3, [r2, #0]
    }
}
 8002228:	bf00      	nop
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000058 	.word	0x20000058
 8002234:	20000054 	.word	0x20000054
 8002238:	20000050 	.word	0x20000050
 800223c:	200004c0 	.word	0x200004c0
 8002240:	20000060 	.word	0x20000060
 8002244:	2000005c 	.word	0x2000005c
 8002248:	20000064 	.word	0x20000064

0800224c <animationTuningMode>:

void animationTuningMode()
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
    switch (statusTuningMode)
 8002250:	4b0d      	ldr	r3, [pc, #52]	; (8002288 <animationTuningMode+0x3c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b03      	cmp	r3, #3
 8002256:	d814      	bhi.n	8002282 <animationTuningMode+0x36>
 8002258:	a201      	add	r2, pc, #4	; (adr r2, 8002260 <animationTuningMode+0x14>)
 800225a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800225e:	bf00      	nop
 8002260:	08002283 	.word	0x08002283
 8002264:	08002271 	.word	0x08002271
 8002268:	08002277 	.word	0x08002277
 800226c:	0800227d 	.word	0x0800227d
    {
    case INITMODE:
        break;
    case REDTUNING:
        blinkingRED();
 8002270:	f7fe fd6a 	bl	8000d48 <blinkingRED>
        break;
 8002274:	e006      	b.n	8002284 <animationTuningMode+0x38>
    case YELLOWTUNING:
        blinkingYELLOW();
 8002276:	f7fe fd5b 	bl	8000d30 <blinkingYELLOW>
        break;
 800227a:	e003      	b.n	8002284 <animationTuningMode+0x38>
    case GREENTUNING:
        blinkingGREEN();
 800227c:	f7fe fd70 	bl	8000d60 <blinkingGREEN>
        break;
 8002280:	e000      	b.n	8002284 <animationTuningMode+0x38>
    default:
        break;
 8002282:	bf00      	nop
    }
}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}
 8002288:	200004c0 	.word	0x200004c0

0800228c <MX_USART1_UART_Init>:
#include "deviceDriver7Segment.h"
#include <stdlib.h>
UART_HandleTypeDef huart1;

void MX_USART1_UART_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002290:	4b10      	ldr	r3, [pc, #64]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 8002292:	4a11      	ldr	r2, [pc, #68]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 8002294:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 96000;
 8002296:	4b0f      	ldr	r3, [pc, #60]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 8002298:	4a10      	ldr	r2, [pc, #64]	; (80022dc <MX_USART1_UART_Init+0x50>)
 800229a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800229c:	4b0d      	ldr	r3, [pc, #52]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 800229e:	2200      	movs	r2, #0
 80022a0:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022a2:	4b0c      	ldr	r3, [pc, #48]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022ae:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 80022b0:	220c      	movs	r2, #12
 80022b2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022b4:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022ba:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 80022bc:	2200      	movs	r2, #0
 80022be:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022c0:	4804      	ldr	r0, [pc, #16]	; (80022d4 <MX_USART1_UART_Init+0x48>)
 80022c2:	f002 f979 	bl	80045b8 <HAL_UART_Init>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 80022cc:	f7ff f8c0 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	200004c4 	.word	0x200004c4
 80022d8:	40011000 	.word	0x40011000
 80022dc:	00017700 	.word	0x00017700

080022e0 <printTerminalInfoTraffic2>:

void printTerminalInfoTraffic2()
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
	uint8_t str01[]="!7SEG:";
 80022e6:	4a1b      	ldr	r2, [pc, #108]	; (8002354 <printTerminalInfoTraffic2+0x74>)
 80022e8:	f107 0310 	add.w	r3, r7, #16
 80022ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022f0:	6018      	str	r0, [r3, #0]
 80022f2:	3304      	adds	r3, #4
 80022f4:	8019      	strh	r1, [r3, #0]
 80022f6:	3302      	adds	r3, #2
 80022f8:	0c0a      	lsrs	r2, r1, #16
 80022fa:	701a      	strb	r2, [r3, #0]
	uint8_t endline[] = "#\r";
 80022fc:	4a16      	ldr	r2, [pc, #88]	; (8002358 <printTerminalInfoTraffic2+0x78>)
 80022fe:	f107 030c 	add.w	r3, r7, #12
 8002302:	6812      	ldr	r2, [r2, #0]
 8002304:	4611      	mov	r1, r2
 8002306:	8019      	strh	r1, [r3, #0]
 8002308:	3302      	adds	r3, #2
 800230a:	0c12      	lsrs	r2, r2, #16
 800230c:	701a      	strb	r2, [r3, #0]

	char valueTraffic2[10];
	itoa(led_buffer[1], valueTraffic2, 10);
 800230e:	4b13      	ldr	r3, [pc, #76]	; (800235c <printTerminalInfoTraffic2+0x7c>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	4639      	mov	r1, r7
 8002314:	220a      	movs	r2, #10
 8002316:	4618      	mov	r0, r3
 8002318:	f003 f99e 	bl	8005658 <itoa>

	HAL_UART_Transmit(&huart1, str01, sizeof(str01), 1000);
 800231c:	f107 0110 	add.w	r1, r7, #16
 8002320:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002324:	2207      	movs	r2, #7
 8002326:	480e      	ldr	r0, [pc, #56]	; (8002360 <printTerminalInfoTraffic2+0x80>)
 8002328:	f002 f993 	bl	8004652 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (void*)valueTraffic2, sizeof(valueTraffic2), 1000);
 800232c:	4639      	mov	r1, r7
 800232e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002332:	220a      	movs	r2, #10
 8002334:	480a      	ldr	r0, [pc, #40]	; (8002360 <printTerminalInfoTraffic2+0x80>)
 8002336:	f002 f98c 	bl	8004652 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (void*)endline, sizeof(endline), 1000);
 800233a:	f107 010c 	add.w	r1, r7, #12
 800233e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002342:	2203      	movs	r2, #3
 8002344:	4806      	ldr	r0, [pc, #24]	; (8002360 <printTerminalInfoTraffic2+0x80>)
 8002346:	f002 f984 	bl	8004652 <HAL_UART_Transmit>
}
 800234a:	bf00      	nop
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	08005708 	.word	0x08005708
 8002358:	08005710 	.word	0x08005710
 800235c:	200003d8 	.word	0x200003d8
 8002360:	200004c4 	.word	0x200004c4

08002364 <printTerminalInfoModeTraffic1>:
void printTerminalInfoModeTraffic1()
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08c      	sub	sp, #48	; 0x30
 8002368:	af00      	add	r7, sp, #0
	uint8_t str01[]="!7SEG:";
 800236a:	4a30      	ldr	r2, [pc, #192]	; (800242c <printTerminalInfoModeTraffic1+0xc8>)
 800236c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002370:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002374:	6018      	str	r0, [r3, #0]
 8002376:	3304      	adds	r3, #4
 8002378:	8019      	strh	r1, [r3, #0]
 800237a:	3302      	adds	r3, #2
 800237c:	0c0a      	lsrs	r2, r1, #16
 800237e:	701a      	strb	r2, [r3, #0]
	uint8_t str2[]= "!MODE:";
 8002380:	4a2b      	ldr	r2, [pc, #172]	; (8002430 <printTerminalInfoModeTraffic1+0xcc>)
 8002382:	f107 0320 	add.w	r3, r7, #32
 8002386:	e892 0003 	ldmia.w	r2, {r0, r1}
 800238a:	6018      	str	r0, [r3, #0]
 800238c:	3304      	adds	r3, #4
 800238e:	8019      	strh	r1, [r3, #0]
 8002390:	3302      	adds	r3, #2
 8002392:	0c0a      	lsrs	r2, r1, #16
 8002394:	701a      	strb	r2, [r3, #0]
	uint8_t endline[] = "#\r";
 8002396:	4a27      	ldr	r2, [pc, #156]	; (8002434 <printTerminalInfoModeTraffic1+0xd0>)
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	4611      	mov	r1, r2
 80023a0:	8019      	strh	r1, [r3, #0]
 80023a2:	3302      	adds	r3, #2
 80023a4:	0c12      	lsrs	r2, r2, #16
 80023a6:	701a      	strb	r2, [r3, #0]

	char valueTraffic1[10];
	itoa(led_buffer[0], valueTraffic1, 10);
 80023a8:	4b23      	ldr	r3, [pc, #140]	; (8002438 <printTerminalInfoModeTraffic1+0xd4>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f107 0110 	add.w	r1, r7, #16
 80023b0:	220a      	movs	r2, #10
 80023b2:	4618      	mov	r0, r3
 80023b4:	f003 f950 	bl	8005658 <itoa>

	char valueMode[10];
	itoa(led_buffer[2], valueMode, 10);
 80023b8:	4b1f      	ldr	r3, [pc, #124]	; (8002438 <printTerminalInfoModeTraffic1+0xd4>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	1d39      	adds	r1, r7, #4
 80023be:	220a      	movs	r2, #10
 80023c0:	4618      	mov	r0, r3
 80023c2:	f003 f949 	bl	8005658 <itoa>

	HAL_UART_Transmit(&huart1, str2, sizeof(str2), 1000);
 80023c6:	f107 0120 	add.w	r1, r7, #32
 80023ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023ce:	2207      	movs	r2, #7
 80023d0:	481a      	ldr	r0, [pc, #104]	; (800243c <printTerminalInfoModeTraffic1+0xd8>)
 80023d2:	f002 f93e 	bl	8004652 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (void*)valueMode, sizeof(valueMode), 1000);
 80023d6:	1d39      	adds	r1, r7, #4
 80023d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023dc:	220a      	movs	r2, #10
 80023de:	4817      	ldr	r0, [pc, #92]	; (800243c <printTerminalInfoModeTraffic1+0xd8>)
 80023e0:	f002 f937 	bl	8004652 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (void*)endline, sizeof(endline), 1000);
 80023e4:	f107 011c 	add.w	r1, r7, #28
 80023e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023ec:	2203      	movs	r2, #3
 80023ee:	4813      	ldr	r0, [pc, #76]	; (800243c <printTerminalInfoModeTraffic1+0xd8>)
 80023f0:	f002 f92f 	bl	8004652 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart1, str01, sizeof(str01), 1000);
 80023f4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023fc:	2207      	movs	r2, #7
 80023fe:	480f      	ldr	r0, [pc, #60]	; (800243c <printTerminalInfoModeTraffic1+0xd8>)
 8002400:	f002 f927 	bl	8004652 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (void*)valueTraffic1, sizeof(valueTraffic1), 1000);
 8002404:	f107 0110 	add.w	r1, r7, #16
 8002408:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800240c:	220a      	movs	r2, #10
 800240e:	480b      	ldr	r0, [pc, #44]	; (800243c <printTerminalInfoModeTraffic1+0xd8>)
 8002410:	f002 f91f 	bl	8004652 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (void*)endline, sizeof(endline), 1000);
 8002414:	f107 011c 	add.w	r1, r7, #28
 8002418:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800241c:	2203      	movs	r2, #3
 800241e:	4807      	ldr	r0, [pc, #28]	; (800243c <printTerminalInfoModeTraffic1+0xd8>)
 8002420:	f002 f917 	bl	8004652 <HAL_UART_Transmit>
}
 8002424:	bf00      	nop
 8002426:	3730      	adds	r7, #48	; 0x30
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	08005708 	.word	0x08005708
 8002430:	08005714 	.word	0x08005714
 8002434:	08005710 	.word	0x08005710
 8002438:	200003d8 	.word	0x200003d8
 800243c:	200004c4 	.word	0x200004c4

08002440 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002440:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002478 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002444:	480d      	ldr	r0, [pc, #52]	; (800247c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002446:	490e      	ldr	r1, [pc, #56]	; (8002480 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002448:	4a0e      	ldr	r2, [pc, #56]	; (8002484 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800244a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800244c:	e002      	b.n	8002454 <LoopCopyDataInit>

0800244e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800244e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002452:	3304      	adds	r3, #4

08002454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002458:	d3f9      	bcc.n	800244e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800245a:	4a0b      	ldr	r2, [pc, #44]	; (8002488 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800245c:	4c0b      	ldr	r4, [pc, #44]	; (800248c <LoopFillZerobss+0x26>)
  movs r3, #0
 800245e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002460:	e001      	b.n	8002466 <LoopFillZerobss>

08002462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002464:	3204      	adds	r2, #4

08002466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002468:	d3fb      	bcc.n	8002462 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800246a:	f7ff fdad 	bl	8001fc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800246e:	f003 f8b7 	bl	80055e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002472:	f7fe fd53 	bl	8000f1c <main>
  bx  lr    
 8002476:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002478:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800247c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002480:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002484:	0800576c 	.word	0x0800576c
  ldr r2, =_sbss
 8002488:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800248c:	2000050c 	.word	0x2000050c

08002490 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002490:	e7fe      	b.n	8002490 <ADC_IRQHandler>
	...

08002494 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002498:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <HAL_Init+0x40>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a0d      	ldr	r2, [pc, #52]	; (80024d4 <HAL_Init+0x40>)
 800249e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_Init+0x40>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a0a      	ldr	r2, [pc, #40]	; (80024d4 <HAL_Init+0x40>)
 80024aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024b0:	4b08      	ldr	r3, [pc, #32]	; (80024d4 <HAL_Init+0x40>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a07      	ldr	r2, [pc, #28]	; (80024d4 <HAL_Init+0x40>)
 80024b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024bc:	2003      	movs	r0, #3
 80024be:	f000 f92b 	bl	8002718 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024c2:	200f      	movs	r0, #15
 80024c4:	f000 f808 	bl	80024d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c8:	f7ff fc40 	bl	8001d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40023c00 	.word	0x40023c00

080024d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024e0:	4b12      	ldr	r3, [pc, #72]	; (800252c <HAL_InitTick+0x54>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_InitTick+0x58>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f943 	bl	8002782 <HAL_SYSTICK_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e00e      	b.n	8002524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b0f      	cmp	r3, #15
 800250a:	d80a      	bhi.n	8002522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800250c:	2200      	movs	r2, #0
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	f04f 30ff 	mov.w	r0, #4294967295
 8002514:	f000 f90b 	bl	800272e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002518:	4a06      	ldr	r2, [pc, #24]	; (8002534 <HAL_InitTick+0x5c>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	e000      	b.n	8002524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000068 	.word	0x20000068
 8002530:	20000074 	.word	0x20000074
 8002534:	20000070 	.word	0x20000070

08002538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800253c:	4b06      	ldr	r3, [pc, #24]	; (8002558 <HAL_IncTick+0x20>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	4b06      	ldr	r3, [pc, #24]	; (800255c <HAL_IncTick+0x24>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4413      	add	r3, r2
 8002548:	4a04      	ldr	r2, [pc, #16]	; (800255c <HAL_IncTick+0x24>)
 800254a:	6013      	str	r3, [r2, #0]
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	20000074 	.word	0x20000074
 800255c:	20000508 	.word	0x20000508

08002560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return uwTick;
 8002564:	4b03      	ldr	r3, [pc, #12]	; (8002574 <HAL_GetTick+0x14>)
 8002566:	681b      	ldr	r3, [r3, #0]
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	20000508 	.word	0x20000508

08002578 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f003 0307 	and.w	r3, r3, #7
 8002586:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002588:	4b0c      	ldr	r3, [pc, #48]	; (80025bc <__NVIC_SetPriorityGrouping+0x44>)
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002594:	4013      	ands	r3, r2
 8002596:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025aa:	4a04      	ldr	r2, [pc, #16]	; (80025bc <__NVIC_SetPriorityGrouping+0x44>)
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	60d3      	str	r3, [r2, #12]
}
 80025b0:	bf00      	nop
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025c4:	4b04      	ldr	r3, [pc, #16]	; (80025d8 <__NVIC_GetPriorityGrouping+0x18>)
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	0a1b      	lsrs	r3, r3, #8
 80025ca:	f003 0307 	and.w	r3, r3, #7
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	db0b      	blt.n	8002606 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	f003 021f 	and.w	r2, r3, #31
 80025f4:	4907      	ldr	r1, [pc, #28]	; (8002614 <__NVIC_EnableIRQ+0x38>)
 80025f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fa:	095b      	lsrs	r3, r3, #5
 80025fc:	2001      	movs	r0, #1
 80025fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002606:	bf00      	nop
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	e000e100 	.word	0xe000e100

08002618 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	6039      	str	r1, [r7, #0]
 8002622:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002628:	2b00      	cmp	r3, #0
 800262a:	db0a      	blt.n	8002642 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	b2da      	uxtb	r2, r3
 8002630:	490c      	ldr	r1, [pc, #48]	; (8002664 <__NVIC_SetPriority+0x4c>)
 8002632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002636:	0112      	lsls	r2, r2, #4
 8002638:	b2d2      	uxtb	r2, r2
 800263a:	440b      	add	r3, r1
 800263c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002640:	e00a      	b.n	8002658 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	b2da      	uxtb	r2, r3
 8002646:	4908      	ldr	r1, [pc, #32]	; (8002668 <__NVIC_SetPriority+0x50>)
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	3b04      	subs	r3, #4
 8002650:	0112      	lsls	r2, r2, #4
 8002652:	b2d2      	uxtb	r2, r2
 8002654:	440b      	add	r3, r1
 8002656:	761a      	strb	r2, [r3, #24]
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	e000e100 	.word	0xe000e100
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800266c:	b480      	push	{r7}
 800266e:	b089      	sub	sp, #36	; 0x24
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	f1c3 0307 	rsb	r3, r3, #7
 8002686:	2b04      	cmp	r3, #4
 8002688:	bf28      	it	cs
 800268a:	2304      	movcs	r3, #4
 800268c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	3304      	adds	r3, #4
 8002692:	2b06      	cmp	r3, #6
 8002694:	d902      	bls.n	800269c <NVIC_EncodePriority+0x30>
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	3b03      	subs	r3, #3
 800269a:	e000      	b.n	800269e <NVIC_EncodePriority+0x32>
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a0:	f04f 32ff 	mov.w	r2, #4294967295
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43da      	mvns	r2, r3
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	401a      	ands	r2, r3
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026b4:	f04f 31ff 	mov.w	r1, #4294967295
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	fa01 f303 	lsl.w	r3, r1, r3
 80026be:	43d9      	mvns	r1, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c4:	4313      	orrs	r3, r2
         );
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3724      	adds	r7, #36	; 0x24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
	...

080026d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3b01      	subs	r3, #1
 80026e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026e4:	d301      	bcc.n	80026ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026e6:	2301      	movs	r3, #1
 80026e8:	e00f      	b.n	800270a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026ea:	4a0a      	ldr	r2, [pc, #40]	; (8002714 <SysTick_Config+0x40>)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3b01      	subs	r3, #1
 80026f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026f2:	210f      	movs	r1, #15
 80026f4:	f04f 30ff 	mov.w	r0, #4294967295
 80026f8:	f7ff ff8e 	bl	8002618 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026fc:	4b05      	ldr	r3, [pc, #20]	; (8002714 <SysTick_Config+0x40>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002702:	4b04      	ldr	r3, [pc, #16]	; (8002714 <SysTick_Config+0x40>)
 8002704:	2207      	movs	r2, #7
 8002706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	e000e010 	.word	0xe000e010

08002718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f7ff ff29 	bl	8002578 <__NVIC_SetPriorityGrouping>
}
 8002726:	bf00      	nop
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800272e:	b580      	push	{r7, lr}
 8002730:	b086      	sub	sp, #24
 8002732:	af00      	add	r7, sp, #0
 8002734:	4603      	mov	r3, r0
 8002736:	60b9      	str	r1, [r7, #8]
 8002738:	607a      	str	r2, [r7, #4]
 800273a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800273c:	2300      	movs	r3, #0
 800273e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002740:	f7ff ff3e 	bl	80025c0 <__NVIC_GetPriorityGrouping>
 8002744:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	68b9      	ldr	r1, [r7, #8]
 800274a:	6978      	ldr	r0, [r7, #20]
 800274c:	f7ff ff8e 	bl	800266c <NVIC_EncodePriority>
 8002750:	4602      	mov	r2, r0
 8002752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002756:	4611      	mov	r1, r2
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff ff5d 	bl	8002618 <__NVIC_SetPriority>
}
 800275e:	bf00      	nop
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b082      	sub	sp, #8
 800276a:	af00      	add	r7, sp, #0
 800276c:	4603      	mov	r3, r0
 800276e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff ff31 	bl	80025dc <__NVIC_EnableIRQ>
}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f7ff ffa2 	bl	80026d4 <SysTick_Config>
 8002790:	4603      	mov	r3, r0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b084      	sub	sp, #16
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027a8:	f7ff feda 	bl	8002560 <HAL_GetTick>
 80027ac:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d008      	beq.n	80027cc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2280      	movs	r2, #128	; 0x80
 80027be:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e052      	b.n	8002872 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0216 	bic.w	r2, r2, #22
 80027da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	695a      	ldr	r2, [r3, #20]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027ea:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d103      	bne.n	80027fc <HAL_DMA_Abort+0x62>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d007      	beq.n	800280c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f022 0208 	bic.w	r2, r2, #8
 800280a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f022 0201 	bic.w	r2, r2, #1
 800281a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800281c:	e013      	b.n	8002846 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800281e:	f7ff fe9f 	bl	8002560 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b05      	cmp	r3, #5
 800282a:	d90c      	bls.n	8002846 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2220      	movs	r2, #32
 8002830:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2203      	movs	r2, #3
 8002836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e015      	b.n	8002872 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1e4      	bne.n	800281e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002858:	223f      	movs	r2, #63	; 0x3f
 800285a:	409a      	lsls	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d004      	beq.n	8002898 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2280      	movs	r2, #128	; 0x80
 8002892:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e00c      	b.n	80028b2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2205      	movs	r2, #5
 800289c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0201 	bic.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
	...

080028c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b089      	sub	sp, #36	; 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	e16b      	b.n	8002bb4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028dc:	2201      	movs	r2, #1
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	f040 815a 	bne.w	8002bae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b01      	cmp	r3, #1
 8002904:	d005      	beq.n	8002912 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800290e:	2b02      	cmp	r3, #2
 8002910:	d130      	bne.n	8002974 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	2203      	movs	r2, #3
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43db      	mvns	r3, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4013      	ands	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002948:	2201      	movs	r2, #1
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	091b      	lsrs	r3, r3, #4
 800295e:	f003 0201 	and.w	r2, r3, #1
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f003 0303 	and.w	r3, r3, #3
 800297c:	2b03      	cmp	r3, #3
 800297e:	d017      	beq.n	80029b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	2203      	movs	r2, #3
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43db      	mvns	r3, r3
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	4013      	ands	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d123      	bne.n	8002a04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	08da      	lsrs	r2, r3, #3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3208      	adds	r2, #8
 80029c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	220f      	movs	r2, #15
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	69ba      	ldr	r2, [r7, #24]
 80029dc:	4013      	ands	r3, r2
 80029de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	691a      	ldr	r2, [r3, #16]
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	08da      	lsrs	r2, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3208      	adds	r2, #8
 80029fe:	69b9      	ldr	r1, [r7, #24]
 8002a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	2203      	movs	r2, #3
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f003 0203 	and.w	r2, r3, #3
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 80b4 	beq.w	8002bae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a46:	2300      	movs	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	4b60      	ldr	r3, [pc, #384]	; (8002bcc <HAL_GPIO_Init+0x30c>)
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4e:	4a5f      	ldr	r2, [pc, #380]	; (8002bcc <HAL_GPIO_Init+0x30c>)
 8002a50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a54:	6453      	str	r3, [r2, #68]	; 0x44
 8002a56:	4b5d      	ldr	r3, [pc, #372]	; (8002bcc <HAL_GPIO_Init+0x30c>)
 8002a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a62:	4a5b      	ldr	r2, [pc, #364]	; (8002bd0 <HAL_GPIO_Init+0x310>)
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	089b      	lsrs	r3, r3, #2
 8002a68:	3302      	adds	r3, #2
 8002a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	220f      	movs	r2, #15
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4013      	ands	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a52      	ldr	r2, [pc, #328]	; (8002bd4 <HAL_GPIO_Init+0x314>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d02b      	beq.n	8002ae6 <HAL_GPIO_Init+0x226>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a51      	ldr	r2, [pc, #324]	; (8002bd8 <HAL_GPIO_Init+0x318>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d025      	beq.n	8002ae2 <HAL_GPIO_Init+0x222>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a50      	ldr	r2, [pc, #320]	; (8002bdc <HAL_GPIO_Init+0x31c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d01f      	beq.n	8002ade <HAL_GPIO_Init+0x21e>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a4f      	ldr	r2, [pc, #316]	; (8002be0 <HAL_GPIO_Init+0x320>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d019      	beq.n	8002ada <HAL_GPIO_Init+0x21a>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a4e      	ldr	r2, [pc, #312]	; (8002be4 <HAL_GPIO_Init+0x324>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d013      	beq.n	8002ad6 <HAL_GPIO_Init+0x216>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a4d      	ldr	r2, [pc, #308]	; (8002be8 <HAL_GPIO_Init+0x328>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d00d      	beq.n	8002ad2 <HAL_GPIO_Init+0x212>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a4c      	ldr	r2, [pc, #304]	; (8002bec <HAL_GPIO_Init+0x32c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d007      	beq.n	8002ace <HAL_GPIO_Init+0x20e>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a4b      	ldr	r2, [pc, #300]	; (8002bf0 <HAL_GPIO_Init+0x330>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d101      	bne.n	8002aca <HAL_GPIO_Init+0x20a>
 8002ac6:	2307      	movs	r3, #7
 8002ac8:	e00e      	b.n	8002ae8 <HAL_GPIO_Init+0x228>
 8002aca:	2308      	movs	r3, #8
 8002acc:	e00c      	b.n	8002ae8 <HAL_GPIO_Init+0x228>
 8002ace:	2306      	movs	r3, #6
 8002ad0:	e00a      	b.n	8002ae8 <HAL_GPIO_Init+0x228>
 8002ad2:	2305      	movs	r3, #5
 8002ad4:	e008      	b.n	8002ae8 <HAL_GPIO_Init+0x228>
 8002ad6:	2304      	movs	r3, #4
 8002ad8:	e006      	b.n	8002ae8 <HAL_GPIO_Init+0x228>
 8002ada:	2303      	movs	r3, #3
 8002adc:	e004      	b.n	8002ae8 <HAL_GPIO_Init+0x228>
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e002      	b.n	8002ae8 <HAL_GPIO_Init+0x228>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e000      	b.n	8002ae8 <HAL_GPIO_Init+0x228>
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	69fa      	ldr	r2, [r7, #28]
 8002aea:	f002 0203 	and.w	r2, r2, #3
 8002aee:	0092      	lsls	r2, r2, #2
 8002af0:	4093      	lsls	r3, r2
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002af8:	4935      	ldr	r1, [pc, #212]	; (8002bd0 <HAL_GPIO_Init+0x310>)
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	089b      	lsrs	r3, r3, #2
 8002afe:	3302      	adds	r3, #2
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b06:	4b3b      	ldr	r3, [pc, #236]	; (8002bf4 <HAL_GPIO_Init+0x334>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4013      	ands	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b2a:	4a32      	ldr	r2, [pc, #200]	; (8002bf4 <HAL_GPIO_Init+0x334>)
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b30:	4b30      	ldr	r3, [pc, #192]	; (8002bf4 <HAL_GPIO_Init+0x334>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d003      	beq.n	8002b54 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b54:	4a27      	ldr	r2, [pc, #156]	; (8002bf4 <HAL_GPIO_Init+0x334>)
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b5a:	4b26      	ldr	r3, [pc, #152]	; (8002bf4 <HAL_GPIO_Init+0x334>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4013      	ands	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d003      	beq.n	8002b7e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b7e:	4a1d      	ldr	r2, [pc, #116]	; (8002bf4 <HAL_GPIO_Init+0x334>)
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b84:	4b1b      	ldr	r3, [pc, #108]	; (8002bf4 <HAL_GPIO_Init+0x334>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4013      	ands	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ba8:	4a12      	ldr	r2, [pc, #72]	; (8002bf4 <HAL_GPIO_Init+0x334>)
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	61fb      	str	r3, [r7, #28]
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	2b0f      	cmp	r3, #15
 8002bb8:	f67f ae90 	bls.w	80028dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	bf00      	nop
 8002bc0:	3724      	adds	r7, #36	; 0x24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	40013800 	.word	0x40013800
 8002bd4:	40020000 	.word	0x40020000
 8002bd8:	40020400 	.word	0x40020400
 8002bdc:	40020800 	.word	0x40020800
 8002be0:	40020c00 	.word	0x40020c00
 8002be4:	40021000 	.word	0x40021000
 8002be8:	40021400 	.word	0x40021400
 8002bec:	40021800 	.word	0x40021800
 8002bf0:	40021c00 	.word	0x40021c00
 8002bf4:	40013c00 	.word	0x40013c00

08002bf8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691a      	ldr	r2, [r3, #16]
 8002c08:	887b      	ldrh	r3, [r7, #2]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d002      	beq.n	8002c16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c10:	2301      	movs	r3, #1
 8002c12:	73fb      	strb	r3, [r7, #15]
 8002c14:	e001      	b.n	8002c1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c16:	2300      	movs	r3, #0
 8002c18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	807b      	strh	r3, [r7, #2]
 8002c34:	4613      	mov	r3, r2
 8002c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c38:	787b      	ldrb	r3, [r7, #1]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c3e:	887a      	ldrh	r2, [r7, #2]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c44:	e003      	b.n	8002c4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c46:	887b      	ldrh	r3, [r7, #2]
 8002c48:	041a      	lsls	r2, r3, #16
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	619a      	str	r2, [r3, #24]
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b085      	sub	sp, #20
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
 8002c62:	460b      	mov	r3, r1
 8002c64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c6c:	887a      	ldrh	r2, [r7, #2]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4013      	ands	r3, r2
 8002c72:	041a      	lsls	r2, r3, #16
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	43d9      	mvns	r1, r3
 8002c78:	887b      	ldrh	r3, [r7, #2]
 8002c7a:	400b      	ands	r3, r1
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	619a      	str	r2, [r3, #24]
}
 8002c82:	bf00      	nop
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e267      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d075      	beq.n	8002d9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cae:	4b88      	ldr	r3, [pc, #544]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d00c      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cba:	4b85      	ldr	r3, [pc, #532]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cc2:	2b08      	cmp	r3, #8
 8002cc4:	d112      	bne.n	8002cec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cc6:	4b82      	ldr	r3, [pc, #520]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cd2:	d10b      	bne.n	8002cec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cd4:	4b7e      	ldr	r3, [pc, #504]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d05b      	beq.n	8002d98 <HAL_RCC_OscConfig+0x108>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d157      	bne.n	8002d98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e242      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cf4:	d106      	bne.n	8002d04 <HAL_RCC_OscConfig+0x74>
 8002cf6:	4b76      	ldr	r3, [pc, #472]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a75      	ldr	r2, [pc, #468]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d00:	6013      	str	r3, [r2, #0]
 8002d02:	e01d      	b.n	8002d40 <HAL_RCC_OscConfig+0xb0>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d0c:	d10c      	bne.n	8002d28 <HAL_RCC_OscConfig+0x98>
 8002d0e:	4b70      	ldr	r3, [pc, #448]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a6f      	ldr	r2, [pc, #444]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d18:	6013      	str	r3, [r2, #0]
 8002d1a:	4b6d      	ldr	r3, [pc, #436]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a6c      	ldr	r2, [pc, #432]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	e00b      	b.n	8002d40 <HAL_RCC_OscConfig+0xb0>
 8002d28:	4b69      	ldr	r3, [pc, #420]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a68      	ldr	r2, [pc, #416]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	4b66      	ldr	r3, [pc, #408]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a65      	ldr	r2, [pc, #404]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d013      	beq.n	8002d70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d48:	f7ff fc0a 	bl	8002560 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d50:	f7ff fc06 	bl	8002560 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b64      	cmp	r3, #100	; 0x64
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e207      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d62:	4b5b      	ldr	r3, [pc, #364]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d0f0      	beq.n	8002d50 <HAL_RCC_OscConfig+0xc0>
 8002d6e:	e014      	b.n	8002d9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d70:	f7ff fbf6 	bl	8002560 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d78:	f7ff fbf2 	bl	8002560 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b64      	cmp	r3, #100	; 0x64
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e1f3      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d8a:	4b51      	ldr	r3, [pc, #324]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1f0      	bne.n	8002d78 <HAL_RCC_OscConfig+0xe8>
 8002d96:	e000      	b.n	8002d9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d063      	beq.n	8002e6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002da6:	4b4a      	ldr	r3, [pc, #296]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 030c 	and.w	r3, r3, #12
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00b      	beq.n	8002dca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002db2:	4b47      	ldr	r3, [pc, #284]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dba:	2b08      	cmp	r3, #8
 8002dbc:	d11c      	bne.n	8002df8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dbe:	4b44      	ldr	r3, [pc, #272]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d116      	bne.n	8002df8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dca:	4b41      	ldr	r3, [pc, #260]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d005      	beq.n	8002de2 <HAL_RCC_OscConfig+0x152>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d001      	beq.n	8002de2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e1c7      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de2:	4b3b      	ldr	r3, [pc, #236]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	4937      	ldr	r1, [pc, #220]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002df6:	e03a      	b.n	8002e6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d020      	beq.n	8002e42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e00:	4b34      	ldr	r3, [pc, #208]	; (8002ed4 <HAL_RCC_OscConfig+0x244>)
 8002e02:	2201      	movs	r2, #1
 8002e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e06:	f7ff fbab 	bl	8002560 <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e0e:	f7ff fba7 	bl	8002560 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e1a8      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e20:	4b2b      	ldr	r3, [pc, #172]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f0      	beq.n	8002e0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e2c:	4b28      	ldr	r3, [pc, #160]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	4925      	ldr	r1, [pc, #148]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	600b      	str	r3, [r1, #0]
 8002e40:	e015      	b.n	8002e6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e42:	4b24      	ldr	r3, [pc, #144]	; (8002ed4 <HAL_RCC_OscConfig+0x244>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e48:	f7ff fb8a 	bl	8002560 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e50:	f7ff fb86 	bl	8002560 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e187      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e62:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d036      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d016      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e82:	4b15      	ldr	r3, [pc, #84]	; (8002ed8 <HAL_RCC_OscConfig+0x248>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e88:	f7ff fb6a 	bl	8002560 <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e90:	f7ff fb66 	bl	8002560 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e167      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ea2:	4b0b      	ldr	r3, [pc, #44]	; (8002ed0 <HAL_RCC_OscConfig+0x240>)
 8002ea4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0f0      	beq.n	8002e90 <HAL_RCC_OscConfig+0x200>
 8002eae:	e01b      	b.n	8002ee8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eb0:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <HAL_RCC_OscConfig+0x248>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eb6:	f7ff fb53 	bl	8002560 <HAL_GetTick>
 8002eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ebc:	e00e      	b.n	8002edc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ebe:	f7ff fb4f 	bl	8002560 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d907      	bls.n	8002edc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e150      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
 8002ed0:	40023800 	.word	0x40023800
 8002ed4:	42470000 	.word	0x42470000
 8002ed8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002edc:	4b88      	ldr	r3, [pc, #544]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1ea      	bne.n	8002ebe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0304 	and.w	r3, r3, #4
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	f000 8097 	beq.w	8003024 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002efa:	4b81      	ldr	r3, [pc, #516]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10f      	bne.n	8002f26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	60bb      	str	r3, [r7, #8]
 8002f0a:	4b7d      	ldr	r3, [pc, #500]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	4a7c      	ldr	r2, [pc, #496]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f14:	6413      	str	r3, [r2, #64]	; 0x40
 8002f16:	4b7a      	ldr	r3, [pc, #488]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f1e:	60bb      	str	r3, [r7, #8]
 8002f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f22:	2301      	movs	r3, #1
 8002f24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f26:	4b77      	ldr	r3, [pc, #476]	; (8003104 <HAL_RCC_OscConfig+0x474>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d118      	bne.n	8002f64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f32:	4b74      	ldr	r3, [pc, #464]	; (8003104 <HAL_RCC_OscConfig+0x474>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a73      	ldr	r2, [pc, #460]	; (8003104 <HAL_RCC_OscConfig+0x474>)
 8002f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f3e:	f7ff fb0f 	bl	8002560 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f44:	e008      	b.n	8002f58 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f46:	f7ff fb0b 	bl	8002560 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e10c      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f58:	4b6a      	ldr	r3, [pc, #424]	; (8003104 <HAL_RCC_OscConfig+0x474>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d0f0      	beq.n	8002f46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d106      	bne.n	8002f7a <HAL_RCC_OscConfig+0x2ea>
 8002f6c:	4b64      	ldr	r3, [pc, #400]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f70:	4a63      	ldr	r2, [pc, #396]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f72:	f043 0301 	orr.w	r3, r3, #1
 8002f76:	6713      	str	r3, [r2, #112]	; 0x70
 8002f78:	e01c      	b.n	8002fb4 <HAL_RCC_OscConfig+0x324>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2b05      	cmp	r3, #5
 8002f80:	d10c      	bne.n	8002f9c <HAL_RCC_OscConfig+0x30c>
 8002f82:	4b5f      	ldr	r3, [pc, #380]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f86:	4a5e      	ldr	r2, [pc, #376]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f88:	f043 0304 	orr.w	r3, r3, #4
 8002f8c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f8e:	4b5c      	ldr	r3, [pc, #368]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f92:	4a5b      	ldr	r2, [pc, #364]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	6713      	str	r3, [r2, #112]	; 0x70
 8002f9a:	e00b      	b.n	8002fb4 <HAL_RCC_OscConfig+0x324>
 8002f9c:	4b58      	ldr	r3, [pc, #352]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa0:	4a57      	ldr	r2, [pc, #348]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002fa2:	f023 0301 	bic.w	r3, r3, #1
 8002fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fa8:	4b55      	ldr	r3, [pc, #340]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fac:	4a54      	ldr	r2, [pc, #336]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002fae:	f023 0304 	bic.w	r3, r3, #4
 8002fb2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d015      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fbc:	f7ff fad0 	bl	8002560 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc2:	e00a      	b.n	8002fda <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fc4:	f7ff facc 	bl	8002560 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e0cb      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fda:	4b49      	ldr	r3, [pc, #292]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8002fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0ee      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x334>
 8002fe6:	e014      	b.n	8003012 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe8:	f7ff faba 	bl	8002560 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fee:	e00a      	b.n	8003006 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff0:	f7ff fab6 	bl	8002560 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e0b5      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003006:	4b3e      	ldr	r3, [pc, #248]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8003008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1ee      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003012:	7dfb      	ldrb	r3, [r7, #23]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d105      	bne.n	8003024 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003018:	4b39      	ldr	r3, [pc, #228]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 800301a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301c:	4a38      	ldr	r2, [pc, #224]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 800301e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003022:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 80a1 	beq.w	8003170 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800302e:	4b34      	ldr	r3, [pc, #208]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 030c 	and.w	r3, r3, #12
 8003036:	2b08      	cmp	r3, #8
 8003038:	d05c      	beq.n	80030f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	2b02      	cmp	r3, #2
 8003040:	d141      	bne.n	80030c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003042:	4b31      	ldr	r3, [pc, #196]	; (8003108 <HAL_RCC_OscConfig+0x478>)
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003048:	f7ff fa8a 	bl	8002560 <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003050:	f7ff fa86 	bl	8002560 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e087      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003062:	4b27      	ldr	r3, [pc, #156]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f0      	bne.n	8003050 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	69da      	ldr	r2, [r3, #28]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a1b      	ldr	r3, [r3, #32]
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	019b      	lsls	r3, r3, #6
 800307e:	431a      	orrs	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003084:	085b      	lsrs	r3, r3, #1
 8003086:	3b01      	subs	r3, #1
 8003088:	041b      	lsls	r3, r3, #16
 800308a:	431a      	orrs	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003090:	061b      	lsls	r3, r3, #24
 8003092:	491b      	ldr	r1, [pc, #108]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 8003094:	4313      	orrs	r3, r2
 8003096:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003098:	4b1b      	ldr	r3, [pc, #108]	; (8003108 <HAL_RCC_OscConfig+0x478>)
 800309a:	2201      	movs	r2, #1
 800309c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309e:	f7ff fa5f 	bl	8002560 <HAL_GetTick>
 80030a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030a6:	f7ff fa5b 	bl	8002560 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e05c      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b8:	4b11      	ldr	r3, [pc, #68]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0f0      	beq.n	80030a6 <HAL_RCC_OscConfig+0x416>
 80030c4:	e054      	b.n	8003170 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030c6:	4b10      	ldr	r3, [pc, #64]	; (8003108 <HAL_RCC_OscConfig+0x478>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030cc:	f7ff fa48 	bl	8002560 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d4:	f7ff fa44 	bl	8002560 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e045      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030e6:	4b06      	ldr	r3, [pc, #24]	; (8003100 <HAL_RCC_OscConfig+0x470>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1f0      	bne.n	80030d4 <HAL_RCC_OscConfig+0x444>
 80030f2:	e03d      	b.n	8003170 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d107      	bne.n	800310c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e038      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
 8003100:	40023800 	.word	0x40023800
 8003104:	40007000 	.word	0x40007000
 8003108:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800310c:	4b1b      	ldr	r3, [pc, #108]	; (800317c <HAL_RCC_OscConfig+0x4ec>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d028      	beq.n	800316c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003124:	429a      	cmp	r2, r3
 8003126:	d121      	bne.n	800316c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003132:	429a      	cmp	r2, r3
 8003134:	d11a      	bne.n	800316c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800313c:	4013      	ands	r3, r2
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003142:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003144:	4293      	cmp	r3, r2
 8003146:	d111      	bne.n	800316c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003152:	085b      	lsrs	r3, r3, #1
 8003154:	3b01      	subs	r3, #1
 8003156:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003158:	429a      	cmp	r2, r3
 800315a:	d107      	bne.n	800316c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003168:	429a      	cmp	r2, r3
 800316a:	d001      	beq.n	8003170 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e000      	b.n	8003172 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3718      	adds	r7, #24
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	40023800 	.word	0x40023800

08003180 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e0cc      	b.n	800332e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003194:	4b68      	ldr	r3, [pc, #416]	; (8003338 <HAL_RCC_ClockConfig+0x1b8>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d90c      	bls.n	80031bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031a2:	4b65      	ldr	r3, [pc, #404]	; (8003338 <HAL_RCC_ClockConfig+0x1b8>)
 80031a4:	683a      	ldr	r2, [r7, #0]
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031aa:	4b63      	ldr	r3, [pc, #396]	; (8003338 <HAL_RCC_ClockConfig+0x1b8>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0307 	and.w	r3, r3, #7
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d001      	beq.n	80031bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e0b8      	b.n	800332e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d020      	beq.n	800320a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d005      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031d4:	4b59      	ldr	r3, [pc, #356]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	4a58      	ldr	r2, [pc, #352]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 80031da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0308 	and.w	r3, r3, #8
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d005      	beq.n	80031f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031ec:	4b53      	ldr	r3, [pc, #332]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	4a52      	ldr	r2, [pc, #328]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 80031f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031f8:	4b50      	ldr	r3, [pc, #320]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	494d      	ldr	r1, [pc, #308]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	4313      	orrs	r3, r2
 8003208:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	d044      	beq.n	80032a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d107      	bne.n	800322e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	4b47      	ldr	r3, [pc, #284]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d119      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e07f      	b.n	800332e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	2b02      	cmp	r3, #2
 8003234:	d003      	beq.n	800323e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800323a:	2b03      	cmp	r3, #3
 800323c:	d107      	bne.n	800324e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800323e:	4b3f      	ldr	r3, [pc, #252]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e06f      	b.n	800332e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800324e:	4b3b      	ldr	r3, [pc, #236]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e067      	b.n	800332e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800325e:	4b37      	ldr	r3, [pc, #220]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f023 0203 	bic.w	r2, r3, #3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	4934      	ldr	r1, [pc, #208]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 800326c:	4313      	orrs	r3, r2
 800326e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003270:	f7ff f976 	bl	8002560 <HAL_GetTick>
 8003274:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003276:	e00a      	b.n	800328e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003278:	f7ff f972 	bl	8002560 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	f241 3288 	movw	r2, #5000	; 0x1388
 8003286:	4293      	cmp	r3, r2
 8003288:	d901      	bls.n	800328e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e04f      	b.n	800332e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800328e:	4b2b      	ldr	r3, [pc, #172]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f003 020c 	and.w	r2, r3, #12
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	429a      	cmp	r2, r3
 800329e:	d1eb      	bne.n	8003278 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032a0:	4b25      	ldr	r3, [pc, #148]	; (8003338 <HAL_RCC_ClockConfig+0x1b8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d20c      	bcs.n	80032c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ae:	4b22      	ldr	r3, [pc, #136]	; (8003338 <HAL_RCC_ClockConfig+0x1b8>)
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	b2d2      	uxtb	r2, r2
 80032b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b6:	4b20      	ldr	r3, [pc, #128]	; (8003338 <HAL_RCC_ClockConfig+0x1b8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d001      	beq.n	80032c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e032      	b.n	800332e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d008      	beq.n	80032e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032d4:	4b19      	ldr	r3, [pc, #100]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	4916      	ldr	r1, [pc, #88]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d009      	beq.n	8003306 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032f2:	4b12      	ldr	r3, [pc, #72]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	490e      	ldr	r1, [pc, #56]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 8003302:	4313      	orrs	r3, r2
 8003304:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003306:	f000 f821 	bl	800334c <HAL_RCC_GetSysClockFreq>
 800330a:	4602      	mov	r2, r0
 800330c:	4b0b      	ldr	r3, [pc, #44]	; (800333c <HAL_RCC_ClockConfig+0x1bc>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	091b      	lsrs	r3, r3, #4
 8003312:	f003 030f 	and.w	r3, r3, #15
 8003316:	490a      	ldr	r1, [pc, #40]	; (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 8003318:	5ccb      	ldrb	r3, [r1, r3]
 800331a:	fa22 f303 	lsr.w	r3, r2, r3
 800331e:	4a09      	ldr	r2, [pc, #36]	; (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003320:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003322:	4b09      	ldr	r3, [pc, #36]	; (8003348 <HAL_RCC_ClockConfig+0x1c8>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff f8d6 	bl	80024d8 <HAL_InitTick>

  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40023c00 	.word	0x40023c00
 800333c:	40023800 	.word	0x40023800
 8003340:	0800571c 	.word	0x0800571c
 8003344:	20000068 	.word	0x20000068
 8003348:	20000070 	.word	0x20000070

0800334c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800334c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003350:	b090      	sub	sp, #64	; 0x40
 8003352:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	637b      	str	r3, [r7, #52]	; 0x34
 8003358:	2300      	movs	r3, #0
 800335a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800335c:	2300      	movs	r3, #0
 800335e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003364:	4b59      	ldr	r3, [pc, #356]	; (80034cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 030c 	and.w	r3, r3, #12
 800336c:	2b08      	cmp	r3, #8
 800336e:	d00d      	beq.n	800338c <HAL_RCC_GetSysClockFreq+0x40>
 8003370:	2b08      	cmp	r3, #8
 8003372:	f200 80a1 	bhi.w	80034b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003376:	2b00      	cmp	r3, #0
 8003378:	d002      	beq.n	8003380 <HAL_RCC_GetSysClockFreq+0x34>
 800337a:	2b04      	cmp	r3, #4
 800337c:	d003      	beq.n	8003386 <HAL_RCC_GetSysClockFreq+0x3a>
 800337e:	e09b      	b.n	80034b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003380:	4b53      	ldr	r3, [pc, #332]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003382:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003384:	e09b      	b.n	80034be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003386:	4b53      	ldr	r3, [pc, #332]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003388:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800338a:	e098      	b.n	80034be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800338c:	4b4f      	ldr	r3, [pc, #316]	; (80034cc <HAL_RCC_GetSysClockFreq+0x180>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003394:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003396:	4b4d      	ldr	r3, [pc, #308]	; (80034cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d028      	beq.n	80033f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033a2:	4b4a      	ldr	r3, [pc, #296]	; (80034cc <HAL_RCC_GetSysClockFreq+0x180>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	099b      	lsrs	r3, r3, #6
 80033a8:	2200      	movs	r2, #0
 80033aa:	623b      	str	r3, [r7, #32]
 80033ac:	627a      	str	r2, [r7, #36]	; 0x24
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80033b4:	2100      	movs	r1, #0
 80033b6:	4b47      	ldr	r3, [pc, #284]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80033b8:	fb03 f201 	mul.w	r2, r3, r1
 80033bc:	2300      	movs	r3, #0
 80033be:	fb00 f303 	mul.w	r3, r0, r3
 80033c2:	4413      	add	r3, r2
 80033c4:	4a43      	ldr	r2, [pc, #268]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80033c6:	fba0 1202 	umull	r1, r2, r0, r2
 80033ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033cc:	460a      	mov	r2, r1
 80033ce:	62ba      	str	r2, [r7, #40]	; 0x28
 80033d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033d2:	4413      	add	r3, r2
 80033d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033d8:	2200      	movs	r2, #0
 80033da:	61bb      	str	r3, [r7, #24]
 80033dc:	61fa      	str	r2, [r7, #28]
 80033de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80033e6:	f7fc feef 	bl	80001c8 <__aeabi_uldivmod>
 80033ea:	4602      	mov	r2, r0
 80033ec:	460b      	mov	r3, r1
 80033ee:	4613      	mov	r3, r2
 80033f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033f2:	e053      	b.n	800349c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f4:	4b35      	ldr	r3, [pc, #212]	; (80034cc <HAL_RCC_GetSysClockFreq+0x180>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	099b      	lsrs	r3, r3, #6
 80033fa:	2200      	movs	r2, #0
 80033fc:	613b      	str	r3, [r7, #16]
 80033fe:	617a      	str	r2, [r7, #20]
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003406:	f04f 0b00 	mov.w	fp, #0
 800340a:	4652      	mov	r2, sl
 800340c:	465b      	mov	r3, fp
 800340e:	f04f 0000 	mov.w	r0, #0
 8003412:	f04f 0100 	mov.w	r1, #0
 8003416:	0159      	lsls	r1, r3, #5
 8003418:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800341c:	0150      	lsls	r0, r2, #5
 800341e:	4602      	mov	r2, r0
 8003420:	460b      	mov	r3, r1
 8003422:	ebb2 080a 	subs.w	r8, r2, sl
 8003426:	eb63 090b 	sbc.w	r9, r3, fp
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003436:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800343a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800343e:	ebb2 0408 	subs.w	r4, r2, r8
 8003442:	eb63 0509 	sbc.w	r5, r3, r9
 8003446:	f04f 0200 	mov.w	r2, #0
 800344a:	f04f 0300 	mov.w	r3, #0
 800344e:	00eb      	lsls	r3, r5, #3
 8003450:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003454:	00e2      	lsls	r2, r4, #3
 8003456:	4614      	mov	r4, r2
 8003458:	461d      	mov	r5, r3
 800345a:	eb14 030a 	adds.w	r3, r4, sl
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	eb45 030b 	adc.w	r3, r5, fp
 8003464:	607b      	str	r3, [r7, #4]
 8003466:	f04f 0200 	mov.w	r2, #0
 800346a:	f04f 0300 	mov.w	r3, #0
 800346e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003472:	4629      	mov	r1, r5
 8003474:	028b      	lsls	r3, r1, #10
 8003476:	4621      	mov	r1, r4
 8003478:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800347c:	4621      	mov	r1, r4
 800347e:	028a      	lsls	r2, r1, #10
 8003480:	4610      	mov	r0, r2
 8003482:	4619      	mov	r1, r3
 8003484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003486:	2200      	movs	r2, #0
 8003488:	60bb      	str	r3, [r7, #8]
 800348a:	60fa      	str	r2, [r7, #12]
 800348c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003490:	f7fc fe9a 	bl	80001c8 <__aeabi_uldivmod>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4613      	mov	r3, r2
 800349a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800349c:	4b0b      	ldr	r3, [pc, #44]	; (80034cc <HAL_RCC_GetSysClockFreq+0x180>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	0c1b      	lsrs	r3, r3, #16
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	3301      	adds	r3, #1
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80034ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80034ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80034b6:	e002      	b.n	80034be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034b8:	4b05      	ldr	r3, [pc, #20]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80034ba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80034bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3740      	adds	r7, #64	; 0x40
 80034c4:	46bd      	mov	sp, r7
 80034c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034ca:	bf00      	nop
 80034cc:	40023800 	.word	0x40023800
 80034d0:	00f42400 	.word	0x00f42400
 80034d4:	017d7840 	.word	0x017d7840

080034d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034dc:	4b03      	ldr	r3, [pc, #12]	; (80034ec <HAL_RCC_GetHCLKFreq+0x14>)
 80034de:	681b      	ldr	r3, [r3, #0]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	20000068 	.word	0x20000068

080034f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034f4:	f7ff fff0 	bl	80034d8 <HAL_RCC_GetHCLKFreq>
 80034f8:	4602      	mov	r2, r0
 80034fa:	4b05      	ldr	r3, [pc, #20]	; (8003510 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	0a9b      	lsrs	r3, r3, #10
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	4903      	ldr	r1, [pc, #12]	; (8003514 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003506:	5ccb      	ldrb	r3, [r1, r3]
 8003508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800350c:	4618      	mov	r0, r3
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40023800 	.word	0x40023800
 8003514:	0800572c 	.word	0x0800572c

08003518 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800351c:	f7ff ffdc 	bl	80034d8 <HAL_RCC_GetHCLKFreq>
 8003520:	4602      	mov	r2, r0
 8003522:	4b05      	ldr	r3, [pc, #20]	; (8003538 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	0b5b      	lsrs	r3, r3, #13
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	4903      	ldr	r1, [pc, #12]	; (800353c <HAL_RCC_GetPCLK2Freq+0x24>)
 800352e:	5ccb      	ldrb	r3, [r1, r3]
 8003530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003534:	4618      	mov	r0, r3
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40023800 	.word	0x40023800
 800353c:	0800572c 	.word	0x0800572c

08003540 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e041      	b.n	80035d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d106      	bne.n	800356c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7fe fc18 	bl	8001d9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2202      	movs	r2, #2
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3304      	adds	r3, #4
 800357c:	4619      	mov	r1, r3
 800357e:	4610      	mov	r0, r2
 8003580:	f000 fc7a 	bl	8003e78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d001      	beq.n	80035f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e04e      	b.n	8003696 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2202      	movs	r2, #2
 80035fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68da      	ldr	r2, [r3, #12]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0201 	orr.w	r2, r2, #1
 800360e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a23      	ldr	r2, [pc, #140]	; (80036a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d022      	beq.n	8003660 <HAL_TIM_Base_Start_IT+0x80>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003622:	d01d      	beq.n	8003660 <HAL_TIM_Base_Start_IT+0x80>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a1f      	ldr	r2, [pc, #124]	; (80036a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d018      	beq.n	8003660 <HAL_TIM_Base_Start_IT+0x80>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a1e      	ldr	r2, [pc, #120]	; (80036ac <HAL_TIM_Base_Start_IT+0xcc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d013      	beq.n	8003660 <HAL_TIM_Base_Start_IT+0x80>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a1c      	ldr	r2, [pc, #112]	; (80036b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d00e      	beq.n	8003660 <HAL_TIM_Base_Start_IT+0x80>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a1b      	ldr	r2, [pc, #108]	; (80036b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d009      	beq.n	8003660 <HAL_TIM_Base_Start_IT+0x80>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a19      	ldr	r2, [pc, #100]	; (80036b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d004      	beq.n	8003660 <HAL_TIM_Base_Start_IT+0x80>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a18      	ldr	r2, [pc, #96]	; (80036bc <HAL_TIM_Base_Start_IT+0xdc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d111      	bne.n	8003684 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2b06      	cmp	r3, #6
 8003670:	d010      	beq.n	8003694 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0201 	orr.w	r2, r2, #1
 8003680:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003682:	e007      	b.n	8003694 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f042 0201 	orr.w	r2, r2, #1
 8003692:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3714      	adds	r7, #20
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	40010000 	.word	0x40010000
 80036a8:	40000400 	.word	0x40000400
 80036ac:	40000800 	.word	0x40000800
 80036b0:	40000c00 	.word	0x40000c00
 80036b4:	40010400 	.word	0x40010400
 80036b8:	40014000 	.word	0x40014000
 80036bc:	40001800 	.word	0x40001800

080036c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e041      	b.n	8003756 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f839 	bl	800375e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	3304      	adds	r3, #4
 80036fc:	4619      	mov	r1, r3
 80036fe:	4610      	mov	r0, r2
 8003700:	f000 fbba 	bl	8003e78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800375e:	b480      	push	{r7}
 8003760:	b083      	sub	sp, #12
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
	...

08003774 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d109      	bne.n	8003798 <HAL_TIM_PWM_Start+0x24>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	bf14      	ite	ne
 8003790:	2301      	movne	r3, #1
 8003792:	2300      	moveq	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	e022      	b.n	80037de <HAL_TIM_PWM_Start+0x6a>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	2b04      	cmp	r3, #4
 800379c:	d109      	bne.n	80037b2 <HAL_TIM_PWM_Start+0x3e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	bf14      	ite	ne
 80037aa:	2301      	movne	r3, #1
 80037ac:	2300      	moveq	r3, #0
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	e015      	b.n	80037de <HAL_TIM_PWM_Start+0x6a>
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d109      	bne.n	80037cc <HAL_TIM_PWM_Start+0x58>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	bf14      	ite	ne
 80037c4:	2301      	movne	r3, #1
 80037c6:	2300      	moveq	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	e008      	b.n	80037de <HAL_TIM_PWM_Start+0x6a>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	bf14      	ite	ne
 80037d8:	2301      	movne	r3, #1
 80037da:	2300      	moveq	r3, #0
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e07c      	b.n	80038e0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d104      	bne.n	80037f6 <HAL_TIM_PWM_Start+0x82>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2202      	movs	r2, #2
 80037f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037f4:	e013      	b.n	800381e <HAL_TIM_PWM_Start+0xaa>
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2b04      	cmp	r3, #4
 80037fa:	d104      	bne.n	8003806 <HAL_TIM_PWM_Start+0x92>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003804:	e00b      	b.n	800381e <HAL_TIM_PWM_Start+0xaa>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b08      	cmp	r3, #8
 800380a:	d104      	bne.n	8003816 <HAL_TIM_PWM_Start+0xa2>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2202      	movs	r2, #2
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003814:	e003      	b.n	800381e <HAL_TIM_PWM_Start+0xaa>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2202      	movs	r2, #2
 800381a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2201      	movs	r2, #1
 8003824:	6839      	ldr	r1, [r7, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f000 fe10 	bl	800444c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a2d      	ldr	r2, [pc, #180]	; (80038e8 <HAL_TIM_PWM_Start+0x174>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d004      	beq.n	8003840 <HAL_TIM_PWM_Start+0xcc>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a2c      	ldr	r2, [pc, #176]	; (80038ec <HAL_TIM_PWM_Start+0x178>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d101      	bne.n	8003844 <HAL_TIM_PWM_Start+0xd0>
 8003840:	2301      	movs	r3, #1
 8003842:	e000      	b.n	8003846 <HAL_TIM_PWM_Start+0xd2>
 8003844:	2300      	movs	r3, #0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d007      	beq.n	800385a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003858:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a22      	ldr	r2, [pc, #136]	; (80038e8 <HAL_TIM_PWM_Start+0x174>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d022      	beq.n	80038aa <HAL_TIM_PWM_Start+0x136>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800386c:	d01d      	beq.n	80038aa <HAL_TIM_PWM_Start+0x136>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a1f      	ldr	r2, [pc, #124]	; (80038f0 <HAL_TIM_PWM_Start+0x17c>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d018      	beq.n	80038aa <HAL_TIM_PWM_Start+0x136>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a1d      	ldr	r2, [pc, #116]	; (80038f4 <HAL_TIM_PWM_Start+0x180>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d013      	beq.n	80038aa <HAL_TIM_PWM_Start+0x136>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a1c      	ldr	r2, [pc, #112]	; (80038f8 <HAL_TIM_PWM_Start+0x184>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d00e      	beq.n	80038aa <HAL_TIM_PWM_Start+0x136>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a16      	ldr	r2, [pc, #88]	; (80038ec <HAL_TIM_PWM_Start+0x178>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d009      	beq.n	80038aa <HAL_TIM_PWM_Start+0x136>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a18      	ldr	r2, [pc, #96]	; (80038fc <HAL_TIM_PWM_Start+0x188>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d004      	beq.n	80038aa <HAL_TIM_PWM_Start+0x136>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a16      	ldr	r2, [pc, #88]	; (8003900 <HAL_TIM_PWM_Start+0x18c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d111      	bne.n	80038ce <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2b06      	cmp	r3, #6
 80038ba:	d010      	beq.n	80038de <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f042 0201 	orr.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038cc:	e007      	b.n	80038de <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f042 0201 	orr.w	r2, r2, #1
 80038dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40010000 	.word	0x40010000
 80038ec:	40010400 	.word	0x40010400
 80038f0:	40000400 	.word	0x40000400
 80038f4:	40000800 	.word	0x40000800
 80038f8:	40000c00 	.word	0x40000c00
 80038fc:	40014000 	.word	0x40014000
 8003900:	40001800 	.word	0x40001800

08003904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b02      	cmp	r3, #2
 8003918:	d122      	bne.n	8003960 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b02      	cmp	r3, #2
 8003926:	d11b      	bne.n	8003960 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f06f 0202 	mvn.w	r2, #2
 8003930:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d003      	beq.n	800394e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 fa77 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 800394c:	e005      	b.n	800395a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 fa69 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 fa7a 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	f003 0304 	and.w	r3, r3, #4
 800396a:	2b04      	cmp	r3, #4
 800396c:	d122      	bne.n	80039b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b04      	cmp	r3, #4
 800397a:	d11b      	bne.n	80039b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f06f 0204 	mvn.w	r2, #4
 8003984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2202      	movs	r2, #2
 800398a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 fa4d 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 80039a0:	e005      	b.n	80039ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 fa3f 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 fa50 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b08      	cmp	r3, #8
 80039c0:	d122      	bne.n	8003a08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	f003 0308 	and.w	r3, r3, #8
 80039cc:	2b08      	cmp	r3, #8
 80039ce:	d11b      	bne.n	8003a08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f06f 0208 	mvn.w	r2, #8
 80039d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2204      	movs	r2, #4
 80039de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	69db      	ldr	r3, [r3, #28]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 fa23 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 80039f4:	e005      	b.n	8003a02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 fa15 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 fa26 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	f003 0310 	and.w	r3, r3, #16
 8003a12:	2b10      	cmp	r3, #16
 8003a14:	d122      	bne.n	8003a5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f003 0310 	and.w	r3, r3, #16
 8003a20:	2b10      	cmp	r3, #16
 8003a22:	d11b      	bne.n	8003a5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f06f 0210 	mvn.w	r2, #16
 8003a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2208      	movs	r2, #8
 8003a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f9f9 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 8003a48:	e005      	b.n	8003a56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f9eb 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 f9fc 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d10e      	bne.n	8003a88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d107      	bne.n	8003a88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f06f 0201 	mvn.w	r2, #1
 8003a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f7fd fcda 	bl	800143c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a92:	2b80      	cmp	r3, #128	; 0x80
 8003a94:	d10e      	bne.n	8003ab4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa0:	2b80      	cmp	r3, #128	; 0x80
 8003aa2:	d107      	bne.n	8003ab4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 fd78 	bl	80045a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abe:	2b40      	cmp	r3, #64	; 0x40
 8003ac0:	d10e      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003acc:	2b40      	cmp	r3, #64	; 0x40
 8003ace:	d107      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 f9c1 	bl	8003e62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f003 0320 	and.w	r3, r3, #32
 8003aea:	2b20      	cmp	r3, #32
 8003aec:	d10e      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f003 0320 	and.w	r3, r3, #32
 8003af8:	2b20      	cmp	r3, #32
 8003afa:	d107      	bne.n	8003b0c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0220 	mvn.w	r2, #32
 8003b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 fd42 	bl	8004590 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b0c:	bf00      	nop
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b20:	2300      	movs	r3, #0
 8003b22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d101      	bne.n	8003b32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b2e:	2302      	movs	r3, #2
 8003b30:	e0ae      	b.n	8003c90 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b0c      	cmp	r3, #12
 8003b3e:	f200 809f 	bhi.w	8003c80 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b42:	a201      	add	r2, pc, #4	; (adr r2, 8003b48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b48:	08003b7d 	.word	0x08003b7d
 8003b4c:	08003c81 	.word	0x08003c81
 8003b50:	08003c81 	.word	0x08003c81
 8003b54:	08003c81 	.word	0x08003c81
 8003b58:	08003bbd 	.word	0x08003bbd
 8003b5c:	08003c81 	.word	0x08003c81
 8003b60:	08003c81 	.word	0x08003c81
 8003b64:	08003c81 	.word	0x08003c81
 8003b68:	08003bff 	.word	0x08003bff
 8003b6c:	08003c81 	.word	0x08003c81
 8003b70:	08003c81 	.word	0x08003c81
 8003b74:	08003c81 	.word	0x08003c81
 8003b78:	08003c3f 	.word	0x08003c3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68b9      	ldr	r1, [r7, #8]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 fa18 	bl	8003fb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699a      	ldr	r2, [r3, #24]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0208 	orr.w	r2, r2, #8
 8003b96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699a      	ldr	r2, [r3, #24]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 0204 	bic.w	r2, r2, #4
 8003ba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6999      	ldr	r1, [r3, #24]
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	691a      	ldr	r2, [r3, #16]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	619a      	str	r2, [r3, #24]
      break;
 8003bba:	e064      	b.n	8003c86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68b9      	ldr	r1, [r7, #8]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f000 fa68 	bl	8004098 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	699a      	ldr	r2, [r3, #24]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	699a      	ldr	r2, [r3, #24]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003be6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6999      	ldr	r1, [r3, #24]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	021a      	lsls	r2, r3, #8
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	619a      	str	r2, [r3, #24]
      break;
 8003bfc:	e043      	b.n	8003c86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68b9      	ldr	r1, [r7, #8]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 fabd 	bl	8004184 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69da      	ldr	r2, [r3, #28]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f042 0208 	orr.w	r2, r2, #8
 8003c18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	69da      	ldr	r2, [r3, #28]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 0204 	bic.w	r2, r2, #4
 8003c28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	69d9      	ldr	r1, [r3, #28]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	691a      	ldr	r2, [r3, #16]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	61da      	str	r2, [r3, #28]
      break;
 8003c3c:	e023      	b.n	8003c86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68b9      	ldr	r1, [r7, #8]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f000 fb11 	bl	800426c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	69da      	ldr	r2, [r3, #28]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	69da      	ldr	r2, [r3, #28]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	69d9      	ldr	r1, [r3, #28]
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	021a      	lsls	r2, r3, #8
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	61da      	str	r2, [r3, #28]
      break;
 8003c7e:	e002      	b.n	8003c86 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	75fb      	strb	r3, [r7, #23]
      break;
 8003c84:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3718      	adds	r7, #24
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d101      	bne.n	8003cb4 <HAL_TIM_ConfigClockSource+0x1c>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	e0b4      	b.n	8003e1e <HAL_TIM_ConfigClockSource+0x186>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cda:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cec:	d03e      	beq.n	8003d6c <HAL_TIM_ConfigClockSource+0xd4>
 8003cee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cf2:	f200 8087 	bhi.w	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cfa:	f000 8086 	beq.w	8003e0a <HAL_TIM_ConfigClockSource+0x172>
 8003cfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d02:	d87f      	bhi.n	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
 8003d04:	2b70      	cmp	r3, #112	; 0x70
 8003d06:	d01a      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0xa6>
 8003d08:	2b70      	cmp	r3, #112	; 0x70
 8003d0a:	d87b      	bhi.n	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
 8003d0c:	2b60      	cmp	r3, #96	; 0x60
 8003d0e:	d050      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x11a>
 8003d10:	2b60      	cmp	r3, #96	; 0x60
 8003d12:	d877      	bhi.n	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
 8003d14:	2b50      	cmp	r3, #80	; 0x50
 8003d16:	d03c      	beq.n	8003d92 <HAL_TIM_ConfigClockSource+0xfa>
 8003d18:	2b50      	cmp	r3, #80	; 0x50
 8003d1a:	d873      	bhi.n	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
 8003d1c:	2b40      	cmp	r3, #64	; 0x40
 8003d1e:	d058      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x13a>
 8003d20:	2b40      	cmp	r3, #64	; 0x40
 8003d22:	d86f      	bhi.n	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
 8003d24:	2b30      	cmp	r3, #48	; 0x30
 8003d26:	d064      	beq.n	8003df2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d28:	2b30      	cmp	r3, #48	; 0x30
 8003d2a:	d86b      	bhi.n	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
 8003d2c:	2b20      	cmp	r3, #32
 8003d2e:	d060      	beq.n	8003df2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d867      	bhi.n	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d05c      	beq.n	8003df2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d38:	2b10      	cmp	r3, #16
 8003d3a:	d05a      	beq.n	8003df2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d3c:	e062      	b.n	8003e04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	6899      	ldr	r1, [r3, #8]
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	f000 fb5d 	bl	800440c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	609a      	str	r2, [r3, #8]
      break;
 8003d6a:	e04f      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6818      	ldr	r0, [r3, #0]
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	6899      	ldr	r1, [r3, #8]
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f000 fb46 	bl	800440c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d8e:	609a      	str	r2, [r3, #8]
      break;
 8003d90:	e03c      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6818      	ldr	r0, [r3, #0]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	6859      	ldr	r1, [r3, #4]
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	461a      	mov	r2, r3
 8003da0:	f000 faba 	bl	8004318 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2150      	movs	r1, #80	; 0x50
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 fb13 	bl	80043d6 <TIM_ITRx_SetConfig>
      break;
 8003db0:	e02c      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6818      	ldr	r0, [r3, #0]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	6859      	ldr	r1, [r3, #4]
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	f000 fad9 	bl	8004376 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2160      	movs	r1, #96	; 0x60
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 fb03 	bl	80043d6 <TIM_ITRx_SetConfig>
      break;
 8003dd0:	e01c      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6818      	ldr	r0, [r3, #0]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	6859      	ldr	r1, [r3, #4]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	461a      	mov	r2, r3
 8003de0:	f000 fa9a 	bl	8004318 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2140      	movs	r1, #64	; 0x40
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 faf3 	bl	80043d6 <TIM_ITRx_SetConfig>
      break;
 8003df0:	e00c      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4610      	mov	r0, r2
 8003dfe:	f000 faea 	bl	80043d6 <TIM_ITRx_SetConfig>
      break;
 8003e02:	e003      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	73fb      	strb	r3, [r7, #15]
      break;
 8003e08:	e000      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e2e:	bf00      	nop
 8003e30:	370c      	adds	r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr

08003e3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr

08003e62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
	...

08003e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a40      	ldr	r2, [pc, #256]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d013      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e96:	d00f      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a3d      	ldr	r2, [pc, #244]	; (8003f90 <TIM_Base_SetConfig+0x118>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00b      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a3c      	ldr	r2, [pc, #240]	; (8003f94 <TIM_Base_SetConfig+0x11c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d007      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a3b      	ldr	r2, [pc, #236]	; (8003f98 <TIM_Base_SetConfig+0x120>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d003      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a3a      	ldr	r2, [pc, #232]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d108      	bne.n	8003eca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a2f      	ldr	r2, [pc, #188]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d02b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed8:	d027      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a2c      	ldr	r2, [pc, #176]	; (8003f90 <TIM_Base_SetConfig+0x118>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d023      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a2b      	ldr	r2, [pc, #172]	; (8003f94 <TIM_Base_SetConfig+0x11c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d01f      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a2a      	ldr	r2, [pc, #168]	; (8003f98 <TIM_Base_SetConfig+0x120>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d01b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a29      	ldr	r2, [pc, #164]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d017      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a28      	ldr	r2, [pc, #160]	; (8003fa0 <TIM_Base_SetConfig+0x128>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d013      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a27      	ldr	r2, [pc, #156]	; (8003fa4 <TIM_Base_SetConfig+0x12c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d00f      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a26      	ldr	r2, [pc, #152]	; (8003fa8 <TIM_Base_SetConfig+0x130>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a25      	ldr	r2, [pc, #148]	; (8003fac <TIM_Base_SetConfig+0x134>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d007      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a24      	ldr	r2, [pc, #144]	; (8003fb0 <TIM_Base_SetConfig+0x138>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d003      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a23      	ldr	r2, [pc, #140]	; (8003fb4 <TIM_Base_SetConfig+0x13c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d108      	bne.n	8003f3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a0a      	ldr	r2, [pc, #40]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d003      	beq.n	8003f70 <TIM_Base_SetConfig+0xf8>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a0c      	ldr	r2, [pc, #48]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d103      	bne.n	8003f78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	691a      	ldr	r2, [r3, #16]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	615a      	str	r2, [r3, #20]
}
 8003f7e:	bf00      	nop
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40010000 	.word	0x40010000
 8003f90:	40000400 	.word	0x40000400
 8003f94:	40000800 	.word	0x40000800
 8003f98:	40000c00 	.word	0x40000c00
 8003f9c:	40010400 	.word	0x40010400
 8003fa0:	40014000 	.word	0x40014000
 8003fa4:	40014400 	.word	0x40014400
 8003fa8:	40014800 	.word	0x40014800
 8003fac:	40001800 	.word	0x40001800
 8003fb0:	40001c00 	.word	0x40001c00
 8003fb4:	40002000 	.word	0x40002000

08003fb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	f023 0201 	bic.w	r2, r3, #1
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f023 0303 	bic.w	r3, r3, #3
 8003fee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f023 0302 	bic.w	r3, r3, #2
 8004000:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	4313      	orrs	r3, r2
 800400a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a20      	ldr	r2, [pc, #128]	; (8004090 <TIM_OC1_SetConfig+0xd8>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d003      	beq.n	800401c <TIM_OC1_SetConfig+0x64>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a1f      	ldr	r2, [pc, #124]	; (8004094 <TIM_OC1_SetConfig+0xdc>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d10c      	bne.n	8004036 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	f023 0308 	bic.w	r3, r3, #8
 8004022:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	4313      	orrs	r3, r2
 800402c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f023 0304 	bic.w	r3, r3, #4
 8004034:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a15      	ldr	r2, [pc, #84]	; (8004090 <TIM_OC1_SetConfig+0xd8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d003      	beq.n	8004046 <TIM_OC1_SetConfig+0x8e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a14      	ldr	r2, [pc, #80]	; (8004094 <TIM_OC1_SetConfig+0xdc>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d111      	bne.n	800406a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800404c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	4313      	orrs	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4313      	orrs	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	621a      	str	r2, [r3, #32]
}
 8004084:	bf00      	nop
 8004086:	371c      	adds	r7, #28
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	40010000 	.word	0x40010000
 8004094:	40010400 	.word	0x40010400

08004098 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004098:	b480      	push	{r7}
 800409a:	b087      	sub	sp, #28
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	f023 0210 	bic.w	r2, r3, #16
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	021b      	lsls	r3, r3, #8
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	4313      	orrs	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f023 0320 	bic.w	r3, r3, #32
 80040e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	011b      	lsls	r3, r3, #4
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a22      	ldr	r2, [pc, #136]	; (800417c <TIM_OC2_SetConfig+0xe4>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d003      	beq.n	8004100 <TIM_OC2_SetConfig+0x68>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a21      	ldr	r2, [pc, #132]	; (8004180 <TIM_OC2_SetConfig+0xe8>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d10d      	bne.n	800411c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	4313      	orrs	r3, r2
 8004112:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800411a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a17      	ldr	r2, [pc, #92]	; (800417c <TIM_OC2_SetConfig+0xe4>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d003      	beq.n	800412c <TIM_OC2_SetConfig+0x94>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a16      	ldr	r2, [pc, #88]	; (8004180 <TIM_OC2_SetConfig+0xe8>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d113      	bne.n	8004154 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004132:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800413a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	4313      	orrs	r3, r2
 8004146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	621a      	str	r2, [r3, #32]
}
 800416e:	bf00      	nop
 8004170:	371c      	adds	r7, #28
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	40010000 	.word	0x40010000
 8004180:	40010400 	.word	0x40010400

08004184 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004184:	b480      	push	{r7}
 8004186:	b087      	sub	sp, #28
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f023 0303 	bic.w	r3, r3, #3
 80041ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	021b      	lsls	r3, r3, #8
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a21      	ldr	r2, [pc, #132]	; (8004264 <TIM_OC3_SetConfig+0xe0>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d003      	beq.n	80041ea <TIM_OC3_SetConfig+0x66>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a20      	ldr	r2, [pc, #128]	; (8004268 <TIM_OC3_SetConfig+0xe4>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d10d      	bne.n	8004206 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	021b      	lsls	r3, r3, #8
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a16      	ldr	r2, [pc, #88]	; (8004264 <TIM_OC3_SetConfig+0xe0>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d003      	beq.n	8004216 <TIM_OC3_SetConfig+0x92>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a15      	ldr	r2, [pc, #84]	; (8004268 <TIM_OC3_SetConfig+0xe4>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d113      	bne.n	800423e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800421c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004224:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	4313      	orrs	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	621a      	str	r2, [r3, #32]
}
 8004258:	bf00      	nop
 800425a:	371c      	adds	r7, #28
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr
 8004264:	40010000 	.word	0x40010000
 8004268:	40010400 	.word	0x40010400

0800426c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800426c:	b480      	push	{r7}
 800426e:	b087      	sub	sp, #28
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69db      	ldr	r3, [r3, #28]
 8004292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800429a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	031b      	lsls	r3, r3, #12
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a12      	ldr	r2, [pc, #72]	; (8004310 <TIM_OC4_SetConfig+0xa4>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d003      	beq.n	80042d4 <TIM_OC4_SetConfig+0x68>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a11      	ldr	r2, [pc, #68]	; (8004314 <TIM_OC4_SetConfig+0xa8>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d109      	bne.n	80042e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	019b      	lsls	r3, r3, #6
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	621a      	str	r2, [r3, #32]
}
 8004302:	bf00      	nop
 8004304:	371c      	adds	r7, #28
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	40010000 	.word	0x40010000
 8004314:	40010400 	.word	0x40010400

08004318 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004318:	b480      	push	{r7}
 800431a:	b087      	sub	sp, #28
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	f023 0201 	bic.w	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004342:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	4313      	orrs	r3, r2
 800434c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f023 030a 	bic.w	r3, r3, #10
 8004354:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	4313      	orrs	r3, r2
 800435c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	621a      	str	r2, [r3, #32]
}
 800436a:	bf00      	nop
 800436c:	371c      	adds	r7, #28
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004376:	b480      	push	{r7}
 8004378:	b087      	sub	sp, #28
 800437a:	af00      	add	r7, sp, #0
 800437c:	60f8      	str	r0, [r7, #12]
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	f023 0210 	bic.w	r2, r3, #16
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	031b      	lsls	r3, r3, #12
 80043a6:	697a      	ldr	r2, [r7, #20]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	621a      	str	r2, [r3, #32]
}
 80043ca:	bf00      	nop
 80043cc:	371c      	adds	r7, #28
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr

080043d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b085      	sub	sp, #20
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
 80043de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f043 0307 	orr.w	r3, r3, #7
 80043f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	609a      	str	r2, [r3, #8]
}
 8004400:	bf00      	nop
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800440c:	b480      	push	{r7}
 800440e:	b087      	sub	sp, #28
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004426:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	021a      	lsls	r2, r3, #8
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	431a      	orrs	r2, r3
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	4313      	orrs	r3, r2
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	4313      	orrs	r3, r2
 8004438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	609a      	str	r2, [r3, #8]
}
 8004440:	bf00      	nop
 8004442:	371c      	adds	r7, #28
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800444c:	b480      	push	{r7}
 800444e:	b087      	sub	sp, #28
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	f003 031f 	and.w	r3, r3, #31
 800445e:	2201      	movs	r2, #1
 8004460:	fa02 f303 	lsl.w	r3, r2, r3
 8004464:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6a1a      	ldr	r2, [r3, #32]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	43db      	mvns	r3, r3
 800446e:	401a      	ands	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6a1a      	ldr	r2, [r3, #32]
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 031f 	and.w	r3, r3, #31
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	fa01 f303 	lsl.w	r3, r1, r3
 8004484:	431a      	orrs	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	621a      	str	r2, [r3, #32]
}
 800448a:	bf00      	nop
 800448c:	371c      	adds	r7, #28
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
	...

08004498 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d101      	bne.n	80044b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044ac:	2302      	movs	r3, #2
 80044ae:	e05a      	b.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a21      	ldr	r2, [pc, #132]	; (8004574 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d022      	beq.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044fc:	d01d      	beq.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a1d      	ldr	r2, [pc, #116]	; (8004578 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d018      	beq.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a1b      	ldr	r2, [pc, #108]	; (800457c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d013      	beq.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a1a      	ldr	r2, [pc, #104]	; (8004580 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d00e      	beq.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a18      	ldr	r2, [pc, #96]	; (8004584 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d009      	beq.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a17      	ldr	r2, [pc, #92]	; (8004588 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d004      	beq.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a15      	ldr	r2, [pc, #84]	; (800458c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d10c      	bne.n	8004554 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004540:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	4313      	orrs	r3, r2
 800454a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	40010000 	.word	0x40010000
 8004578:	40000400 	.word	0x40000400
 800457c:	40000800 	.word	0x40000800
 8004580:	40000c00 	.word	0x40000c00
 8004584:	40010400 	.word	0x40010400
 8004588:	40014000 	.word	0x40014000
 800458c:	40001800 	.word	0x40001800

08004590 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d101      	bne.n	80045ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e03f      	b.n	800464a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d106      	bne.n	80045e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7fd fc5a 	bl	8001e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2224      	movs	r2, #36	; 0x24
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68da      	ldr	r2, [r3, #12]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f000 fd7b 	bl	80050f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	691a      	ldr	r2, [r3, #16]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004610:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	695a      	ldr	r2, [r3, #20]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004620:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68da      	ldr	r2, [r3, #12]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004630:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2220      	movs	r2, #32
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2220      	movs	r2, #32
 8004644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b08a      	sub	sp, #40	; 0x28
 8004656:	af02      	add	r7, sp, #8
 8004658:	60f8      	str	r0, [r7, #12]
 800465a:	60b9      	str	r1, [r7, #8]
 800465c:	603b      	str	r3, [r7, #0]
 800465e:	4613      	mov	r3, r2
 8004660:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004662:	2300      	movs	r3, #0
 8004664:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b20      	cmp	r3, #32
 8004670:	d17c      	bne.n	800476c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d002      	beq.n	800467e <HAL_UART_Transmit+0x2c>
 8004678:	88fb      	ldrh	r3, [r7, #6]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e075      	b.n	800476e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004688:	2b01      	cmp	r3, #1
 800468a:	d101      	bne.n	8004690 <HAL_UART_Transmit+0x3e>
 800468c:	2302      	movs	r3, #2
 800468e:	e06e      	b.n	800476e <HAL_UART_Transmit+0x11c>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2221      	movs	r2, #33	; 0x21
 80046a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046a6:	f7fd ff5b 	bl	8002560 <HAL_GetTick>
 80046aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	88fa      	ldrh	r2, [r7, #6]
 80046b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	88fa      	ldrh	r2, [r7, #6]
 80046b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046c0:	d108      	bne.n	80046d4 <HAL_UART_Transmit+0x82>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d104      	bne.n	80046d4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80046ca:	2300      	movs	r3, #0
 80046cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	61bb      	str	r3, [r7, #24]
 80046d2:	e003      	b.n	80046dc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046d8:	2300      	movs	r3, #0
 80046da:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80046e4:	e02a      	b.n	800473c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	9300      	str	r3, [sp, #0]
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2200      	movs	r2, #0
 80046ee:	2180      	movs	r1, #128	; 0x80
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 faf9 	bl	8004ce8 <UART_WaitOnFlagUntilTimeout>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e036      	b.n	800476e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10b      	bne.n	800471e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	881b      	ldrh	r3, [r3, #0]
 800470a:	461a      	mov	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004714:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	3302      	adds	r3, #2
 800471a:	61bb      	str	r3, [r7, #24]
 800471c:	e007      	b.n	800472e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	781a      	ldrb	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	3301      	adds	r3, #1
 800472c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004732:	b29b      	uxth	r3, r3
 8004734:	3b01      	subs	r3, #1
 8004736:	b29a      	uxth	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004740:	b29b      	uxth	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1cf      	bne.n	80046e6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	2200      	movs	r2, #0
 800474e:	2140      	movs	r1, #64	; 0x40
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f000 fac9 	bl	8004ce8 <UART_WaitOnFlagUntilTimeout>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d001      	beq.n	8004760 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e006      	b.n	800476e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2220      	movs	r2, #32
 8004764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004768:	2300      	movs	r3, #0
 800476a:	e000      	b.n	800476e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800476c:	2302      	movs	r3, #2
  }
}
 800476e:	4618      	mov	r0, r3
 8004770:	3720      	adds	r7, #32
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
	...

08004778 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b0ba      	sub	sp, #232	; 0xe8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800479e:	2300      	movs	r3, #0
 80047a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80047aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80047b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10f      	bne.n	80047de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047c2:	f003 0320 	and.w	r3, r3, #32
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d009      	beq.n	80047de <HAL_UART_IRQHandler+0x66>
 80047ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047ce:	f003 0320 	and.w	r3, r3, #32
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d003      	beq.n	80047de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 fbd3 	bl	8004f82 <UART_Receive_IT>
      return;
 80047dc:	e256      	b.n	8004c8c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	f000 80de 	beq.w	80049a4 <HAL_UART_IRQHandler+0x22c>
 80047e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d106      	bne.n	8004802 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047f8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 80d1 	beq.w	80049a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00b      	beq.n	8004826 <HAL_UART_IRQHandler+0xae>
 800480e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004816:	2b00      	cmp	r3, #0
 8004818:	d005      	beq.n	8004826 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f043 0201 	orr.w	r2, r3, #1
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00b      	beq.n	800484a <HAL_UART_IRQHandler+0xd2>
 8004832:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d005      	beq.n	800484a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004842:	f043 0202 	orr.w	r2, r3, #2
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800484a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00b      	beq.n	800486e <HAL_UART_IRQHandler+0xf6>
 8004856:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	2b00      	cmp	r3, #0
 8004860:	d005      	beq.n	800486e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	f043 0204 	orr.w	r2, r3, #4
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800486e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004872:	f003 0308 	and.w	r3, r3, #8
 8004876:	2b00      	cmp	r3, #0
 8004878:	d011      	beq.n	800489e <HAL_UART_IRQHandler+0x126>
 800487a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800487e:	f003 0320 	and.w	r3, r3, #32
 8004882:	2b00      	cmp	r3, #0
 8004884:	d105      	bne.n	8004892 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004886:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d005      	beq.n	800489e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004896:	f043 0208 	orr.w	r2, r3, #8
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f000 81ed 	beq.w	8004c82 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048ac:	f003 0320 	and.w	r3, r3, #32
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d008      	beq.n	80048c6 <HAL_UART_IRQHandler+0x14e>
 80048b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048b8:	f003 0320 	and.w	r3, r3, #32
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d002      	beq.n	80048c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 fb5e 	bl	8004f82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d0:	2b40      	cmp	r3, #64	; 0x40
 80048d2:	bf0c      	ite	eq
 80048d4:	2301      	moveq	r3, #1
 80048d6:	2300      	movne	r3, #0
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e2:	f003 0308 	and.w	r3, r3, #8
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d103      	bne.n	80048f2 <HAL_UART_IRQHandler+0x17a>
 80048ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d04f      	beq.n	8004992 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 fa66 	bl	8004dc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004902:	2b40      	cmp	r3, #64	; 0x40
 8004904:	d141      	bne.n	800498a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	3314      	adds	r3, #20
 800490c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004910:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004914:	e853 3f00 	ldrex	r3, [r3]
 8004918:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800491c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004920:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004924:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	3314      	adds	r3, #20
 800492e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004932:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004936:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800493a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800493e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004942:	e841 2300 	strex	r3, r2, [r1]
 8004946:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800494a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1d9      	bne.n	8004906 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004956:	2b00      	cmp	r3, #0
 8004958:	d013      	beq.n	8004982 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495e:	4a7d      	ldr	r2, [pc, #500]	; (8004b54 <HAL_UART_IRQHandler+0x3dc>)
 8004960:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004966:	4618      	mov	r0, r3
 8004968:	f7fd ff87 	bl	800287a <HAL_DMA_Abort_IT>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d016      	beq.n	80049a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800497c:	4610      	mov	r0, r2
 800497e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004980:	e00e      	b.n	80049a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 f99a 	bl	8004cbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004988:	e00a      	b.n	80049a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f996 	bl	8004cbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004990:	e006      	b.n	80049a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f992 	bl	8004cbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800499e:	e170      	b.n	8004c82 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a0:	bf00      	nop
    return;
 80049a2:	e16e      	b.n	8004c82 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	f040 814a 	bne.w	8004c42 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80049ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049b2:	f003 0310 	and.w	r3, r3, #16
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 8143 	beq.w	8004c42 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80049bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049c0:	f003 0310 	and.w	r3, r3, #16
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 813c 	beq.w	8004c42 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049ca:	2300      	movs	r3, #0
 80049cc:	60bb      	str	r3, [r7, #8]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	60bb      	str	r3, [r7, #8]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	60bb      	str	r3, [r7, #8]
 80049de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ea:	2b40      	cmp	r3, #64	; 0x40
 80049ec:	f040 80b4 	bne.w	8004b58 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 8140 	beq.w	8004c86 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004a0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	f080 8139 	bcs.w	8004c86 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a1a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a26:	f000 8088 	beq.w	8004b3a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	330c      	adds	r3, #12
 8004a30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a38:	e853 3f00 	ldrex	r3, [r3]
 8004a3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004a40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	330c      	adds	r3, #12
 8004a52:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004a56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004a62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a66:	e841 2300 	strex	r3, r2, [r1]
 8004a6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1d9      	bne.n	8004a2a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3314      	adds	r3, #20
 8004a7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a80:	e853 3f00 	ldrex	r3, [r3]
 8004a84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004a86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a88:	f023 0301 	bic.w	r3, r3, #1
 8004a8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	3314      	adds	r3, #20
 8004a96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004a9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004aa2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004aa6:	e841 2300 	strex	r3, r2, [r1]
 8004aaa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004aac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1e1      	bne.n	8004a76 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3314      	adds	r3, #20
 8004ab8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004abc:	e853 3f00 	ldrex	r3, [r3]
 8004ac0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004ac2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ac4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ac8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	3314      	adds	r3, #20
 8004ad2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004ad6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ad8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004adc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ae4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e3      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2220      	movs	r2, #32
 8004aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	330c      	adds	r3, #12
 8004afe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b02:	e853 3f00 	ldrex	r3, [r3]
 8004b06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004b08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b0a:	f023 0310 	bic.w	r3, r3, #16
 8004b0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	330c      	adds	r3, #12
 8004b18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004b1c:	65ba      	str	r2, [r7, #88]	; 0x58
 8004b1e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b24:	e841 2300 	strex	r3, r2, [r1]
 8004b28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1e3      	bne.n	8004af8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7fd fe30 	bl	800279a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	4619      	mov	r1, r3
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f8c0 	bl	8004cd0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b50:	e099      	b.n	8004c86 <HAL_UART_IRQHandler+0x50e>
 8004b52:	bf00      	nop
 8004b54:	08004e8b 	.word	0x08004e8b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 808b 	beq.w	8004c8a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004b74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 8086 	beq.w	8004c8a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	330c      	adds	r3, #12
 8004b84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	330c      	adds	r3, #12
 8004b9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004ba2:	647a      	str	r2, [r7, #68]	; 0x44
 8004ba4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ba8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004baa:	e841 2300 	strex	r3, r2, [r1]
 8004bae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004bb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1e3      	bne.n	8004b7e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	3314      	adds	r3, #20
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	623b      	str	r3, [r7, #32]
   return(result);
 8004bc6:	6a3b      	ldr	r3, [r7, #32]
 8004bc8:	f023 0301 	bic.w	r3, r3, #1
 8004bcc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	3314      	adds	r3, #20
 8004bd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004bda:	633a      	str	r2, [r7, #48]	; 0x30
 8004bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004be0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004be2:	e841 2300 	strex	r3, r2, [r1]
 8004be6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1e3      	bne.n	8004bb6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2220      	movs	r2, #32
 8004bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	330c      	adds	r3, #12
 8004c02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	e853 3f00 	ldrex	r3, [r3]
 8004c0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f023 0310 	bic.w	r3, r3, #16
 8004c12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	330c      	adds	r3, #12
 8004c1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004c20:	61fa      	str	r2, [r7, #28]
 8004c22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c24:	69b9      	ldr	r1, [r7, #24]
 8004c26:	69fa      	ldr	r2, [r7, #28]
 8004c28:	e841 2300 	strex	r3, r2, [r1]
 8004c2c:	617b      	str	r3, [r7, #20]
   return(result);
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1e3      	bne.n	8004bfc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c38:	4619      	mov	r1, r3
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f848 	bl	8004cd0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c40:	e023      	b.n	8004c8a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d009      	beq.n	8004c62 <HAL_UART_IRQHandler+0x4ea>
 8004c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f929 	bl	8004eb2 <UART_Transmit_IT>
    return;
 8004c60:	e014      	b.n	8004c8c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00e      	beq.n	8004c8c <HAL_UART_IRQHandler+0x514>
 8004c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d008      	beq.n	8004c8c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 f969 	bl	8004f52 <UART_EndTransmit_IT>
    return;
 8004c80:	e004      	b.n	8004c8c <HAL_UART_IRQHandler+0x514>
    return;
 8004c82:	bf00      	nop
 8004c84:	e002      	b.n	8004c8c <HAL_UART_IRQHandler+0x514>
      return;
 8004c86:	bf00      	nop
 8004c88:	e000      	b.n	8004c8c <HAL_UART_IRQHandler+0x514>
      return;
 8004c8a:	bf00      	nop
  }
}
 8004c8c:	37e8      	adds	r7, #232	; 0xe8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop

08004c94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	460b      	mov	r3, r1
 8004cda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b090      	sub	sp, #64	; 0x40
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	603b      	str	r3, [r7, #0]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cf8:	e050      	b.n	8004d9c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d00:	d04c      	beq.n	8004d9c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d007      	beq.n	8004d18 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d08:	f7fd fc2a 	bl	8002560 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d241      	bcs.n	8004d9c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	330c      	adds	r3, #12
 8004d1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d22:	e853 3f00 	ldrex	r3, [r3]
 8004d26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	330c      	adds	r3, #12
 8004d36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d38:	637a      	str	r2, [r7, #52]	; 0x34
 8004d3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d40:	e841 2300 	strex	r3, r2, [r1]
 8004d44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1e5      	bne.n	8004d18 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	3314      	adds	r3, #20
 8004d52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	e853 3f00 	ldrex	r3, [r3]
 8004d5a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	f023 0301 	bic.w	r3, r3, #1
 8004d62:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	3314      	adds	r3, #20
 8004d6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d6c:	623a      	str	r2, [r7, #32]
 8004d6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d70:	69f9      	ldr	r1, [r7, #28]
 8004d72:	6a3a      	ldr	r2, [r7, #32]
 8004d74:	e841 2300 	strex	r3, r2, [r1]
 8004d78:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1e5      	bne.n	8004d4c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e00f      	b.n	8004dbc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	4013      	ands	r3, r2
 8004da6:	68ba      	ldr	r2, [r7, #8]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	bf0c      	ite	eq
 8004dac:	2301      	moveq	r3, #1
 8004dae:	2300      	movne	r3, #0
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	461a      	mov	r2, r3
 8004db4:	79fb      	ldrb	r3, [r7, #7]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d09f      	beq.n	8004cfa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3740      	adds	r7, #64	; 0x40
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b095      	sub	sp, #84	; 0x54
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	330c      	adds	r3, #12
 8004dd2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dd6:	e853 3f00 	ldrex	r3, [r3]
 8004dda:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004de2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	330c      	adds	r3, #12
 8004dea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dec:	643a      	str	r2, [r7, #64]	; 0x40
 8004dee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004df2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004df4:	e841 2300 	strex	r3, r2, [r1]
 8004df8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d1e5      	bne.n	8004dcc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	3314      	adds	r3, #20
 8004e06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e08:	6a3b      	ldr	r3, [r7, #32]
 8004e0a:	e853 3f00 	ldrex	r3, [r3]
 8004e0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	f023 0301 	bic.w	r3, r3, #1
 8004e16:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	3314      	adds	r3, #20
 8004e1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e28:	e841 2300 	strex	r3, r2, [r1]
 8004e2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d1e5      	bne.n	8004e00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d119      	bne.n	8004e70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	330c      	adds	r3, #12
 8004e42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	e853 3f00 	ldrex	r3, [r3]
 8004e4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	f023 0310 	bic.w	r3, r3, #16
 8004e52:	647b      	str	r3, [r7, #68]	; 0x44
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	330c      	adds	r3, #12
 8004e5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e5c:	61ba      	str	r2, [r7, #24]
 8004e5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e60:	6979      	ldr	r1, [r7, #20]
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	e841 2300 	strex	r3, r2, [r1]
 8004e68:	613b      	str	r3, [r7, #16]
   return(result);
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1e5      	bne.n	8004e3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2220      	movs	r2, #32
 8004e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004e7e:	bf00      	nop
 8004e80:	3754      	adds	r7, #84	; 0x54
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b084      	sub	sp, #16
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f7ff ff09 	bl	8004cbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004eaa:	bf00      	nop
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b085      	sub	sp, #20
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b21      	cmp	r3, #33	; 0x21
 8004ec4:	d13e      	bne.n	8004f44 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ece:	d114      	bne.n	8004efa <UART_Transmit_IT+0x48>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d110      	bne.n	8004efa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	881b      	ldrh	r3, [r3, #0]
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004eec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	1c9a      	adds	r2, r3, #2
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	621a      	str	r2, [r3, #32]
 8004ef8:	e008      	b.n	8004f0c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	1c59      	adds	r1, r3, #1
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6211      	str	r1, [r2, #32]
 8004f04:	781a      	ldrb	r2, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	3b01      	subs	r3, #1
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	4619      	mov	r1, r3
 8004f1a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10f      	bne.n	8004f40 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68da      	ldr	r2, [r3, #12]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68da      	ldr	r2, [r3, #12]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f3e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f40:	2300      	movs	r3, #0
 8004f42:	e000      	b.n	8004f46 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f44:	2302      	movs	r3, #2
  }
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b082      	sub	sp, #8
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68da      	ldr	r2, [r3, #12]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2220      	movs	r2, #32
 8004f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7ff fe8e 	bl	8004c94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3708      	adds	r7, #8
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b08c      	sub	sp, #48	; 0x30
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b22      	cmp	r3, #34	; 0x22
 8004f94:	f040 80ab 	bne.w	80050ee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fa0:	d117      	bne.n	8004fd2 <UART_Receive_IT+0x50>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d113      	bne.n	8004fd2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004faa:	2300      	movs	r3, #0
 8004fac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fca:	1c9a      	adds	r2, r3, #2
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	629a      	str	r2, [r3, #40]	; 0x28
 8004fd0:	e026      	b.n	8005020 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe4:	d007      	beq.n	8004ff6 <UART_Receive_IT+0x74>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10a      	bne.n	8005004 <UART_Receive_IT+0x82>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d106      	bne.n	8005004 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	b2da      	uxtb	r2, r3
 8004ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005000:	701a      	strb	r2, [r3, #0]
 8005002:	e008      	b.n	8005016 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	b2db      	uxtb	r3, r3
 800500c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005010:	b2da      	uxtb	r2, r3
 8005012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005014:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501a:	1c5a      	adds	r2, r3, #1
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005024:	b29b      	uxth	r3, r3
 8005026:	3b01      	subs	r3, #1
 8005028:	b29b      	uxth	r3, r3
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	4619      	mov	r1, r3
 800502e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005030:	2b00      	cmp	r3, #0
 8005032:	d15a      	bne.n	80050ea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68da      	ldr	r2, [r3, #12]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0220 	bic.w	r2, r2, #32
 8005042:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005052:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	695a      	ldr	r2, [r3, #20]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0201 	bic.w	r2, r2, #1
 8005062:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005070:	2b01      	cmp	r3, #1
 8005072:	d135      	bne.n	80050e0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	330c      	adds	r3, #12
 8005080:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	e853 3f00 	ldrex	r3, [r3]
 8005088:	613b      	str	r3, [r7, #16]
   return(result);
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	f023 0310 	bic.w	r3, r3, #16
 8005090:	627b      	str	r3, [r7, #36]	; 0x24
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	330c      	adds	r3, #12
 8005098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800509a:	623a      	str	r2, [r7, #32]
 800509c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509e:	69f9      	ldr	r1, [r7, #28]
 80050a0:	6a3a      	ldr	r2, [r7, #32]
 80050a2:	e841 2300 	strex	r3, r2, [r1]
 80050a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1e5      	bne.n	800507a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0310 	and.w	r3, r3, #16
 80050b8:	2b10      	cmp	r3, #16
 80050ba:	d10a      	bne.n	80050d2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050bc:	2300      	movs	r3, #0
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	60fb      	str	r3, [r7, #12]
 80050d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050d6:	4619      	mov	r1, r3
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f7ff fdf9 	bl	8004cd0 <HAL_UARTEx_RxEventCallback>
 80050de:	e002      	b.n	80050e6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f7ff fde1 	bl	8004ca8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050e6:	2300      	movs	r3, #0
 80050e8:	e002      	b.n	80050f0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80050ea:	2300      	movs	r3, #0
 80050ec:	e000      	b.n	80050f0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80050ee:	2302      	movs	r3, #2
  }
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3730      	adds	r7, #48	; 0x30
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050fc:	b0c0      	sub	sp, #256	; 0x100
 80050fe:	af00      	add	r7, sp, #0
 8005100:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005114:	68d9      	ldr	r1, [r3, #12]
 8005116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	ea40 0301 	orr.w	r3, r0, r1
 8005120:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005126:	689a      	ldr	r2, [r3, #8]
 8005128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	431a      	orrs	r2, r3
 8005130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	431a      	orrs	r2, r3
 8005138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800513c:	69db      	ldr	r3, [r3, #28]
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005150:	f021 010c 	bic.w	r1, r1, #12
 8005154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800515e:	430b      	orrs	r3, r1
 8005160:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800516e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005172:	6999      	ldr	r1, [r3, #24]
 8005174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	ea40 0301 	orr.w	r3, r0, r1
 800517e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	4b8f      	ldr	r3, [pc, #572]	; (80053c4 <UART_SetConfig+0x2cc>)
 8005188:	429a      	cmp	r2, r3
 800518a:	d005      	beq.n	8005198 <UART_SetConfig+0xa0>
 800518c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	4b8d      	ldr	r3, [pc, #564]	; (80053c8 <UART_SetConfig+0x2d0>)
 8005194:	429a      	cmp	r2, r3
 8005196:	d104      	bne.n	80051a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005198:	f7fe f9be 	bl	8003518 <HAL_RCC_GetPCLK2Freq>
 800519c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80051a0:	e003      	b.n	80051aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051a2:	f7fe f9a5 	bl	80034f0 <HAL_RCC_GetPCLK1Freq>
 80051a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ae:	69db      	ldr	r3, [r3, #28]
 80051b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051b4:	f040 810c 	bne.w	80053d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051bc:	2200      	movs	r2, #0
 80051be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80051c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80051c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80051ca:	4622      	mov	r2, r4
 80051cc:	462b      	mov	r3, r5
 80051ce:	1891      	adds	r1, r2, r2
 80051d0:	65b9      	str	r1, [r7, #88]	; 0x58
 80051d2:	415b      	adcs	r3, r3
 80051d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80051d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80051da:	4621      	mov	r1, r4
 80051dc:	eb12 0801 	adds.w	r8, r2, r1
 80051e0:	4629      	mov	r1, r5
 80051e2:	eb43 0901 	adc.w	r9, r3, r1
 80051e6:	f04f 0200 	mov.w	r2, #0
 80051ea:	f04f 0300 	mov.w	r3, #0
 80051ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051fa:	4690      	mov	r8, r2
 80051fc:	4699      	mov	r9, r3
 80051fe:	4623      	mov	r3, r4
 8005200:	eb18 0303 	adds.w	r3, r8, r3
 8005204:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005208:	462b      	mov	r3, r5
 800520a:	eb49 0303 	adc.w	r3, r9, r3
 800520e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800521e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005222:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005226:	460b      	mov	r3, r1
 8005228:	18db      	adds	r3, r3, r3
 800522a:	653b      	str	r3, [r7, #80]	; 0x50
 800522c:	4613      	mov	r3, r2
 800522e:	eb42 0303 	adc.w	r3, r2, r3
 8005232:	657b      	str	r3, [r7, #84]	; 0x54
 8005234:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005238:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800523c:	f7fa ffc4 	bl	80001c8 <__aeabi_uldivmod>
 8005240:	4602      	mov	r2, r0
 8005242:	460b      	mov	r3, r1
 8005244:	4b61      	ldr	r3, [pc, #388]	; (80053cc <UART_SetConfig+0x2d4>)
 8005246:	fba3 2302 	umull	r2, r3, r3, r2
 800524a:	095b      	lsrs	r3, r3, #5
 800524c:	011c      	lsls	r4, r3, #4
 800524e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005252:	2200      	movs	r2, #0
 8005254:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005258:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800525c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005260:	4642      	mov	r2, r8
 8005262:	464b      	mov	r3, r9
 8005264:	1891      	adds	r1, r2, r2
 8005266:	64b9      	str	r1, [r7, #72]	; 0x48
 8005268:	415b      	adcs	r3, r3
 800526a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800526c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005270:	4641      	mov	r1, r8
 8005272:	eb12 0a01 	adds.w	sl, r2, r1
 8005276:	4649      	mov	r1, r9
 8005278:	eb43 0b01 	adc.w	fp, r3, r1
 800527c:	f04f 0200 	mov.w	r2, #0
 8005280:	f04f 0300 	mov.w	r3, #0
 8005284:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005288:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800528c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005290:	4692      	mov	sl, r2
 8005292:	469b      	mov	fp, r3
 8005294:	4643      	mov	r3, r8
 8005296:	eb1a 0303 	adds.w	r3, sl, r3
 800529a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800529e:	464b      	mov	r3, r9
 80052a0:	eb4b 0303 	adc.w	r3, fp, r3
 80052a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80052a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80052b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80052bc:	460b      	mov	r3, r1
 80052be:	18db      	adds	r3, r3, r3
 80052c0:	643b      	str	r3, [r7, #64]	; 0x40
 80052c2:	4613      	mov	r3, r2
 80052c4:	eb42 0303 	adc.w	r3, r2, r3
 80052c8:	647b      	str	r3, [r7, #68]	; 0x44
 80052ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80052ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80052d2:	f7fa ff79 	bl	80001c8 <__aeabi_uldivmod>
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	4611      	mov	r1, r2
 80052dc:	4b3b      	ldr	r3, [pc, #236]	; (80053cc <UART_SetConfig+0x2d4>)
 80052de:	fba3 2301 	umull	r2, r3, r3, r1
 80052e2:	095b      	lsrs	r3, r3, #5
 80052e4:	2264      	movs	r2, #100	; 0x64
 80052e6:	fb02 f303 	mul.w	r3, r2, r3
 80052ea:	1acb      	subs	r3, r1, r3
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80052f2:	4b36      	ldr	r3, [pc, #216]	; (80053cc <UART_SetConfig+0x2d4>)
 80052f4:	fba3 2302 	umull	r2, r3, r3, r2
 80052f8:	095b      	lsrs	r3, r3, #5
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005300:	441c      	add	r4, r3
 8005302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005306:	2200      	movs	r2, #0
 8005308:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800530c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005310:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005314:	4642      	mov	r2, r8
 8005316:	464b      	mov	r3, r9
 8005318:	1891      	adds	r1, r2, r2
 800531a:	63b9      	str	r1, [r7, #56]	; 0x38
 800531c:	415b      	adcs	r3, r3
 800531e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005320:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005324:	4641      	mov	r1, r8
 8005326:	1851      	adds	r1, r2, r1
 8005328:	6339      	str	r1, [r7, #48]	; 0x30
 800532a:	4649      	mov	r1, r9
 800532c:	414b      	adcs	r3, r1
 800532e:	637b      	str	r3, [r7, #52]	; 0x34
 8005330:	f04f 0200 	mov.w	r2, #0
 8005334:	f04f 0300 	mov.w	r3, #0
 8005338:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800533c:	4659      	mov	r1, fp
 800533e:	00cb      	lsls	r3, r1, #3
 8005340:	4651      	mov	r1, sl
 8005342:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005346:	4651      	mov	r1, sl
 8005348:	00ca      	lsls	r2, r1, #3
 800534a:	4610      	mov	r0, r2
 800534c:	4619      	mov	r1, r3
 800534e:	4603      	mov	r3, r0
 8005350:	4642      	mov	r2, r8
 8005352:	189b      	adds	r3, r3, r2
 8005354:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005358:	464b      	mov	r3, r9
 800535a:	460a      	mov	r2, r1
 800535c:	eb42 0303 	adc.w	r3, r2, r3
 8005360:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005370:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005374:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005378:	460b      	mov	r3, r1
 800537a:	18db      	adds	r3, r3, r3
 800537c:	62bb      	str	r3, [r7, #40]	; 0x28
 800537e:	4613      	mov	r3, r2
 8005380:	eb42 0303 	adc.w	r3, r2, r3
 8005384:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005386:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800538a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800538e:	f7fa ff1b 	bl	80001c8 <__aeabi_uldivmod>
 8005392:	4602      	mov	r2, r0
 8005394:	460b      	mov	r3, r1
 8005396:	4b0d      	ldr	r3, [pc, #52]	; (80053cc <UART_SetConfig+0x2d4>)
 8005398:	fba3 1302 	umull	r1, r3, r3, r2
 800539c:	095b      	lsrs	r3, r3, #5
 800539e:	2164      	movs	r1, #100	; 0x64
 80053a0:	fb01 f303 	mul.w	r3, r1, r3
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	00db      	lsls	r3, r3, #3
 80053a8:	3332      	adds	r3, #50	; 0x32
 80053aa:	4a08      	ldr	r2, [pc, #32]	; (80053cc <UART_SetConfig+0x2d4>)
 80053ac:	fba2 2303 	umull	r2, r3, r2, r3
 80053b0:	095b      	lsrs	r3, r3, #5
 80053b2:	f003 0207 	and.w	r2, r3, #7
 80053b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4422      	add	r2, r4
 80053be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80053c0:	e105      	b.n	80055ce <UART_SetConfig+0x4d6>
 80053c2:	bf00      	nop
 80053c4:	40011000 	.word	0x40011000
 80053c8:	40011400 	.word	0x40011400
 80053cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053d4:	2200      	movs	r2, #0
 80053d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80053da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80053de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80053e2:	4642      	mov	r2, r8
 80053e4:	464b      	mov	r3, r9
 80053e6:	1891      	adds	r1, r2, r2
 80053e8:	6239      	str	r1, [r7, #32]
 80053ea:	415b      	adcs	r3, r3
 80053ec:	627b      	str	r3, [r7, #36]	; 0x24
 80053ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053f2:	4641      	mov	r1, r8
 80053f4:	1854      	adds	r4, r2, r1
 80053f6:	4649      	mov	r1, r9
 80053f8:	eb43 0501 	adc.w	r5, r3, r1
 80053fc:	f04f 0200 	mov.w	r2, #0
 8005400:	f04f 0300 	mov.w	r3, #0
 8005404:	00eb      	lsls	r3, r5, #3
 8005406:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800540a:	00e2      	lsls	r2, r4, #3
 800540c:	4614      	mov	r4, r2
 800540e:	461d      	mov	r5, r3
 8005410:	4643      	mov	r3, r8
 8005412:	18e3      	adds	r3, r4, r3
 8005414:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005418:	464b      	mov	r3, r9
 800541a:	eb45 0303 	adc.w	r3, r5, r3
 800541e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800542e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005432:	f04f 0200 	mov.w	r2, #0
 8005436:	f04f 0300 	mov.w	r3, #0
 800543a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800543e:	4629      	mov	r1, r5
 8005440:	008b      	lsls	r3, r1, #2
 8005442:	4621      	mov	r1, r4
 8005444:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005448:	4621      	mov	r1, r4
 800544a:	008a      	lsls	r2, r1, #2
 800544c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005450:	f7fa feba 	bl	80001c8 <__aeabi_uldivmod>
 8005454:	4602      	mov	r2, r0
 8005456:	460b      	mov	r3, r1
 8005458:	4b60      	ldr	r3, [pc, #384]	; (80055dc <UART_SetConfig+0x4e4>)
 800545a:	fba3 2302 	umull	r2, r3, r3, r2
 800545e:	095b      	lsrs	r3, r3, #5
 8005460:	011c      	lsls	r4, r3, #4
 8005462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005466:	2200      	movs	r2, #0
 8005468:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800546c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005470:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005474:	4642      	mov	r2, r8
 8005476:	464b      	mov	r3, r9
 8005478:	1891      	adds	r1, r2, r2
 800547a:	61b9      	str	r1, [r7, #24]
 800547c:	415b      	adcs	r3, r3
 800547e:	61fb      	str	r3, [r7, #28]
 8005480:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005484:	4641      	mov	r1, r8
 8005486:	1851      	adds	r1, r2, r1
 8005488:	6139      	str	r1, [r7, #16]
 800548a:	4649      	mov	r1, r9
 800548c:	414b      	adcs	r3, r1
 800548e:	617b      	str	r3, [r7, #20]
 8005490:	f04f 0200 	mov.w	r2, #0
 8005494:	f04f 0300 	mov.w	r3, #0
 8005498:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800549c:	4659      	mov	r1, fp
 800549e:	00cb      	lsls	r3, r1, #3
 80054a0:	4651      	mov	r1, sl
 80054a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054a6:	4651      	mov	r1, sl
 80054a8:	00ca      	lsls	r2, r1, #3
 80054aa:	4610      	mov	r0, r2
 80054ac:	4619      	mov	r1, r3
 80054ae:	4603      	mov	r3, r0
 80054b0:	4642      	mov	r2, r8
 80054b2:	189b      	adds	r3, r3, r2
 80054b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80054b8:	464b      	mov	r3, r9
 80054ba:	460a      	mov	r2, r1
 80054bc:	eb42 0303 	adc.w	r3, r2, r3
 80054c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80054c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80054ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80054d0:	f04f 0200 	mov.w	r2, #0
 80054d4:	f04f 0300 	mov.w	r3, #0
 80054d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80054dc:	4649      	mov	r1, r9
 80054de:	008b      	lsls	r3, r1, #2
 80054e0:	4641      	mov	r1, r8
 80054e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054e6:	4641      	mov	r1, r8
 80054e8:	008a      	lsls	r2, r1, #2
 80054ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80054ee:	f7fa fe6b 	bl	80001c8 <__aeabi_uldivmod>
 80054f2:	4602      	mov	r2, r0
 80054f4:	460b      	mov	r3, r1
 80054f6:	4b39      	ldr	r3, [pc, #228]	; (80055dc <UART_SetConfig+0x4e4>)
 80054f8:	fba3 1302 	umull	r1, r3, r3, r2
 80054fc:	095b      	lsrs	r3, r3, #5
 80054fe:	2164      	movs	r1, #100	; 0x64
 8005500:	fb01 f303 	mul.w	r3, r1, r3
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	011b      	lsls	r3, r3, #4
 8005508:	3332      	adds	r3, #50	; 0x32
 800550a:	4a34      	ldr	r2, [pc, #208]	; (80055dc <UART_SetConfig+0x4e4>)
 800550c:	fba2 2303 	umull	r2, r3, r2, r3
 8005510:	095b      	lsrs	r3, r3, #5
 8005512:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005516:	441c      	add	r4, r3
 8005518:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800551c:	2200      	movs	r2, #0
 800551e:	673b      	str	r3, [r7, #112]	; 0x70
 8005520:	677a      	str	r2, [r7, #116]	; 0x74
 8005522:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005526:	4642      	mov	r2, r8
 8005528:	464b      	mov	r3, r9
 800552a:	1891      	adds	r1, r2, r2
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	415b      	adcs	r3, r3
 8005530:	60fb      	str	r3, [r7, #12]
 8005532:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005536:	4641      	mov	r1, r8
 8005538:	1851      	adds	r1, r2, r1
 800553a:	6039      	str	r1, [r7, #0]
 800553c:	4649      	mov	r1, r9
 800553e:	414b      	adcs	r3, r1
 8005540:	607b      	str	r3, [r7, #4]
 8005542:	f04f 0200 	mov.w	r2, #0
 8005546:	f04f 0300 	mov.w	r3, #0
 800554a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800554e:	4659      	mov	r1, fp
 8005550:	00cb      	lsls	r3, r1, #3
 8005552:	4651      	mov	r1, sl
 8005554:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005558:	4651      	mov	r1, sl
 800555a:	00ca      	lsls	r2, r1, #3
 800555c:	4610      	mov	r0, r2
 800555e:	4619      	mov	r1, r3
 8005560:	4603      	mov	r3, r0
 8005562:	4642      	mov	r2, r8
 8005564:	189b      	adds	r3, r3, r2
 8005566:	66bb      	str	r3, [r7, #104]	; 0x68
 8005568:	464b      	mov	r3, r9
 800556a:	460a      	mov	r2, r1
 800556c:	eb42 0303 	adc.w	r3, r2, r3
 8005570:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	663b      	str	r3, [r7, #96]	; 0x60
 800557c:	667a      	str	r2, [r7, #100]	; 0x64
 800557e:	f04f 0200 	mov.w	r2, #0
 8005582:	f04f 0300 	mov.w	r3, #0
 8005586:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800558a:	4649      	mov	r1, r9
 800558c:	008b      	lsls	r3, r1, #2
 800558e:	4641      	mov	r1, r8
 8005590:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005594:	4641      	mov	r1, r8
 8005596:	008a      	lsls	r2, r1, #2
 8005598:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800559c:	f7fa fe14 	bl	80001c8 <__aeabi_uldivmod>
 80055a0:	4602      	mov	r2, r0
 80055a2:	460b      	mov	r3, r1
 80055a4:	4b0d      	ldr	r3, [pc, #52]	; (80055dc <UART_SetConfig+0x4e4>)
 80055a6:	fba3 1302 	umull	r1, r3, r3, r2
 80055aa:	095b      	lsrs	r3, r3, #5
 80055ac:	2164      	movs	r1, #100	; 0x64
 80055ae:	fb01 f303 	mul.w	r3, r1, r3
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	011b      	lsls	r3, r3, #4
 80055b6:	3332      	adds	r3, #50	; 0x32
 80055b8:	4a08      	ldr	r2, [pc, #32]	; (80055dc <UART_SetConfig+0x4e4>)
 80055ba:	fba2 2303 	umull	r2, r3, r2, r3
 80055be:	095b      	lsrs	r3, r3, #5
 80055c0:	f003 020f 	and.w	r2, r3, #15
 80055c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4422      	add	r2, r4
 80055cc:	609a      	str	r2, [r3, #8]
}
 80055ce:	bf00      	nop
 80055d0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80055d4:	46bd      	mov	sp, r7
 80055d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055da:	bf00      	nop
 80055dc:	51eb851f 	.word	0x51eb851f

080055e0 <__libc_init_array>:
 80055e0:	b570      	push	{r4, r5, r6, lr}
 80055e2:	4d0d      	ldr	r5, [pc, #52]	; (8005618 <__libc_init_array+0x38>)
 80055e4:	4c0d      	ldr	r4, [pc, #52]	; (800561c <__libc_init_array+0x3c>)
 80055e6:	1b64      	subs	r4, r4, r5
 80055e8:	10a4      	asrs	r4, r4, #2
 80055ea:	2600      	movs	r6, #0
 80055ec:	42a6      	cmp	r6, r4
 80055ee:	d109      	bne.n	8005604 <__libc_init_array+0x24>
 80055f0:	4d0b      	ldr	r5, [pc, #44]	; (8005620 <__libc_init_array+0x40>)
 80055f2:	4c0c      	ldr	r4, [pc, #48]	; (8005624 <__libc_init_array+0x44>)
 80055f4:	f000 f87c 	bl	80056f0 <_init>
 80055f8:	1b64      	subs	r4, r4, r5
 80055fa:	10a4      	asrs	r4, r4, #2
 80055fc:	2600      	movs	r6, #0
 80055fe:	42a6      	cmp	r6, r4
 8005600:	d105      	bne.n	800560e <__libc_init_array+0x2e>
 8005602:	bd70      	pop	{r4, r5, r6, pc}
 8005604:	f855 3b04 	ldr.w	r3, [r5], #4
 8005608:	4798      	blx	r3
 800560a:	3601      	adds	r6, #1
 800560c:	e7ee      	b.n	80055ec <__libc_init_array+0xc>
 800560e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005612:	4798      	blx	r3
 8005614:	3601      	adds	r6, #1
 8005616:	e7f2      	b.n	80055fe <__libc_init_array+0x1e>
 8005618:	08005764 	.word	0x08005764
 800561c:	08005764 	.word	0x08005764
 8005620:	08005764 	.word	0x08005764
 8005624:	08005768 	.word	0x08005768

08005628 <__itoa>:
 8005628:	1e93      	subs	r3, r2, #2
 800562a:	2b22      	cmp	r3, #34	; 0x22
 800562c:	b510      	push	{r4, lr}
 800562e:	460c      	mov	r4, r1
 8005630:	d904      	bls.n	800563c <__itoa+0x14>
 8005632:	2300      	movs	r3, #0
 8005634:	700b      	strb	r3, [r1, #0]
 8005636:	461c      	mov	r4, r3
 8005638:	4620      	mov	r0, r4
 800563a:	bd10      	pop	{r4, pc}
 800563c:	2a0a      	cmp	r2, #10
 800563e:	d109      	bne.n	8005654 <__itoa+0x2c>
 8005640:	2800      	cmp	r0, #0
 8005642:	da07      	bge.n	8005654 <__itoa+0x2c>
 8005644:	232d      	movs	r3, #45	; 0x2d
 8005646:	700b      	strb	r3, [r1, #0]
 8005648:	4240      	negs	r0, r0
 800564a:	2101      	movs	r1, #1
 800564c:	4421      	add	r1, r4
 800564e:	f000 f80d 	bl	800566c <__utoa>
 8005652:	e7f1      	b.n	8005638 <__itoa+0x10>
 8005654:	2100      	movs	r1, #0
 8005656:	e7f9      	b.n	800564c <__itoa+0x24>

08005658 <itoa>:
 8005658:	f7ff bfe6 	b.w	8005628 <__itoa>

0800565c <memset>:
 800565c:	4402      	add	r2, r0
 800565e:	4603      	mov	r3, r0
 8005660:	4293      	cmp	r3, r2
 8005662:	d100      	bne.n	8005666 <memset+0xa>
 8005664:	4770      	bx	lr
 8005666:	f803 1b01 	strb.w	r1, [r3], #1
 800566a:	e7f9      	b.n	8005660 <memset+0x4>

0800566c <__utoa>:
 800566c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800566e:	4c1f      	ldr	r4, [pc, #124]	; (80056ec <__utoa+0x80>)
 8005670:	b08b      	sub	sp, #44	; 0x2c
 8005672:	4605      	mov	r5, r0
 8005674:	460b      	mov	r3, r1
 8005676:	466e      	mov	r6, sp
 8005678:	f104 0c20 	add.w	ip, r4, #32
 800567c:	6820      	ldr	r0, [r4, #0]
 800567e:	6861      	ldr	r1, [r4, #4]
 8005680:	4637      	mov	r7, r6
 8005682:	c703      	stmia	r7!, {r0, r1}
 8005684:	3408      	adds	r4, #8
 8005686:	4564      	cmp	r4, ip
 8005688:	463e      	mov	r6, r7
 800568a:	d1f7      	bne.n	800567c <__utoa+0x10>
 800568c:	7921      	ldrb	r1, [r4, #4]
 800568e:	7139      	strb	r1, [r7, #4]
 8005690:	1e91      	subs	r1, r2, #2
 8005692:	6820      	ldr	r0, [r4, #0]
 8005694:	6038      	str	r0, [r7, #0]
 8005696:	2922      	cmp	r1, #34	; 0x22
 8005698:	f04f 0100 	mov.w	r1, #0
 800569c:	d904      	bls.n	80056a8 <__utoa+0x3c>
 800569e:	7019      	strb	r1, [r3, #0]
 80056a0:	460b      	mov	r3, r1
 80056a2:	4618      	mov	r0, r3
 80056a4:	b00b      	add	sp, #44	; 0x2c
 80056a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056a8:	1e58      	subs	r0, r3, #1
 80056aa:	4684      	mov	ip, r0
 80056ac:	fbb5 f7f2 	udiv	r7, r5, r2
 80056b0:	fb02 5617 	mls	r6, r2, r7, r5
 80056b4:	3628      	adds	r6, #40	; 0x28
 80056b6:	446e      	add	r6, sp
 80056b8:	460c      	mov	r4, r1
 80056ba:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80056be:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80056c2:	462e      	mov	r6, r5
 80056c4:	42b2      	cmp	r2, r6
 80056c6:	f101 0101 	add.w	r1, r1, #1
 80056ca:	463d      	mov	r5, r7
 80056cc:	d9ee      	bls.n	80056ac <__utoa+0x40>
 80056ce:	2200      	movs	r2, #0
 80056d0:	545a      	strb	r2, [r3, r1]
 80056d2:	1919      	adds	r1, r3, r4
 80056d4:	1aa5      	subs	r5, r4, r2
 80056d6:	42aa      	cmp	r2, r5
 80056d8:	dae3      	bge.n	80056a2 <__utoa+0x36>
 80056da:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80056de:	780e      	ldrb	r6, [r1, #0]
 80056e0:	7006      	strb	r6, [r0, #0]
 80056e2:	3201      	adds	r2, #1
 80056e4:	f801 5901 	strb.w	r5, [r1], #-1
 80056e8:	e7f4      	b.n	80056d4 <__utoa+0x68>
 80056ea:	bf00      	nop
 80056ec:	08005734 	.word	0x08005734

080056f0 <_init>:
 80056f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056f2:	bf00      	nop
 80056f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056f6:	bc08      	pop	{r3}
 80056f8:	469e      	mov	lr, r3
 80056fa:	4770      	bx	lr

080056fc <_fini>:
 80056fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056fe:	bf00      	nop
 8005700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005702:	bc08      	pop	{r3}
 8005704:	469e      	mov	lr, r3
 8005706:	4770      	bx	lr
