#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep  6 16:39:47 2020
# Process ID: 6756
# Current directory: C:/Gac/Projekty/Huffman_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5812 C:\Gac\Projekty\Huffman_2\Huffman_2.xpr
# Log file: C:/Gac/Projekty/Huffman_2/vivado.log
# Journal file: C:/Gac/Projekty/Huffman_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Gac/Projekty/Huffman_2/Huffman_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 819.477 ; gain = 185.363
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'huff_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj huff_encoder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huff_encoder_tb_behav xil_defaultlib.huff_encoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huff_encoder_tb_behav xil_defaultlib.huff_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'data_recv' is not declared [C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v:36]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'inputData' [C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utilaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'huff_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj huff_encoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huff_encoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huff_encoder_tb_behav xil_defaultlib.huff_encoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huff_encoder_tb_behav xil_defaultlib.huff_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'data_recv' is not declared [C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v:36]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'inputData' [C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 810.113 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'huff_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj huff_encoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/SynthHuffman.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huff_encoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huff_encoder_tb_behav xil_defaultlib.huff_encoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huff_encoder_tb_behav xil_defaultlib.huff_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'inputData' [C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
export_ip_user_files -of_objects  [get_files C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v] -no_script -reset -force -quiet
remove_files  C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v
set_property top SynthHuffman [current_fileset]
set_property top SynthHuffman_tb [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: Proces nie mo¿e uzyskaæ dostêpu do pliku, poniewa¿ jest on u¿ywany przez inny proces: "C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: Proces nie mo¿e uzyskaæ dostêpu do pliku, poniewa¿ jest on u¿ywany przez inny proces: "C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SynthHuffman_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SynthHuffman_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SynthHuffman_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
"xelab -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SynthHuffman
Compiling module xil_defaultlib.SynthHuffman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SynthHuffman_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SynthHuffman_tb_behav -key {Behavioral:sim_1:Functional:SynthHuffman_tb} -tclbatch {SynthHuffman_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SynthHuffman_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SynthHuffman_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 899.531 ; gain = 38.020
launch_runs synth_1 -jobs 4
[Sun Sep  6 16:46:47 2020] Launched synth_1...
Run output will be captured here: C:/Gac/Projekty/Huffman_2/Huffman_2.runs/synth_1/runme.log
create_project Huffman_new C:/Gac/Projekty/Huffman_new -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 901.430 ; gain = 0.000
file mkdir C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new
close [ open C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v w ]
add_files C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v
update_compile_order -fileset sources_1
close [ open C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTB.v w ]
add_files C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTB.v
update_compile_order -fileset sources_1
set_property top HuffmanTB [current_fileset]
update_compile_order -fileset sources_1
set_property top huffmancode_test [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v w ]
add_files C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v w ]
add_files C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v
update_compile_order -fileset sources_1
close [ open C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v w ]
add_files C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'huffmancode_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj huffmancode_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v" into library xil_defaultlib
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:2]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:3]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:4]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:5]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:6]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:7]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:8]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:9]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:10]
INFO: [VRFC 10-311] analyzing module HuffmanCode
WARNING: [VRFC 10-3380] identifier 'code_length' is used before its declaration [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:123]
WARNING: [VRFC 10-3380] identifier 'code_length' is used before its declaration [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v" into library xil_defaultlib
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:2]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:3]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:4]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:5]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:6]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:7]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:8]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:9]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v:10]
INFO: [VRFC 10-311] analyzing module huffman_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v" into library xil_defaultlib
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:2]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:3]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:4]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:5]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:6]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:7]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:8]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:9]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:10]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:11]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:14]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:15]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v:16]
INFO: [VRFC 10-311] analyzing module freqcount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v" into library xil_defaultlib
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:2]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:3]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:4]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:5]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:6]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:7]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:8]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:9]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:10]
WARNING: [VRFC 10-159] /* in comment [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/para2ser.v:11]
INFO: [VRFC 10-311] analyzing module para2ser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffmancode_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim'
"xelab -wto e934169053d3468795650d85d8896ee6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huffmancode_test_behav xil_defaultlib.huffmancode_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e934169053d3468795650d85d8896ee6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huffmancode_test_behav xil_defaultlib.huffmancode_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <SortX16> not found while processing module instance <sortx16_inst0> [C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v:449]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.176 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX8.v C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX16.v C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX8.v C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX4.v}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'huffmancode_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj huffmancode_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitonicSortX4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitonicSortX8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortElement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortX16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortX4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SortX8
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim'
"xelab -wto e934169053d3468795650d85d8896ee6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huffmancode_test_behav xil_defaultlib.huffmancode_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e934169053d3468795650d85d8896ee6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot huffmancode_test_behav xil_defaultlib.huffmancode_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanTop.v" Line 13. Module huffman_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/freqcount.v" Line 24. Module freqcount doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/HuffmanCode.v" Line 13. Module HuffmanCode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX16.v" Line 1. Module SortX16(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX8.v" Line 1. Module SortX8(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX4.v" Line 1. Module SortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX4.v" Line 1. Module SortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" Line 1. Module BitonicSortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" Line 1. Module BitonicSortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX8.v" Line 1. Module SortX8(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX4.v" Line 1. Module SortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortX4.v" Line 1. Module SortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" Line 1. Module BitonicSortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" Line 1. Module BitonicSortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX8.v" Line 1. Module BitonicSortX8(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" Line 1. Module BitonicSortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" Line 1. Module BitonicSortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX8.v" Line 1. Module BitonicSortX8(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" Line 1. Module BitonicSortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/BitonicSortX4.v" Line 1. Module BitonicSortX4(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Gac/Projekty/Huffman_new/Huffman_new.srcs/sources_1/new/sortnet/SortElement.v" Line 1. Module SortElement(DSIZE=5'b10011,OFFSET=4'b1000) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.freqcount
Compiling module xil_defaultlib.SortElement(DSIZE=5'b10011,OFFSE...
Compiling module xil_defaultlib.SortX4(DSIZE=5'b10011,OFFSET=4'b...
Compiling module xil_defaultlib.BitonicSortX4(DSIZE=5'b10011,OFF...
Compiling module xil_defaultlib.SortX8(DSIZE=5'b10011,OFFSET=4'b...
Compiling module xil_defaultlib.BitonicSortX8(DSIZE=5'b10011,OFF...
Compiling module xil_defaultlib.SortX16(DSIZE=5'b10011,OFFSET=4'...
Compiling module xil_defaultlib.HuffmanCode
Compiling module xil_defaultlib.para2ser
Compiling module xil_defaultlib.huffman_top
Compiling module xil_defaultlib.huffmancode_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot huffmancode_test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim/xsim.dir/huffmancode_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim/xsim.dir/huffmancode_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep  6 16:58:27 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  6 16:58:27 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Gac/Projekty/Huffman_new/Huffman_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "huffmancode_test_behav -key {Behavioral:sim_1:Functional:huffmancode_test} -tclbatch {huffmancode_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source huffmancode_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'huffmancode_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.391 ; gain = 17.984
current_project Huffman_2
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project project_1 C:/Gac/Projekty/project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.867 ; gain = 0.000
add_files {C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Parallel2Serial_alpha.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/sort_alpha.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/DFFa.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/Memory_Init_Unit.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/testbench.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/top.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/shfreg.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/sort.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/length_finder_fsm.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/DFF.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/submodule.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/comparator.v C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/addrmodule.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Huffman_new
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.867 ; gain = 0.000
close_project
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Gac/Projekty/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Gac/Projekty/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/DFFa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/Memory_Init_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Init_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Parallel2Serial_alpha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel2Serial_alpha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/addrmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/length_finder_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module length_finder_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/shfreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/sort_alpha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_alpha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/submodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module submodule
INFO: [VRFC 10-311] analyzing module submodule_end
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module treemaker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/testbench.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Gac/Projekty/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Gac/Projekty/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 2576a66e778b4e2d8f3a1f83d78751af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2576a66e778b4e2d8f3a1f83d78751af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'out' [C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/top.v:93]
WARNING: [VRFC 10-3705] select index 15 into 'bi' is out of bounds [C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/sort.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Gac/Projekty/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [VRFC 10-3283] element index 15 into 'bi' is out of bounds [C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/sort.v:26]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.addrmodule
Compiling module xil_defaultlib.dff_s(DATA_WIDTH=16)
Compiling module xil_defaultlib.comparator(DATA_WIDTH=16)
Compiling module xil_defaultlib.submodule
Compiling module xil_defaultlib.submodule_end(TOTAL_SYMBOLS=10)
Compiling module xil_defaultlib.Memory_Init_Unit
Compiling module xil_defaultlib.sort_default
Compiling module xil_defaultlib.dffa(DATA_WIDTH=10)
Compiling module xil_defaultlib.addrmodule(DATA_WIDTH=4,ADDR_WID...
Compiling module xil_defaultlib.dff_s(DATA_WIDTH=4)
Compiling module xil_defaultlib.comparator(DATA_WIDTH=4)
Compiling module xil_defaultlib.submodule(DATA_WIDTH=4,ADDR_WIDT...
Compiling module xil_defaultlib.submodule_end(DATA_WIDTH=4,TOTAL...
Compiling module xil_defaultlib.sort_alpha(DATA_WIDTH=4,ADDR_WID...
Compiling module xil_defaultlib.length_finder_fsm
Compiling module xil_defaultlib.Parallel2Serial_alpha(DATA_WIDTH...
Compiling module xil_defaultlib.shiftreg(REGS=2,BITS=1)
Compiling module xil_defaultlib.shiftreg(REGS=4,BITS=2)
Compiling module xil_defaultlib.shiftreg
Compiling module xil_defaultlib.shiftreg(REGS=16,BITS=4)
Compiling module xil_defaultlib.shiftreg(REGS=32,BITS=5)
Compiling module xil_defaultlib.shiftreg(REGS=64,BITS=6)
Compiling module xil_defaultlib.shiftreg(REGS=128,BITS=7)
Compiling module xil_defaultlib.shiftreg(REGS=256,BITS=8)
Compiling module xil_defaultlib.shiftreg(REGS=512,BITS=9)
Compiling module xil_defaultlib.shiftreg(REGS=1024,BITS=10)
Compiling module xil_defaultlib.treemaker(REGS=10)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Gac/Projekty/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Gac/Projekty/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep  6 17:05:08 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  6 17:05:08 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Gac/Projekty/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File memfile2.dat referenced on C:/Gac/Projekty/HuffmanEncodingVerilog-master/Vfiles/Sort/Memory_Init_Unit.v at line 48 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Serial out: 
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1043.867 ; gain = 0.000
run 1 us
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
run 1 us
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
error in case top length: 0000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.867 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 17:11:14 2020...
