[2025-09-17 20:27:43] START suite=gap trace=bfs-8
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-8.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2860718 heartbeat IPC: 3.496 cumulative IPC: 3.496 (Simulation time: 00 hr 00 min 27 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 7156389 cumulative IPC: 2.795 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 7156389 cumulative IPC: 2.795 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 7156390 heartbeat IPC: 2.328 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 37109655 heartbeat IPC: 0.3339 cumulative IPC: 0.3339 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 66460329 heartbeat IPC: 0.3407 cumulative IPC: 0.3372 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 85588554 heartbeat IPC: 0.5228 cumulative IPC: 0.3825 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 94247231 heartbeat IPC: 1.155 cumulative IPC: 0.4593 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 101458057 heartbeat IPC: 1.387 cumulative IPC: 0.5302 (Simulation time: 00 hr 07 min 35 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 118523286 heartbeat IPC: 0.586 cumulative IPC: 0.5388 (Simulation time: 00 hr 08 min 59 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 145754451 heartbeat IPC: 0.3672 cumulative IPC: 0.5051 (Simulation time: 00 hr 10 min 21 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 173068996 heartbeat IPC: 0.3661 cumulative IPC: 0.4822 (Simulation time: 00 hr 11 min 44 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 203472950 heartbeat IPC: 0.3289 cumulative IPC: 0.4584 (Simulation time: 00 hr 13 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 218044299 cumulative IPC: 0.4586 (Simulation time: 00 hr 14 min 05 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 218044299 cumulative IPC: 0.4586 (Simulation time: 00 hr 14 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-8.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4586 instructions: 100000000 cycles: 218044299
CPU 0 Branch Prediction Accuracy: 83.07% MPKI: 35.86 Average ROB Occupancy at Mispredict: 5.682
Branch type MPKI
BRANCH_DIRECT_JUMP: 5e-05
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 35.86
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00022


====Backend Stall Breakdown====
ROB_STALL: 1653024
LQ_STALL: 0
SQ_STALL: 197925


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 155.6182
REPLAY_LOAD: 120.87541
NON_REPLAY_LOAD: 72.29577

== Total ==
ADDR_TRANS: 314660
REPLAY_LOAD: 365769
NON_REPLAY_LOAD: 972595

== Counts ==
ADDR_TRANS: 2022
REPLAY_LOAD: 3026
NON_REPLAY_LOAD: 13453

cpu0->cpu0_STLB TOTAL        ACCESS:     184776 HIT:      61966 MISS:     122810 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     184776 HIT:      61966 MISS:     122810 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 249 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5848170 HIT:    2841202 MISS:    3006968 MSHR_MERGE:     533697
cpu0->cpu0_L2C LOAD         ACCESS:    2210326 HIT:    1268589 MISS:     941737 MSHR_MERGE:      41487
cpu0->cpu0_L2C RFO          ACCESS:      86638 HIT:       5605 MISS:      81033 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    3080599 HIT:    1248676 MISS:    1831923 MSHR_MERGE:     492210
cpu0->cpu0_L2C WRITE        ACCESS:     314950 HIT:     314934 MISS:         16 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     155657 HIT:       3398 MISS:     152259 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2455718 ISSUED:    2455642 USEFUL:     913126 USELESS:     178329
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 114 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2446086 HIT:    2446071 MISS:         15 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    2446086 HIT:    2446071 MISS:         15 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 170.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26008699 HIT:   20800057 MISS:    5208642 MSHR_MERGE:    2131065
cpu0->cpu0_L1D LOAD         ACCESS:   21220937 HIT:   17865609 MISS:    3355328 MSHR_MERGE:    1145017
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1159109 HIT:     502124 MISS:     656985 MSHR_MERGE:      32014
cpu0->cpu0_L1D WRITE        ACCESS:    3382538 HIT:    2349236 MISS:    1033302 MSHR_MERGE:     946664
cpu0->cpu0_L1D TRANSLATION  ACCESS:     246115 HIT:      83088 MISS:     163027 MSHR_MERGE:       7370
cpu0->cpu0_L1D PREFETCH REQUESTED:    1197322 ISSUED:    1159106 USEFUL:     521701 USELESS:      98441
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 66.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2394447 HIT:    2394447 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    2394447 HIT:    2394447 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24536788 HIT:   24279174 MISS:     257614 MSHR_MERGE:      72838
cpu0->cpu0_DTLB LOAD         ACCESS:   24536788 HIT:   24279174 MISS:     257614 MSHR_MERGE:      72838
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 168.5 cycles
cpu0->LLC TOTAL        ACCESS:    2781832 HIT:     457596 MISS:    2324236 MSHR_MERGE:        205
cpu0->LLC LOAD         ACCESS:     900250 HIT:     135607 MISS:     764643 MSHR_MERGE:         87
cpu0->LLC RFO          ACCESS:      81033 HIT:       2450 MISS:      78583 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1339713 HIT:       6606 MISS:    1333107 MSHR_MERGE:        118
cpu0->LLC WRITE        ACCESS:     308577 HIT:     306866 MISS:       1711 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     152259 HIT:       6067 MISS:     146192 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     145166
  ROW_BUFFER_MISS:    2177136
  AVG DBUS CONGESTED CYCLE: 4.966
Channel 0 WQ ROW_BUFFER_HIT:      64287
  ROW_BUFFER_MISS:     242935
  FULL:          0
Channel 0 REFRESHES ISSUED:      18170

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         6516        10821        13638        58615
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           38          185       164381
  STLB miss resolved @ L2C                0            4           38          149         5733
  STLB miss resolved @ LLC                0            0          145         1027         5192
  STLB miss resolved @ MEM                0           48         1261         6648       143542

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 20:41:48] END   suite=gap trace=bfs-8 (rc=0)
