INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sources_1/imports/help/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sources_1/imports/help/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sources_1/imports/help/switch_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sim_1/imports/help/tb_codesign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_codesign
WARNING: [VRFC 10-3824] variable 'skipped_line' must explicitly be declared as automatic or static [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sim_1/imports/help/tb_codesign.sv:15]
WARNING: [VRFC 10-3824] variable 'i' must explicitly be declared as automatic or static [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_verify/co_verify.srcs/sim_1/imports/help/tb_codesign.sv:16]
