
Odometry-Library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a74  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08004b88  08004b88  00005b88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d98  08004d98  0000606c  2**0
                  CONTENTS
  4 .ARM          00000000  08004d98  08004d98  0000606c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d98  08004d98  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004d98  08004d98  00005d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004da0  08004da0  00005da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004da4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  2000006c  08004e10  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d8  08004e10  000063d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e893  00000000  00000000  00006095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000234d  00000000  00000000  00014928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00016c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a27  00000000  00000000  00017980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b779  00000000  00000000  000183a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb45  00000000  00000000  00033b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008faad  00000000  00000000  00043665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3112  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d14  00000000  00000000  000d3158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000d6e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004b6c 	.word	0x08004b6c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08004b6c 	.word	0x08004b6c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_frsub>:
 8000aec:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000af0:	e002      	b.n	8000af8 <__addsf3>
 8000af2:	bf00      	nop

08000af4 <__aeabi_fsub>:
 8000af4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000af8 <__addsf3>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	bf1f      	itttt	ne
 8000afc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b00:	ea92 0f03 	teqne	r2, r3
 8000b04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0c:	d06a      	beq.n	8000be4 <__addsf3+0xec>
 8000b0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b16:	bfc1      	itttt	gt
 8000b18:	18d2      	addgt	r2, r2, r3
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	4048      	eorgt	r0, r1
 8000b1e:	4041      	eorgt	r1, r0
 8000b20:	bfb8      	it	lt
 8000b22:	425b      	neglt	r3, r3
 8000b24:	2b19      	cmp	r3, #25
 8000b26:	bf88      	it	hi
 8000b28:	4770      	bxhi	lr
 8000b2a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b32:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4240      	negne	r0, r0
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b3e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b42:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4249      	negne	r1, r1
 8000b4a:	ea92 0f03 	teq	r2, r3
 8000b4e:	d03f      	beq.n	8000bd0 <__addsf3+0xd8>
 8000b50:	f1a2 0201 	sub.w	r2, r2, #1
 8000b54:	fa41 fc03 	asr.w	ip, r1, r3
 8000b58:	eb10 000c 	adds.w	r0, r0, ip
 8000b5c:	f1c3 0320 	rsb	r3, r3, #32
 8000b60:	fa01 f103 	lsl.w	r1, r1, r3
 8000b64:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b68:	d502      	bpl.n	8000b70 <__addsf3+0x78>
 8000b6a:	4249      	negs	r1, r1
 8000b6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b70:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b74:	d313      	bcc.n	8000b9e <__addsf3+0xa6>
 8000b76:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b7a:	d306      	bcc.n	8000b8a <__addsf3+0x92>
 8000b7c:	0840      	lsrs	r0, r0, #1
 8000b7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b82:	f102 0201 	add.w	r2, r2, #1
 8000b86:	2afe      	cmp	r2, #254	@ 0xfe
 8000b88:	d251      	bcs.n	8000c2e <__addsf3+0x136>
 8000b8a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b92:	bf08      	it	eq
 8000b94:	f020 0001 	biceq.w	r0, r0, #1
 8000b98:	ea40 0003 	orr.w	r0, r0, r3
 8000b9c:	4770      	bx	lr
 8000b9e:	0049      	lsls	r1, r1, #1
 8000ba0:	eb40 0000 	adc.w	r0, r0, r0
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bac:	d2ed      	bcs.n	8000b8a <__addsf3+0x92>
 8000bae:	fab0 fc80 	clz	ip, r0
 8000bb2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bba:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bbe:	bfaa      	itet	ge
 8000bc0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc4:	4252      	neglt	r2, r2
 8000bc6:	4318      	orrge	r0, r3
 8000bc8:	bfbc      	itt	lt
 8000bca:	40d0      	lsrlt	r0, r2
 8000bcc:	4318      	orrlt	r0, r3
 8000bce:	4770      	bx	lr
 8000bd0:	f092 0f00 	teq	r2, #0
 8000bd4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bd8:	bf06      	itte	eq
 8000bda:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bde:	3201      	addeq	r2, #1
 8000be0:	3b01      	subne	r3, #1
 8000be2:	e7b5      	b.n	8000b50 <__addsf3+0x58>
 8000be4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bec:	bf18      	it	ne
 8000bee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf2:	d021      	beq.n	8000c38 <__addsf3+0x140>
 8000bf4:	ea92 0f03 	teq	r2, r3
 8000bf8:	d004      	beq.n	8000c04 <__addsf3+0x10c>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	bf08      	it	eq
 8000c00:	4608      	moveq	r0, r1
 8000c02:	4770      	bx	lr
 8000c04:	ea90 0f01 	teq	r0, r1
 8000c08:	bf1c      	itt	ne
 8000c0a:	2000      	movne	r0, #0
 8000c0c:	4770      	bxne	lr
 8000c0e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c12:	d104      	bne.n	8000c1e <__addsf3+0x126>
 8000c14:	0040      	lsls	r0, r0, #1
 8000c16:	bf28      	it	cs
 8000c18:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c1c:	4770      	bx	lr
 8000c1e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c22:	bf3c      	itt	cc
 8000c24:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c28:	4770      	bxcc	lr
 8000c2a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c2e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c36:	4770      	bx	lr
 8000c38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c3c:	bf16      	itet	ne
 8000c3e:	4608      	movne	r0, r1
 8000c40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c44:	4601      	movne	r1, r0
 8000c46:	0242      	lsls	r2, r0, #9
 8000c48:	bf06      	itte	eq
 8000c4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4e:	ea90 0f01 	teqeq	r0, r1
 8000c52:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_ui2f>:
 8000c58:	f04f 0300 	mov.w	r3, #0
 8000c5c:	e004      	b.n	8000c68 <__aeabi_i2f+0x8>
 8000c5e:	bf00      	nop

08000c60 <__aeabi_i2f>:
 8000c60:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c64:	bf48      	it	mi
 8000c66:	4240      	negmi	r0, r0
 8000c68:	ea5f 0c00 	movs.w	ip, r0
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c74:	4601      	mov	r1, r0
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	e01c      	b.n	8000cb6 <__aeabi_l2f+0x2a>

08000c7c <__aeabi_ul2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e00a      	b.n	8000ca0 <__aeabi_l2f+0x14>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_l2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__aeabi_l2f+0x14>
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	ea5f 0c01 	movs.w	ip, r1
 8000ca4:	bf02      	ittt	eq
 8000ca6:	4684      	moveq	ip, r0
 8000ca8:	4601      	moveq	r1, r0
 8000caa:	2000      	moveq	r0, #0
 8000cac:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cb0:	bf08      	it	eq
 8000cb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cb6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cba:	fabc f28c 	clz	r2, ip
 8000cbe:	3a08      	subs	r2, #8
 8000cc0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc4:	db10      	blt.n	8000ce8 <__aeabi_l2f+0x5c>
 8000cc6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cca:	4463      	add	r3, ip
 8000ccc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cd0:	f1c2 0220 	rsb	r2, r2, #32
 8000cd4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cd8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cdc:	eb43 0002 	adc.w	r0, r3, r2
 8000ce0:	bf08      	it	eq
 8000ce2:	f020 0001 	biceq.w	r0, r0, #1
 8000ce6:	4770      	bx	lr
 8000ce8:	f102 0220 	add.w	r2, r2, #32
 8000cec:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf0:	f1c2 0220 	rsb	r2, r2, #32
 8000cf4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cfc:	eb43 0002 	adc.w	r0, r3, r2
 8000d00:	bf08      	it	eq
 8000d02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_fmul>:
 8000d08:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d10:	bf1e      	ittt	ne
 8000d12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d16:	ea92 0f0c 	teqne	r2, ip
 8000d1a:	ea93 0f0c 	teqne	r3, ip
 8000d1e:	d06f      	beq.n	8000e00 <__aeabi_fmul+0xf8>
 8000d20:	441a      	add	r2, r3
 8000d22:	ea80 0c01 	eor.w	ip, r0, r1
 8000d26:	0240      	lsls	r0, r0, #9
 8000d28:	bf18      	it	ne
 8000d2a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d2e:	d01e      	beq.n	8000d6e <__aeabi_fmul+0x66>
 8000d30:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d34:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d38:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d3c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d44:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d48:	bf3e      	ittt	cc
 8000d4a:	0049      	lslcc	r1, r1, #1
 8000d4c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d50:	005b      	lslcc	r3, r3, #1
 8000d52:	ea40 0001 	orr.w	r0, r0, r1
 8000d56:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d5a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d5c:	d81d      	bhi.n	8000d9a <__aeabi_fmul+0x92>
 8000d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d66:	bf08      	it	eq
 8000d68:	f020 0001 	biceq.w	r0, r0, #1
 8000d6c:	4770      	bx	lr
 8000d6e:	f090 0f00 	teq	r0, #0
 8000d72:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d76:	bf08      	it	eq
 8000d78:	0249      	lsleq	r1, r1, #9
 8000d7a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d7e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d82:	3a7f      	subs	r2, #127	@ 0x7f
 8000d84:	bfc2      	ittt	gt
 8000d86:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d8a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8e:	4770      	bxgt	lr
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	3a01      	subs	r2, #1
 8000d9a:	dc5d      	bgt.n	8000e58 <__aeabi_fmul+0x150>
 8000d9c:	f112 0f19 	cmn.w	r2, #25
 8000da0:	bfdc      	itt	le
 8000da2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000da6:	4770      	bxle	lr
 8000da8:	f1c2 0200 	rsb	r2, r2, #0
 8000dac:	0041      	lsls	r1, r0, #1
 8000dae:	fa21 f102 	lsr.w	r1, r1, r2
 8000db2:	f1c2 0220 	rsb	r2, r2, #32
 8000db6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dba:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dbe:	f140 0000 	adc.w	r0, r0, #0
 8000dc2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dc6:	bf08      	it	eq
 8000dc8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dcc:	4770      	bx	lr
 8000dce:	f092 0f00 	teq	r2, #0
 8000dd2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dd6:	bf02      	ittt	eq
 8000dd8:	0040      	lsleq	r0, r0, #1
 8000dda:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dde:	3a01      	subeq	r2, #1
 8000de0:	d0f9      	beq.n	8000dd6 <__aeabi_fmul+0xce>
 8000de2:	ea40 000c 	orr.w	r0, r0, ip
 8000de6:	f093 0f00 	teq	r3, #0
 8000dea:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dee:	bf02      	ittt	eq
 8000df0:	0049      	lsleq	r1, r1, #1
 8000df2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000df6:	3b01      	subeq	r3, #1
 8000df8:	d0f9      	beq.n	8000dee <__aeabi_fmul+0xe6>
 8000dfa:	ea41 010c 	orr.w	r1, r1, ip
 8000dfe:	e78f      	b.n	8000d20 <__aeabi_fmul+0x18>
 8000e00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	bf18      	it	ne
 8000e0a:	ea93 0f0c 	teqne	r3, ip
 8000e0e:	d00a      	beq.n	8000e26 <__aeabi_fmul+0x11e>
 8000e10:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e14:	bf18      	it	ne
 8000e16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e1a:	d1d8      	bne.n	8000dce <__aeabi_fmul+0xc6>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e24:	4770      	bx	lr
 8000e26:	f090 0f00 	teq	r0, #0
 8000e2a:	bf17      	itett	ne
 8000e2c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e30:	4608      	moveq	r0, r1
 8000e32:	f091 0f00 	teqne	r1, #0
 8000e36:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e3a:	d014      	beq.n	8000e66 <__aeabi_fmul+0x15e>
 8000e3c:	ea92 0f0c 	teq	r2, ip
 8000e40:	d101      	bne.n	8000e46 <__aeabi_fmul+0x13e>
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	d10f      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e46:	ea93 0f0c 	teq	r3, ip
 8000e4a:	d103      	bne.n	8000e54 <__aeabi_fmul+0x14c>
 8000e4c:	024b      	lsls	r3, r1, #9
 8000e4e:	bf18      	it	ne
 8000e50:	4608      	movne	r0, r1
 8000e52:	d108      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e54:	ea80 0001 	eor.w	r0, r0, r1
 8000e58:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e64:	4770      	bx	lr
 8000e66:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e6a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e6e:	4770      	bx	lr

08000e70 <__aeabi_fdiv>:
 8000e70:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e78:	bf1e      	ittt	ne
 8000e7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7e:	ea92 0f0c 	teqne	r2, ip
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d069      	beq.n	8000f5c <__aeabi_fdiv+0xec>
 8000e88:	eba2 0203 	sub.w	r2, r2, r3
 8000e8c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e90:	0249      	lsls	r1, r1, #9
 8000e92:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e96:	d037      	beq.n	8000f08 <__aeabi_fdiv+0x98>
 8000e98:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e9c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ea0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ea4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	bf38      	it	cc
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eb2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	bf24      	itt	cs
 8000eba:	1a5b      	subcs	r3, r3, r1
 8000ebc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ec0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ec4:	bf24      	itt	cs
 8000ec6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ece:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ed2:	bf24      	itt	cs
 8000ed4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ed8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000edc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ee0:	bf24      	itt	cs
 8000ee2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ee6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	bf18      	it	ne
 8000eee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ef2:	d1e0      	bne.n	8000eb6 <__aeabi_fdiv+0x46>
 8000ef4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ef6:	f63f af50 	bhi.w	8000d9a <__aeabi_fmul+0x92>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f00:	bf08      	it	eq
 8000f02:	f020 0001 	biceq.w	r0, r0, #1
 8000f06:	4770      	bx	lr
 8000f08:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f0c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f10:	327f      	adds	r2, #127	@ 0x7f
 8000f12:	bfc2      	ittt	gt
 8000f14:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f18:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f1c:	4770      	bxgt	lr
 8000f1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f22:	f04f 0300 	mov.w	r3, #0
 8000f26:	3a01      	subs	r2, #1
 8000f28:	e737      	b.n	8000d9a <__aeabi_fmul+0x92>
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fdiv+0xc2>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fdiv+0xda>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e795      	b.n	8000e88 <__aeabi_fdiv+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	d108      	bne.n	8000f78 <__aeabi_fdiv+0x108>
 8000f66:	0242      	lsls	r2, r0, #9
 8000f68:	f47f af7d 	bne.w	8000e66 <__aeabi_fmul+0x15e>
 8000f6c:	ea93 0f0c 	teq	r3, ip
 8000f70:	f47f af70 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e776      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f78:	ea93 0f0c 	teq	r3, ip
 8000f7c:	d104      	bne.n	8000f88 <__aeabi_fdiv+0x118>
 8000f7e:	024b      	lsls	r3, r1, #9
 8000f80:	f43f af4c 	beq.w	8000e1c <__aeabi_fmul+0x114>
 8000f84:	4608      	mov	r0, r1
 8000f86:	e76e      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f88:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f8c:	bf18      	it	ne
 8000f8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f92:	d1ca      	bne.n	8000f2a <__aeabi_fdiv+0xba>
 8000f94:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f98:	f47f af5c 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f9c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fa0:	f47f af3c 	bne.w	8000e1c <__aeabi_fmul+0x114>
 8000fa4:	e75f      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000fa6:	bf00      	nop

08000fa8 <__gesf2>:
 8000fa8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fac:	e006      	b.n	8000fbc <__cmpsf2+0x4>
 8000fae:	bf00      	nop

08000fb0 <__lesf2>:
 8000fb0:	f04f 0c01 	mov.w	ip, #1
 8000fb4:	e002      	b.n	8000fbc <__cmpsf2+0x4>
 8000fb6:	bf00      	nop

08000fb8 <__cmpsf2>:
 8000fb8:	f04f 0c01 	mov.w	ip, #1
 8000fbc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fcc:	bf18      	it	ne
 8000fce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fd2:	d011      	beq.n	8000ff8 <__cmpsf2+0x40>
 8000fd4:	b001      	add	sp, #4
 8000fd6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fda:	bf18      	it	ne
 8000fdc:	ea90 0f01 	teqne	r0, r1
 8000fe0:	bf58      	it	pl
 8000fe2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fe6:	bf88      	it	hi
 8000fe8:	17c8      	asrhi	r0, r1, #31
 8000fea:	bf38      	it	cc
 8000fec:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ff0:	bf18      	it	ne
 8000ff2:	f040 0001 	orrne.w	r0, r0, #1
 8000ff6:	4770      	bx	lr
 8000ff8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ffc:	d102      	bne.n	8001004 <__cmpsf2+0x4c>
 8000ffe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001002:	d105      	bne.n	8001010 <__cmpsf2+0x58>
 8001004:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001008:	d1e4      	bne.n	8000fd4 <__cmpsf2+0x1c>
 800100a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800100e:	d0e1      	beq.n	8000fd4 <__cmpsf2+0x1c>
 8001010:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <__aeabi_cfrcmple>:
 8001018:	4684      	mov	ip, r0
 800101a:	4608      	mov	r0, r1
 800101c:	4661      	mov	r1, ip
 800101e:	e7ff      	b.n	8001020 <__aeabi_cfcmpeq>

08001020 <__aeabi_cfcmpeq>:
 8001020:	b50f      	push	{r0, r1, r2, r3, lr}
 8001022:	f7ff ffc9 	bl	8000fb8 <__cmpsf2>
 8001026:	2800      	cmp	r0, #0
 8001028:	bf48      	it	mi
 800102a:	f110 0f00 	cmnmi.w	r0, #0
 800102e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001030 <__aeabi_fcmpeq>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff fff4 	bl	8001020 <__aeabi_cfcmpeq>
 8001038:	bf0c      	ite	eq
 800103a:	2001      	moveq	r0, #1
 800103c:	2000      	movne	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmplt>:
 8001044:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001048:	f7ff ffea 	bl	8001020 <__aeabi_cfcmpeq>
 800104c:	bf34      	ite	cc
 800104e:	2001      	movcc	r0, #1
 8001050:	2000      	movcs	r0, #0
 8001052:	f85d fb08 	ldr.w	pc, [sp], #8
 8001056:	bf00      	nop

08001058 <__aeabi_fcmple>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff ffe0 	bl	8001020 <__aeabi_cfcmpeq>
 8001060:	bf94      	ite	ls
 8001062:	2001      	movls	r0, #1
 8001064:	2000      	movhi	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmpge>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffd2 	bl	8001018 <__aeabi_cfrcmple>
 8001074:	bf94      	ite	ls
 8001076:	2001      	movls	r0, #1
 8001078:	2000      	movhi	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmpgt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffc8 	bl	8001018 <__aeabi_cfrcmple>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <_ZN5GY_25C1ER20__UART_HandleTypeDef>:
#include "GY_25.h"

GY_25::GY_25(UART_HandleTypeDef& huart) : huart(huart) {
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	22aa      	movs	r2, #170	@ 0xaa
 80010a2:	709a      	strb	r2, [r3, #2]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2255      	movs	r2, #85	@ 0x55
 80010a8:	70da      	strb	r2, [r3, #3]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2200      	movs	r2, #0
 80010ae:	61da      	str	r2, [r3, #28]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2200      	movs	r2, #0
 80010b4:	621a      	str	r2, [r3, #32]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2200      	movs	r2, #0
 80010ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2200      	movs	r2, #0
 80010c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2200      	movs	r2, #0
 80010c6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2200      	movs	r2, #0
 80010cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f04f 0200 	mov.w	r2, #0
 80010d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	639a      	str	r2, [r3, #56]	@ 0x38
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f04f 0200 	mov.w	r2, #0
 80010e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	641a      	str	r2, [r3, #64]	@ 0x40
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a0b      	ldr	r2, [pc, #44]	@ (800111c <_ZN5GY_25C1ER20__UART_HandleTypeDef+0x88>)
 80010f0:	8812      	ldrh	r2, [r2, #0]
 80010f2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a09      	ldr	r2, [pc, #36]	@ (8001120 <_ZN5GY_25C1ER20__UART_HandleTypeDef+0x8c>)
 80010fa:	8812      	ldrh	r2, [r2, #0]
 80010fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  this->counts_per_revolution = 65536;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001106:	619a      	str	r2, [r3, #24]
  this->count_per_reset = 65536;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800110e:	615a      	str	r2, [r3, #20]
}
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4618      	mov	r0, r3
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr
 800111c:	08004b88 	.word	0x08004b88
 8001120:	08004b8c 	.word	0x08004b8c

08001124 <_ZN5GY_2515correction_modeEv>:
GY_25::GY_25(UART_HandleTypeDef& huart, uint32_t counts_per_revolution, uint32_t count_per_reset) : huart(huart) {
  this->counts_per_revolution = counts_per_revolution;
  this->count_per_reset = count_per_reset;
}

void GY_25::correction_mode() {
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart, correction_heading, 2, 2000);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f103 0146 	add.w	r1, r3, #70	@ 0x46
 8001136:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800113a:	2202      	movs	r2, #2
 800113c:	f002 fa3c 	bl	80035b8 <HAL_UART_Transmit>
}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <_ZN5GY_2513update_countsEv>:
void GY_25::update_counts() {
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
//    channel.write(query_mode, sizeof(query_mode));
//    channel.readBytes(received_data, 8);
	HAL_UART_Transmit(&huart, query_mode, 2, HAL_MAX_DELAY);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 800115a:	f04f 33ff 	mov.w	r3, #4294967295
 800115e:	2202      	movs	r2, #2
 8001160:	f002 fa2a 	bl	80035b8 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart, received_data, 8, 200);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	1d19      	adds	r1, r3, #4
 800116c:	23c8      	movs	r3, #200	@ 0xc8
 800116e:	2208      	movs	r2, #8
 8001170:	f002 faad 	bl	80036ce <HAL_UART_Receive>


    for (uint8_t i = 0; i < 8; i++) {
 8001174:	2300      	movs	r3, #0
 8001176:	77fb      	strb	r3, [r7, #31]
 8001178:	e032      	b.n	80011e0 <_ZN5GY_2513update_countsEv+0x98>
        if (received_data[i] == startbit && received_data[(i + 7) % 8] == stopbit) {
 800117a:	7ffb      	ldrb	r3, [r7, #31]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	4413      	add	r3, r2
 8001180:	791a      	ldrb	r2, [r3, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	789b      	ldrb	r3, [r3, #2]
 8001186:	429a      	cmp	r2, r3
 8001188:	d127      	bne.n	80011da <_ZN5GY_2513update_countsEv+0x92>
 800118a:	7ffb      	ldrb	r3, [r7, #31]
 800118c:	3307      	adds	r3, #7
 800118e:	425a      	negs	r2, r3
 8001190:	f003 0307 	and.w	r3, r3, #7
 8001194:	f002 0207 	and.w	r2, r2, #7
 8001198:	bf58      	it	pl
 800119a:	4253      	negpl	r3, r2
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	4413      	add	r3, r2
 80011a0:	791a      	ldrb	r2, [r3, #4]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	78db      	ldrb	r3, [r3, #3]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d117      	bne.n	80011da <_ZN5GY_2513update_countsEv+0x92>
            for (uint8_t j = 0; j < 8; j++) {
 80011aa:	2300      	movs	r3, #0
 80011ac:	77bb      	strb	r3, [r7, #30]
 80011ae:	e010      	b.n	80011d2 <_ZN5GY_2513update_countsEv+0x8a>
                ordered_data[j] = received_data[(i + j) % 8];
 80011b0:	7ffa      	ldrb	r2, [r7, #31]
 80011b2:	7fbb      	ldrb	r3, [r7, #30]
 80011b4:	4413      	add	r3, r2
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	f003 0207 	and.w	r2, r3, #7
 80011bc:	7fbb      	ldrb	r3, [r7, #30]
 80011be:	6879      	ldr	r1, [r7, #4]
 80011c0:	440a      	add	r2, r1
 80011c2:	7911      	ldrb	r1, [r2, #4]
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	4413      	add	r3, r2
 80011c8:	460a      	mov	r2, r1
 80011ca:	731a      	strb	r2, [r3, #12]
            for (uint8_t j = 0; j < 8; j++) {
 80011cc:	7fbb      	ldrb	r3, [r7, #30]
 80011ce:	3301      	adds	r3, #1
 80011d0:	77bb      	strb	r3, [r7, #30]
 80011d2:	7fbb      	ldrb	r3, [r7, #30]
 80011d4:	2b07      	cmp	r3, #7
 80011d6:	d9eb      	bls.n	80011b0 <_ZN5GY_2513update_countsEv+0x68>
            }
            break;
 80011d8:	e005      	b.n	80011e6 <_ZN5GY_2513update_countsEv+0x9e>
    for (uint8_t i = 0; i < 8; i++) {
 80011da:	7ffb      	ldrb	r3, [r7, #31]
 80011dc:	3301      	adds	r3, #1
 80011de:	77fb      	strb	r3, [r7, #31]
 80011e0:	7ffb      	ldrb	r3, [r7, #31]
 80011e2:	2b07      	cmp	r3, #7
 80011e4:	d9c9      	bls.n	800117a <_ZN5GY_2513update_countsEv+0x32>
        }
    }

    int last_x_angle_count = x_angle_count;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	61bb      	str	r3, [r7, #24]
    x_angle_count = ( (ordered_data[1] << 8) | ordered_data[2] );
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7b5b      	ldrb	r3, [r3, #13]
 80011f0:	021b      	lsls	r3, r3, #8
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	7b92      	ldrb	r2, [r2, #14]
 80011f6:	431a      	orrs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	61da      	str	r2, [r3, #28]
    int last_y_angle_count = y_angle_count;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001200:	617b      	str	r3, [r7, #20]
    y_angle_count = ( (ordered_data[3] << 8) | ordered_data[4] );
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7bdb      	ldrb	r3, [r3, #15]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	7c12      	ldrb	r2, [r2, #16]
 800120c:	431a      	orrs	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	625a      	str	r2, [r3, #36]	@ 0x24
    int last_z_angle_count = z_angle_count;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001216:	613b      	str	r3, [r7, #16]
    z_angle_count = ( (ordered_data[5] << 8) | ordered_data[6] );
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	7c5b      	ldrb	r3, [r3, #17]
 800121c:	021b      	lsls	r3, r3, #8
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	7c92      	ldrb	r2, [r2, #18]
 8001222:	431a      	orrs	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	62da      	str	r2, [r3, #44]	@ 0x2c

    int upper_threshold = 0.8 * this->count_per_reset;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f8d1 	bl	80003d4 <__aeabi_ui2d>
 8001232:	a33d      	add	r3, pc, #244	@ (adr r3, 8001328 <_ZN5GY_2513update_countsEv+0x1e0>)
 8001234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001238:	f7ff f946 	bl	80004c8 <__aeabi_dmul>
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	4610      	mov	r0, r2
 8001242:	4619      	mov	r1, r3
 8001244:	f7ff fbda 	bl	80009fc <__aeabi_d2iz>
 8001248:	4603      	mov	r3, r0
 800124a:	60fb      	str	r3, [r7, #12]
    int lower_threshold = 0.2 * this->count_per_reset;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f8bf 	bl	80003d4 <__aeabi_ui2d>
 8001256:	a336      	add	r3, pc, #216	@ (adr r3, 8001330 <_ZN5GY_2513update_countsEv+0x1e8>)
 8001258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125c:	f7ff f934 	bl	80004c8 <__aeabi_dmul>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4610      	mov	r0, r2
 8001266:	4619      	mov	r1, r3
 8001268:	f7ff fbc8 	bl	80009fc <__aeabi_d2iz>
 800126c:	4603      	mov	r3, r0
 800126e:	60bb      	str	r3, [r7, #8]

    if (last_x_angle_count > upper_threshold && x_angle_count < lower_threshold){
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	429a      	cmp	r2, r3
 8001276:	dd0a      	ble.n	800128e <_ZN5GY_2513update_countsEv+0x146>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	69db      	ldr	r3, [r3, #28]
 800127c:	68ba      	ldr	r2, [r7, #8]
 800127e:	429a      	cmp	r2, r3
 8001280:	dd05      	ble.n	800128e <_ZN5GY_2513update_countsEv+0x146>
      x_angle_reset_count += 1;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a1b      	ldr	r3, [r3, #32]
 8001286:	1c5a      	adds	r2, r3, #1
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	621a      	str	r2, [r3, #32]
 800128c:	e00d      	b.n	80012aa <_ZN5GY_2513update_countsEv+0x162>
    }
    else if (x_angle_count > upper_threshold && last_x_angle_count < lower_threshold){
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	69db      	ldr	r3, [r3, #28]
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	429a      	cmp	r2, r3
 8001296:	da08      	bge.n	80012aa <_ZN5GY_2513update_countsEv+0x162>
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	429a      	cmp	r2, r3
 800129e:	da04      	bge.n	80012aa <_ZN5GY_2513update_countsEv+0x162>
      x_angle_reset_count -= 1;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a1b      	ldr	r3, [r3, #32]
 80012a4:	1e5a      	subs	r2, r3, #1
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	621a      	str	r2, [r3, #32]
    }

    if (last_y_angle_count > upper_threshold && y_angle_count < lower_threshold) y_angle_reset_count += 1;
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	dd0a      	ble.n	80012c8 <_ZN5GY_2513update_countsEv+0x180>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	dd05      	ble.n	80012c8 <_ZN5GY_2513update_countsEv+0x180>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c0:	1c5a      	adds	r2, r3, #1
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80012c6:	e00d      	b.n	80012e4 <_ZN5GY_2513update_countsEv+0x19c>
    else if (y_angle_count > upper_threshold && last_y_angle_count < lower_threshold) y_angle_reset_count -= 1;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012cc:	68fa      	ldr	r2, [r7, #12]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	da08      	bge.n	80012e4 <_ZN5GY_2513update_countsEv+0x19c>
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	da04      	bge.n	80012e4 <_ZN5GY_2513update_countsEv+0x19c>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012de:	1e5a      	subs	r2, r3, #1
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (last_z_angle_count > upper_threshold && z_angle_count < lower_threshold) z_angle_reset_count += 1;
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	dd0a      	ble.n	8001302 <_ZN5GY_2513update_countsEv+0x1ba>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012f0:	68ba      	ldr	r2, [r7, #8]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	dd05      	ble.n	8001302 <_ZN5GY_2513update_countsEv+0x1ba>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	1c5a      	adds	r2, r3, #1
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	631a      	str	r2, [r3, #48]	@ 0x30
    else if (z_angle_count > upper_threshold && last_z_angle_count < lower_threshold) z_angle_reset_count -= 1;
}
 8001300:	e00d      	b.n	800131e <_ZN5GY_2513update_countsEv+0x1d6>
    else if (z_angle_count > upper_threshold && last_z_angle_count < lower_threshold) z_angle_reset_count -= 1;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	429a      	cmp	r2, r3
 800130a:	da08      	bge.n	800131e <_ZN5GY_2513update_countsEv+0x1d6>
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	429a      	cmp	r2, r3
 8001312:	da04      	bge.n	800131e <_ZN5GY_2513update_countsEv+0x1d6>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001318:	1e5a      	subs	r2, r3, #1
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800131e:	bf00      	nop
 8001320:	3720      	adds	r7, #32
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	9999999a 	.word	0x9999999a
 800132c:	3fe99999 	.word	0x3fe99999
 8001330:	9999999a 	.word	0x9999999a
 8001334:	3fc99999 	.word	0x3fc99999

08001338 <_ZN5GY_2513update_anglesEv>:

void GY_25::update_angles() {
 8001338:	b590      	push	{r4, r7, lr}
 800133a:	b087      	sub	sp, #28
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  int total_x_count = this->get_x_revolution_counts();
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 f857 	bl	80013f4 <_ZN5GY_2523get_x_revolution_countsEv>
 8001346:	6178      	str	r0, [r7, #20]
  int total_y_count = this->get_y_revolution_counts();
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f000 f865 	bl	8001418 <_ZN5GY_2523get_y_revolution_countsEv>
 800134e:	6138      	str	r0, [r7, #16]
  int total_z_count = this->get_z_revolution_counts();
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f000 f873 	bl	800143c <_ZN5GY_2523get_z_revolution_countsEv>
 8001356:	60f8      	str	r0, [r7, #12]

  this->x_angle = (float) total_x_count * 360 / counts_per_revolution;
 8001358:	6978      	ldr	r0, [r7, #20]
 800135a:	f7ff fc81 	bl	8000c60 <__aeabi_i2f>
 800135e:	4603      	mov	r3, r0
 8001360:	4923      	ldr	r1, [pc, #140]	@ (80013f0 <_ZN5GY_2513update_anglesEv+0xb8>)
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fcd0 	bl	8000d08 <__aeabi_fmul>
 8001368:	4603      	mov	r3, r0
 800136a:	461c      	mov	r4, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fc71 	bl	8000c58 <__aeabi_ui2f>
 8001376:	4603      	mov	r3, r0
 8001378:	4619      	mov	r1, r3
 800137a:	4620      	mov	r0, r4
 800137c:	f7ff fd78 	bl	8000e70 <__aeabi_fdiv>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	635a      	str	r2, [r3, #52]	@ 0x34
  this->y_angle = (float) total_y_count * 360 / counts_per_revolution;
 8001388:	6938      	ldr	r0, [r7, #16]
 800138a:	f7ff fc69 	bl	8000c60 <__aeabi_i2f>
 800138e:	4603      	mov	r3, r0
 8001390:	4917      	ldr	r1, [pc, #92]	@ (80013f0 <_ZN5GY_2513update_anglesEv+0xb8>)
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fcb8 	bl	8000d08 <__aeabi_fmul>
 8001398:	4603      	mov	r3, r0
 800139a:	461c      	mov	r4, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff fc59 	bl	8000c58 <__aeabi_ui2f>
 80013a6:	4603      	mov	r3, r0
 80013a8:	4619      	mov	r1, r3
 80013aa:	4620      	mov	r0, r4
 80013ac:	f7ff fd60 	bl	8000e70 <__aeabi_fdiv>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461a      	mov	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	639a      	str	r2, [r3, #56]	@ 0x38
  this->z_angle = (float) total_z_count * 360 / counts_per_revolution;
 80013b8:	68f8      	ldr	r0, [r7, #12]
 80013ba:	f7ff fc51 	bl	8000c60 <__aeabi_i2f>
 80013be:	4603      	mov	r3, r0
 80013c0:	490b      	ldr	r1, [pc, #44]	@ (80013f0 <_ZN5GY_2513update_anglesEv+0xb8>)
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fca0 	bl	8000d08 <__aeabi_fmul>
 80013c8:	4603      	mov	r3, r0
 80013ca:	461c      	mov	r4, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fc41 	bl	8000c58 <__aeabi_ui2f>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4619      	mov	r1, r3
 80013da:	4620      	mov	r0, r4
 80013dc:	f7ff fd48 	bl	8000e70 <__aeabi_fdiv>
 80013e0:	4603      	mov	r3, r0
 80013e2:	461a      	mov	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80013e8:	bf00      	nop
 80013ea:	371c      	adds	r7, #28
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd90      	pop	{r4, r7, pc}
 80013f0:	43b40000 	.word	0x43b40000

080013f4 <_ZN5GY_2523get_x_revolution_countsEv>:

int GY_25::get_x_revolution_counts() {
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * x_angle_reset_count) + x_angle_count;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	6a12      	ldr	r2, [r2, #32]
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	69d2      	ldr	r2, [r2, #28]
 800140c:	4413      	add	r3, r2
}
 800140e:	4618      	mov	r0, r3
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr

08001418 <_ZN5GY_2523get_y_revolution_countsEv>:

int GY_25::get_y_revolution_counts() {
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * y_angle_reset_count) + y_angle_count;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001428:	fb02 f303 	mul.w	r3, r2, r3
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001430:	4413      	add	r3, r2
}
 8001432:	4618      	mov	r0, r3
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr

0800143c <_ZN5GY_2523get_z_revolution_countsEv>:

int GY_25::get_z_revolution_counts() {
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * z_angle_reset_count) + z_angle_count;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800144c:	fb02 f303 	mul.w	r3, r2, r3
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001454:	4413      	add	r3, r2
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <_Z12convert_unitfhh>:

#include "Encoder.h"

// return the value in different unitss
float convert_unit(float distance, uint8_t current_unit, uint8_t desired_unit){
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	70fb      	strb	r3, [r7, #3]
 800146c:	4613      	mov	r3, r2
 800146e:	70bb      	strb	r3, [r7, #2]
	// converting current unit to meters
	float distance_in_meters;
	switch (current_unit) {
 8001470:	78fb      	ldrb	r3, [r7, #3]
 8001472:	3b01      	subs	r3, #1
 8001474:	2b0b      	cmp	r3, #11
 8001476:	d866      	bhi.n	8001546 <_Z12convert_unitfhh+0xe6>
 8001478:	a201      	add	r2, pc, #4	@ (adr r2, 8001480 <_Z12convert_unitfhh+0x20>)
 800147a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800147e:	bf00      	nop
 8001480:	080014b1 	.word	0x080014b1
 8001484:	080014bf 	.word	0x080014bf
 8001488:	080014cd 	.word	0x080014cd
 800148c:	080014d3 	.word	0x080014d3
 8001490:	08001547 	.word	0x08001547
 8001494:	08001547 	.word	0x08001547
 8001498:	08001547 	.word	0x08001547
 800149c:	08001547 	.word	0x08001547
 80014a0:	08001547 	.word	0x08001547
 80014a4:	080014e1 	.word	0x080014e1
 80014a8:	08001503 	.word	0x08001503
 80014ac:	08001525 	.word	0x08001525
		case ENCODER_UNITS.MM:
			distance_in_meters = distance / 1000;
 80014b0:	4961      	ldr	r1, [pc, #388]	@ (8001638 <_Z12convert_unitfhh+0x1d8>)
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff fcdc 	bl	8000e70 <__aeabi_fdiv>
 80014b8:	4603      	mov	r3, r0
 80014ba:	60fb      	str	r3, [r7, #12]
			break;
 80014bc:	e043      	b.n	8001546 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.CM:
			distance_in_meters = distance / 100;
 80014be:	495f      	ldr	r1, [pc, #380]	@ (800163c <_Z12convert_unitfhh+0x1dc>)
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff fcd5 	bl	8000e70 <__aeabi_fdiv>
 80014c6:	4603      	mov	r3, r0
 80014c8:	60fb      	str	r3, [r7, #12]
			break;
 80014ca:	e03c      	b.n	8001546 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.M:
			distance_in_meters = distance;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	60fb      	str	r3, [r7, #12]
			break;
 80014d0:	e039      	b.n	8001546 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.KM:
			distance_in_meters = distance * 1000;
 80014d2:	4959      	ldr	r1, [pc, #356]	@ (8001638 <_Z12convert_unitfhh+0x1d8>)
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff fc17 	bl	8000d08 <__aeabi_fmul>
 80014da:	4603      	mov	r3, r0
 80014dc:	60fb      	str	r3, [r7, #12]
			break;
 80014de:	e032      	b.n	8001546 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.IN:
			distance_in_meters = distance / 39.3701;
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7fe ff99 	bl	8000418 <__aeabi_f2d>
 80014e6:	a34e      	add	r3, pc, #312	@ (adr r3, 8001620 <_Z12convert_unitfhh+0x1c0>)
 80014e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ec:	f7ff f916 	bl	800071c <__aeabi_ddiv>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	4610      	mov	r0, r2
 80014f6:	4619      	mov	r1, r3
 80014f8:	f7ff faa8 	bl	8000a4c <__aeabi_d2f>
 80014fc:	4603      	mov	r3, r0
 80014fe:	60fb      	str	r3, [r7, #12]
			break;
 8001500:	e021      	b.n	8001546 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.FT:
			distance_in_meters = distance / 3.28084;
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7fe ff88 	bl	8000418 <__aeabi_f2d>
 8001508:	a347      	add	r3, pc, #284	@ (adr r3, 8001628 <_Z12convert_unitfhh+0x1c8>)
 800150a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150e:	f7ff f905 	bl	800071c <__aeabi_ddiv>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4610      	mov	r0, r2
 8001518:	4619      	mov	r1, r3
 800151a:	f7ff fa97 	bl	8000a4c <__aeabi_d2f>
 800151e:	4603      	mov	r3, r0
 8001520:	60fb      	str	r3, [r7, #12]
			break;
 8001522:	e010      	b.n	8001546 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.YD:
			distance_in_meters = distance / 1.09361;
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7fe ff77 	bl	8000418 <__aeabi_f2d>
 800152a:	a341      	add	r3, pc, #260	@ (adr r3, 8001630 <_Z12convert_unitfhh+0x1d0>)
 800152c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001530:	f7ff f8f4 	bl	800071c <__aeabi_ddiv>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f7ff fa86 	bl	8000a4c <__aeabi_d2f>
 8001540:	4603      	mov	r3, r0
 8001542:	60fb      	str	r3, [r7, #12]
			break;
 8001544:	bf00      	nop
	}
	// converting to desired unit
    switch (desired_unit) {
 8001546:	78bb      	ldrb	r3, [r7, #2]
 8001548:	3b01      	subs	r3, #1
 800154a:	2b0b      	cmp	r3, #11
 800154c:	d85e      	bhi.n	800160c <_Z12convert_unitfhh+0x1ac>
 800154e:	a201      	add	r2, pc, #4	@ (adr r2, 8001554 <_Z12convert_unitfhh+0xf4>)
 8001550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001554:	08001585 	.word	0x08001585
 8001558:	08001591 	.word	0x08001591
 800155c:	0800159d 	.word	0x0800159d
 8001560:	080015a1 	.word	0x080015a1
 8001564:	0800160d 	.word	0x0800160d
 8001568:	0800160d 	.word	0x0800160d
 800156c:	0800160d 	.word	0x0800160d
 8001570:	0800160d 	.word	0x0800160d
 8001574:	0800160d 	.word	0x0800160d
 8001578:	080015ad 	.word	0x080015ad
 800157c:	080015cd 	.word	0x080015cd
 8001580:	080015ed 	.word	0x080015ed
        case ENCODER_UNITS.MM:
            return distance_in_meters * 1000;
 8001584:	492c      	ldr	r1, [pc, #176]	@ (8001638 <_Z12convert_unitfhh+0x1d8>)
 8001586:	68f8      	ldr	r0, [r7, #12]
 8001588:	f7ff fbbe 	bl	8000d08 <__aeabi_fmul>
 800158c:	4603      	mov	r3, r0
 800158e:	e040      	b.n	8001612 <_Z12convert_unitfhh+0x1b2>
        	break;
        case ENCODER_UNITS.CM:
            return distance_in_meters * 100;
 8001590:	492a      	ldr	r1, [pc, #168]	@ (800163c <_Z12convert_unitfhh+0x1dc>)
 8001592:	68f8      	ldr	r0, [r7, #12]
 8001594:	f7ff fbb8 	bl	8000d08 <__aeabi_fmul>
 8001598:	4603      	mov	r3, r0
 800159a:	e03a      	b.n	8001612 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.M:
			return distance_in_meters;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	e038      	b.n	8001612 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.KM:
            return distance_in_meters / 1000;
 80015a0:	4925      	ldr	r1, [pc, #148]	@ (8001638 <_Z12convert_unitfhh+0x1d8>)
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f7ff fc64 	bl	8000e70 <__aeabi_fdiv>
 80015a8:	4603      	mov	r3, r0
 80015aa:	e032      	b.n	8001612 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.IN:
            return distance_in_meters * 39.3701;
 80015ac:	68f8      	ldr	r0, [r7, #12]
 80015ae:	f7fe ff33 	bl	8000418 <__aeabi_f2d>
 80015b2:	a31b      	add	r3, pc, #108	@ (adr r3, 8001620 <_Z12convert_unitfhh+0x1c0>)
 80015b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b8:	f7fe ff86 	bl	80004c8 <__aeabi_dmul>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	f7ff fa42 	bl	8000a4c <__aeabi_d2f>
 80015c8:	4603      	mov	r3, r0
 80015ca:	e022      	b.n	8001612 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.FT:
            return distance_in_meters * 3.28084;
 80015cc:	68f8      	ldr	r0, [r7, #12]
 80015ce:	f7fe ff23 	bl	8000418 <__aeabi_f2d>
 80015d2:	a315      	add	r3, pc, #84	@ (adr r3, 8001628 <_Z12convert_unitfhh+0x1c8>)
 80015d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d8:	f7fe ff76 	bl	80004c8 <__aeabi_dmul>
 80015dc:	4602      	mov	r2, r0
 80015de:	460b      	mov	r3, r1
 80015e0:	4610      	mov	r0, r2
 80015e2:	4619      	mov	r1, r3
 80015e4:	f7ff fa32 	bl	8000a4c <__aeabi_d2f>
 80015e8:	4603      	mov	r3, r0
 80015ea:	e012      	b.n	8001612 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.YD:
            return distance_in_meters * 1.09361;
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f7fe ff13 	bl	8000418 <__aeabi_f2d>
 80015f2:	a30f      	add	r3, pc, #60	@ (adr r3, 8001630 <_Z12convert_unitfhh+0x1d0>)
 80015f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f8:	f7fe ff66 	bl	80004c8 <__aeabi_dmul>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4610      	mov	r0, r2
 8001602:	4619      	mov	r1, r3
 8001604:	f7ff fa22 	bl	8000a4c <__aeabi_d2f>
 8001608:	4603      	mov	r3, r0
 800160a:	e002      	b.n	8001612 <_Z12convert_unitfhh+0x1b2>
			break;
    }
    exit(1);
 800160c:	2001      	movs	r0, #1
 800160e:	f003 fa5b 	bl	8004ac8 <exit>
}
 8001612:	4618      	mov	r0, r3
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	f3af 8000 	nop.w
 8001620:	6fd21ff3 	.word	0x6fd21ff3
 8001624:	4043af5f 	.word	0x4043af5f
 8001628:	0abb44e5 	.word	0x0abb44e5
 800162c:	400a3f29 	.word	0x400a3f29
 8001630:	330941c8 	.word	0x330941c8
 8001634:	3ff17f6d 	.word	0x3ff17f6d
 8001638:	447a0000 	.word	0x447a0000
 800163c:	42c80000 	.word	0x42c80000

08001640 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>:

Encoder::Encoder(TIM_HandleTypeDef* timer_handle, int pulses_per_revolution, float diameter, uint8_t diameter_unit) {
 8001640:	b590      	push	{r4, r7, lr}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	603b      	str	r3, [r7, #0]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2200      	movs	r2, #0
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2200      	movs	r2, #0
 8001664:	60da      	str	r2, [r3, #12]
	this->timer_handle = timer_handle;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	68ba      	ldr	r2, [r7, #8]
 800166a:	61da      	str	r2, [r3, #28]
	this->counts_per_revolution = pulses_per_revolution*4;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	009a      	lsls	r2, r3, #2
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	611a      	str	r2, [r3, #16]
	this->diameter_in_meter = convert_unit(diameter, diameter_unit, ENCODER_UNITS.METER);
 8001674:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001678:	2203      	movs	r2, #3
 800167a:	4619      	mov	r1, r3
 800167c:	6838      	ldr	r0, [r7, #0]
 800167e:	f7ff feef 	bl	8001460 <_Z12convert_unitfhh>
 8001682:	4602      	mov	r2, r0
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	621a      	str	r2, [r3, #32]
	this->meters_per_revolution = M_PI * this->diameter_in_meter;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6a1b      	ldr	r3, [r3, #32]
 800168c:	4618      	mov	r0, r3
 800168e:	f7fe fec3 	bl	8000418 <__aeabi_f2d>
 8001692:	a311      	add	r3, pc, #68	@ (adr r3, 80016d8 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh+0x98>)
 8001694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001698:	f7fe ff16 	bl	80004c8 <__aeabi_dmul>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4610      	mov	r0, r2
 80016a2:	4619      	mov	r1, r3
 80016a4:	f7ff f9d2 	bl	8000a4c <__aeabi_d2f>
 80016a8:	4602      	mov	r2, r0
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	615a      	str	r2, [r3, #20]
	this->meters_per_count = meters_per_revolution / counts_per_revolution;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	695c      	ldr	r4, [r3, #20]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	691b      	ldr	r3, [r3, #16]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fad2 	bl	8000c60 <__aeabi_i2f>
 80016bc:	4603      	mov	r3, r0
 80016be:	4619      	mov	r1, r3
 80016c0:	4620      	mov	r0, r4
 80016c2:	f7ff fbd5 	bl	8000e70 <__aeabi_fdiv>
 80016c6:	4603      	mov	r3, r0
 80016c8:	461a      	mov	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	619a      	str	r2, [r3, #24]
}
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	4618      	mov	r0, r3
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd90      	pop	{r4, r7, pc}
 80016d8:	54442d18 	.word	0x54442d18
 80016dc:	400921fb 	.word	0x400921fb

080016e0 <_ZN7Encoder4initEv>:

void Encoder::init() {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(timer_handle, TIM_CHANNEL_ALL);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69db      	ldr	r3, [r3, #28]
 80016ec:	213c      	movs	r1, #60	@ 0x3c
 80016ee:	4618      	mov	r0, r3
 80016f0:	f001 fd94 	bl	800321c <HAL_TIM_Encoder_Start>
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	0000      	movs	r0, r0
	...

08001700 <_ZN7Encoder6updateEv>:

void Encoder::reset() {
	this->offset_count = this->offset_count + this->getTotalCount();
}

void Encoder::update() {
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	this->last_count = current_count;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689a      	ldr	r2, [r3, #8]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	605a      	str	r2, [r3, #4]
	this->current_count = this->timer_handle->Instance->CNT;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	69db      	ldr	r3, [r3, #28]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001718:	461a      	mov	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	609a      	str	r2, [r3, #8]

	float upper_threshold = 0.8 * this->counts_per_revolution;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	691b      	ldr	r3, [r3, #16]
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fe66 	bl	80003f4 <__aeabi_i2d>
 8001728:	a331      	add	r3, pc, #196	@ (adr r3, 80017f0 <_ZN7Encoder6updateEv+0xf0>)
 800172a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172e:	f7fe fecb 	bl	80004c8 <__aeabi_dmul>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f7ff f987 	bl	8000a4c <__aeabi_d2f>
 800173e:	4603      	mov	r3, r0
 8001740:	60fb      	str	r3, [r7, #12]
	float lower_threshold = 0.2 * this->counts_per_revolution;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	4618      	mov	r0, r3
 8001748:	f7fe fe54 	bl	80003f4 <__aeabi_i2d>
 800174c:	a32a      	add	r3, pc, #168	@ (adr r3, 80017f8 <_ZN7Encoder6updateEv+0xf8>)
 800174e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001752:	f7fe feb9 	bl	80004c8 <__aeabi_dmul>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	f7ff f975 	bl	8000a4c <__aeabi_d2f>
 8001762:	4603      	mov	r3, r0
 8001764:	60bb      	str	r3, [r7, #8]

	if (last_count < lower_threshold && current_count > upper_threshold) {
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fa78 	bl	8000c60 <__aeabi_i2f>
 8001770:	4603      	mov	r3, r0
 8001772:	4619      	mov	r1, r3
 8001774:	68b8      	ldr	r0, [r7, #8]
 8001776:	f7ff fc83 	bl	8001080 <__aeabi_fcmpgt>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d011      	beq.n	80017a4 <_ZN7Encoder6updateEv+0xa4>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff fa6b 	bl	8000c60 <__aeabi_i2f>
 800178a:	4603      	mov	r3, r0
 800178c:	4619      	mov	r1, r3
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	f7ff fc58 	bl	8001044 <__aeabi_fcmplt>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d004      	beq.n	80017a4 <_ZN7Encoder6updateEv+0xa4>
		this->revolution_count -= 1;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	1e5a      	subs	r2, r3, #1
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	60da      	str	r2, [r3, #12]
	}
	if (current_count < lower_threshold && last_count > upper_threshold) {
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fa59 	bl	8000c60 <__aeabi_i2f>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4619      	mov	r1, r3
 80017b2:	68b8      	ldr	r0, [r7, #8]
 80017b4:	f7ff fc64 	bl	8001080 <__aeabi_fcmpgt>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d100      	bne.n	80017c0 <_ZN7Encoder6updateEv+0xc0>
		this->revolution_count += 1;
	}
}
 80017be:	e012      	b.n	80017e6 <_ZN7Encoder6updateEv+0xe6>
	if (current_count < lower_threshold && last_count > upper_threshold) {
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fa4b 	bl	8000c60 <__aeabi_i2f>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4619      	mov	r1, r3
 80017ce:	68f8      	ldr	r0, [r7, #12]
 80017d0:	f7ff fc38 	bl	8001044 <__aeabi_fcmplt>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d100      	bne.n	80017dc <_ZN7Encoder6updateEv+0xdc>
}
 80017da:	e004      	b.n	80017e6 <_ZN7Encoder6updateEv+0xe6>
		this->revolution_count += 1;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	1c5a      	adds	r2, r3, #1
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	60da      	str	r2, [r3, #12]
}
 80017e6:	bf00      	nop
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	9999999a 	.word	0x9999999a
 80017f4:	3fe99999 	.word	0x3fe99999
 80017f8:	9999999a 	.word	0x9999999a
 80017fc:	3fc99999 	.word	0x3fc99999

08001800 <_ZNK7Encoder11getDistanceEh>:

float Encoder::getDistance(uint8_t unit) const {
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	70fb      	strb	r3, [r7, #3]
	return convert_unit((this->getTotalCount() - offset_count) * meters_per_count, ENCODER_UNITS.METER, unit);
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f000 f81a 	bl	8001846 <_ZNK7Encoder13getTotalCountEv>
 8001812:	4602      	mov	r2, r0
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fa20 	bl	8000c60 <__aeabi_i2f>
 8001820:	4602      	mov	r2, r0
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	4619      	mov	r1, r3
 8001828:	4610      	mov	r0, r2
 800182a:	f7ff fa6d 	bl	8000d08 <__aeabi_fmul>
 800182e:	4603      	mov	r3, r0
 8001830:	4618      	mov	r0, r3
 8001832:	78fb      	ldrb	r3, [r7, #3]
 8001834:	461a      	mov	r2, r3
 8001836:	2103      	movs	r1, #3
 8001838:	f7ff fe12 	bl	8001460 <_Z12convert_unitfhh>
 800183c:	4603      	mov	r3, r0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <_ZNK7Encoder13getTotalCountEv>:

int Encoder::getRevolutionCount() const {
    return this->revolution_count;
}

int Encoder::getTotalCount() const {
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
	return (this->current_count + (this->revolution_count * this->counts_per_revolution) - this->offset_count);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	6909      	ldr	r1, [r1, #16]
 800185a:	fb01 f303 	mul.w	r3, r1, r3
 800185e:	441a      	add	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	1ad3      	subs	r3, r2, r3
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b0a6      	sub	sp, #152	@ 0x98
 8001874:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	GY_25 imu(huart2);
 8001876:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800187a:	492b      	ldr	r1, [pc, #172]	@ (8001928 <main+0xb8>)
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fc09 	bl	8001094 <_ZN5GY_25C1ER20__UART_HandleTypeDef>
	Encoder encoder_x(&htim1, 600, 0.058, ENCODER_UNITS.METER);
 8001882:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001886:	2303      	movs	r3, #3
 8001888:	9300      	str	r3, [sp, #0]
 800188a:	4b28      	ldr	r3, [pc, #160]	@ (800192c <main+0xbc>)
 800188c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001890:	4927      	ldr	r1, [pc, #156]	@ (8001930 <main+0xc0>)
 8001892:	f7ff fed5 	bl	8001640 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
	Encoder encoder_y(&htim3, 600, 0.058, ENCODER_UNITS.METER);
 8001896:	4638      	mov	r0, r7
 8001898:	2303      	movs	r3, #3
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	4b23      	ldr	r3, [pc, #140]	@ (800192c <main+0xbc>)
 800189e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80018a2:	4924      	ldr	r1, [pc, #144]	@ (8001934 <main+0xc4>)
 80018a4:	f7ff fecc 	bl	8001640 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018a8:	f000 fd3c 	bl	8002324 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018ac:	f000 f854 	bl	8001958 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018b0:	f000 f9be 	bl	8001c30 <_ZL12MX_GPIO_Initv>
  MX_TIM1_Init();
 80018b4:	f000 f8a0 	bl	80019f8 <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 80018b8:	f000 f900 	bl	8001abc <_ZL12MX_TIM3_Initv>
  MX_USART2_UART_Init();
 80018bc:	f000 f95c 	bl	8001b78 <_ZL19MX_USART2_UART_Initv>
  MX_USART3_UART_Init();
 80018c0:	f000 f988 	bl	8001bd4 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */
  imu.correction_mode();
 80018c4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fc2b 	bl	8001124 <_ZN5GY_2515correction_modeEv>
  odometry.init();
 80018ce:	481a      	ldr	r0, [pc, #104]	@ (8001938 <main+0xc8>)
 80018d0:	f000 fa4e 	bl	8001d70 <_ZN8Odometry4initEv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  odometry.update();
 80018d4:	4818      	ldr	r0, [pc, #96]	@ (8001938 <main+0xc8>)
 80018d6:	f000 fa6b 	bl	8001db0 <_ZN8Odometry6updateEv>

	  	x_position = odometry.xPosition;
 80018da:	4b17      	ldr	r3, [pc, #92]	@ (8001938 <main+0xc8>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a17      	ldr	r2, [pc, #92]	@ (800193c <main+0xcc>)
 80018e0:	6013      	str	r3, [r2, #0]
	      y_position = odometry.yPosition;
 80018e2:	4b15      	ldr	r3, [pc, #84]	@ (8001938 <main+0xc8>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	4a16      	ldr	r2, [pc, #88]	@ (8001940 <main+0xd0>)
 80018e8:	6013      	str	r3, [r2, #0]
	      z = odometry.theta;
 80018ea:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <main+0xc8>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	4a15      	ldr	r2, [pc, #84]	@ (8001944 <main+0xd4>)
 80018f0:	6013      	str	r3, [r2, #0]

	  	raw_data[0] = x_position;
 80018f2:	4b12      	ldr	r3, [pc, #72]	@ (800193c <main+0xcc>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a14      	ldr	r2, [pc, #80]	@ (8001948 <main+0xd8>)
 80018f8:	6013      	str	r3, [r2, #0]
	  	raw_data[1] = y_position;
 80018fa:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <main+0xd0>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a12      	ldr	r2, [pc, #72]	@ (8001948 <main+0xd8>)
 8001900:	6053      	str	r3, [r2, #4]
	  	raw_data[2] = z;
 8001902:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <main+0xd4>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a10      	ldr	r2, [pc, #64]	@ (8001948 <main+0xd8>)
 8001908:	6093      	str	r3, [r2, #8]

	  	memcpy(data+1, raw_data, sizeof(raw_data));
 800190a:	4b10      	ldr	r3, [pc, #64]	@ (800194c <main+0xdc>)
 800190c:	220c      	movs	r2, #12
 800190e:	490e      	ldr	r1, [pc, #56]	@ (8001948 <main+0xd8>)
 8001910:	4618      	mov	r0, r3
 8001912:	f003 f91d 	bl	8004b50 <memcpy>

	HAL_UART_Transmit(&huart3, data, sizeof(data), HAL_MAX_DELAY);
 8001916:	f04f 33ff 	mov.w	r3, #4294967295
 800191a:	220e      	movs	r2, #14
 800191c:	490c      	ldr	r1, [pc, #48]	@ (8001950 <main+0xe0>)
 800191e:	480d      	ldr	r0, [pc, #52]	@ (8001954 <main+0xe4>)
 8001920:	f001 fe4a 	bl	80035b8 <HAL_UART_Transmit>
	  odometry.update();
 8001924:	bf00      	nop
 8001926:	e7d5      	b.n	80018d4 <main+0x64>
 8001928:	20000118 	.word	0x20000118
 800192c:	3d6d9168 	.word	0x3d6d9168
 8001930:	20000088 	.word	0x20000088
 8001934:	200000d0 	.word	0x200000d0
 8001938:	20000208 	.word	0x20000208
 800193c:	200001a8 	.word	0x200001a8
 8001940:	200001ac 	.word	0x200001ac
 8001944:	200001b0 	.word	0x200001b0
 8001948:	200001b4 	.word	0x200001b4
 800194c:	20000001 	.word	0x20000001
 8001950:	20000000 	.word	0x20000000
 8001954:	20000160 	.word	0x20000160

08001958 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b090      	sub	sp, #64	@ 0x40
 800195c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800195e:	f107 0318 	add.w	r3, r7, #24
 8001962:	2228      	movs	r2, #40	@ 0x28
 8001964:	2100      	movs	r1, #0
 8001966:	4618      	mov	r0, r3
 8001968:	f003 f8c0 	bl	8004aec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800196c:	1d3b      	adds	r3, r7, #4
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]
 8001976:	60da      	str	r2, [r3, #12]
 8001978:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800197a:	2301      	movs	r3, #1
 800197c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800197e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001982:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001984:	2300      	movs	r3, #0
 8001986:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001988:	2301      	movs	r3, #1
 800198a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800198c:	2302      	movs	r3, #2
 800198e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001990:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001994:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001996:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800199a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800199c:	f107 0318 	add.w	r3, r7, #24
 80019a0:	4618      	mov	r0, r3
 80019a2:	f000 ff89 	bl	80028b8 <HAL_RCC_OscConfig>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	bf14      	ite	ne
 80019ac:	2301      	movne	r3, #1
 80019ae:	2300      	moveq	r3, #0
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80019b6:	f000 f969 	bl	8001c8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019ba:	230f      	movs	r3, #15
 80019bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019be:	2302      	movs	r3, #2
 80019c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	2102      	movs	r1, #2
 80019d4:	4618      	mov	r0, r3
 80019d6:	f001 f9f1 	bl	8002dbc <HAL_RCC_ClockConfig>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	bf14      	ite	ne
 80019e0:	2301      	movne	r3, #1
 80019e2:	2300      	moveq	r3, #0
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80019ea:	f000 f94f 	bl	8001c8c <Error_Handler>
  }
}
 80019ee:	bf00      	nop
 80019f0:	3740      	adds	r7, #64	@ 0x40
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08c      	sub	sp, #48	@ 0x30
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019fe:	f107 030c 	add.w	r3, r7, #12
 8001a02:	2224      	movs	r2, #36	@ 0x24
 8001a04:	2100      	movs	r1, #0
 8001a06:	4618      	mov	r0, r3
 8001a08:	f003 f870 	bl	8004aec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a14:	4b27      	ldr	r3, [pc, #156]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a16:	4a28      	ldr	r2, [pc, #160]	@ (8001ab8 <_ZL12MX_TIM1_Initv+0xc0>)
 8001a18:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a1a:	4b26      	ldr	r3, [pc, #152]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a20:	4b24      	ldr	r3, [pc, #144]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2400;
 8001a26:	4b23      	ldr	r3, [pc, #140]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a28:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001a2c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a2e:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a34:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a3c:	2280      	movs	r2, #128	@ 0x80
 8001a3e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a40:	2303      	movs	r3, #3
 8001a42:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a44:	2300      	movs	r3, #0
 8001a46:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4812      	ldr	r0, [pc, #72]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a6c:	f001 fb34 	bl	80030d8 <HAL_TIM_Encoder_Init>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	bf14      	ite	ne
 8001a76:	2301      	movne	r3, #1
 8001a78:	2300      	moveq	r3, #0
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <_ZL12MX_TIM1_Initv+0x8c>
  {
    Error_Handler();
 8001a80:	f000 f904 	bl	8001c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a84:	2300      	movs	r3, #0
 8001a86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4808      	ldr	r0, [pc, #32]	@ (8001ab4 <_ZL12MX_TIM1_Initv+0xbc>)
 8001a92:	f001 fce3 	bl	800345c <HAL_TIMEx_MasterConfigSynchronization>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	bf14      	ite	ne
 8001a9c:	2301      	movne	r3, #1
 8001a9e:	2300      	moveq	r3, #0
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <_ZL12MX_TIM1_Initv+0xb2>
  {
    Error_Handler();
 8001aa6:	f000 f8f1 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	3730      	adds	r7, #48	@ 0x30
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000088 	.word	0x20000088
 8001ab8:	40012c00 	.word	0x40012c00

08001abc <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08c      	sub	sp, #48	@ 0x30
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	2224      	movs	r2, #36	@ 0x24
 8001ac8:	2100      	movs	r1, #0
 8001aca:	4618      	mov	r0, r3
 8001acc:	f003 f80e 	bl	8004aec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ad8:	4b25      	ldr	r3, [pc, #148]	@ (8001b70 <_ZL12MX_TIM3_Initv+0xb4>)
 8001ada:	4a26      	ldr	r2, [pc, #152]	@ (8001b74 <_ZL12MX_TIM3_Initv+0xb8>)
 8001adc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ade:	4b24      	ldr	r3, [pc, #144]	@ (8001b70 <_ZL12MX_TIM3_Initv+0xb4>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae4:	4b22      	ldr	r3, [pc, #136]	@ (8001b70 <_ZL12MX_TIM3_Initv+0xb4>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2400;
 8001aea:	4b21      	ldr	r3, [pc, #132]	@ (8001b70 <_ZL12MX_TIM3_Initv+0xb4>)
 8001aec:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001af0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b70 <_ZL12MX_TIM3_Initv+0xb4>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001af8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b70 <_ZL12MX_TIM3_Initv+0xb4>)
 8001afa:	2280      	movs	r2, #128	@ 0x80
 8001afc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001afe:	2303      	movs	r3, #3
 8001b00:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b06:	2301      	movs	r3, #1
 8001b08:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b12:	2300      	movs	r3, #0
 8001b14:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b16:	2301      	movs	r3, #1
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b22:	f107 030c 	add.w	r3, r7, #12
 8001b26:	4619      	mov	r1, r3
 8001b28:	4811      	ldr	r0, [pc, #68]	@ (8001b70 <_ZL12MX_TIM3_Initv+0xb4>)
 8001b2a:	f001 fad5 	bl	80030d8 <HAL_TIM_Encoder_Init>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	bf14      	ite	ne
 8001b34:	2301      	movne	r3, #1
 8001b36:	2300      	moveq	r3, #0
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 8001b3e:	f000 f8a5 	bl	8001c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b4a:	1d3b      	adds	r3, r7, #4
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4808      	ldr	r0, [pc, #32]	@ (8001b70 <_ZL12MX_TIM3_Initv+0xb4>)
 8001b50:	f001 fc84 	bl	800345c <HAL_TIMEx_MasterConfigSynchronization>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	bf14      	ite	ne
 8001b5a:	2301      	movne	r3, #1
 8001b5c:	2300      	moveq	r3, #0
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 8001b64:	f000 f892 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b68:	bf00      	nop
 8001b6a:	3730      	adds	r7, #48	@ 0x30
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	200000d0 	.word	0x200000d0
 8001b74:	40000400 	.word	0x40000400

08001b78 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b7c:	4b13      	ldr	r3, [pc, #76]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b7e:	4a14      	ldr	r2, [pc, #80]	@ (8001bd0 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001b80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b82:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b8a:	4b10      	ldr	r3, [pc, #64]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b90:	4b0e      	ldr	r3, [pc, #56]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b96:	4b0d      	ldr	r3, [pc, #52]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001b9e:	220c      	movs	r2, #12
 8001ba0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba8:	4b08      	ldr	r3, [pc, #32]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bae:	4807      	ldr	r0, [pc, #28]	@ (8001bcc <_ZL19MX_USART2_UART_Initv+0x54>)
 8001bb0:	f001 fcb2 	bl	8003518 <HAL_UART_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	bf14      	ite	ne
 8001bba:	2301      	movne	r3, #1
 8001bbc:	2300      	moveq	r3, #0
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001bc4:	f000 f862 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20000118 	.word	0x20000118
 8001bd0:	40004400 	.word	0x40004400

08001bd4 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001bd8:	4b13      	ldr	r3, [pc, #76]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001bda:	4a14      	ldr	r2, [pc, #80]	@ (8001c2c <_ZL19MX_USART3_UART_Initv+0x58>)
 8001bdc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001bde:	4b12      	ldr	r3, [pc, #72]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001be0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001be4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001be6:	4b10      	ldr	r3, [pc, #64]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001bec:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c04:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c0a:	4807      	ldr	r0, [pc, #28]	@ (8001c28 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001c0c:	f001 fc84 	bl	8003518 <HAL_UART_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	bf14      	ite	ne
 8001c16:	2301      	movne	r3, #1
 8001c18:	2300      	moveq	r3, #0
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8001c20:	f000 f834 	bl	8001c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000160 	.word	0x20000160
 8001c2c:	40004800 	.word	0x40004800

08001c30 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c36:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	4a13      	ldr	r2, [pc, #76]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c3c:	f043 0320 	orr.w	r3, r3, #32
 8001c40:	6193      	str	r3, [r2, #24]
 8001c42:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	f003 0320 	and.w	r3, r3, #32
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	4a0d      	ldr	r2, [pc, #52]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c54:	f043 0304 	orr.w	r3, r3, #4
 8001c58:	6193      	str	r3, [r2, #24]
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c66:	4b08      	ldr	r3, [pc, #32]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	4a07      	ldr	r2, [pc, #28]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c6c:	f043 0308 	orr.w	r3, r3, #8
 8001c70:	6193      	str	r3, [r2, #24]
 8001c72:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <_ZL12MX_GPIO_Initv+0x58>)
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	f003 0308 	and.w	r3, r3, #8
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c7e:	bf00      	nop
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr
 8001c88:	40021000 	.word	0x40021000

08001c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c90:	b672      	cpsid	i
}
 8001c92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <Error_Handler+0x8>

08001c98 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	@ 0x28
 8001c9c:	af08      	add	r7, sp, #32
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d11f      	bne.n	8001ce8 <_Z41__static_initialization_and_destruction_0ii+0x50>
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d11a      	bne.n	8001ce8 <_Z41__static_initialization_and_destruction_0ii+0x50>
GY_25 imu(huart2);
 8001cb2:	490f      	ldr	r1, [pc, #60]	@ (8001cf0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8001cb4:	480f      	ldr	r0, [pc, #60]	@ (8001cf4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001cb6:	f7ff f9ed 	bl	8001094 <_ZN5GY_25C1ER20__UART_HandleTypeDef>
Odometry odometry(&htim3, 400, 0.058, ENCODER_UNITS.METER, &htim1, 100, 0.058, ENCODER_UNITS.METER, imu, 0.29, 0.29);
 8001cba:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8001cbc:	9307      	str	r3, [sp, #28]
 8001cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8001cc0:	9306      	str	r3, [sp, #24]
 8001cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001cc4:	9305      	str	r3, [sp, #20]
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	9304      	str	r3, [sp, #16]
 8001cca:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8001ccc:	9303      	str	r3, [sp, #12]
 8001cce:	2364      	movs	r3, #100	@ 0x64
 8001cd0:	9302      	str	r3, [sp, #8]
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8001cd4:	9301      	str	r3, [sp, #4]
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8001cdc:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001ce0:	4908      	ldr	r1, [pc, #32]	@ (8001d04 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001ce2:	4809      	ldr	r0, [pc, #36]	@ (8001d08 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001ce4:	f000 f81a 	bl	8001d1c <_ZN8OdometryC1EP17TIM_HandleTypeDefifhS1_ifhR5GY_25ff>
}
 8001ce8:	bf00      	nop
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000118 	.word	0x20000118
 8001cf4:	200001c0 	.word	0x200001c0
 8001cf8:	3e947ae1 	.word	0x3e947ae1
 8001cfc:	3d6d9168 	.word	0x3d6d9168
 8001d00:	20000088 	.word	0x20000088
 8001d04:	200000d0 	.word	0x200000d0
 8001d08:	20000208 	.word	0x20000208

08001d0c <_GLOBAL__sub_I_htim1>:
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001d14:	2001      	movs	r0, #1
 8001d16:	f7ff ffbf 	bl	8001c98 <_Z41__static_initialization_and_destruction_0ii>
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <_ZN8OdometryC1EP17TIM_HandleTypeDefifhS1_ifhR5GY_25ff>:
#include "odometry.h"

Odometry::Odometry(TIM_HandleTypeDef* timer_handle_x, int pulses_per_rev_x, float diameter_x, uint8_t unit_x,
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
 8001d28:	603b      	str	r3, [r7, #0]
                   TIM_HandleTypeDef* timer_handle_y, int pulses_per_rev_y, float diameter_y, uint8_t unit_y,
                   GY_25& imu, float xOffset, float yOffset)
    : encoder_x(timer_handle_x, pulses_per_rev_x, diameter_x, unit_x),
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f103 000c 	add.w	r0, r3, #12
 8001d30:	7e3b      	ldrb	r3, [r7, #24]
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	68b9      	ldr	r1, [r7, #8]
 8001d3a:	f7ff fc81 	bl	8001640 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
      encoder_y(timer_handle_y, pulses_per_rev_y, diameter_y, unit_y),
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8001d44:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	6a3a      	ldr	r2, [r7, #32]
 8001d4e:	69f9      	ldr	r1, [r7, #28]
 8001d50:	f7ff fc76 	bl	8001640 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
      imu(imu),
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d58:	655a      	str	r2, [r3, #84]	@ 0x54
      xOffset(xOffset), yOffset(yOffset) {}
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3710      	adds	r7, #16
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <_ZN8Odometry4initEv>:

void Odometry::init() {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
    encoder_x.init();
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	330c      	adds	r3, #12
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fcaf 	bl	80016e0 <_ZN7Encoder4initEv>
    encoder_y.init();
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	3330      	adds	r3, #48	@ 0x30
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fcaa 	bl	80016e0 <_ZN7Encoder4initEv>

    xPosition = 0.0f;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
    yPosition = 0.0f;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f04f 0200 	mov.w	r2, #0
 8001d9a:	605a      	str	r2, [r3, #4]
    theta = 0.0f;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	0000      	movs	r0, r0
	...

08001db0 <_ZN8Odometry6updateEv>:

void Odometry::update() {
 8001db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]

    imu.update_counts();
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff f9c2 	bl	8001148 <_ZN5GY_2513update_countsEv>
    imu.update_angles();
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fab5 	bl	8001338 <_ZN5GY_2513update_anglesEv>


    encoder_x.update();
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	330c      	adds	r3, #12
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff fc94 	bl	8001700 <_ZN7Encoder6updateEv>
    encoder_y.update();
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3330      	adds	r3, #48	@ 0x30
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fc8f 	bl	8001700 <_ZN7Encoder6updateEv>

    lastEncoderX = currentEncoderX;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	679a      	str	r2, [r3, #120]	@ 0x78
    lastEncoderY = currentEncoderY;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	67da      	str	r2, [r3, #124]	@ 0x7c
    lastTheta = currentTheta;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	669a      	str	r2, [r3, #104]	@ 0x68

    currentEncoderX = encoder_x.getDistance(ENCODER_UNITS.METER);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	330c      	adds	r3, #12
 8001dfe:	2103      	movs	r1, #3
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff fcfd 	bl	8001800 <_ZNK7Encoder11getDistanceEh>
 8001e06:	4602      	mov	r2, r0
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	671a      	str	r2, [r3, #112]	@ 0x70
    currentEncoderY = encoder_y.getDistance(ENCODER_UNITS.METER);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3330      	adds	r3, #48	@ 0x30
 8001e10:	2103      	movs	r1, #3
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff fcf4 	bl	8001800 <_ZNK7Encoder11getDistanceEh>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	675a      	str	r2, [r3, #116]	@ 0x74
    currentTheta = imu.x_angle * 2 * M_PI / 360.0f;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e24:	4619      	mov	r1, r3
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fe66 	bl	8000af8 <__addsf3>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe faf2 	bl	8000418 <__aeabi_f2d>
 8001e34:	a38a      	add	r3, pc, #552	@ (adr r3, 8002060 <_ZN8Odometry6updateEv+0x2b0>)
 8001e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3a:	f7fe fb45 	bl	80004c8 <__aeabi_dmul>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4610      	mov	r0, r2
 8001e44:	4619      	mov	r1, r3
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	4b87      	ldr	r3, [pc, #540]	@ (8002068 <_ZN8Odometry6updateEv+0x2b8>)
 8001e4c:	f7fe fc66 	bl	800071c <__aeabi_ddiv>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	f7fe fdf8 	bl	8000a4c <__aeabi_d2f>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	665a      	str	r2, [r3, #100]	@ 0x64


    deltaTheta = currentTheta - lastTheta;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	f7fe fe41 	bl	8000af4 <__aeabi_fsub>
 8001e72:	4603      	mov	r3, r0
 8001e74:	461a      	mov	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	66da      	str	r2, [r3, #108]	@ 0x6c
    deltaX = currentEncoderX - lastEncoderX;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001e82:	4619      	mov	r1, r3
 8001e84:	4610      	mov	r0, r2
 8001e86:	f7fe fe35 	bl	8000af4 <__aeabi_fsub>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    deltaY = currentEncoderY - lastEncoderY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	f7fe fe28 	bl	8000af4 <__aeabi_fsub>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    deltaPositionX = deltaX + (xOffset * deltaTheta);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4610      	mov	r0, r2
 8001ec0:	f7fe ff22 	bl	8000d08 <__aeabi_fmul>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4620      	mov	r0, r4
 8001eca:	f7fe fe15 	bl	8000af8 <__addsf3>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    deltaPositionY = deltaY + (yOffset * deltaTheta);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4610      	mov	r0, r2
 8001eea:	f7fe ff0d 	bl	8000d08 <__aeabi_fmul>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	f7fe fe00 	bl	8000af8 <__addsf3>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	461a      	mov	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    xPosition += cos(theta) * deltaPositionX - sin(theta) * deltaPositionY;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7fe fa86 	bl	8000418 <__aeabi_f2d>
 8001f0c:	4604      	mov	r4, r0
 8001f0e:	460d      	mov	r5, r1
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7fe fa7f 	bl	8000418 <__aeabi_f2d>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	4610      	mov	r0, r2
 8001f20:	4619      	mov	r1, r3
 8001f22:	f001 fdb5 	bl	8003a90 <cos>
 8001f26:	4680      	mov	r8, r0
 8001f28:	4689      	mov	r9, r1
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe fa71 	bl	8000418 <__aeabi_f2d>
 8001f36:	4602      	mov	r2, r0
 8001f38:	460b      	mov	r3, r1
 8001f3a:	4640      	mov	r0, r8
 8001f3c:	4649      	mov	r1, r9
 8001f3e:	f7fe fac3 	bl	80004c8 <__aeabi_dmul>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4692      	mov	sl, r2
 8001f48:	469b      	mov	fp, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7fe fa62 	bl	8000418 <__aeabi_f2d>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4610      	mov	r0, r2
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f001 fdde 	bl	8003b1c <sin>
 8001f60:	4680      	mov	r8, r0
 8001f62:	4689      	mov	r9, r1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fa54 	bl	8000418 <__aeabi_f2d>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4640      	mov	r0, r8
 8001f76:	4649      	mov	r1, r9
 8001f78:	f7fe faa6 	bl	80004c8 <__aeabi_dmul>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4650      	mov	r0, sl
 8001f82:	4659      	mov	r1, fp
 8001f84:	f7fe f8e8 	bl	8000158 <__aeabi_dsub>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	4620      	mov	r0, r4
 8001f8e:	4629      	mov	r1, r5
 8001f90:	f7fe f8e4 	bl	800015c <__adddf3>
 8001f94:	4602      	mov	r2, r0
 8001f96:	460b      	mov	r3, r1
 8001f98:	4610      	mov	r0, r2
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f7fe fd56 	bl	8000a4c <__aeabi_d2f>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	601a      	str	r2, [r3, #0]
    yPosition += sin(theta) * deltaPositionX + cos(theta) * deltaPositionY;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe fa34 	bl	8000418 <__aeabi_f2d>
 8001fb0:	4604      	mov	r4, r0
 8001fb2:	460d      	mov	r5, r1
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7fe fa2d 	bl	8000418 <__aeabi_f2d>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	4610      	mov	r0, r2
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	f001 fda9 	bl	8003b1c <sin>
 8001fca:	4680      	mov	r8, r0
 8001fcc:	4689      	mov	r9, r1
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe fa1f 	bl	8000418 <__aeabi_f2d>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4640      	mov	r0, r8
 8001fe0:	4649      	mov	r1, r9
 8001fe2:	f7fe fa71 	bl	80004c8 <__aeabi_dmul>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	4692      	mov	sl, r2
 8001fec:	469b      	mov	fp, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7fe fa10 	bl	8000418 <__aeabi_f2d>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	4619      	mov	r1, r3
 8002000:	f001 fd46 	bl	8003a90 <cos>
 8002004:	4680      	mov	r8, r0
 8002006:	4689      	mov	r9, r1
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800200e:	4618      	mov	r0, r3
 8002010:	f7fe fa02 	bl	8000418 <__aeabi_f2d>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4640      	mov	r0, r8
 800201a:	4649      	mov	r1, r9
 800201c:	f7fe fa54 	bl	80004c8 <__aeabi_dmul>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4650      	mov	r0, sl
 8002026:	4659      	mov	r1, fp
 8002028:	f7fe f898 	bl	800015c <__adddf3>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4620      	mov	r0, r4
 8002032:	4629      	mov	r1, r5
 8002034:	f7fe f892 	bl	800015c <__adddf3>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	4610      	mov	r0, r2
 800203e:	4619      	mov	r1, r3
 8002040:	f7fe fd04 	bl	8000a4c <__aeabi_d2f>
 8002044:	4602      	mov	r2, r0
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	605a      	str	r2, [r3, #4]
    theta = currentTheta;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	609a      	str	r2, [r3, #8]
}
 8002052:	bf00      	nop
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800205c:	f3af 8000 	nop.w
 8002060:	54442d18 	.word	0x54442d18
 8002064:	400921fb 	.word	0x400921fb
 8002068:	40768000 	.word	0x40768000

0800206c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002072:	4b15      	ldr	r3, [pc, #84]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002074:	699b      	ldr	r3, [r3, #24]
 8002076:	4a14      	ldr	r2, [pc, #80]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002078:	f043 0301 	orr.w	r3, r3, #1
 800207c:	6193      	str	r3, [r2, #24]
 800207e:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	60bb      	str	r3, [r7, #8]
 8002088:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800208a:	4b0f      	ldr	r3, [pc, #60]	@ (80020c8 <HAL_MspInit+0x5c>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	4a0e      	ldr	r2, [pc, #56]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002094:	61d3      	str	r3, [r2, #28]
 8002096:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80020a2:	4b0a      	ldr	r3, [pc, #40]	@ (80020cc <HAL_MspInit+0x60>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <HAL_MspInit+0x60>)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020be:	bf00      	nop
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40010000 	.word	0x40010000

080020d0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b08a      	sub	sp, #40	@ 0x28
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d8:	f107 0318 	add.w	r3, r7, #24
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	605a      	str	r2, [r3, #4]
 80020e2:	609a      	str	r2, [r3, #8]
 80020e4:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a2b      	ldr	r2, [pc, #172]	@ (8002198 <HAL_TIM_Encoder_MspInit+0xc8>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d125      	bne.n	800213c <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020f0:	4b2a      	ldr	r3, [pc, #168]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	4a29      	ldr	r2, [pc, #164]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 80020f6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020fa:	6193      	str	r3, [r2, #24]
 80020fc:	4b27      	ldr	r3, [pc, #156]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002108:	4b24      	ldr	r3, [pc, #144]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	4a23      	ldr	r2, [pc, #140]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 800210e:	f043 0304 	orr.w	r3, r3, #4
 8002112:	6193      	str	r3, [r2, #24]
 8002114:	4b21      	ldr	r3, [pc, #132]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	f003 0304 	and.w	r3, r3, #4
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002120:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212e:	f107 0318 	add.w	r3, r7, #24
 8002132:	4619      	mov	r1, r3
 8002134:	481a      	ldr	r0, [pc, #104]	@ (80021a0 <HAL_TIM_Encoder_MspInit+0xd0>)
 8002136:	f000 fa3b 	bl	80025b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800213a:	e028      	b.n	800218e <HAL_TIM_Encoder_MspInit+0xbe>
  else if(htim_encoder->Instance==TIM3)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a18      	ldr	r2, [pc, #96]	@ (80021a4 <HAL_TIM_Encoder_MspInit+0xd4>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d123      	bne.n	800218e <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002146:	4b15      	ldr	r3, [pc, #84]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	4a14      	ldr	r2, [pc, #80]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 800214c:	f043 0302 	orr.w	r3, r3, #2
 8002150:	61d3      	str	r3, [r2, #28]
 8002152:	4b12      	ldr	r3, [pc, #72]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215e:	4b0f      	ldr	r3, [pc, #60]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	4a0e      	ldr	r2, [pc, #56]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 8002164:	f043 0304 	orr.w	r3, r3, #4
 8002168:	6193      	str	r3, [r2, #24]
 800216a:	4b0c      	ldr	r3, [pc, #48]	@ (800219c <HAL_TIM_Encoder_MspInit+0xcc>)
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002176:	23c0      	movs	r3, #192	@ 0xc0
 8002178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800217a:	2300      	movs	r3, #0
 800217c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002182:	f107 0318 	add.w	r3, r7, #24
 8002186:	4619      	mov	r1, r3
 8002188:	4805      	ldr	r0, [pc, #20]	@ (80021a0 <HAL_TIM_Encoder_MspInit+0xd0>)
 800218a:	f000 fa11 	bl	80025b0 <HAL_GPIO_Init>
}
 800218e:	bf00      	nop
 8002190:	3728      	adds	r7, #40	@ 0x28
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40012c00 	.word	0x40012c00
 800219c:	40021000 	.word	0x40021000
 80021a0:	40010800 	.word	0x40010800
 80021a4:	40000400 	.word	0x40000400

080021a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b088      	sub	sp, #32
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 0310 	add.w	r3, r7, #16
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a1b      	ldr	r2, [pc, #108]	@ (8002230 <HAL_UART_MspInit+0x88>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d12f      	bne.n	8002228 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <HAL_UART_MspInit+0x8c>)
 80021ca:	69db      	ldr	r3, [r3, #28]
 80021cc:	4a19      	ldr	r2, [pc, #100]	@ (8002234 <HAL_UART_MspInit+0x8c>)
 80021ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021d2:	61d3      	str	r3, [r2, #28]
 80021d4:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <HAL_UART_MspInit+0x8c>)
 80021d6:	69db      	ldr	r3, [r3, #28]
 80021d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021dc:	60fb      	str	r3, [r7, #12]
 80021de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e0:	4b14      	ldr	r3, [pc, #80]	@ (8002234 <HAL_UART_MspInit+0x8c>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	4a13      	ldr	r2, [pc, #76]	@ (8002234 <HAL_UART_MspInit+0x8c>)
 80021e6:	f043 0304 	orr.w	r3, r3, #4
 80021ea:	6193      	str	r3, [r2, #24]
 80021ec:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <HAL_UART_MspInit+0x8c>)
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	f003 0304 	and.w	r3, r3, #4
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021f8:	2304      	movs	r3, #4
 80021fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fc:	2302      	movs	r3, #2
 80021fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	4619      	mov	r1, r3
 800220a:	480b      	ldr	r0, [pc, #44]	@ (8002238 <HAL_UART_MspInit+0x90>)
 800220c:	f000 f9d0 	bl	80025b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002210:	2308      	movs	r3, #8
 8002212:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002218:	2300      	movs	r3, #0
 800221a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221c:	f107 0310 	add.w	r3, r7, #16
 8002220:	4619      	mov	r1, r3
 8002222:	4805      	ldr	r0, [pc, #20]	@ (8002238 <HAL_UART_MspInit+0x90>)
 8002224:	f000 f9c4 	bl	80025b0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002228:	bf00      	nop
 800222a:	3720      	adds	r7, #32
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40004400 	.word	0x40004400
 8002234:	40021000 	.word	0x40021000
 8002238:	40010800 	.word	0x40010800

0800223c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <NMI_Handler+0x4>

08002244 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002248:	bf00      	nop
 800224a:	e7fd      	b.n	8002248 <HardFault_Handler+0x4>

0800224c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002250:	bf00      	nop
 8002252:	e7fd      	b.n	8002250 <MemManage_Handler+0x4>

08002254 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <BusFault_Handler+0x4>

0800225c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002260:	bf00      	nop
 8002262:	e7fd      	b.n	8002260 <UsageFault_Handler+0x4>

08002264 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr

08002270 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr

08002288 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800228c:	f000 f890 	bl	80023b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}

08002294 <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800229e:	f002 fc2d 	bl	8004afc <__errno>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2216      	movs	r2, #22
 80022a6:	601a      	str	r2, [r3, #0]
  return -1;
 80022a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <_exit>:

void _exit (int status)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022bc:	f04f 31ff 	mov.w	r1, #4294967295
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f7ff ffe7 	bl	8002294 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022c6:	bf00      	nop
 80022c8:	e7fd      	b.n	80022c6 <_exit+0x12>

080022ca <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022ca:	b480      	push	{r7}
 80022cc:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022ce:	bf00      	nop
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr
	...

080022d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022d8:	f7ff fff7 	bl	80022ca <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022dc:	480b      	ldr	r0, [pc, #44]	@ (800230c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80022de:	490c      	ldr	r1, [pc, #48]	@ (8002310 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80022e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002314 <LoopFillZerobss+0x16>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022e4:	e002      	b.n	80022ec <LoopCopyDataInit>

080022e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ea:	3304      	adds	r3, #4

080022ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022f0:	d3f9      	bcc.n	80022e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022f2:	4a09      	ldr	r2, [pc, #36]	@ (8002318 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80022f4:	4c09      	ldr	r4, [pc, #36]	@ (800231c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022f8:	e001      	b.n	80022fe <LoopFillZerobss>

080022fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022fc:	3204      	adds	r2, #4

080022fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002300:	d3fb      	bcc.n	80022fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002302:	f002 fc01 	bl	8004b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002306:	f7ff fab3 	bl	8001870 <main>
  bx lr
 800230a:	4770      	bx	lr
  ldr r0, =_sdata
 800230c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002310:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002314:	08004da4 	.word	0x08004da4
  ldr r2, =_sbss
 8002318:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800231c:	200003d8 	.word	0x200003d8

08002320 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002320:	e7fe      	b.n	8002320 <ADC1_2_IRQHandler>
	...

08002324 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002328:	4b08      	ldr	r3, [pc, #32]	@ (800234c <HAL_Init+0x28>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a07      	ldr	r2, [pc, #28]	@ (800234c <HAL_Init+0x28>)
 800232e:	f043 0310 	orr.w	r3, r3, #16
 8002332:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002334:	2003      	movs	r0, #3
 8002336:	f000 f907 	bl	8002548 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800233a:	200f      	movs	r0, #15
 800233c:	f000 f808 	bl	8002350 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002340:	f7ff fe94 	bl	800206c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40022000 	.word	0x40022000

08002350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002358:	4b12      	ldr	r3, [pc, #72]	@ (80023a4 <HAL_InitTick+0x54>)
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	4b12      	ldr	r3, [pc, #72]	@ (80023a8 <HAL_InitTick+0x58>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	4619      	mov	r1, r3
 8002362:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002366:	fbb3 f3f1 	udiv	r3, r3, r1
 800236a:	fbb2 f3f3 	udiv	r3, r2, r3
 800236e:	4618      	mov	r0, r3
 8002370:	f000 f911 	bl	8002596 <HAL_SYSTICK_Config>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e00e      	b.n	800239c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b0f      	cmp	r3, #15
 8002382:	d80a      	bhi.n	800239a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002384:	2200      	movs	r2, #0
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	f04f 30ff 	mov.w	r0, #4294967295
 800238c:	f000 f8e7 	bl	800255e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002390:	4a06      	ldr	r2, [pc, #24]	@ (80023ac <HAL_InitTick+0x5c>)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002396:	2300      	movs	r3, #0
 8002398:	e000      	b.n	800239c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000010 	.word	0x20000010
 80023a8:	20000018 	.word	0x20000018
 80023ac:	20000014 	.word	0x20000014

080023b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023b4:	4b05      	ldr	r3, [pc, #20]	@ (80023cc <HAL_IncTick+0x1c>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	461a      	mov	r2, r3
 80023ba:	4b05      	ldr	r3, [pc, #20]	@ (80023d0 <HAL_IncTick+0x20>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4413      	add	r3, r2
 80023c0:	4a03      	ldr	r2, [pc, #12]	@ (80023d0 <HAL_IncTick+0x20>)
 80023c2:	6013      	str	r3, [r2, #0]
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr
 80023cc:	20000018 	.word	0x20000018
 80023d0:	20000298 	.word	0x20000298

080023d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  return uwTick;
 80023d8:	4b02      	ldr	r3, [pc, #8]	@ (80023e4 <HAL_GetTick+0x10>)
 80023da:	681b      	ldr	r3, [r3, #0]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	20000298 	.word	0x20000298

080023e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023f8:	4b0c      	ldr	r3, [pc, #48]	@ (800242c <__NVIC_SetPriorityGrouping+0x44>)
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002404:	4013      	ands	r3, r2
 8002406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002410:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800241a:	4a04      	ldr	r2, [pc, #16]	@ (800242c <__NVIC_SetPriorityGrouping+0x44>)
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	60d3      	str	r3, [r2, #12]
}
 8002420:	bf00      	nop
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	e000ed00 	.word	0xe000ed00

08002430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002434:	4b04      	ldr	r3, [pc, #16]	@ (8002448 <__NVIC_GetPriorityGrouping+0x18>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	0a1b      	lsrs	r3, r3, #8
 800243a:	f003 0307 	and.w	r3, r3, #7
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	6039      	str	r1, [r7, #0]
 8002456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245c:	2b00      	cmp	r3, #0
 800245e:	db0a      	blt.n	8002476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	b2da      	uxtb	r2, r3
 8002464:	490c      	ldr	r1, [pc, #48]	@ (8002498 <__NVIC_SetPriority+0x4c>)
 8002466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246a:	0112      	lsls	r2, r2, #4
 800246c:	b2d2      	uxtb	r2, r2
 800246e:	440b      	add	r3, r1
 8002470:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002474:	e00a      	b.n	800248c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	b2da      	uxtb	r2, r3
 800247a:	4908      	ldr	r1, [pc, #32]	@ (800249c <__NVIC_SetPriority+0x50>)
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	f003 030f 	and.w	r3, r3, #15
 8002482:	3b04      	subs	r3, #4
 8002484:	0112      	lsls	r2, r2, #4
 8002486:	b2d2      	uxtb	r2, r2
 8002488:	440b      	add	r3, r1
 800248a:	761a      	strb	r2, [r3, #24]
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	bc80      	pop	{r7}
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	e000e100 	.word	0xe000e100
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b089      	sub	sp, #36	@ 0x24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	f1c3 0307 	rsb	r3, r3, #7
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	bf28      	it	cs
 80024be:	2304      	movcs	r3, #4
 80024c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	3304      	adds	r3, #4
 80024c6:	2b06      	cmp	r3, #6
 80024c8:	d902      	bls.n	80024d0 <NVIC_EncodePriority+0x30>
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	3b03      	subs	r3, #3
 80024ce:	e000      	b.n	80024d2 <NVIC_EncodePriority+0x32>
 80024d0:	2300      	movs	r3, #0
 80024d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d4:	f04f 32ff 	mov.w	r2, #4294967295
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43da      	mvns	r2, r3
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	401a      	ands	r2, r3
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024e8:	f04f 31ff 	mov.w	r1, #4294967295
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	fa01 f303 	lsl.w	r3, r1, r3
 80024f2:	43d9      	mvns	r1, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f8:	4313      	orrs	r3, r2
         );
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3724      	adds	r7, #36	@ 0x24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3b01      	subs	r3, #1
 8002510:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002514:	d301      	bcc.n	800251a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002516:	2301      	movs	r3, #1
 8002518:	e00f      	b.n	800253a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800251a:	4a0a      	ldr	r2, [pc, #40]	@ (8002544 <SysTick_Config+0x40>)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3b01      	subs	r3, #1
 8002520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002522:	210f      	movs	r1, #15
 8002524:	f04f 30ff 	mov.w	r0, #4294967295
 8002528:	f7ff ff90 	bl	800244c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800252c:	4b05      	ldr	r3, [pc, #20]	@ (8002544 <SysTick_Config+0x40>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002532:	4b04      	ldr	r3, [pc, #16]	@ (8002544 <SysTick_Config+0x40>)
 8002534:	2207      	movs	r2, #7
 8002536:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	e000e010 	.word	0xe000e010

08002548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ff49 	bl	80023e8 <__NVIC_SetPriorityGrouping>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800255e:	b580      	push	{r7, lr}
 8002560:	b086      	sub	sp, #24
 8002562:	af00      	add	r7, sp, #0
 8002564:	4603      	mov	r3, r0
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002570:	f7ff ff5e 	bl	8002430 <__NVIC_GetPriorityGrouping>
 8002574:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	68b9      	ldr	r1, [r7, #8]
 800257a:	6978      	ldr	r0, [r7, #20]
 800257c:	f7ff ff90 	bl	80024a0 <NVIC_EncodePriority>
 8002580:	4602      	mov	r2, r0
 8002582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002586:	4611      	mov	r1, r2
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff ff5f 	bl	800244c <__NVIC_SetPriority>
}
 800258e:	bf00      	nop
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b082      	sub	sp, #8
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff ffb0 	bl	8002504 <SysTick_Config>
 80025a4:	4603      	mov	r3, r0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
	...

080025b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b08b      	sub	sp, #44	@ 0x2c
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ba:	2300      	movs	r3, #0
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025be:	2300      	movs	r3, #0
 80025c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025c2:	e169      	b.n	8002898 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025c4:	2201      	movs	r2, #1
 80025c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	69fa      	ldr	r2, [r7, #28]
 80025d4:	4013      	ands	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	429a      	cmp	r2, r3
 80025de:	f040 8158 	bne.w	8002892 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	4a9a      	ldr	r2, [pc, #616]	@ (8002850 <HAL_GPIO_Init+0x2a0>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d05e      	beq.n	80026aa <HAL_GPIO_Init+0xfa>
 80025ec:	4a98      	ldr	r2, [pc, #608]	@ (8002850 <HAL_GPIO_Init+0x2a0>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d875      	bhi.n	80026de <HAL_GPIO_Init+0x12e>
 80025f2:	4a98      	ldr	r2, [pc, #608]	@ (8002854 <HAL_GPIO_Init+0x2a4>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d058      	beq.n	80026aa <HAL_GPIO_Init+0xfa>
 80025f8:	4a96      	ldr	r2, [pc, #600]	@ (8002854 <HAL_GPIO_Init+0x2a4>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d86f      	bhi.n	80026de <HAL_GPIO_Init+0x12e>
 80025fe:	4a96      	ldr	r2, [pc, #600]	@ (8002858 <HAL_GPIO_Init+0x2a8>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d052      	beq.n	80026aa <HAL_GPIO_Init+0xfa>
 8002604:	4a94      	ldr	r2, [pc, #592]	@ (8002858 <HAL_GPIO_Init+0x2a8>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d869      	bhi.n	80026de <HAL_GPIO_Init+0x12e>
 800260a:	4a94      	ldr	r2, [pc, #592]	@ (800285c <HAL_GPIO_Init+0x2ac>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d04c      	beq.n	80026aa <HAL_GPIO_Init+0xfa>
 8002610:	4a92      	ldr	r2, [pc, #584]	@ (800285c <HAL_GPIO_Init+0x2ac>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d863      	bhi.n	80026de <HAL_GPIO_Init+0x12e>
 8002616:	4a92      	ldr	r2, [pc, #584]	@ (8002860 <HAL_GPIO_Init+0x2b0>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d046      	beq.n	80026aa <HAL_GPIO_Init+0xfa>
 800261c:	4a90      	ldr	r2, [pc, #576]	@ (8002860 <HAL_GPIO_Init+0x2b0>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d85d      	bhi.n	80026de <HAL_GPIO_Init+0x12e>
 8002622:	2b12      	cmp	r3, #18
 8002624:	d82a      	bhi.n	800267c <HAL_GPIO_Init+0xcc>
 8002626:	2b12      	cmp	r3, #18
 8002628:	d859      	bhi.n	80026de <HAL_GPIO_Init+0x12e>
 800262a:	a201      	add	r2, pc, #4	@ (adr r2, 8002630 <HAL_GPIO_Init+0x80>)
 800262c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002630:	080026ab 	.word	0x080026ab
 8002634:	08002685 	.word	0x08002685
 8002638:	08002697 	.word	0x08002697
 800263c:	080026d9 	.word	0x080026d9
 8002640:	080026df 	.word	0x080026df
 8002644:	080026df 	.word	0x080026df
 8002648:	080026df 	.word	0x080026df
 800264c:	080026df 	.word	0x080026df
 8002650:	080026df 	.word	0x080026df
 8002654:	080026df 	.word	0x080026df
 8002658:	080026df 	.word	0x080026df
 800265c:	080026df 	.word	0x080026df
 8002660:	080026df 	.word	0x080026df
 8002664:	080026df 	.word	0x080026df
 8002668:	080026df 	.word	0x080026df
 800266c:	080026df 	.word	0x080026df
 8002670:	080026df 	.word	0x080026df
 8002674:	0800268d 	.word	0x0800268d
 8002678:	080026a1 	.word	0x080026a1
 800267c:	4a79      	ldr	r2, [pc, #484]	@ (8002864 <HAL_GPIO_Init+0x2b4>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d013      	beq.n	80026aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002682:	e02c      	b.n	80026de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	623b      	str	r3, [r7, #32]
          break;
 800268a:	e029      	b.n	80026e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	3304      	adds	r3, #4
 8002692:	623b      	str	r3, [r7, #32]
          break;
 8002694:	e024      	b.n	80026e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	3308      	adds	r3, #8
 800269c:	623b      	str	r3, [r7, #32]
          break;
 800269e:	e01f      	b.n	80026e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	330c      	adds	r3, #12
 80026a6:	623b      	str	r3, [r7, #32]
          break;
 80026a8:	e01a      	b.n	80026e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d102      	bne.n	80026b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026b2:	2304      	movs	r3, #4
 80026b4:	623b      	str	r3, [r7, #32]
          break;
 80026b6:	e013      	b.n	80026e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d105      	bne.n	80026cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026c0:	2308      	movs	r3, #8
 80026c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	69fa      	ldr	r2, [r7, #28]
 80026c8:	611a      	str	r2, [r3, #16]
          break;
 80026ca:	e009      	b.n	80026e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026cc:	2308      	movs	r3, #8
 80026ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	69fa      	ldr	r2, [r7, #28]
 80026d4:	615a      	str	r2, [r3, #20]
          break;
 80026d6:	e003      	b.n	80026e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026d8:	2300      	movs	r3, #0
 80026da:	623b      	str	r3, [r7, #32]
          break;
 80026dc:	e000      	b.n	80026e0 <HAL_GPIO_Init+0x130>
          break;
 80026de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	2bff      	cmp	r3, #255	@ 0xff
 80026e4:	d801      	bhi.n	80026ea <HAL_GPIO_Init+0x13a>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	e001      	b.n	80026ee <HAL_GPIO_Init+0x13e>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	3304      	adds	r3, #4
 80026ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	2bff      	cmp	r3, #255	@ 0xff
 80026f4:	d802      	bhi.n	80026fc <HAL_GPIO_Init+0x14c>
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	e002      	b.n	8002702 <HAL_GPIO_Init+0x152>
 80026fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fe:	3b08      	subs	r3, #8
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	210f      	movs	r1, #15
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	fa01 f303 	lsl.w	r3, r1, r3
 8002710:	43db      	mvns	r3, r3
 8002712:	401a      	ands	r2, r3
 8002714:	6a39      	ldr	r1, [r7, #32]
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	fa01 f303 	lsl.w	r3, r1, r3
 800271c:	431a      	orrs	r2, r3
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 80b1 	beq.w	8002892 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002730:	4b4d      	ldr	r3, [pc, #308]	@ (8002868 <HAL_GPIO_Init+0x2b8>)
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	4a4c      	ldr	r2, [pc, #304]	@ (8002868 <HAL_GPIO_Init+0x2b8>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	6193      	str	r3, [r2, #24]
 800273c:	4b4a      	ldr	r3, [pc, #296]	@ (8002868 <HAL_GPIO_Init+0x2b8>)
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	60bb      	str	r3, [r7, #8]
 8002746:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002748:	4a48      	ldr	r2, [pc, #288]	@ (800286c <HAL_GPIO_Init+0x2bc>)
 800274a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274c:	089b      	lsrs	r3, r3, #2
 800274e:	3302      	adds	r3, #2
 8002750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002754:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002758:	f003 0303 	and.w	r3, r3, #3
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	220f      	movs	r2, #15
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	4013      	ands	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a40      	ldr	r2, [pc, #256]	@ (8002870 <HAL_GPIO_Init+0x2c0>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d013      	beq.n	800279c <HAL_GPIO_Init+0x1ec>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a3f      	ldr	r2, [pc, #252]	@ (8002874 <HAL_GPIO_Init+0x2c4>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d00d      	beq.n	8002798 <HAL_GPIO_Init+0x1e8>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a3e      	ldr	r2, [pc, #248]	@ (8002878 <HAL_GPIO_Init+0x2c8>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d007      	beq.n	8002794 <HAL_GPIO_Init+0x1e4>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a3d      	ldr	r2, [pc, #244]	@ (800287c <HAL_GPIO_Init+0x2cc>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d101      	bne.n	8002790 <HAL_GPIO_Init+0x1e0>
 800278c:	2303      	movs	r3, #3
 800278e:	e006      	b.n	800279e <HAL_GPIO_Init+0x1ee>
 8002790:	2304      	movs	r3, #4
 8002792:	e004      	b.n	800279e <HAL_GPIO_Init+0x1ee>
 8002794:	2302      	movs	r3, #2
 8002796:	e002      	b.n	800279e <HAL_GPIO_Init+0x1ee>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <HAL_GPIO_Init+0x1ee>
 800279c:	2300      	movs	r3, #0
 800279e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027a0:	f002 0203 	and.w	r2, r2, #3
 80027a4:	0092      	lsls	r2, r2, #2
 80027a6:	4093      	lsls	r3, r2
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027ae:	492f      	ldr	r1, [pc, #188]	@ (800286c <HAL_GPIO_Init+0x2bc>)
 80027b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b2:	089b      	lsrs	r3, r3, #2
 80027b4:	3302      	adds	r3, #2
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d006      	beq.n	80027d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80027c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	492c      	ldr	r1, [pc, #176]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	608b      	str	r3, [r1, #8]
 80027d4:	e006      	b.n	80027e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 80027d8:	689a      	ldr	r2, [r3, #8]
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	43db      	mvns	r3, r3
 80027de:	4928      	ldr	r1, [pc, #160]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 80027e0:	4013      	ands	r3, r2
 80027e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d006      	beq.n	80027fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027f0:	4b23      	ldr	r3, [pc, #140]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 80027f2:	68da      	ldr	r2, [r3, #12]
 80027f4:	4922      	ldr	r1, [pc, #136]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	60cb      	str	r3, [r1, #12]
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027fe:	4b20      	ldr	r3, [pc, #128]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 8002800:	68da      	ldr	r2, [r3, #12]
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	43db      	mvns	r3, r3
 8002806:	491e      	ldr	r1, [pc, #120]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 8002808:	4013      	ands	r3, r2
 800280a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d006      	beq.n	8002826 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002818:	4b19      	ldr	r3, [pc, #100]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	4918      	ldr	r1, [pc, #96]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	4313      	orrs	r3, r2
 8002822:	604b      	str	r3, [r1, #4]
 8002824:	e006      	b.n	8002834 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002826:	4b16      	ldr	r3, [pc, #88]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	43db      	mvns	r3, r3
 800282e:	4914      	ldr	r1, [pc, #80]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 8002830:	4013      	ands	r3, r2
 8002832:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d021      	beq.n	8002884 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002840:	4b0f      	ldr	r3, [pc, #60]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	490e      	ldr	r1, [pc, #56]	@ (8002880 <HAL_GPIO_Init+0x2d0>)
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	4313      	orrs	r3, r2
 800284a:	600b      	str	r3, [r1, #0]
 800284c:	e021      	b.n	8002892 <HAL_GPIO_Init+0x2e2>
 800284e:	bf00      	nop
 8002850:	10320000 	.word	0x10320000
 8002854:	10310000 	.word	0x10310000
 8002858:	10220000 	.word	0x10220000
 800285c:	10210000 	.word	0x10210000
 8002860:	10120000 	.word	0x10120000
 8002864:	10110000 	.word	0x10110000
 8002868:	40021000 	.word	0x40021000
 800286c:	40010000 	.word	0x40010000
 8002870:	40010800 	.word	0x40010800
 8002874:	40010c00 	.word	0x40010c00
 8002878:	40011000 	.word	0x40011000
 800287c:	40011400 	.word	0x40011400
 8002880:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002884:	4b0b      	ldr	r3, [pc, #44]	@ (80028b4 <HAL_GPIO_Init+0x304>)
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	43db      	mvns	r3, r3
 800288c:	4909      	ldr	r1, [pc, #36]	@ (80028b4 <HAL_GPIO_Init+0x304>)
 800288e:	4013      	ands	r3, r2
 8002890:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	3301      	adds	r3, #1
 8002896:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289e:	fa22 f303 	lsr.w	r3, r2, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f47f ae8e 	bne.w	80025c4 <HAL_GPIO_Init+0x14>
  }
}
 80028a8:	bf00      	nop
 80028aa:	bf00      	nop
 80028ac:	372c      	adds	r7, #44	@ 0x2c
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr
 80028b4:	40010400 	.word	0x40010400

080028b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e272      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 8087 	beq.w	80029e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028d8:	4b92      	ldr	r3, [pc, #584]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 030c 	and.w	r3, r3, #12
 80028e0:	2b04      	cmp	r3, #4
 80028e2:	d00c      	beq.n	80028fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028e4:	4b8f      	ldr	r3, [pc, #572]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 030c 	and.w	r3, r3, #12
 80028ec:	2b08      	cmp	r3, #8
 80028ee:	d112      	bne.n	8002916 <HAL_RCC_OscConfig+0x5e>
 80028f0:	4b8c      	ldr	r3, [pc, #560]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028fc:	d10b      	bne.n	8002916 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028fe:	4b89      	ldr	r3, [pc, #548]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d06c      	beq.n	80029e4 <HAL_RCC_OscConfig+0x12c>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d168      	bne.n	80029e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e24c      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800291e:	d106      	bne.n	800292e <HAL_RCC_OscConfig+0x76>
 8002920:	4b80      	ldr	r3, [pc, #512]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a7f      	ldr	r2, [pc, #508]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002926:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800292a:	6013      	str	r3, [r2, #0]
 800292c:	e02e      	b.n	800298c <HAL_RCC_OscConfig+0xd4>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10c      	bne.n	8002950 <HAL_RCC_OscConfig+0x98>
 8002936:	4b7b      	ldr	r3, [pc, #492]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a7a      	ldr	r2, [pc, #488]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 800293c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002940:	6013      	str	r3, [r2, #0]
 8002942:	4b78      	ldr	r3, [pc, #480]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a77      	ldr	r2, [pc, #476]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002948:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800294c:	6013      	str	r3, [r2, #0]
 800294e:	e01d      	b.n	800298c <HAL_RCC_OscConfig+0xd4>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002958:	d10c      	bne.n	8002974 <HAL_RCC_OscConfig+0xbc>
 800295a:	4b72      	ldr	r3, [pc, #456]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a71      	ldr	r2, [pc, #452]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002960:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002964:	6013      	str	r3, [r2, #0]
 8002966:	4b6f      	ldr	r3, [pc, #444]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a6e      	ldr	r2, [pc, #440]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 800296c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002970:	6013      	str	r3, [r2, #0]
 8002972:	e00b      	b.n	800298c <HAL_RCC_OscConfig+0xd4>
 8002974:	4b6b      	ldr	r3, [pc, #428]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a6a      	ldr	r2, [pc, #424]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 800297a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800297e:	6013      	str	r3, [r2, #0]
 8002980:	4b68      	ldr	r3, [pc, #416]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a67      	ldr	r2, [pc, #412]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002986:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800298a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d013      	beq.n	80029bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002994:	f7ff fd1e 	bl	80023d4 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800299c:	f7ff fd1a 	bl	80023d4 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b64      	cmp	r3, #100	@ 0x64
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e200      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ae:	4b5d      	ldr	r3, [pc, #372]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0f0      	beq.n	800299c <HAL_RCC_OscConfig+0xe4>
 80029ba:	e014      	b.n	80029e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029bc:	f7ff fd0a 	bl	80023d4 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c4:	f7ff fd06 	bl	80023d4 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b64      	cmp	r3, #100	@ 0x64
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e1ec      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029d6:	4b53      	ldr	r3, [pc, #332]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f0      	bne.n	80029c4 <HAL_RCC_OscConfig+0x10c>
 80029e2:	e000      	b.n	80029e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d063      	beq.n	8002aba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029f2:	4b4c      	ldr	r3, [pc, #304]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f003 030c 	and.w	r3, r3, #12
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00b      	beq.n	8002a16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80029fe:	4b49      	ldr	r3, [pc, #292]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f003 030c 	and.w	r3, r3, #12
 8002a06:	2b08      	cmp	r3, #8
 8002a08:	d11c      	bne.n	8002a44 <HAL_RCC_OscConfig+0x18c>
 8002a0a:	4b46      	ldr	r3, [pc, #280]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d116      	bne.n	8002a44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a16:	4b43      	ldr	r3, [pc, #268]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d005      	beq.n	8002a2e <HAL_RCC_OscConfig+0x176>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d001      	beq.n	8002a2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e1c0      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	00db      	lsls	r3, r3, #3
 8002a3c:	4939      	ldr	r1, [pc, #228]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a42:	e03a      	b.n	8002aba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d020      	beq.n	8002a8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a4c:	4b36      	ldr	r3, [pc, #216]	@ (8002b28 <HAL_RCC_OscConfig+0x270>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a52:	f7ff fcbf 	bl	80023d4 <HAL_GetTick>
 8002a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a58:	e008      	b.n	8002a6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a5a:	f7ff fcbb 	bl	80023d4 <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e1a1      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d0f0      	beq.n	8002a5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a78:	4b2a      	ldr	r3, [pc, #168]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	695b      	ldr	r3, [r3, #20]
 8002a84:	00db      	lsls	r3, r3, #3
 8002a86:	4927      	ldr	r1, [pc, #156]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	600b      	str	r3, [r1, #0]
 8002a8c:	e015      	b.n	8002aba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a8e:	4b26      	ldr	r3, [pc, #152]	@ (8002b28 <HAL_RCC_OscConfig+0x270>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a94:	f7ff fc9e 	bl	80023d4 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a9c:	f7ff fc9a 	bl	80023d4 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e180      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aae:	4b1d      	ldr	r3, [pc, #116]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f0      	bne.n	8002a9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0308 	and.w	r3, r3, #8
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d03a      	beq.n	8002b3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d019      	beq.n	8002b02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ace:	4b17      	ldr	r3, [pc, #92]	@ (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ad4:	f7ff fc7e 	bl	80023d4 <HAL_GetTick>
 8002ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002adc:	f7ff fc7a 	bl	80023d4 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e160      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aee:	4b0d      	ldr	r3, [pc, #52]	@ (8002b24 <HAL_RCC_OscConfig+0x26c>)
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0f0      	beq.n	8002adc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002afa:	2001      	movs	r0, #1
 8002afc:	f000 face 	bl	800309c <RCC_Delay>
 8002b00:	e01c      	b.n	8002b3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b02:	4b0a      	ldr	r3, [pc, #40]	@ (8002b2c <HAL_RCC_OscConfig+0x274>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b08:	f7ff fc64 	bl	80023d4 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b0e:	e00f      	b.n	8002b30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b10:	f7ff fc60 	bl	80023d4 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d908      	bls.n	8002b30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e146      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
 8002b22:	bf00      	nop
 8002b24:	40021000 	.word	0x40021000
 8002b28:	42420000 	.word	0x42420000
 8002b2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b30:	4b92      	ldr	r3, [pc, #584]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1e9      	bne.n	8002b10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 80a6 	beq.w	8002c96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b4e:	4b8b      	ldr	r3, [pc, #556]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10d      	bne.n	8002b76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b5a:	4b88      	ldr	r3, [pc, #544]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	4a87      	ldr	r2, [pc, #540]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b64:	61d3      	str	r3, [r2, #28]
 8002b66:	4b85      	ldr	r3, [pc, #532]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6e:	60bb      	str	r3, [r7, #8]
 8002b70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b72:	2301      	movs	r3, #1
 8002b74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b76:	4b82      	ldr	r3, [pc, #520]	@ (8002d80 <HAL_RCC_OscConfig+0x4c8>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d118      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b82:	4b7f      	ldr	r3, [pc, #508]	@ (8002d80 <HAL_RCC_OscConfig+0x4c8>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a7e      	ldr	r2, [pc, #504]	@ (8002d80 <HAL_RCC_OscConfig+0x4c8>)
 8002b88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b8e:	f7ff fc21 	bl	80023d4 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b96:	f7ff fc1d 	bl	80023d4 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b64      	cmp	r3, #100	@ 0x64
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e103      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba8:	4b75      	ldr	r3, [pc, #468]	@ (8002d80 <HAL_RCC_OscConfig+0x4c8>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0f0      	beq.n	8002b96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d106      	bne.n	8002bca <HAL_RCC_OscConfig+0x312>
 8002bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	4a6e      	ldr	r2, [pc, #440]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002bc2:	f043 0301 	orr.w	r3, r3, #1
 8002bc6:	6213      	str	r3, [r2, #32]
 8002bc8:	e02d      	b.n	8002c26 <HAL_RCC_OscConfig+0x36e>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10c      	bne.n	8002bec <HAL_RCC_OscConfig+0x334>
 8002bd2:	4b6a      	ldr	r3, [pc, #424]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002bd4:	6a1b      	ldr	r3, [r3, #32]
 8002bd6:	4a69      	ldr	r2, [pc, #420]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002bd8:	f023 0301 	bic.w	r3, r3, #1
 8002bdc:	6213      	str	r3, [r2, #32]
 8002bde:	4b67      	ldr	r3, [pc, #412]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	4a66      	ldr	r2, [pc, #408]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002be4:	f023 0304 	bic.w	r3, r3, #4
 8002be8:	6213      	str	r3, [r2, #32]
 8002bea:	e01c      	b.n	8002c26 <HAL_RCC_OscConfig+0x36e>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	2b05      	cmp	r3, #5
 8002bf2:	d10c      	bne.n	8002c0e <HAL_RCC_OscConfig+0x356>
 8002bf4:	4b61      	ldr	r3, [pc, #388]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002bf6:	6a1b      	ldr	r3, [r3, #32]
 8002bf8:	4a60      	ldr	r2, [pc, #384]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002bfa:	f043 0304 	orr.w	r3, r3, #4
 8002bfe:	6213      	str	r3, [r2, #32]
 8002c00:	4b5e      	ldr	r3, [pc, #376]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	4a5d      	ldr	r2, [pc, #372]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	6213      	str	r3, [r2, #32]
 8002c0c:	e00b      	b.n	8002c26 <HAL_RCC_OscConfig+0x36e>
 8002c0e:	4b5b      	ldr	r3, [pc, #364]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	4a5a      	ldr	r2, [pc, #360]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	f023 0301 	bic.w	r3, r3, #1
 8002c18:	6213      	str	r3, [r2, #32]
 8002c1a:	4b58      	ldr	r3, [pc, #352]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	4a57      	ldr	r2, [pc, #348]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c20:	f023 0304 	bic.w	r3, r3, #4
 8002c24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d015      	beq.n	8002c5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c2e:	f7ff fbd1 	bl	80023d4 <HAL_GetTick>
 8002c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c34:	e00a      	b.n	8002c4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c36:	f7ff fbcd 	bl	80023d4 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e0b1      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c4c:	4b4b      	ldr	r3, [pc, #300]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0ee      	beq.n	8002c36 <HAL_RCC_OscConfig+0x37e>
 8002c58:	e014      	b.n	8002c84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c5a:	f7ff fbbb 	bl	80023d4 <HAL_GetTick>
 8002c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c60:	e00a      	b.n	8002c78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c62:	f7ff fbb7 	bl	80023d4 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e09b      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c78:	4b40      	ldr	r3, [pc, #256]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1ee      	bne.n	8002c62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c84:	7dfb      	ldrb	r3, [r7, #23]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d105      	bne.n	8002c96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c8a:	4b3c      	ldr	r3, [pc, #240]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	4a3b      	ldr	r2, [pc, #236]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002c90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f000 8087 	beq.w	8002dae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ca0:	4b36      	ldr	r3, [pc, #216]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f003 030c 	and.w	r3, r3, #12
 8002ca8:	2b08      	cmp	r3, #8
 8002caa:	d061      	beq.n	8002d70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	69db      	ldr	r3, [r3, #28]
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d146      	bne.n	8002d42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cb4:	4b33      	ldr	r3, [pc, #204]	@ (8002d84 <HAL_RCC_OscConfig+0x4cc>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cba:	f7ff fb8b 	bl	80023d4 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc2:	f7ff fb87 	bl	80023d4 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e06d      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cd4:	4b29      	ldr	r3, [pc, #164]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1f0      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ce8:	d108      	bne.n	8002cfc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002cea:	4b24      	ldr	r3, [pc, #144]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	4921      	ldr	r1, [pc, #132]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cfc:	4b1f      	ldr	r3, [pc, #124]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a19      	ldr	r1, [r3, #32]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	430b      	orrs	r3, r1
 8002d0e:	491b      	ldr	r1, [pc, #108]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d14:	4b1b      	ldr	r3, [pc, #108]	@ (8002d84 <HAL_RCC_OscConfig+0x4cc>)
 8002d16:	2201      	movs	r2, #1
 8002d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1a:	f7ff fb5b 	bl	80023d4 <HAL_GetTick>
 8002d1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d20:	e008      	b.n	8002d34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d22:	f7ff fb57 	bl	80023d4 <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e03d      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d34:	4b11      	ldr	r3, [pc, #68]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0f0      	beq.n	8002d22 <HAL_RCC_OscConfig+0x46a>
 8002d40:	e035      	b.n	8002dae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d42:	4b10      	ldr	r3, [pc, #64]	@ (8002d84 <HAL_RCC_OscConfig+0x4cc>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d48:	f7ff fb44 	bl	80023d4 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d50:	f7ff fb40 	bl	80023d4 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e026      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d62:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <HAL_RCC_OscConfig+0x4c4>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1f0      	bne.n	8002d50 <HAL_RCC_OscConfig+0x498>
 8002d6e:	e01e      	b.n	8002dae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	69db      	ldr	r3, [r3, #28]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d107      	bne.n	8002d88 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e019      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	40007000 	.word	0x40007000
 8002d84:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d88:	4b0b      	ldr	r3, [pc, #44]	@ (8002db8 <HAL_RCC_OscConfig+0x500>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d106      	bne.n	8002daa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d001      	beq.n	8002dae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3718      	adds	r7, #24
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000

08002dbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e0d0      	b.n	8002f72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dd0:	4b6a      	ldr	r3, [pc, #424]	@ (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0307 	and.w	r3, r3, #7
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d910      	bls.n	8002e00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dde:	4b67      	ldr	r3, [pc, #412]	@ (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f023 0207 	bic.w	r2, r3, #7
 8002de6:	4965      	ldr	r1, [pc, #404]	@ (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dee:	4b63      	ldr	r3, [pc, #396]	@ (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d001      	beq.n	8002e00 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e0b8      	b.n	8002f72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d020      	beq.n	8002e4e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e18:	4b59      	ldr	r3, [pc, #356]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	4a58      	ldr	r2, [pc, #352]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e22:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0308 	and.w	r3, r3, #8
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e30:	4b53      	ldr	r3, [pc, #332]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	4a52      	ldr	r2, [pc, #328]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e36:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002e3a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e3c:	4b50      	ldr	r3, [pc, #320]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	494d      	ldr	r1, [pc, #308]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d040      	beq.n	8002edc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d107      	bne.n	8002e72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e62:	4b47      	ldr	r3, [pc, #284]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d115      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e07f      	b.n	8002f72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d107      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e7a:	4b41      	ldr	r3, [pc, #260]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d109      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e073      	b.n	8002f72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e06b      	b.n	8002f72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e9a:	4b39      	ldr	r3, [pc, #228]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f023 0203 	bic.w	r2, r3, #3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	4936      	ldr	r1, [pc, #216]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002eac:	f7ff fa92 	bl	80023d4 <HAL_GetTick>
 8002eb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb2:	e00a      	b.n	8002eca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb4:	f7ff fa8e 	bl	80023d4 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e053      	b.n	8002f72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eca:	4b2d      	ldr	r3, [pc, #180]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f003 020c 	and.w	r2, r3, #12
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d1eb      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002edc:	4b27      	ldr	r3, [pc, #156]	@ (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0307 	and.w	r3, r3, #7
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d210      	bcs.n	8002f0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eea:	4b24      	ldr	r3, [pc, #144]	@ (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f023 0207 	bic.w	r2, r3, #7
 8002ef2:	4922      	ldr	r1, [pc, #136]	@ (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efa:	4b20      	ldr	r3, [pc, #128]	@ (8002f7c <HAL_RCC_ClockConfig+0x1c0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d001      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e032      	b.n	8002f72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0304 	and.w	r3, r3, #4
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d008      	beq.n	8002f2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f18:	4b19      	ldr	r3, [pc, #100]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	4916      	ldr	r1, [pc, #88]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0308 	and.w	r3, r3, #8
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d009      	beq.n	8002f4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f36:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	490e      	ldr	r1, [pc, #56]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f4a:	f000 f821 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	4b0b      	ldr	r3, [pc, #44]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c4>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	091b      	lsrs	r3, r3, #4
 8002f56:	f003 030f 	and.w	r3, r3, #15
 8002f5a:	490a      	ldr	r1, [pc, #40]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c8>)
 8002f5c:	5ccb      	ldrb	r3, [r1, r3]
 8002f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f62:	4a09      	ldr	r2, [pc, #36]	@ (8002f88 <HAL_RCC_ClockConfig+0x1cc>)
 8002f64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f66:	4b09      	ldr	r3, [pc, #36]	@ (8002f8c <HAL_RCC_ClockConfig+0x1d0>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff f9f0 	bl	8002350 <HAL_InitTick>

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3710      	adds	r7, #16
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40022000 	.word	0x40022000
 8002f80:	40021000 	.word	0x40021000
 8002f84:	08004b90 	.word	0x08004b90
 8002f88:	20000010 	.word	0x20000010
 8002f8c:	20000014 	.word	0x20000014

08002f90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b087      	sub	sp, #28
 8002f94:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	60fb      	str	r3, [r7, #12]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60bb      	str	r3, [r7, #8]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	617b      	str	r3, [r7, #20]
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002faa:	4b1e      	ldr	r3, [pc, #120]	@ (8003024 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	d002      	beq.n	8002fc0 <HAL_RCC_GetSysClockFreq+0x30>
 8002fba:	2b08      	cmp	r3, #8
 8002fbc:	d003      	beq.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x36>
 8002fbe:	e027      	b.n	8003010 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fc0:	4b19      	ldr	r3, [pc, #100]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fc2:	613b      	str	r3, [r7, #16]
      break;
 8002fc4:	e027      	b.n	8003016 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	0c9b      	lsrs	r3, r3, #18
 8002fca:	f003 030f 	and.w	r3, r3, #15
 8002fce:	4a17      	ldr	r2, [pc, #92]	@ (800302c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002fd0:	5cd3      	ldrb	r3, [r2, r3]
 8002fd2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d010      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fde:	4b11      	ldr	r3, [pc, #68]	@ (8003024 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	0c5b      	lsrs	r3, r3, #17
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	4a11      	ldr	r2, [pc, #68]	@ (8003030 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002fea:	5cd3      	ldrb	r3, [r2, r3]
 8002fec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ff2:	fb03 f202 	mul.w	r2, r3, r2
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffc:	617b      	str	r3, [r7, #20]
 8002ffe:	e004      	b.n	800300a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a0c      	ldr	r2, [pc, #48]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003004:	fb02 f303 	mul.w	r3, r2, r3
 8003008:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	613b      	str	r3, [r7, #16]
      break;
 800300e:	e002      	b.n	8003016 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003010:	4b05      	ldr	r3, [pc, #20]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x98>)
 8003012:	613b      	str	r3, [r7, #16]
      break;
 8003014:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003016:	693b      	ldr	r3, [r7, #16]
}
 8003018:	4618      	mov	r0, r3
 800301a:	371c      	adds	r7, #28
 800301c:	46bd      	mov	sp, r7
 800301e:	bc80      	pop	{r7}
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40021000 	.word	0x40021000
 8003028:	007a1200 	.word	0x007a1200
 800302c:	08004ba8 	.word	0x08004ba8
 8003030:	08004bb8 	.word	0x08004bb8
 8003034:	003d0900 	.word	0x003d0900

08003038 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800303c:	4b02      	ldr	r3, [pc, #8]	@ (8003048 <HAL_RCC_GetHCLKFreq+0x10>)
 800303e:	681b      	ldr	r3, [r3, #0]
}
 8003040:	4618      	mov	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr
 8003048:	20000010 	.word	0x20000010

0800304c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003050:	f7ff fff2 	bl	8003038 <HAL_RCC_GetHCLKFreq>
 8003054:	4602      	mov	r2, r0
 8003056:	4b05      	ldr	r3, [pc, #20]	@ (800306c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	0a1b      	lsrs	r3, r3, #8
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	4903      	ldr	r1, [pc, #12]	@ (8003070 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003062:	5ccb      	ldrb	r3, [r1, r3]
 8003064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003068:	4618      	mov	r0, r3
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40021000 	.word	0x40021000
 8003070:	08004ba0 	.word	0x08004ba0

08003074 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003078:	f7ff ffde 	bl	8003038 <HAL_RCC_GetHCLKFreq>
 800307c:	4602      	mov	r2, r0
 800307e:	4b05      	ldr	r3, [pc, #20]	@ (8003094 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	0adb      	lsrs	r3, r3, #11
 8003084:	f003 0307 	and.w	r3, r3, #7
 8003088:	4903      	ldr	r1, [pc, #12]	@ (8003098 <HAL_RCC_GetPCLK2Freq+0x24>)
 800308a:	5ccb      	ldrb	r3, [r1, r3]
 800308c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003090:	4618      	mov	r0, r3
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40021000 	.word	0x40021000
 8003098:	08004ba0 	.word	0x08004ba0

0800309c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80030a4:	4b0a      	ldr	r3, [pc, #40]	@ (80030d0 <RCC_Delay+0x34>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a0a      	ldr	r2, [pc, #40]	@ (80030d4 <RCC_Delay+0x38>)
 80030aa:	fba2 2303 	umull	r2, r3, r2, r3
 80030ae:	0a5b      	lsrs	r3, r3, #9
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	fb02 f303 	mul.w	r3, r2, r3
 80030b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80030b8:	bf00      	nop
  }
  while (Delay --);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	1e5a      	subs	r2, r3, #1
 80030be:	60fa      	str	r2, [r7, #12]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1f9      	bne.n	80030b8 <RCC_Delay+0x1c>
}
 80030c4:	bf00      	nop
 80030c6:	bf00      	nop
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr
 80030d0:	20000010 	.word	0x20000010
 80030d4:	10624dd3 	.word	0x10624dd3

080030d8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e093      	b.n	8003214 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d106      	bne.n	8003106 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7fe ffe5 	bl	80020d0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2202      	movs	r2, #2
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6812      	ldr	r2, [r2, #0]
 8003118:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800311c:	f023 0307 	bic.w	r3, r3, #7
 8003120:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	3304      	adds	r3, #4
 800312a:	4619      	mov	r1, r3
 800312c:	4610      	mov	r0, r2
 800312e:	f000 f903 	bl	8003338 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	697a      	ldr	r2, [r7, #20]
 8003150:	4313      	orrs	r3, r2
 8003152:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800315a:	f023 0303 	bic.w	r3, r3, #3
 800315e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	021b      	lsls	r3, r3, #8
 800316a:	4313      	orrs	r3, r2
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003178:	f023 030c 	bic.w	r3, r3, #12
 800317c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003184:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003188:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	68da      	ldr	r2, [r3, #12]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	021b      	lsls	r3, r3, #8
 8003194:	4313      	orrs	r3, r2
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	4313      	orrs	r3, r2
 800319a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	011a      	lsls	r2, r3, #4
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	031b      	lsls	r3, r3, #12
 80031a8:	4313      	orrs	r3, r2
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80031b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	695b      	ldr	r3, [r3, #20]
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	4313      	orrs	r3, r2
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800322c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003234:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800323c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003244:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d110      	bne.n	800326e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800324c:	7bfb      	ldrb	r3, [r7, #15]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d102      	bne.n	8003258 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003252:	7b7b      	ldrb	r3, [r7, #13]
 8003254:	2b01      	cmp	r3, #1
 8003256:	d001      	beq.n	800325c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e069      	b.n	8003330 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2202      	movs	r2, #2
 8003260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800326c:	e031      	b.n	80032d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	2b04      	cmp	r3, #4
 8003272:	d110      	bne.n	8003296 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003274:	7bbb      	ldrb	r3, [r7, #14]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d102      	bne.n	8003280 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800327a:	7b3b      	ldrb	r3, [r7, #12]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d001      	beq.n	8003284 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e055      	b.n	8003330 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2202      	movs	r2, #2
 8003290:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003294:	e01d      	b.n	80032d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d108      	bne.n	80032ae <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800329c:	7bbb      	ldrb	r3, [r7, #14]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d105      	bne.n	80032ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80032a2:	7b7b      	ldrb	r3, [r7, #13]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d102      	bne.n	80032ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80032a8:	7b3b      	ldrb	r3, [r7, #12]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d001      	beq.n	80032b2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e03e      	b.n	8003330 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2202      	movs	r2, #2
 80032b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2202      	movs	r2, #2
 80032be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2202      	movs	r2, #2
 80032c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2202      	movs	r2, #2
 80032ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_TIM_Encoder_Start+0xc4>
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	2b04      	cmp	r3, #4
 80032dc:	d008      	beq.n	80032f0 <HAL_TIM_Encoder_Start+0xd4>
 80032de:	e00f      	b.n	8003300 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2201      	movs	r2, #1
 80032e6:	2100      	movs	r1, #0
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 f893 	bl	8003414 <TIM_CCxChannelCmd>
      break;
 80032ee:	e016      	b.n	800331e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2201      	movs	r2, #1
 80032f6:	2104      	movs	r1, #4
 80032f8:	4618      	mov	r0, r3
 80032fa:	f000 f88b 	bl	8003414 <TIM_CCxChannelCmd>
      break;
 80032fe:	e00e      	b.n	800331e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2201      	movs	r2, #1
 8003306:	2100      	movs	r1, #0
 8003308:	4618      	mov	r0, r3
 800330a:	f000 f883 	bl	8003414 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2201      	movs	r2, #1
 8003314:	2104      	movs	r1, #4
 8003316:	4618      	mov	r0, r3
 8003318:	f000 f87c 	bl	8003414 <TIM_CCxChannelCmd>
      break;
 800331c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0201 	orr.w	r2, r2, #1
 800332c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a2f      	ldr	r2, [pc, #188]	@ (8003408 <TIM_Base_SetConfig+0xd0>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d00b      	beq.n	8003368 <TIM_Base_SetConfig+0x30>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003356:	d007      	beq.n	8003368 <TIM_Base_SetConfig+0x30>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a2c      	ldr	r2, [pc, #176]	@ (800340c <TIM_Base_SetConfig+0xd4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d003      	beq.n	8003368 <TIM_Base_SetConfig+0x30>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a2b      	ldr	r2, [pc, #172]	@ (8003410 <TIM_Base_SetConfig+0xd8>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d108      	bne.n	800337a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800336e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	4313      	orrs	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a22      	ldr	r2, [pc, #136]	@ (8003408 <TIM_Base_SetConfig+0xd0>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d00b      	beq.n	800339a <TIM_Base_SetConfig+0x62>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003388:	d007      	beq.n	800339a <TIM_Base_SetConfig+0x62>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a1f      	ldr	r2, [pc, #124]	@ (800340c <TIM_Base_SetConfig+0xd4>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d003      	beq.n	800339a <TIM_Base_SetConfig+0x62>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a1e      	ldr	r2, [pc, #120]	@ (8003410 <TIM_Base_SetConfig+0xd8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d108      	bne.n	80033ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a0d      	ldr	r2, [pc, #52]	@ (8003408 <TIM_Base_SetConfig+0xd0>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d103      	bne.n	80033e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	691a      	ldr	r2, [r3, #16]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d005      	beq.n	80033fe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	f023 0201 	bic.w	r2, r3, #1
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	611a      	str	r2, [r3, #16]
  }
}
 80033fe:	bf00      	nop
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr
 8003408:	40012c00 	.word	0x40012c00
 800340c:	40000400 	.word	0x40000400
 8003410:	40000800 	.word	0x40000800

08003414 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003414:	b480      	push	{r7}
 8003416:	b087      	sub	sp, #28
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	f003 031f 	and.w	r3, r3, #31
 8003426:	2201      	movs	r2, #1
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6a1a      	ldr	r2, [r3, #32]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	43db      	mvns	r3, r3
 8003436:	401a      	ands	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6a1a      	ldr	r2, [r3, #32]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	f003 031f 	and.w	r3, r3, #31
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	fa01 f303 	lsl.w	r3, r1, r3
 800344c:	431a      	orrs	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	621a      	str	r2, [r3, #32]
}
 8003452:	bf00      	nop
 8003454:	371c      	adds	r7, #28
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr

0800345c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003470:	2302      	movs	r3, #2
 8003472:	e046      	b.n	8003502 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800349a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a16      	ldr	r2, [pc, #88]	@ (800350c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d00e      	beq.n	80034d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034c0:	d009      	beq.n	80034d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a12      	ldr	r2, [pc, #72]	@ (8003510 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d004      	beq.n	80034d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a10      	ldr	r2, [pc, #64]	@ (8003514 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d10c      	bne.n	80034f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68ba      	ldr	r2, [r7, #8]
 80034ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	40012c00 	.word	0x40012c00
 8003510:	40000400 	.word	0x40000400
 8003514:	40000800 	.word	0x40000800

08003518 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e042      	b.n	80035b0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d106      	bne.n	8003544 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7fe fe32 	bl	80021a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2224      	movs	r2, #36	@ 0x24
 8003548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68da      	ldr	r2, [r3, #12]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800355a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 fa09 	bl	8003974 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	691a      	ldr	r2, [r3, #16]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003570:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003580:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003590:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2220      	movs	r2, #32
 800359c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2220      	movs	r2, #32
 80035a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3708      	adds	r7, #8
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b08a      	sub	sp, #40	@ 0x28
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	4613      	mov	r3, r2
 80035c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035c8:	2300      	movs	r3, #0
 80035ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b20      	cmp	r3, #32
 80035d6:	d175      	bne.n	80036c4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d002      	beq.n	80035e4 <HAL_UART_Transmit+0x2c>
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e06e      	b.n	80036c6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2221      	movs	r2, #33	@ 0x21
 80035f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035f6:	f7fe feed 	bl	80023d4 <HAL_GetTick>
 80035fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	88fa      	ldrh	r2, [r7, #6]
 8003600:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	88fa      	ldrh	r2, [r7, #6]
 8003606:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003610:	d108      	bne.n	8003624 <HAL_UART_Transmit+0x6c>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d104      	bne.n	8003624 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800361a:	2300      	movs	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	61bb      	str	r3, [r7, #24]
 8003622:	e003      	b.n	800362c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003628:	2300      	movs	r3, #0
 800362a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800362c:	e02e      	b.n	800368c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	2200      	movs	r2, #0
 8003636:	2180      	movs	r1, #128	@ 0x80
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f8df 	bl	80037fc <UART_WaitOnFlagUntilTimeout>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2220      	movs	r2, #32
 8003648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e03a      	b.n	80036c6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10b      	bne.n	800366e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	461a      	mov	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003664:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	3302      	adds	r3, #2
 800366a:	61bb      	str	r3, [r7, #24]
 800366c:	e007      	b.n	800367e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	781a      	ldrb	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	3301      	adds	r3, #1
 800367c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003682:	b29b      	uxth	r3, r3
 8003684:	3b01      	subs	r3, #1
 8003686:	b29a      	uxth	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003690:	b29b      	uxth	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1cb      	bne.n	800362e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	2200      	movs	r2, #0
 800369e:	2140      	movs	r1, #64	@ 0x40
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 f8ab 	bl	80037fc <UART_WaitOnFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d005      	beq.n	80036b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e006      	b.n	80036c6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2220      	movs	r2, #32
 80036bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80036c0:	2300      	movs	r3, #0
 80036c2:	e000      	b.n	80036c6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80036c4:	2302      	movs	r3, #2
  }
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3720      	adds	r7, #32
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b08a      	sub	sp, #40	@ 0x28
 80036d2:	af02      	add	r7, sp, #8
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	603b      	str	r3, [r7, #0]
 80036da:	4613      	mov	r3, r2
 80036dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b20      	cmp	r3, #32
 80036ec:	f040 8081 	bne.w	80037f2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d002      	beq.n	80036fc <HAL_UART_Receive+0x2e>
 80036f6:	88fb      	ldrh	r3, [r7, #6]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e079      	b.n	80037f4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2200      	movs	r2, #0
 8003704:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2222      	movs	r2, #34	@ 0x22
 800370a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2200      	movs	r2, #0
 8003712:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003714:	f7fe fe5e 	bl	80023d4 <HAL_GetTick>
 8003718:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	88fa      	ldrh	r2, [r7, #6]
 800371e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	88fa      	ldrh	r2, [r7, #6]
 8003724:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800372e:	d108      	bne.n	8003742 <HAL_UART_Receive+0x74>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d104      	bne.n	8003742 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003738:	2300      	movs	r3, #0
 800373a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	61bb      	str	r3, [r7, #24]
 8003740:	e003      	b.n	800374a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003746:	2300      	movs	r3, #0
 8003748:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800374a:	e047      	b.n	80037dc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	2200      	movs	r2, #0
 8003754:	2120      	movs	r1, #32
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 f850 	bl	80037fc <UART_WaitOnFlagUntilTimeout>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d005      	beq.n	800376e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2220      	movs	r2, #32
 8003766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e042      	b.n	80037f4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d10c      	bne.n	800378e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	b29b      	uxth	r3, r3
 800377c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003780:	b29a      	uxth	r2, r3
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	3302      	adds	r3, #2
 800378a:	61bb      	str	r3, [r7, #24]
 800378c:	e01f      	b.n	80037ce <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003796:	d007      	beq.n	80037a8 <HAL_UART_Receive+0xda>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10a      	bne.n	80037b6 <HAL_UART_Receive+0xe8>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d106      	bne.n	80037b6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	701a      	strb	r2, [r3, #0]
 80037b4:	e008      	b.n	80037c8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	3301      	adds	r3, #1
 80037cc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1b2      	bne.n	800374c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80037ee:	2300      	movs	r3, #0
 80037f0:	e000      	b.n	80037f4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80037f2:	2302      	movs	r3, #2
  }
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3720      	adds	r7, #32
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	603b      	str	r3, [r7, #0]
 8003808:	4613      	mov	r3, r2
 800380a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800380c:	e03b      	b.n	8003886 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003814:	d037      	beq.n	8003886 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003816:	f7fe fddd 	bl	80023d4 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	6a3a      	ldr	r2, [r7, #32]
 8003822:	429a      	cmp	r2, r3
 8003824:	d302      	bcc.n	800382c <UART_WaitOnFlagUntilTimeout+0x30>
 8003826:	6a3b      	ldr	r3, [r7, #32]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d101      	bne.n	8003830 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e03a      	b.n	80038a6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f003 0304 	and.w	r3, r3, #4
 800383a:	2b00      	cmp	r3, #0
 800383c:	d023      	beq.n	8003886 <UART_WaitOnFlagUntilTimeout+0x8a>
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b80      	cmp	r3, #128	@ 0x80
 8003842:	d020      	beq.n	8003886 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	2b40      	cmp	r3, #64	@ 0x40
 8003848:	d01d      	beq.n	8003886 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b08      	cmp	r3, #8
 8003856:	d116      	bne.n	8003886 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003858:	2300      	movs	r3, #0
 800385a:	617b      	str	r3, [r7, #20]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	617b      	str	r3, [r7, #20]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	617b      	str	r3, [r7, #20]
 800386c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 f81d 	bl	80038ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2208      	movs	r2, #8
 8003878:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e00f      	b.n	80038a6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	4013      	ands	r3, r2
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	429a      	cmp	r2, r3
 8003894:	bf0c      	ite	eq
 8003896:	2301      	moveq	r3, #1
 8003898:	2300      	movne	r3, #0
 800389a:	b2db      	uxtb	r3, r3
 800389c:	461a      	mov	r2, r3
 800389e:	79fb      	ldrb	r3, [r7, #7]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d0b4      	beq.n	800380e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3718      	adds	r7, #24
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}

080038ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b095      	sub	sp, #84	@ 0x54
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	330c      	adds	r3, #12
 80038bc:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038c0:	e853 3f00 	ldrex	r3, [r3]
 80038c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	330c      	adds	r3, #12
 80038d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80038d6:	643a      	str	r2, [r7, #64]	@ 0x40
 80038d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038de:	e841 2300 	strex	r3, r2, [r1]
 80038e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1e5      	bne.n	80038b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	3314      	adds	r3, #20
 80038f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f2:	6a3b      	ldr	r3, [r7, #32]
 80038f4:	e853 3f00 	ldrex	r3, [r3]
 80038f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	f023 0301 	bic.w	r3, r3, #1
 8003900:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	3314      	adds	r3, #20
 8003908:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800390a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800390c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800390e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003910:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003912:	e841 2300 	strex	r3, r2, [r1]
 8003916:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1e5      	bne.n	80038ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003922:	2b01      	cmp	r3, #1
 8003924:	d119      	bne.n	800395a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	330c      	adds	r3, #12
 800392c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	e853 3f00 	ldrex	r3, [r3]
 8003934:	60bb      	str	r3, [r7, #8]
   return(result);
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	f023 0310 	bic.w	r3, r3, #16
 800393c:	647b      	str	r3, [r7, #68]	@ 0x44
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	330c      	adds	r3, #12
 8003944:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003946:	61ba      	str	r2, [r7, #24]
 8003948:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394a:	6979      	ldr	r1, [r7, #20]
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	e841 2300 	strex	r3, r2, [r1]
 8003952:	613b      	str	r3, [r7, #16]
   return(result);
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1e5      	bne.n	8003926 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2220      	movs	r2, #32
 800395e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003968:	bf00      	nop
 800396a:	3754      	adds	r7, #84	@ 0x54
 800396c:	46bd      	mov	sp, r7
 800396e:	bc80      	pop	{r7}
 8003970:	4770      	bx	lr
	...

08003974 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80039ae:	f023 030c 	bic.w	r3, r3, #12
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	6812      	ldr	r2, [r2, #0]
 80039b6:	68b9      	ldr	r1, [r7, #8]
 80039b8:	430b      	orrs	r3, r1
 80039ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	699a      	ldr	r2, [r3, #24]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a2c      	ldr	r2, [pc, #176]	@ (8003a88 <UART_SetConfig+0x114>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d103      	bne.n	80039e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80039dc:	f7ff fb4a 	bl	8003074 <HAL_RCC_GetPCLK2Freq>
 80039e0:	60f8      	str	r0, [r7, #12]
 80039e2:	e002      	b.n	80039ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80039e4:	f7ff fb32 	bl	800304c <HAL_RCC_GetPCLK1Freq>
 80039e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	4613      	mov	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4413      	add	r3, r2
 80039f2:	009a      	lsls	r2, r3, #2
 80039f4:	441a      	add	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a00:	4a22      	ldr	r2, [pc, #136]	@ (8003a8c <UART_SetConfig+0x118>)
 8003a02:	fba2 2303 	umull	r2, r3, r2, r3
 8003a06:	095b      	lsrs	r3, r3, #5
 8003a08:	0119      	lsls	r1, r3, #4
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	009a      	lsls	r2, r3, #2
 8003a14:	441a      	add	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a20:	4b1a      	ldr	r3, [pc, #104]	@ (8003a8c <UART_SetConfig+0x118>)
 8003a22:	fba3 0302 	umull	r0, r3, r3, r2
 8003a26:	095b      	lsrs	r3, r3, #5
 8003a28:	2064      	movs	r0, #100	@ 0x64
 8003a2a:	fb00 f303 	mul.w	r3, r0, r3
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	011b      	lsls	r3, r3, #4
 8003a32:	3332      	adds	r3, #50	@ 0x32
 8003a34:	4a15      	ldr	r2, [pc, #84]	@ (8003a8c <UART_SetConfig+0x118>)
 8003a36:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3a:	095b      	lsrs	r3, r3, #5
 8003a3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a40:	4419      	add	r1, r3
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	4613      	mov	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	009a      	lsls	r2, r3, #2
 8003a4c:	441a      	add	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a58:	4b0c      	ldr	r3, [pc, #48]	@ (8003a8c <UART_SetConfig+0x118>)
 8003a5a:	fba3 0302 	umull	r0, r3, r3, r2
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	2064      	movs	r0, #100	@ 0x64
 8003a62:	fb00 f303 	mul.w	r3, r0, r3
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	3332      	adds	r3, #50	@ 0x32
 8003a6c:	4a07      	ldr	r2, [pc, #28]	@ (8003a8c <UART_SetConfig+0x118>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	095b      	lsrs	r3, r3, #5
 8003a74:	f003 020f 	and.w	r2, r3, #15
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	440a      	add	r2, r1
 8003a7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003a80:	bf00      	nop
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40013800 	.word	0x40013800
 8003a8c:	51eb851f 	.word	0x51eb851f

08003a90 <cos>:
 8003a90:	b530      	push	{r4, r5, lr}
 8003a92:	4d20      	ldr	r5, [pc, #128]	@ (8003b14 <cos+0x84>)
 8003a94:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8003a98:	42ac      	cmp	r4, r5
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	d806      	bhi.n	8003ab0 <cos+0x20>
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	b007      	add	sp, #28
 8003aa8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003aac:	f000 b87c 	b.w	8003ba8 <__kernel_cos>
 8003ab0:	4d19      	ldr	r5, [pc, #100]	@ (8003b18 <cos+0x88>)
 8003ab2:	42ac      	cmp	r4, r5
 8003ab4:	d903      	bls.n	8003abe <cos+0x2e>
 8003ab6:	f7fc fb4f 	bl	8000158 <__aeabi_dsub>
 8003aba:	b007      	add	sp, #28
 8003abc:	bd30      	pop	{r4, r5, pc}
 8003abe:	aa02      	add	r2, sp, #8
 8003ac0:	f000 f9ea 	bl	8003e98 <__ieee754_rem_pio2>
 8003ac4:	f000 0003 	and.w	r0, r0, #3
 8003ac8:	2801      	cmp	r0, #1
 8003aca:	d009      	beq.n	8003ae0 <cos+0x50>
 8003acc:	2802      	cmp	r0, #2
 8003ace:	d011      	beq.n	8003af4 <cos+0x64>
 8003ad0:	b9b8      	cbnz	r0, 8003b02 <cos+0x72>
 8003ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ada:	f000 f865 	bl	8003ba8 <__kernel_cos>
 8003ade:	e7ec      	b.n	8003aba <cos+0x2a>
 8003ae0:	9000      	str	r0, [sp, #0]
 8003ae2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ae6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003aea:	f000 f91d 	bl	8003d28 <__kernel_sin>
 8003aee:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8003af2:	e7e2      	b.n	8003aba <cos+0x2a>
 8003af4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003af8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003afc:	f000 f854 	bl	8003ba8 <__kernel_cos>
 8003b00:	e7f5      	b.n	8003aee <cos+0x5e>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b0e:	f000 f90b 	bl	8003d28 <__kernel_sin>
 8003b12:	e7d2      	b.n	8003aba <cos+0x2a>
 8003b14:	3fe921fb 	.word	0x3fe921fb
 8003b18:	7fefffff 	.word	0x7fefffff

08003b1c <sin>:
 8003b1c:	b530      	push	{r4, r5, lr}
 8003b1e:	4d20      	ldr	r5, [pc, #128]	@ (8003ba0 <sin+0x84>)
 8003b20:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8003b24:	42ac      	cmp	r4, r5
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	b087      	sub	sp, #28
 8003b2c:	d806      	bhi.n	8003b3c <sin+0x20>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	2200      	movs	r2, #0
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	2300      	movs	r3, #0
 8003b36:	f000 f8f7 	bl	8003d28 <__kernel_sin>
 8003b3a:	e004      	b.n	8003b46 <sin+0x2a>
 8003b3c:	4d19      	ldr	r5, [pc, #100]	@ (8003ba4 <sin+0x88>)
 8003b3e:	42ac      	cmp	r4, r5
 8003b40:	d903      	bls.n	8003b4a <sin+0x2e>
 8003b42:	f7fc fb09 	bl	8000158 <__aeabi_dsub>
 8003b46:	b007      	add	sp, #28
 8003b48:	bd30      	pop	{r4, r5, pc}
 8003b4a:	aa02      	add	r2, sp, #8
 8003b4c:	f000 f9a4 	bl	8003e98 <__ieee754_rem_pio2>
 8003b50:	f000 0003 	and.w	r0, r0, #3
 8003b54:	2801      	cmp	r0, #1
 8003b56:	d009      	beq.n	8003b6c <sin+0x50>
 8003b58:	2802      	cmp	r0, #2
 8003b5a:	d00e      	beq.n	8003b7a <sin+0x5e>
 8003b5c:	b9c0      	cbnz	r0, 8003b90 <sin+0x74>
 8003b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b62:	2301      	movs	r3, #1
 8003b64:	9300      	str	r3, [sp, #0]
 8003b66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b6a:	e7e4      	b.n	8003b36 <sin+0x1a>
 8003b6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b74:	f000 f818 	bl	8003ba8 <__kernel_cos>
 8003b78:	e7e5      	b.n	8003b46 <sin+0x2a>
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b86:	f000 f8cf 	bl	8003d28 <__kernel_sin>
 8003b8a:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8003b8e:	e7da      	b.n	8003b46 <sin+0x2a>
 8003b90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b98:	f000 f806 	bl	8003ba8 <__kernel_cos>
 8003b9c:	e7f5      	b.n	8003b8a <sin+0x6e>
 8003b9e:	bf00      	nop
 8003ba0:	3fe921fb 	.word	0x3fe921fb
 8003ba4:	7fefffff 	.word	0x7fefffff

08003ba8 <__kernel_cos>:
 8003ba8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bac:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8003bb0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8003bb4:	4680      	mov	r8, r0
 8003bb6:	4689      	mov	r9, r1
 8003bb8:	e9cd 2300 	strd	r2, r3, [sp]
 8003bbc:	d204      	bcs.n	8003bc8 <__kernel_cos+0x20>
 8003bbe:	f7fc ff1d 	bl	80009fc <__aeabi_d2iz>
 8003bc2:	2800      	cmp	r0, #0
 8003bc4:	f000 8086 	beq.w	8003cd4 <__kernel_cos+0x12c>
 8003bc8:	4642      	mov	r2, r8
 8003bca:	464b      	mov	r3, r9
 8003bcc:	4640      	mov	r0, r8
 8003bce:	4649      	mov	r1, r9
 8003bd0:	f7fc fc7a 	bl	80004c8 <__aeabi_dmul>
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	4b4e      	ldr	r3, [pc, #312]	@ (8003d10 <__kernel_cos+0x168>)
 8003bd8:	4604      	mov	r4, r0
 8003bda:	460d      	mov	r5, r1
 8003bdc:	f7fc fc74 	bl	80004c8 <__aeabi_dmul>
 8003be0:	a33f      	add	r3, pc, #252	@ (adr r3, 8003ce0 <__kernel_cos+0x138>)
 8003be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be6:	4682      	mov	sl, r0
 8003be8:	468b      	mov	fp, r1
 8003bea:	4620      	mov	r0, r4
 8003bec:	4629      	mov	r1, r5
 8003bee:	f7fc fc6b 	bl	80004c8 <__aeabi_dmul>
 8003bf2:	a33d      	add	r3, pc, #244	@ (adr r3, 8003ce8 <__kernel_cos+0x140>)
 8003bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf8:	f7fc fab0 	bl	800015c <__adddf3>
 8003bfc:	4622      	mov	r2, r4
 8003bfe:	462b      	mov	r3, r5
 8003c00:	f7fc fc62 	bl	80004c8 <__aeabi_dmul>
 8003c04:	a33a      	add	r3, pc, #232	@ (adr r3, 8003cf0 <__kernel_cos+0x148>)
 8003c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0a:	f7fc faa5 	bl	8000158 <__aeabi_dsub>
 8003c0e:	4622      	mov	r2, r4
 8003c10:	462b      	mov	r3, r5
 8003c12:	f7fc fc59 	bl	80004c8 <__aeabi_dmul>
 8003c16:	a338      	add	r3, pc, #224	@ (adr r3, 8003cf8 <__kernel_cos+0x150>)
 8003c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c1c:	f7fc fa9e 	bl	800015c <__adddf3>
 8003c20:	4622      	mov	r2, r4
 8003c22:	462b      	mov	r3, r5
 8003c24:	f7fc fc50 	bl	80004c8 <__aeabi_dmul>
 8003c28:	a335      	add	r3, pc, #212	@ (adr r3, 8003d00 <__kernel_cos+0x158>)
 8003c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2e:	f7fc fa93 	bl	8000158 <__aeabi_dsub>
 8003c32:	4622      	mov	r2, r4
 8003c34:	462b      	mov	r3, r5
 8003c36:	f7fc fc47 	bl	80004c8 <__aeabi_dmul>
 8003c3a:	a333      	add	r3, pc, #204	@ (adr r3, 8003d08 <__kernel_cos+0x160>)
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f7fc fa8c 	bl	800015c <__adddf3>
 8003c44:	4622      	mov	r2, r4
 8003c46:	462b      	mov	r3, r5
 8003c48:	f7fc fc3e 	bl	80004c8 <__aeabi_dmul>
 8003c4c:	4622      	mov	r2, r4
 8003c4e:	462b      	mov	r3, r5
 8003c50:	f7fc fc3a 	bl	80004c8 <__aeabi_dmul>
 8003c54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c58:	4604      	mov	r4, r0
 8003c5a:	460d      	mov	r5, r1
 8003c5c:	4640      	mov	r0, r8
 8003c5e:	4649      	mov	r1, r9
 8003c60:	f7fc fc32 	bl	80004c8 <__aeabi_dmul>
 8003c64:	460b      	mov	r3, r1
 8003c66:	4602      	mov	r2, r0
 8003c68:	4629      	mov	r1, r5
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	f7fc fa74 	bl	8000158 <__aeabi_dsub>
 8003c70:	4b28      	ldr	r3, [pc, #160]	@ (8003d14 <__kernel_cos+0x16c>)
 8003c72:	4680      	mov	r8, r0
 8003c74:	429e      	cmp	r6, r3
 8003c76:	4689      	mov	r9, r1
 8003c78:	d80e      	bhi.n	8003c98 <__kernel_cos+0xf0>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	4650      	mov	r0, sl
 8003c80:	4659      	mov	r1, fp
 8003c82:	f7fc fa69 	bl	8000158 <__aeabi_dsub>
 8003c86:	4602      	mov	r2, r0
 8003c88:	2000      	movs	r0, #0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	4922      	ldr	r1, [pc, #136]	@ (8003d18 <__kernel_cos+0x170>)
 8003c8e:	f7fc fa63 	bl	8000158 <__aeabi_dsub>
 8003c92:	b003      	add	sp, #12
 8003c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c98:	2400      	movs	r4, #0
 8003c9a:	4b20      	ldr	r3, [pc, #128]	@ (8003d1c <__kernel_cos+0x174>)
 8003c9c:	4622      	mov	r2, r4
 8003c9e:	429e      	cmp	r6, r3
 8003ca0:	bf8c      	ite	hi
 8003ca2:	4d1f      	ldrhi	r5, [pc, #124]	@ (8003d20 <__kernel_cos+0x178>)
 8003ca4:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 8003ca8:	462b      	mov	r3, r5
 8003caa:	2000      	movs	r0, #0
 8003cac:	491a      	ldr	r1, [pc, #104]	@ (8003d18 <__kernel_cos+0x170>)
 8003cae:	f7fc fa53 	bl	8000158 <__aeabi_dsub>
 8003cb2:	4622      	mov	r2, r4
 8003cb4:	4606      	mov	r6, r0
 8003cb6:	460f      	mov	r7, r1
 8003cb8:	462b      	mov	r3, r5
 8003cba:	4650      	mov	r0, sl
 8003cbc:	4659      	mov	r1, fp
 8003cbe:	f7fc fa4b 	bl	8000158 <__aeabi_dsub>
 8003cc2:	4642      	mov	r2, r8
 8003cc4:	464b      	mov	r3, r9
 8003cc6:	f7fc fa47 	bl	8000158 <__aeabi_dsub>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4630      	mov	r0, r6
 8003cd0:	4639      	mov	r1, r7
 8003cd2:	e7dc      	b.n	8003c8e <__kernel_cos+0xe6>
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	4910      	ldr	r1, [pc, #64]	@ (8003d18 <__kernel_cos+0x170>)
 8003cd8:	e7db      	b.n	8003c92 <__kernel_cos+0xea>
 8003cda:	bf00      	nop
 8003cdc:	f3af 8000 	nop.w
 8003ce0:	be8838d4 	.word	0xbe8838d4
 8003ce4:	bda8fae9 	.word	0xbda8fae9
 8003ce8:	bdb4b1c4 	.word	0xbdb4b1c4
 8003cec:	3e21ee9e 	.word	0x3e21ee9e
 8003cf0:	809c52ad 	.word	0x809c52ad
 8003cf4:	3e927e4f 	.word	0x3e927e4f
 8003cf8:	19cb1590 	.word	0x19cb1590
 8003cfc:	3efa01a0 	.word	0x3efa01a0
 8003d00:	16c15177 	.word	0x16c15177
 8003d04:	3f56c16c 	.word	0x3f56c16c
 8003d08:	5555554c 	.word	0x5555554c
 8003d0c:	3fa55555 	.word	0x3fa55555
 8003d10:	3fe00000 	.word	0x3fe00000
 8003d14:	3fd33332 	.word	0x3fd33332
 8003d18:	3ff00000 	.word	0x3ff00000
 8003d1c:	3fe90000 	.word	0x3fe90000
 8003d20:	3fd20000 	.word	0x3fd20000
 8003d24:	00000000 	.word	0x00000000

08003d28 <__kernel_sin>:
 8003d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d2c:	461f      	mov	r7, r3
 8003d2e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003d32:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003d36:	4604      	mov	r4, r0
 8003d38:	460d      	mov	r5, r1
 8003d3a:	4616      	mov	r6, r2
 8003d3c:	b085      	sub	sp, #20
 8003d3e:	d203      	bcs.n	8003d48 <__kernel_sin+0x20>
 8003d40:	f7fc fe5c 	bl	80009fc <__aeabi_d2iz>
 8003d44:	2800      	cmp	r0, #0
 8003d46:	d051      	beq.n	8003dec <__kernel_sin+0xc4>
 8003d48:	4622      	mov	r2, r4
 8003d4a:	462b      	mov	r3, r5
 8003d4c:	4620      	mov	r0, r4
 8003d4e:	4629      	mov	r1, r5
 8003d50:	f7fc fbba 	bl	80004c8 <__aeabi_dmul>
 8003d54:	4682      	mov	sl, r0
 8003d56:	468b      	mov	fp, r1
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	4620      	mov	r0, r4
 8003d5e:	4629      	mov	r1, r5
 8003d60:	f7fc fbb2 	bl	80004c8 <__aeabi_dmul>
 8003d64:	a33e      	add	r3, pc, #248	@ (adr r3, 8003e60 <__kernel_sin+0x138>)
 8003d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6a:	4680      	mov	r8, r0
 8003d6c:	4689      	mov	r9, r1
 8003d6e:	4650      	mov	r0, sl
 8003d70:	4659      	mov	r1, fp
 8003d72:	f7fc fba9 	bl	80004c8 <__aeabi_dmul>
 8003d76:	a33c      	add	r3, pc, #240	@ (adr r3, 8003e68 <__kernel_sin+0x140>)
 8003d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7c:	f7fc f9ec 	bl	8000158 <__aeabi_dsub>
 8003d80:	4652      	mov	r2, sl
 8003d82:	465b      	mov	r3, fp
 8003d84:	f7fc fba0 	bl	80004c8 <__aeabi_dmul>
 8003d88:	a339      	add	r3, pc, #228	@ (adr r3, 8003e70 <__kernel_sin+0x148>)
 8003d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8e:	f7fc f9e5 	bl	800015c <__adddf3>
 8003d92:	4652      	mov	r2, sl
 8003d94:	465b      	mov	r3, fp
 8003d96:	f7fc fb97 	bl	80004c8 <__aeabi_dmul>
 8003d9a:	a337      	add	r3, pc, #220	@ (adr r3, 8003e78 <__kernel_sin+0x150>)
 8003d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da0:	f7fc f9da 	bl	8000158 <__aeabi_dsub>
 8003da4:	4652      	mov	r2, sl
 8003da6:	465b      	mov	r3, fp
 8003da8:	f7fc fb8e 	bl	80004c8 <__aeabi_dmul>
 8003dac:	a334      	add	r3, pc, #208	@ (adr r3, 8003e80 <__kernel_sin+0x158>)
 8003dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db2:	f7fc f9d3 	bl	800015c <__adddf3>
 8003db6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003db8:	e9cd 0100 	strd	r0, r1, [sp]
 8003dbc:	b9db      	cbnz	r3, 8003df6 <__kernel_sin+0xce>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	4650      	mov	r0, sl
 8003dc4:	4659      	mov	r1, fp
 8003dc6:	f7fc fb7f 	bl	80004c8 <__aeabi_dmul>
 8003dca:	a32f      	add	r3, pc, #188	@ (adr r3, 8003e88 <__kernel_sin+0x160>)
 8003dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd0:	f7fc f9c2 	bl	8000158 <__aeabi_dsub>
 8003dd4:	4642      	mov	r2, r8
 8003dd6:	464b      	mov	r3, r9
 8003dd8:	f7fc fb76 	bl	80004c8 <__aeabi_dmul>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	460b      	mov	r3, r1
 8003de0:	4620      	mov	r0, r4
 8003de2:	4629      	mov	r1, r5
 8003de4:	f7fc f9ba 	bl	800015c <__adddf3>
 8003de8:	4604      	mov	r4, r0
 8003dea:	460d      	mov	r5, r1
 8003dec:	4620      	mov	r0, r4
 8003dee:	4629      	mov	r1, r5
 8003df0:	b005      	add	sp, #20
 8003df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003df6:	2200      	movs	r2, #0
 8003df8:	4630      	mov	r0, r6
 8003dfa:	4639      	mov	r1, r7
 8003dfc:	4b24      	ldr	r3, [pc, #144]	@ (8003e90 <__kernel_sin+0x168>)
 8003dfe:	f7fc fb63 	bl	80004c8 <__aeabi_dmul>
 8003e02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e0a:	4640      	mov	r0, r8
 8003e0c:	4649      	mov	r1, r9
 8003e0e:	f7fc fb5b 	bl	80004c8 <__aeabi_dmul>
 8003e12:	4602      	mov	r2, r0
 8003e14:	460b      	mov	r3, r1
 8003e16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e1a:	f7fc f99d 	bl	8000158 <__aeabi_dsub>
 8003e1e:	4652      	mov	r2, sl
 8003e20:	465b      	mov	r3, fp
 8003e22:	f7fc fb51 	bl	80004c8 <__aeabi_dmul>
 8003e26:	4632      	mov	r2, r6
 8003e28:	463b      	mov	r3, r7
 8003e2a:	f7fc f995 	bl	8000158 <__aeabi_dsub>
 8003e2e:	a316      	add	r3, pc, #88	@ (adr r3, 8003e88 <__kernel_sin+0x160>)
 8003e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e34:	4606      	mov	r6, r0
 8003e36:	460f      	mov	r7, r1
 8003e38:	4640      	mov	r0, r8
 8003e3a:	4649      	mov	r1, r9
 8003e3c:	f7fc fb44 	bl	80004c8 <__aeabi_dmul>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4630      	mov	r0, r6
 8003e46:	4639      	mov	r1, r7
 8003e48:	f7fc f988 	bl	800015c <__adddf3>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4620      	mov	r0, r4
 8003e52:	4629      	mov	r1, r5
 8003e54:	f7fc f980 	bl	8000158 <__aeabi_dsub>
 8003e58:	e7c6      	b.n	8003de8 <__kernel_sin+0xc0>
 8003e5a:	bf00      	nop
 8003e5c:	f3af 8000 	nop.w
 8003e60:	5acfd57c 	.word	0x5acfd57c
 8003e64:	3de5d93a 	.word	0x3de5d93a
 8003e68:	8a2b9ceb 	.word	0x8a2b9ceb
 8003e6c:	3e5ae5e6 	.word	0x3e5ae5e6
 8003e70:	57b1fe7d 	.word	0x57b1fe7d
 8003e74:	3ec71de3 	.word	0x3ec71de3
 8003e78:	19c161d5 	.word	0x19c161d5
 8003e7c:	3f2a01a0 	.word	0x3f2a01a0
 8003e80:	1110f8a6 	.word	0x1110f8a6
 8003e84:	3f811111 	.word	0x3f811111
 8003e88:	55555549 	.word	0x55555549
 8003e8c:	3fc55555 	.word	0x3fc55555
 8003e90:	3fe00000 	.word	0x3fe00000
 8003e94:	00000000 	.word	0x00000000

08003e98 <__ieee754_rem_pio2>:
 8003e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9c:	4bc4      	ldr	r3, [pc, #784]	@ (80041b0 <__ieee754_rem_pio2+0x318>)
 8003e9e:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8003ea2:	b08d      	sub	sp, #52	@ 0x34
 8003ea4:	4598      	cmp	r8, r3
 8003ea6:	4606      	mov	r6, r0
 8003ea8:	460f      	mov	r7, r1
 8003eaa:	4614      	mov	r4, r2
 8003eac:	9104      	str	r1, [sp, #16]
 8003eae:	d807      	bhi.n	8003ec0 <__ieee754_rem_pio2+0x28>
 8003eb0:	e9c2 6700 	strd	r6, r7, [r2]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003ebc:	2500      	movs	r5, #0
 8003ebe:	e026      	b.n	8003f0e <__ieee754_rem_pio2+0x76>
 8003ec0:	4bbc      	ldr	r3, [pc, #752]	@ (80041b4 <__ieee754_rem_pio2+0x31c>)
 8003ec2:	4598      	cmp	r8, r3
 8003ec4:	d876      	bhi.n	8003fb4 <__ieee754_rem_pio2+0x11c>
 8003ec6:	9b04      	ldr	r3, [sp, #16]
 8003ec8:	4dbb      	ldr	r5, [pc, #748]	@ (80041b8 <__ieee754_rem_pio2+0x320>)
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	a3aa      	add	r3, pc, #680	@ (adr r3, 8004178 <__ieee754_rem_pio2+0x2e0>)
 8003ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed2:	dd38      	ble.n	8003f46 <__ieee754_rem_pio2+0xae>
 8003ed4:	f7fc f940 	bl	8000158 <__aeabi_dsub>
 8003ed8:	45a8      	cmp	r8, r5
 8003eda:	4606      	mov	r6, r0
 8003edc:	460f      	mov	r7, r1
 8003ede:	d01a      	beq.n	8003f16 <__ieee754_rem_pio2+0x7e>
 8003ee0:	a3a7      	add	r3, pc, #668	@ (adr r3, 8004180 <__ieee754_rem_pio2+0x2e8>)
 8003ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee6:	f7fc f937 	bl	8000158 <__aeabi_dsub>
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	4680      	mov	r8, r0
 8003ef0:	4689      	mov	r9, r1
 8003ef2:	4630      	mov	r0, r6
 8003ef4:	4639      	mov	r1, r7
 8003ef6:	f7fc f92f 	bl	8000158 <__aeabi_dsub>
 8003efa:	a3a1      	add	r3, pc, #644	@ (adr r3, 8004180 <__ieee754_rem_pio2+0x2e8>)
 8003efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f00:	f7fc f92a 	bl	8000158 <__aeabi_dsub>
 8003f04:	2501      	movs	r5, #1
 8003f06:	e9c4 8900 	strd	r8, r9, [r4]
 8003f0a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003f0e:	4628      	mov	r0, r5
 8003f10:	b00d      	add	sp, #52	@ 0x34
 8003f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f16:	a39c      	add	r3, pc, #624	@ (adr r3, 8004188 <__ieee754_rem_pio2+0x2f0>)
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	f7fc f91c 	bl	8000158 <__aeabi_dsub>
 8003f20:	a39b      	add	r3, pc, #620	@ (adr r3, 8004190 <__ieee754_rem_pio2+0x2f8>)
 8003f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f26:	4606      	mov	r6, r0
 8003f28:	460f      	mov	r7, r1
 8003f2a:	f7fc f915 	bl	8000158 <__aeabi_dsub>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	460b      	mov	r3, r1
 8003f32:	4680      	mov	r8, r0
 8003f34:	4689      	mov	r9, r1
 8003f36:	4630      	mov	r0, r6
 8003f38:	4639      	mov	r1, r7
 8003f3a:	f7fc f90d 	bl	8000158 <__aeabi_dsub>
 8003f3e:	a394      	add	r3, pc, #592	@ (adr r3, 8004190 <__ieee754_rem_pio2+0x2f8>)
 8003f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f44:	e7dc      	b.n	8003f00 <__ieee754_rem_pio2+0x68>
 8003f46:	f7fc f909 	bl	800015c <__adddf3>
 8003f4a:	45a8      	cmp	r8, r5
 8003f4c:	4606      	mov	r6, r0
 8003f4e:	460f      	mov	r7, r1
 8003f50:	d018      	beq.n	8003f84 <__ieee754_rem_pio2+0xec>
 8003f52:	a38b      	add	r3, pc, #556	@ (adr r3, 8004180 <__ieee754_rem_pio2+0x2e8>)
 8003f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f58:	f7fc f900 	bl	800015c <__adddf3>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	460b      	mov	r3, r1
 8003f60:	4680      	mov	r8, r0
 8003f62:	4689      	mov	r9, r1
 8003f64:	4630      	mov	r0, r6
 8003f66:	4639      	mov	r1, r7
 8003f68:	f7fc f8f6 	bl	8000158 <__aeabi_dsub>
 8003f6c:	a384      	add	r3, pc, #528	@ (adr r3, 8004180 <__ieee754_rem_pio2+0x2e8>)
 8003f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f72:	f7fc f8f3 	bl	800015c <__adddf3>
 8003f76:	f04f 35ff 	mov.w	r5, #4294967295
 8003f7a:	e9c4 8900 	strd	r8, r9, [r4]
 8003f7e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003f82:	e7c4      	b.n	8003f0e <__ieee754_rem_pio2+0x76>
 8003f84:	a380      	add	r3, pc, #512	@ (adr r3, 8004188 <__ieee754_rem_pio2+0x2f0>)
 8003f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8a:	f7fc f8e7 	bl	800015c <__adddf3>
 8003f8e:	a380      	add	r3, pc, #512	@ (adr r3, 8004190 <__ieee754_rem_pio2+0x2f8>)
 8003f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f94:	4606      	mov	r6, r0
 8003f96:	460f      	mov	r7, r1
 8003f98:	f7fc f8e0 	bl	800015c <__adddf3>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4680      	mov	r8, r0
 8003fa2:	4689      	mov	r9, r1
 8003fa4:	4630      	mov	r0, r6
 8003fa6:	4639      	mov	r1, r7
 8003fa8:	f7fc f8d6 	bl	8000158 <__aeabi_dsub>
 8003fac:	a378      	add	r3, pc, #480	@ (adr r3, 8004190 <__ieee754_rem_pio2+0x2f8>)
 8003fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb2:	e7de      	b.n	8003f72 <__ieee754_rem_pio2+0xda>
 8003fb4:	4b81      	ldr	r3, [pc, #516]	@ (80041bc <__ieee754_rem_pio2+0x324>)
 8003fb6:	4598      	cmp	r8, r3
 8003fb8:	f200 80cf 	bhi.w	800415a <__ieee754_rem_pio2+0x2c2>
 8003fbc:	f000 f962 	bl	8004284 <fabs>
 8003fc0:	a375      	add	r3, pc, #468	@ (adr r3, 8004198 <__ieee754_rem_pio2+0x300>)
 8003fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc6:	4606      	mov	r6, r0
 8003fc8:	460f      	mov	r7, r1
 8003fca:	f7fc fa7d 	bl	80004c8 <__aeabi_dmul>
 8003fce:	2200      	movs	r2, #0
 8003fd0:	4b7b      	ldr	r3, [pc, #492]	@ (80041c0 <__ieee754_rem_pio2+0x328>)
 8003fd2:	f7fc f8c3 	bl	800015c <__adddf3>
 8003fd6:	f7fc fd11 	bl	80009fc <__aeabi_d2iz>
 8003fda:	4605      	mov	r5, r0
 8003fdc:	f7fc fa0a 	bl	80003f4 <__aeabi_i2d>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fe8:	a363      	add	r3, pc, #396	@ (adr r3, 8004178 <__ieee754_rem_pio2+0x2e0>)
 8003fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fee:	f7fc fa6b 	bl	80004c8 <__aeabi_dmul>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4630      	mov	r0, r6
 8003ff8:	4639      	mov	r1, r7
 8003ffa:	f7fc f8ad 	bl	8000158 <__aeabi_dsub>
 8003ffe:	a360      	add	r3, pc, #384	@ (adr r3, 8004180 <__ieee754_rem_pio2+0x2e8>)
 8004000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004004:	4682      	mov	sl, r0
 8004006:	468b      	mov	fp, r1
 8004008:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800400c:	f7fc fa5c 	bl	80004c8 <__aeabi_dmul>
 8004010:	2d1f      	cmp	r5, #31
 8004012:	4606      	mov	r6, r0
 8004014:	460f      	mov	r7, r1
 8004016:	dc0c      	bgt.n	8004032 <__ieee754_rem_pio2+0x19a>
 8004018:	4b6a      	ldr	r3, [pc, #424]	@ (80041c4 <__ieee754_rem_pio2+0x32c>)
 800401a:	1e6a      	subs	r2, r5, #1
 800401c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004020:	4543      	cmp	r3, r8
 8004022:	d006      	beq.n	8004032 <__ieee754_rem_pio2+0x19a>
 8004024:	4632      	mov	r2, r6
 8004026:	463b      	mov	r3, r7
 8004028:	4650      	mov	r0, sl
 800402a:	4659      	mov	r1, fp
 800402c:	f7fc f894 	bl	8000158 <__aeabi_dsub>
 8004030:	e00e      	b.n	8004050 <__ieee754_rem_pio2+0x1b8>
 8004032:	463b      	mov	r3, r7
 8004034:	4632      	mov	r2, r6
 8004036:	4650      	mov	r0, sl
 8004038:	4659      	mov	r1, fp
 800403a:	f7fc f88d 	bl	8000158 <__aeabi_dsub>
 800403e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004042:	9305      	str	r3, [sp, #20]
 8004044:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004048:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800404c:	2b10      	cmp	r3, #16
 800404e:	dc02      	bgt.n	8004056 <__ieee754_rem_pio2+0x1be>
 8004050:	e9c4 0100 	strd	r0, r1, [r4]
 8004054:	e039      	b.n	80040ca <__ieee754_rem_pio2+0x232>
 8004056:	a34c      	add	r3, pc, #304	@ (adr r3, 8004188 <__ieee754_rem_pio2+0x2f0>)
 8004058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004060:	f7fc fa32 	bl	80004c8 <__aeabi_dmul>
 8004064:	4606      	mov	r6, r0
 8004066:	460f      	mov	r7, r1
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	4650      	mov	r0, sl
 800406e:	4659      	mov	r1, fp
 8004070:	f7fc f872 	bl	8000158 <__aeabi_dsub>
 8004074:	4602      	mov	r2, r0
 8004076:	460b      	mov	r3, r1
 8004078:	4680      	mov	r8, r0
 800407a:	4689      	mov	r9, r1
 800407c:	4650      	mov	r0, sl
 800407e:	4659      	mov	r1, fp
 8004080:	f7fc f86a 	bl	8000158 <__aeabi_dsub>
 8004084:	4632      	mov	r2, r6
 8004086:	463b      	mov	r3, r7
 8004088:	f7fc f866 	bl	8000158 <__aeabi_dsub>
 800408c:	a340      	add	r3, pc, #256	@ (adr r3, 8004190 <__ieee754_rem_pio2+0x2f8>)
 800408e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004092:	4606      	mov	r6, r0
 8004094:	460f      	mov	r7, r1
 8004096:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800409a:	f7fc fa15 	bl	80004c8 <__aeabi_dmul>
 800409e:	4632      	mov	r2, r6
 80040a0:	463b      	mov	r3, r7
 80040a2:	f7fc f859 	bl	8000158 <__aeabi_dsub>
 80040a6:	4602      	mov	r2, r0
 80040a8:	460b      	mov	r3, r1
 80040aa:	4606      	mov	r6, r0
 80040ac:	460f      	mov	r7, r1
 80040ae:	4640      	mov	r0, r8
 80040b0:	4649      	mov	r1, r9
 80040b2:	f7fc f851 	bl	8000158 <__aeabi_dsub>
 80040b6:	9a05      	ldr	r2, [sp, #20]
 80040b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b31      	cmp	r3, #49	@ 0x31
 80040c0:	dc20      	bgt.n	8004104 <__ieee754_rem_pio2+0x26c>
 80040c2:	46c2      	mov	sl, r8
 80040c4:	46cb      	mov	fp, r9
 80040c6:	e9c4 0100 	strd	r0, r1, [r4]
 80040ca:	e9d4 8900 	ldrd	r8, r9, [r4]
 80040ce:	4650      	mov	r0, sl
 80040d0:	4642      	mov	r2, r8
 80040d2:	464b      	mov	r3, r9
 80040d4:	4659      	mov	r1, fp
 80040d6:	f7fc f83f 	bl	8000158 <__aeabi_dsub>
 80040da:	463b      	mov	r3, r7
 80040dc:	4632      	mov	r2, r6
 80040de:	f7fc f83b 	bl	8000158 <__aeabi_dsub>
 80040e2:	9b04      	ldr	r3, [sp, #16]
 80040e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f6bf af10 	bge.w	8003f0e <__ieee754_rem_pio2+0x76>
 80040ee:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80040f2:	6063      	str	r3, [r4, #4]
 80040f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80040f8:	f8c4 8000 	str.w	r8, [r4]
 80040fc:	60a0      	str	r0, [r4, #8]
 80040fe:	60e3      	str	r3, [r4, #12]
 8004100:	426d      	negs	r5, r5
 8004102:	e704      	b.n	8003f0e <__ieee754_rem_pio2+0x76>
 8004104:	a326      	add	r3, pc, #152	@ (adr r3, 80041a0 <__ieee754_rem_pio2+0x308>)
 8004106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800410e:	f7fc f9db 	bl	80004c8 <__aeabi_dmul>
 8004112:	4606      	mov	r6, r0
 8004114:	460f      	mov	r7, r1
 8004116:	4602      	mov	r2, r0
 8004118:	460b      	mov	r3, r1
 800411a:	4640      	mov	r0, r8
 800411c:	4649      	mov	r1, r9
 800411e:	f7fc f81b 	bl	8000158 <__aeabi_dsub>
 8004122:	4602      	mov	r2, r0
 8004124:	460b      	mov	r3, r1
 8004126:	4682      	mov	sl, r0
 8004128:	468b      	mov	fp, r1
 800412a:	4640      	mov	r0, r8
 800412c:	4649      	mov	r1, r9
 800412e:	f7fc f813 	bl	8000158 <__aeabi_dsub>
 8004132:	4632      	mov	r2, r6
 8004134:	463b      	mov	r3, r7
 8004136:	f7fc f80f 	bl	8000158 <__aeabi_dsub>
 800413a:	a31b      	add	r3, pc, #108	@ (adr r3, 80041a8 <__ieee754_rem_pio2+0x310>)
 800413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004140:	4606      	mov	r6, r0
 8004142:	460f      	mov	r7, r1
 8004144:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004148:	f7fc f9be 	bl	80004c8 <__aeabi_dmul>
 800414c:	4632      	mov	r2, r6
 800414e:	463b      	mov	r3, r7
 8004150:	f7fc f802 	bl	8000158 <__aeabi_dsub>
 8004154:	4606      	mov	r6, r0
 8004156:	460f      	mov	r7, r1
 8004158:	e764      	b.n	8004024 <__ieee754_rem_pio2+0x18c>
 800415a:	4b1b      	ldr	r3, [pc, #108]	@ (80041c8 <__ieee754_rem_pio2+0x330>)
 800415c:	4598      	cmp	r8, r3
 800415e:	d935      	bls.n	80041cc <__ieee754_rem_pio2+0x334>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	f7fb fff8 	bl	8000158 <__aeabi_dsub>
 8004168:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800416c:	e9c4 0100 	strd	r0, r1, [r4]
 8004170:	e6a4      	b.n	8003ebc <__ieee754_rem_pio2+0x24>
 8004172:	bf00      	nop
 8004174:	f3af 8000 	nop.w
 8004178:	54400000 	.word	0x54400000
 800417c:	3ff921fb 	.word	0x3ff921fb
 8004180:	1a626331 	.word	0x1a626331
 8004184:	3dd0b461 	.word	0x3dd0b461
 8004188:	1a600000 	.word	0x1a600000
 800418c:	3dd0b461 	.word	0x3dd0b461
 8004190:	2e037073 	.word	0x2e037073
 8004194:	3ba3198a 	.word	0x3ba3198a
 8004198:	6dc9c883 	.word	0x6dc9c883
 800419c:	3fe45f30 	.word	0x3fe45f30
 80041a0:	2e000000 	.word	0x2e000000
 80041a4:	3ba3198a 	.word	0x3ba3198a
 80041a8:	252049c1 	.word	0x252049c1
 80041ac:	397b839a 	.word	0x397b839a
 80041b0:	3fe921fb 	.word	0x3fe921fb
 80041b4:	4002d97b 	.word	0x4002d97b
 80041b8:	3ff921fb 	.word	0x3ff921fb
 80041bc:	413921fb 	.word	0x413921fb
 80041c0:	3fe00000 	.word	0x3fe00000
 80041c4:	08004bbc 	.word	0x08004bbc
 80041c8:	7fefffff 	.word	0x7fefffff
 80041cc:	ea4f 5528 	mov.w	r5, r8, asr #20
 80041d0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80041d4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80041d8:	460f      	mov	r7, r1
 80041da:	f7fc fc0f 	bl	80009fc <__aeabi_d2iz>
 80041de:	f7fc f909 	bl	80003f4 <__aeabi_i2d>
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4630      	mov	r0, r6
 80041e8:	4639      	mov	r1, r7
 80041ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80041ee:	f7fb ffb3 	bl	8000158 <__aeabi_dsub>
 80041f2:	2200      	movs	r2, #0
 80041f4:	4b21      	ldr	r3, [pc, #132]	@ (800427c <__ieee754_rem_pio2+0x3e4>)
 80041f6:	f7fc f967 	bl	80004c8 <__aeabi_dmul>
 80041fa:	460f      	mov	r7, r1
 80041fc:	4606      	mov	r6, r0
 80041fe:	f7fc fbfd 	bl	80009fc <__aeabi_d2iz>
 8004202:	f7fc f8f7 	bl	80003f4 <__aeabi_i2d>
 8004206:	4602      	mov	r2, r0
 8004208:	460b      	mov	r3, r1
 800420a:	4630      	mov	r0, r6
 800420c:	4639      	mov	r1, r7
 800420e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004212:	f7fb ffa1 	bl	8000158 <__aeabi_dsub>
 8004216:	2200      	movs	r2, #0
 8004218:	4b18      	ldr	r3, [pc, #96]	@ (800427c <__ieee754_rem_pio2+0x3e4>)
 800421a:	f7fc f955 	bl	80004c8 <__aeabi_dmul>
 800421e:	f04f 0803 	mov.w	r8, #3
 8004222:	2600      	movs	r6, #0
 8004224:	2700      	movs	r7, #0
 8004226:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800422a:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800422e:	4632      	mov	r2, r6
 8004230:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004234:	463b      	mov	r3, r7
 8004236:	46c2      	mov	sl, r8
 8004238:	f108 38ff 	add.w	r8, r8, #4294967295
 800423c:	f7fc fbac 	bl	8000998 <__aeabi_dcmpeq>
 8004240:	2800      	cmp	r0, #0
 8004242:	d1f4      	bne.n	800422e <__ieee754_rem_pio2+0x396>
 8004244:	4b0e      	ldr	r3, [pc, #56]	@ (8004280 <__ieee754_rem_pio2+0x3e8>)
 8004246:	462a      	mov	r2, r5
 8004248:	9301      	str	r3, [sp, #4]
 800424a:	2302      	movs	r3, #2
 800424c:	4621      	mov	r1, r4
 800424e:	9300      	str	r3, [sp, #0]
 8004250:	a806      	add	r0, sp, #24
 8004252:	4653      	mov	r3, sl
 8004254:	f000 f81a 	bl	800428c <__kernel_rem_pio2>
 8004258:	9b04      	ldr	r3, [sp, #16]
 800425a:	4605      	mov	r5, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	f6bf ae56 	bge.w	8003f0e <__ieee754_rem_pio2+0x76>
 8004262:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004266:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800426a:	e9c4 2300 	strd	r2, r3, [r4]
 800426e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8004272:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004276:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800427a:	e741      	b.n	8004100 <__ieee754_rem_pio2+0x268>
 800427c:	41700000 	.word	0x41700000
 8004280:	08004c3c 	.word	0x08004c3c

08004284 <fabs>:
 8004284:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004288:	4619      	mov	r1, r3
 800428a:	4770      	bx	lr

0800428c <__kernel_rem_pio2>:
 800428c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004290:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8004294:	9308      	str	r3, [sp, #32]
 8004296:	9104      	str	r1, [sp, #16]
 8004298:	4bb6      	ldr	r3, [pc, #728]	@ (8004574 <__kernel_rem_pio2+0x2e8>)
 800429a:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 800429c:	f112 0f14 	cmn.w	r2, #20
 80042a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80042a4:	bfa8      	it	ge
 80042a6:	1ed4      	subge	r4, r2, #3
 80042a8:	9302      	str	r3, [sp, #8]
 80042aa:	9b08      	ldr	r3, [sp, #32]
 80042ac:	bfb8      	it	lt
 80042ae:	2400      	movlt	r4, #0
 80042b0:	f103 33ff 	add.w	r3, r3, #4294967295
 80042b4:	9306      	str	r3, [sp, #24]
 80042b6:	bfa4      	itt	ge
 80042b8:	2318      	movge	r3, #24
 80042ba:	fb94 f4f3 	sdivge	r4, r4, r3
 80042be:	f06f 0317 	mvn.w	r3, #23
 80042c2:	fb04 3303 	mla	r3, r4, r3, r3
 80042c6:	eb03 0a02 	add.w	sl, r3, r2
 80042ca:	9a06      	ldr	r2, [sp, #24]
 80042cc:	9b02      	ldr	r3, [sp, #8]
 80042ce:	1aa7      	subs	r7, r4, r2
 80042d0:	eb03 0802 	add.w	r8, r3, r2
 80042d4:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 80042d6:	2500      	movs	r5, #0
 80042d8:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80042dc:	2200      	movs	r2, #0
 80042de:	2300      	movs	r3, #0
 80042e0:	9009      	str	r0, [sp, #36]	@ 0x24
 80042e2:	ae20      	add	r6, sp, #128	@ 0x80
 80042e4:	4545      	cmp	r5, r8
 80042e6:	dd14      	ble.n	8004312 <__kernel_rem_pio2+0x86>
 80042e8:	f04f 0800 	mov.w	r8, #0
 80042ec:	9a08      	ldr	r2, [sp, #32]
 80042ee:	ab20      	add	r3, sp, #128	@ 0x80
 80042f0:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80042f4:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 80042f8:	9b02      	ldr	r3, [sp, #8]
 80042fa:	4598      	cmp	r8, r3
 80042fc:	dc35      	bgt.n	800436a <__kernel_rem_pio2+0xde>
 80042fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004300:	2200      	movs	r2, #0
 8004302:	f1a3 0908 	sub.w	r9, r3, #8
 8004306:	2300      	movs	r3, #0
 8004308:	462f      	mov	r7, r5
 800430a:	2600      	movs	r6, #0
 800430c:	e9cd 2300 	strd	r2, r3, [sp]
 8004310:	e01f      	b.n	8004352 <__kernel_rem_pio2+0xc6>
 8004312:	42ef      	cmn	r7, r5
 8004314:	d40b      	bmi.n	800432e <__kernel_rem_pio2+0xa2>
 8004316:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800431a:	e9cd 2300 	strd	r2, r3, [sp]
 800431e:	f7fc f869 	bl	80003f4 <__aeabi_i2d>
 8004322:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004326:	e8e6 0102 	strd	r0, r1, [r6], #8
 800432a:	3501      	adds	r5, #1
 800432c:	e7da      	b.n	80042e4 <__kernel_rem_pio2+0x58>
 800432e:	4610      	mov	r0, r2
 8004330:	4619      	mov	r1, r3
 8004332:	e7f8      	b.n	8004326 <__kernel_rem_pio2+0x9a>
 8004334:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004338:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800433c:	f7fc f8c4 	bl	80004c8 <__aeabi_dmul>
 8004340:	4602      	mov	r2, r0
 8004342:	460b      	mov	r3, r1
 8004344:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004348:	f7fb ff08 	bl	800015c <__adddf3>
 800434c:	e9cd 0100 	strd	r0, r1, [sp]
 8004350:	3601      	adds	r6, #1
 8004352:	9b06      	ldr	r3, [sp, #24]
 8004354:	3f08      	subs	r7, #8
 8004356:	429e      	cmp	r6, r3
 8004358:	ddec      	ble.n	8004334 <__kernel_rem_pio2+0xa8>
 800435a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800435e:	f108 0801 	add.w	r8, r8, #1
 8004362:	e8eb 2302 	strd	r2, r3, [fp], #8
 8004366:	3508      	adds	r5, #8
 8004368:	e7c6      	b.n	80042f8 <__kernel_rem_pio2+0x6c>
 800436a:	9b02      	ldr	r3, [sp, #8]
 800436c:	aa0c      	add	r2, sp, #48	@ 0x30
 800436e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004372:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004374:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8004376:	f8dd b008 	ldr.w	fp, [sp, #8]
 800437a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800437e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004380:	ab98      	add	r3, sp, #608	@ 0x260
 8004382:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004386:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 800438a:	ab70      	add	r3, sp, #448	@ 0x1c0
 800438c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004390:	ae0c      	add	r6, sp, #48	@ 0x30
 8004392:	4698      	mov	r8, r3
 8004394:	46b1      	mov	r9, r6
 8004396:	465f      	mov	r7, fp
 8004398:	9307      	str	r3, [sp, #28]
 800439a:	2f00      	cmp	r7, #0
 800439c:	f1a8 0808 	sub.w	r8, r8, #8
 80043a0:	dc71      	bgt.n	8004486 <__kernel_rem_pio2+0x1fa>
 80043a2:	4652      	mov	r2, sl
 80043a4:	4620      	mov	r0, r4
 80043a6:	4629      	mov	r1, r5
 80043a8:	f000 fa96 	bl	80048d8 <scalbn>
 80043ac:	2200      	movs	r2, #0
 80043ae:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80043b2:	4604      	mov	r4, r0
 80043b4:	460d      	mov	r5, r1
 80043b6:	f7fc f887 	bl	80004c8 <__aeabi_dmul>
 80043ba:	f000 fb05 	bl	80049c8 <floor>
 80043be:	2200      	movs	r2, #0
 80043c0:	4b6d      	ldr	r3, [pc, #436]	@ (8004578 <__kernel_rem_pio2+0x2ec>)
 80043c2:	f7fc f881 	bl	80004c8 <__aeabi_dmul>
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4620      	mov	r0, r4
 80043cc:	4629      	mov	r1, r5
 80043ce:	f7fb fec3 	bl	8000158 <__aeabi_dsub>
 80043d2:	460d      	mov	r5, r1
 80043d4:	4604      	mov	r4, r0
 80043d6:	f7fc fb11 	bl	80009fc <__aeabi_d2iz>
 80043da:	9005      	str	r0, [sp, #20]
 80043dc:	f7fc f80a 	bl	80003f4 <__aeabi_i2d>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4620      	mov	r0, r4
 80043e6:	4629      	mov	r1, r5
 80043e8:	f7fb feb6 	bl	8000158 <__aeabi_dsub>
 80043ec:	f1ba 0f00 	cmp.w	sl, #0
 80043f0:	4680      	mov	r8, r0
 80043f2:	4689      	mov	r9, r1
 80043f4:	dd6d      	ble.n	80044d2 <__kernel_rem_pio2+0x246>
 80043f6:	f10b 31ff 	add.w	r1, fp, #4294967295
 80043fa:	ab0c      	add	r3, sp, #48	@ 0x30
 80043fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004400:	9c05      	ldr	r4, [sp, #20]
 8004402:	f1ca 0018 	rsb	r0, sl, #24
 8004406:	fa43 f200 	asr.w	r2, r3, r0
 800440a:	4414      	add	r4, r2
 800440c:	4082      	lsls	r2, r0
 800440e:	1a9b      	subs	r3, r3, r2
 8004410:	aa0c      	add	r2, sp, #48	@ 0x30
 8004412:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8004416:	f1ca 0217 	rsb	r2, sl, #23
 800441a:	9405      	str	r4, [sp, #20]
 800441c:	4113      	asrs	r3, r2
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	9b00      	ldr	r3, [sp, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	dd64      	ble.n	80044f0 <__kernel_rem_pio2+0x264>
 8004426:	2200      	movs	r2, #0
 8004428:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800442c:	4614      	mov	r4, r2
 800442e:	9b05      	ldr	r3, [sp, #20]
 8004430:	3301      	adds	r3, #1
 8004432:	9305      	str	r3, [sp, #20]
 8004434:	4593      	cmp	fp, r2
 8004436:	f300 80ab 	bgt.w	8004590 <__kernel_rem_pio2+0x304>
 800443a:	f1ba 0f00 	cmp.w	sl, #0
 800443e:	dd07      	ble.n	8004450 <__kernel_rem_pio2+0x1c4>
 8004440:	f1ba 0f01 	cmp.w	sl, #1
 8004444:	f000 80b2 	beq.w	80045ac <__kernel_rem_pio2+0x320>
 8004448:	f1ba 0f02 	cmp.w	sl, #2
 800444c:	f000 80b9 	beq.w	80045c2 <__kernel_rem_pio2+0x336>
 8004450:	9b00      	ldr	r3, [sp, #0]
 8004452:	2b02      	cmp	r3, #2
 8004454:	d14c      	bne.n	80044f0 <__kernel_rem_pio2+0x264>
 8004456:	4642      	mov	r2, r8
 8004458:	464b      	mov	r3, r9
 800445a:	2000      	movs	r0, #0
 800445c:	4947      	ldr	r1, [pc, #284]	@ (800457c <__kernel_rem_pio2+0x2f0>)
 800445e:	f7fb fe7b 	bl	8000158 <__aeabi_dsub>
 8004462:	4680      	mov	r8, r0
 8004464:	4689      	mov	r9, r1
 8004466:	2c00      	cmp	r4, #0
 8004468:	d042      	beq.n	80044f0 <__kernel_rem_pio2+0x264>
 800446a:	4652      	mov	r2, sl
 800446c:	2000      	movs	r0, #0
 800446e:	4943      	ldr	r1, [pc, #268]	@ (800457c <__kernel_rem_pio2+0x2f0>)
 8004470:	f000 fa32 	bl	80048d8 <scalbn>
 8004474:	4602      	mov	r2, r0
 8004476:	460b      	mov	r3, r1
 8004478:	4640      	mov	r0, r8
 800447a:	4649      	mov	r1, r9
 800447c:	f7fb fe6c 	bl	8000158 <__aeabi_dsub>
 8004480:	4680      	mov	r8, r0
 8004482:	4689      	mov	r9, r1
 8004484:	e034      	b.n	80044f0 <__kernel_rem_pio2+0x264>
 8004486:	2200      	movs	r2, #0
 8004488:	4b3d      	ldr	r3, [pc, #244]	@ (8004580 <__kernel_rem_pio2+0x2f4>)
 800448a:	4620      	mov	r0, r4
 800448c:	4629      	mov	r1, r5
 800448e:	f7fc f81b 	bl	80004c8 <__aeabi_dmul>
 8004492:	f7fc fab3 	bl	80009fc <__aeabi_d2iz>
 8004496:	f7fb ffad 	bl	80003f4 <__aeabi_i2d>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	e9cd 2300 	strd	r2, r3, [sp]
 80044a2:	2200      	movs	r2, #0
 80044a4:	4b37      	ldr	r3, [pc, #220]	@ (8004584 <__kernel_rem_pio2+0x2f8>)
 80044a6:	f7fc f80f 	bl	80004c8 <__aeabi_dmul>
 80044aa:	4602      	mov	r2, r0
 80044ac:	460b      	mov	r3, r1
 80044ae:	4620      	mov	r0, r4
 80044b0:	4629      	mov	r1, r5
 80044b2:	f7fb fe51 	bl	8000158 <__aeabi_dsub>
 80044b6:	f7fc faa1 	bl	80009fc <__aeabi_d2iz>
 80044ba:	e9d8 2300 	ldrd	r2, r3, [r8]
 80044be:	f849 0b04 	str.w	r0, [r9], #4
 80044c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80044c6:	f7fb fe49 	bl	800015c <__adddf3>
 80044ca:	3f01      	subs	r7, #1
 80044cc:	4604      	mov	r4, r0
 80044ce:	460d      	mov	r5, r1
 80044d0:	e763      	b.n	800439a <__kernel_rem_pio2+0x10e>
 80044d2:	d106      	bne.n	80044e2 <__kernel_rem_pio2+0x256>
 80044d4:	f10b 33ff 	add.w	r3, fp, #4294967295
 80044d8:	aa0c      	add	r2, sp, #48	@ 0x30
 80044da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044de:	15db      	asrs	r3, r3, #23
 80044e0:	e79d      	b.n	800441e <__kernel_rem_pio2+0x192>
 80044e2:	2200      	movs	r2, #0
 80044e4:	4b28      	ldr	r3, [pc, #160]	@ (8004588 <__kernel_rem_pio2+0x2fc>)
 80044e6:	f7fc fa75 	bl	80009d4 <__aeabi_dcmpge>
 80044ea:	2800      	cmp	r0, #0
 80044ec:	d13f      	bne.n	800456e <__kernel_rem_pio2+0x2e2>
 80044ee:	9000      	str	r0, [sp, #0]
 80044f0:	2200      	movs	r2, #0
 80044f2:	2300      	movs	r3, #0
 80044f4:	4640      	mov	r0, r8
 80044f6:	4649      	mov	r1, r9
 80044f8:	f7fc fa4e 	bl	8000998 <__aeabi_dcmpeq>
 80044fc:	2800      	cmp	r0, #0
 80044fe:	f000 80af 	beq.w	8004660 <__kernel_rem_pio2+0x3d4>
 8004502:	2200      	movs	r2, #0
 8004504:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004508:	9902      	ldr	r1, [sp, #8]
 800450a:	428b      	cmp	r3, r1
 800450c:	da61      	bge.n	80045d2 <__kernel_rem_pio2+0x346>
 800450e:	2a00      	cmp	r2, #0
 8004510:	d076      	beq.n	8004600 <__kernel_rem_pio2+0x374>
 8004512:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004516:	ab0c      	add	r3, sp, #48	@ 0x30
 8004518:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800451c:	f1aa 0a18 	sub.w	sl, sl, #24
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0f6      	beq.n	8004512 <__kernel_rem_pio2+0x286>
 8004524:	4652      	mov	r2, sl
 8004526:	2000      	movs	r0, #0
 8004528:	4914      	ldr	r1, [pc, #80]	@ (800457c <__kernel_rem_pio2+0x2f0>)
 800452a:	f000 f9d5 	bl	80048d8 <scalbn>
 800452e:	465d      	mov	r5, fp
 8004530:	4606      	mov	r6, r0
 8004532:	460f      	mov	r7, r1
 8004534:	f04f 0900 	mov.w	r9, #0
 8004538:	ab70      	add	r3, sp, #448	@ 0x1c0
 800453a:	f8df a044 	ldr.w	sl, [pc, #68]	@ 8004580 <__kernel_rem_pio2+0x2f4>
 800453e:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8004542:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 8004546:	2d00      	cmp	r5, #0
 8004548:	f280 80c0 	bge.w	80046cc <__kernel_rem_pio2+0x440>
 800454c:	465d      	mov	r5, fp
 800454e:	2d00      	cmp	r5, #0
 8004550:	f2c0 80f0 	blt.w	8004734 <__kernel_rem_pio2+0x4a8>
 8004554:	4b0d      	ldr	r3, [pc, #52]	@ (800458c <__kernel_rem_pio2+0x300>)
 8004556:	f04f 0900 	mov.w	r9, #0
 800455a:	9306      	str	r3, [sp, #24]
 800455c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800455e:	f04f 0a00 	mov.w	sl, #0
 8004562:	2700      	movs	r7, #0
 8004564:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8004568:	ebab 0605 	sub.w	r6, fp, r5
 800456c:	e0d6      	b.n	800471c <__kernel_rem_pio2+0x490>
 800456e:	2302      	movs	r3, #2
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	e758      	b.n	8004426 <__kernel_rem_pio2+0x19a>
 8004574:	08004d88 	.word	0x08004d88
 8004578:	40200000 	.word	0x40200000
 800457c:	3ff00000 	.word	0x3ff00000
 8004580:	3e700000 	.word	0x3e700000
 8004584:	41700000 	.word	0x41700000
 8004588:	3fe00000 	.word	0x3fe00000
 800458c:	08004d48 	.word	0x08004d48
 8004590:	f856 3b04 	ldr.w	r3, [r6], #4
 8004594:	b944      	cbnz	r4, 80045a8 <__kernel_rem_pio2+0x31c>
 8004596:	b123      	cbz	r3, 80045a2 <__kernel_rem_pio2+0x316>
 8004598:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800459c:	f846 3c04 	str.w	r3, [r6, #-4]
 80045a0:	2301      	movs	r3, #1
 80045a2:	461c      	mov	r4, r3
 80045a4:	3201      	adds	r2, #1
 80045a6:	e745      	b.n	8004434 <__kernel_rem_pio2+0x1a8>
 80045a8:	1acb      	subs	r3, r1, r3
 80045aa:	e7f7      	b.n	800459c <__kernel_rem_pio2+0x310>
 80045ac:	f10b 32ff 	add.w	r2, fp, #4294967295
 80045b0:	ab0c      	add	r3, sp, #48	@ 0x30
 80045b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045b6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80045ba:	a90c      	add	r1, sp, #48	@ 0x30
 80045bc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80045c0:	e746      	b.n	8004450 <__kernel_rem_pio2+0x1c4>
 80045c2:	f10b 32ff 	add.w	r2, fp, #4294967295
 80045c6:	ab0c      	add	r3, sp, #48	@ 0x30
 80045c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045cc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80045d0:	e7f3      	b.n	80045ba <__kernel_rem_pio2+0x32e>
 80045d2:	a90c      	add	r1, sp, #48	@ 0x30
 80045d4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80045d8:	3b01      	subs	r3, #1
 80045da:	430a      	orrs	r2, r1
 80045dc:	e794      	b.n	8004508 <__kernel_rem_pio2+0x27c>
 80045de:	3401      	adds	r4, #1
 80045e0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80045e4:	2a00      	cmp	r2, #0
 80045e6:	d0fa      	beq.n	80045de <__kernel_rem_pio2+0x352>
 80045e8:	9b08      	ldr	r3, [sp, #32]
 80045ea:	aa20      	add	r2, sp, #128	@ 0x80
 80045ec:	445b      	add	r3, fp
 80045ee:	f10b 0801 	add.w	r8, fp, #1
 80045f2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80045f6:	445c      	add	r4, fp
 80045f8:	4544      	cmp	r4, r8
 80045fa:	da04      	bge.n	8004606 <__kernel_rem_pio2+0x37a>
 80045fc:	46a3      	mov	fp, r4
 80045fe:	e6bf      	b.n	8004380 <__kernel_rem_pio2+0xf4>
 8004600:	2401      	movs	r4, #1
 8004602:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004604:	e7ec      	b.n	80045e0 <__kernel_rem_pio2+0x354>
 8004606:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004608:	46ab      	mov	fp, r5
 800460a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800460e:	f7fb fef1 	bl	80003f4 <__aeabi_i2d>
 8004612:	f04f 0900 	mov.w	r9, #0
 8004616:	2600      	movs	r6, #0
 8004618:	2700      	movs	r7, #0
 800461a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800461c:	e9c5 0100 	strd	r0, r1, [r5]
 8004620:	3b08      	subs	r3, #8
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	9b06      	ldr	r3, [sp, #24]
 8004626:	4599      	cmp	r9, r3
 8004628:	dd07      	ble.n	800463a <__kernel_rem_pio2+0x3ae>
 800462a:	9b07      	ldr	r3, [sp, #28]
 800462c:	f108 0801 	add.w	r8, r8, #1
 8004630:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 8004634:	3508      	adds	r5, #8
 8004636:	9307      	str	r3, [sp, #28]
 8004638:	e7de      	b.n	80045f8 <__kernel_rem_pio2+0x36c>
 800463a:	9900      	ldr	r1, [sp, #0]
 800463c:	f109 0901 	add.w	r9, r9, #1
 8004640:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8004644:	9100      	str	r1, [sp, #0]
 8004646:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 800464a:	f7fb ff3d 	bl	80004c8 <__aeabi_dmul>
 800464e:	4602      	mov	r2, r0
 8004650:	460b      	mov	r3, r1
 8004652:	4630      	mov	r0, r6
 8004654:	4639      	mov	r1, r7
 8004656:	f7fb fd81 	bl	800015c <__adddf3>
 800465a:	4606      	mov	r6, r0
 800465c:	460f      	mov	r7, r1
 800465e:	e7e1      	b.n	8004624 <__kernel_rem_pio2+0x398>
 8004660:	f1ca 0200 	rsb	r2, sl, #0
 8004664:	4640      	mov	r0, r8
 8004666:	4649      	mov	r1, r9
 8004668:	f000 f936 	bl	80048d8 <scalbn>
 800466c:	2200      	movs	r2, #0
 800466e:	4b97      	ldr	r3, [pc, #604]	@ (80048cc <__kernel_rem_pio2+0x640>)
 8004670:	4604      	mov	r4, r0
 8004672:	460d      	mov	r5, r1
 8004674:	f7fc f9ae 	bl	80009d4 <__aeabi_dcmpge>
 8004678:	b300      	cbz	r0, 80046bc <__kernel_rem_pio2+0x430>
 800467a:	2200      	movs	r2, #0
 800467c:	4b94      	ldr	r3, [pc, #592]	@ (80048d0 <__kernel_rem_pio2+0x644>)
 800467e:	4620      	mov	r0, r4
 8004680:	4629      	mov	r1, r5
 8004682:	f7fb ff21 	bl	80004c8 <__aeabi_dmul>
 8004686:	f7fc f9b9 	bl	80009fc <__aeabi_d2iz>
 800468a:	4606      	mov	r6, r0
 800468c:	f7fb feb2 	bl	80003f4 <__aeabi_i2d>
 8004690:	2200      	movs	r2, #0
 8004692:	4b8e      	ldr	r3, [pc, #568]	@ (80048cc <__kernel_rem_pio2+0x640>)
 8004694:	f7fb ff18 	bl	80004c8 <__aeabi_dmul>
 8004698:	460b      	mov	r3, r1
 800469a:	4602      	mov	r2, r0
 800469c:	4629      	mov	r1, r5
 800469e:	4620      	mov	r0, r4
 80046a0:	f7fb fd5a 	bl	8000158 <__aeabi_dsub>
 80046a4:	f7fc f9aa 	bl	80009fc <__aeabi_d2iz>
 80046a8:	ab0c      	add	r3, sp, #48	@ 0x30
 80046aa:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80046ae:	f10b 0b01 	add.w	fp, fp, #1
 80046b2:	f10a 0a18 	add.w	sl, sl, #24
 80046b6:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 80046ba:	e733      	b.n	8004524 <__kernel_rem_pio2+0x298>
 80046bc:	4620      	mov	r0, r4
 80046be:	4629      	mov	r1, r5
 80046c0:	f7fc f99c 	bl	80009fc <__aeabi_d2iz>
 80046c4:	ab0c      	add	r3, sp, #48	@ 0x30
 80046c6:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80046ca:	e72b      	b.n	8004524 <__kernel_rem_pio2+0x298>
 80046cc:	ab0c      	add	r3, sp, #48	@ 0x30
 80046ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80046d2:	f7fb fe8f 	bl	80003f4 <__aeabi_i2d>
 80046d6:	4632      	mov	r2, r6
 80046d8:	463b      	mov	r3, r7
 80046da:	f7fb fef5 	bl	80004c8 <__aeabi_dmul>
 80046de:	464a      	mov	r2, r9
 80046e0:	e868 0102 	strd	r0, r1, [r8], #-8
 80046e4:	4653      	mov	r3, sl
 80046e6:	4630      	mov	r0, r6
 80046e8:	4639      	mov	r1, r7
 80046ea:	f7fb feed 	bl	80004c8 <__aeabi_dmul>
 80046ee:	3d01      	subs	r5, #1
 80046f0:	4606      	mov	r6, r0
 80046f2:	460f      	mov	r7, r1
 80046f4:	e727      	b.n	8004546 <__kernel_rem_pio2+0x2ba>
 80046f6:	f8dd c018 	ldr.w	ip, [sp, #24]
 80046fa:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 80046fe:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8004702:	f8cd c018 	str.w	ip, [sp, #24]
 8004706:	f7fb fedf 	bl	80004c8 <__aeabi_dmul>
 800470a:	4602      	mov	r2, r0
 800470c:	460b      	mov	r3, r1
 800470e:	4648      	mov	r0, r9
 8004710:	4651      	mov	r1, sl
 8004712:	f7fb fd23 	bl	800015c <__adddf3>
 8004716:	4681      	mov	r9, r0
 8004718:	468a      	mov	sl, r1
 800471a:	3701      	adds	r7, #1
 800471c:	9b02      	ldr	r3, [sp, #8]
 800471e:	429f      	cmp	r7, r3
 8004720:	dc01      	bgt.n	8004726 <__kernel_rem_pio2+0x49a>
 8004722:	42be      	cmp	r6, r7
 8004724:	dae7      	bge.n	80046f6 <__kernel_rem_pio2+0x46a>
 8004726:	ab48      	add	r3, sp, #288	@ 0x120
 8004728:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800472c:	e9c6 9a00 	strd	r9, sl, [r6]
 8004730:	3d01      	subs	r5, #1
 8004732:	e70c      	b.n	800454e <__kernel_rem_pio2+0x2c2>
 8004734:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004736:	2b02      	cmp	r3, #2
 8004738:	dc09      	bgt.n	800474e <__kernel_rem_pio2+0x4c2>
 800473a:	2b00      	cmp	r3, #0
 800473c:	dc2c      	bgt.n	8004798 <__kernel_rem_pio2+0x50c>
 800473e:	d04e      	beq.n	80047de <__kernel_rem_pio2+0x552>
 8004740:	9b05      	ldr	r3, [sp, #20]
 8004742:	f003 0007 	and.w	r0, r3, #7
 8004746:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800474a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800474e:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004750:	2b03      	cmp	r3, #3
 8004752:	d1f5      	bne.n	8004740 <__kernel_rem_pio2+0x4b4>
 8004754:	ab48      	add	r3, sp, #288	@ 0x120
 8004756:	441c      	add	r4, r3
 8004758:	4625      	mov	r5, r4
 800475a:	46da      	mov	sl, fp
 800475c:	f1ba 0f00 	cmp.w	sl, #0
 8004760:	dc63      	bgt.n	800482a <__kernel_rem_pio2+0x59e>
 8004762:	4625      	mov	r5, r4
 8004764:	46da      	mov	sl, fp
 8004766:	f1ba 0f01 	cmp.w	sl, #1
 800476a:	dc7b      	bgt.n	8004864 <__kernel_rem_pio2+0x5d8>
 800476c:	2000      	movs	r0, #0
 800476e:	2100      	movs	r1, #0
 8004770:	f1bb 0f01 	cmp.w	fp, #1
 8004774:	f300 8093 	bgt.w	800489e <__kernel_rem_pio2+0x612>
 8004778:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800477c:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8004780:	9b00      	ldr	r3, [sp, #0]
 8004782:	2b00      	cmp	r3, #0
 8004784:	f040 8092 	bne.w	80048ac <__kernel_rem_pio2+0x620>
 8004788:	9b04      	ldr	r3, [sp, #16]
 800478a:	e9c3 7800 	strd	r7, r8, [r3]
 800478e:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8004792:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004796:	e7d3      	b.n	8004740 <__kernel_rem_pio2+0x4b4>
 8004798:	465d      	mov	r5, fp
 800479a:	2000      	movs	r0, #0
 800479c:	2100      	movs	r1, #0
 800479e:	ab48      	add	r3, sp, #288	@ 0x120
 80047a0:	441c      	add	r4, r3
 80047a2:	2d00      	cmp	r5, #0
 80047a4:	da32      	bge.n	800480c <__kernel_rem_pio2+0x580>
 80047a6:	9b00      	ldr	r3, [sp, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d035      	beq.n	8004818 <__kernel_rem_pio2+0x58c>
 80047ac:	4602      	mov	r2, r0
 80047ae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80047b2:	9c04      	ldr	r4, [sp, #16]
 80047b4:	2501      	movs	r5, #1
 80047b6:	e9c4 2300 	strd	r2, r3, [r4]
 80047ba:	4602      	mov	r2, r0
 80047bc:	460b      	mov	r3, r1
 80047be:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80047c2:	f7fb fcc9 	bl	8000158 <__aeabi_dsub>
 80047c6:	ac48      	add	r4, sp, #288	@ 0x120
 80047c8:	45ab      	cmp	fp, r5
 80047ca:	da28      	bge.n	800481e <__kernel_rem_pio2+0x592>
 80047cc:	9b00      	ldr	r3, [sp, #0]
 80047ce:	b113      	cbz	r3, 80047d6 <__kernel_rem_pio2+0x54a>
 80047d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80047d4:	4619      	mov	r1, r3
 80047d6:	9b04      	ldr	r3, [sp, #16]
 80047d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80047dc:	e7b0      	b.n	8004740 <__kernel_rem_pio2+0x4b4>
 80047de:	2000      	movs	r0, #0
 80047e0:	2100      	movs	r1, #0
 80047e2:	ab48      	add	r3, sp, #288	@ 0x120
 80047e4:	441c      	add	r4, r3
 80047e6:	f1bb 0f00 	cmp.w	fp, #0
 80047ea:	da08      	bge.n	80047fe <__kernel_rem_pio2+0x572>
 80047ec:	9b00      	ldr	r3, [sp, #0]
 80047ee:	b113      	cbz	r3, 80047f6 <__kernel_rem_pio2+0x56a>
 80047f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80047f4:	4619      	mov	r1, r3
 80047f6:	9b04      	ldr	r3, [sp, #16]
 80047f8:	e9c3 0100 	strd	r0, r1, [r3]
 80047fc:	e7a0      	b.n	8004740 <__kernel_rem_pio2+0x4b4>
 80047fe:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8004802:	f7fb fcab 	bl	800015c <__adddf3>
 8004806:	f10b 3bff 	add.w	fp, fp, #4294967295
 800480a:	e7ec      	b.n	80047e6 <__kernel_rem_pio2+0x55a>
 800480c:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8004810:	f7fb fca4 	bl	800015c <__adddf3>
 8004814:	3d01      	subs	r5, #1
 8004816:	e7c4      	b.n	80047a2 <__kernel_rem_pio2+0x516>
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	e7c9      	b.n	80047b2 <__kernel_rem_pio2+0x526>
 800481e:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 8004822:	f7fb fc9b 	bl	800015c <__adddf3>
 8004826:	3501      	adds	r5, #1
 8004828:	e7ce      	b.n	80047c8 <__kernel_rem_pio2+0x53c>
 800482a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800482e:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8004832:	4640      	mov	r0, r8
 8004834:	4649      	mov	r1, r9
 8004836:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800483a:	f7fb fc8f 	bl	800015c <__adddf3>
 800483e:	4602      	mov	r2, r0
 8004840:	460b      	mov	r3, r1
 8004842:	4606      	mov	r6, r0
 8004844:	460f      	mov	r7, r1
 8004846:	4640      	mov	r0, r8
 8004848:	4649      	mov	r1, r9
 800484a:	f7fb fc85 	bl	8000158 <__aeabi_dsub>
 800484e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004852:	f7fb fc83 	bl	800015c <__adddf3>
 8004856:	e865 0102 	strd	r0, r1, [r5], #-8
 800485a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800485e:	e9c5 6700 	strd	r6, r7, [r5]
 8004862:	e77b      	b.n	800475c <__kernel_rem_pio2+0x4d0>
 8004864:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004868:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 800486c:	4640      	mov	r0, r8
 800486e:	4649      	mov	r1, r9
 8004870:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004874:	f7fb fc72 	bl	800015c <__adddf3>
 8004878:	4602      	mov	r2, r0
 800487a:	460b      	mov	r3, r1
 800487c:	4606      	mov	r6, r0
 800487e:	460f      	mov	r7, r1
 8004880:	4640      	mov	r0, r8
 8004882:	4649      	mov	r1, r9
 8004884:	f7fb fc68 	bl	8000158 <__aeabi_dsub>
 8004888:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800488c:	f7fb fc66 	bl	800015c <__adddf3>
 8004890:	e865 0102 	strd	r0, r1, [r5], #-8
 8004894:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004898:	e9c5 6700 	strd	r6, r7, [r5]
 800489c:	e763      	b.n	8004766 <__kernel_rem_pio2+0x4da>
 800489e:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80048a2:	f7fb fc5b 	bl	800015c <__adddf3>
 80048a6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80048aa:	e761      	b.n	8004770 <__kernel_rem_pio2+0x4e4>
 80048ac:	9b04      	ldr	r3, [sp, #16]
 80048ae:	9a04      	ldr	r2, [sp, #16]
 80048b0:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 80048b4:	601f      	str	r7, [r3, #0]
 80048b6:	605c      	str	r4, [r3, #4]
 80048b8:	609d      	str	r5, [r3, #8]
 80048ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80048be:	60d3      	str	r3, [r2, #12]
 80048c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80048c4:	6110      	str	r0, [r2, #16]
 80048c6:	6153      	str	r3, [r2, #20]
 80048c8:	e73a      	b.n	8004740 <__kernel_rem_pio2+0x4b4>
 80048ca:	bf00      	nop
 80048cc:	41700000 	.word	0x41700000
 80048d0:	3e700000 	.word	0x3e700000
 80048d4:	00000000 	.word	0x00000000

080048d8 <scalbn>:
 80048d8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80048dc:	4616      	mov	r6, r2
 80048de:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80048e2:	4683      	mov	fp, r0
 80048e4:	468c      	mov	ip, r1
 80048e6:	460b      	mov	r3, r1
 80048e8:	b982      	cbnz	r2, 800490c <scalbn+0x34>
 80048ea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80048ee:	4303      	orrs	r3, r0
 80048f0:	d039      	beq.n	8004966 <scalbn+0x8e>
 80048f2:	4b2f      	ldr	r3, [pc, #188]	@ (80049b0 <scalbn+0xd8>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	f7fb fde7 	bl	80004c8 <__aeabi_dmul>
 80048fa:	4b2e      	ldr	r3, [pc, #184]	@ (80049b4 <scalbn+0xdc>)
 80048fc:	4683      	mov	fp, r0
 80048fe:	429e      	cmp	r6, r3
 8004900:	468c      	mov	ip, r1
 8004902:	da0d      	bge.n	8004920 <scalbn+0x48>
 8004904:	a326      	add	r3, pc, #152	@ (adr r3, 80049a0 <scalbn+0xc8>)
 8004906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490a:	e01b      	b.n	8004944 <scalbn+0x6c>
 800490c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8004910:	42ba      	cmp	r2, r7
 8004912:	d109      	bne.n	8004928 <scalbn+0x50>
 8004914:	4602      	mov	r2, r0
 8004916:	f7fb fc21 	bl	800015c <__adddf3>
 800491a:	4683      	mov	fp, r0
 800491c:	468c      	mov	ip, r1
 800491e:	e022      	b.n	8004966 <scalbn+0x8e>
 8004920:	460b      	mov	r3, r1
 8004922:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004926:	3a36      	subs	r2, #54	@ 0x36
 8004928:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800492c:	428e      	cmp	r6, r1
 800492e:	dd0c      	ble.n	800494a <scalbn+0x72>
 8004930:	a31d      	add	r3, pc, #116	@ (adr r3, 80049a8 <scalbn+0xd0>)
 8004932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004936:	461c      	mov	r4, r3
 8004938:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800493c:	f361 74df 	bfi	r4, r1, #31, #1
 8004940:	4621      	mov	r1, r4
 8004942:	481d      	ldr	r0, [pc, #116]	@ (80049b8 <scalbn+0xe0>)
 8004944:	f7fb fdc0 	bl	80004c8 <__aeabi_dmul>
 8004948:	e7e7      	b.n	800491a <scalbn+0x42>
 800494a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800494e:	4432      	add	r2, r6
 8004950:	428a      	cmp	r2, r1
 8004952:	dced      	bgt.n	8004930 <scalbn+0x58>
 8004954:	2a00      	cmp	r2, #0
 8004956:	dd0a      	ble.n	800496e <scalbn+0x96>
 8004958:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800495c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004960:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004964:	46ac      	mov	ip, r5
 8004966:	4658      	mov	r0, fp
 8004968:	4661      	mov	r1, ip
 800496a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800496e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8004972:	da09      	bge.n	8004988 <scalbn+0xb0>
 8004974:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8004978:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800497c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8004980:	480e      	ldr	r0, [pc, #56]	@ (80049bc <scalbn+0xe4>)
 8004982:	f041 011f 	orr.w	r1, r1, #31
 8004986:	e7bd      	b.n	8004904 <scalbn+0x2c>
 8004988:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800498c:	3236      	adds	r2, #54	@ 0x36
 800498e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004992:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004996:	4658      	mov	r0, fp
 8004998:	4629      	mov	r1, r5
 800499a:	2200      	movs	r2, #0
 800499c:	4b08      	ldr	r3, [pc, #32]	@ (80049c0 <scalbn+0xe8>)
 800499e:	e7d1      	b.n	8004944 <scalbn+0x6c>
 80049a0:	c2f8f359 	.word	0xc2f8f359
 80049a4:	01a56e1f 	.word	0x01a56e1f
 80049a8:	8800759c 	.word	0x8800759c
 80049ac:	7e37e43c 	.word	0x7e37e43c
 80049b0:	43500000 	.word	0x43500000
 80049b4:	ffff3cb0 	.word	0xffff3cb0
 80049b8:	8800759c 	.word	0x8800759c
 80049bc:	c2f8f359 	.word	0xc2f8f359
 80049c0:	3c900000 	.word	0x3c900000
 80049c4:	00000000 	.word	0x00000000

080049c8 <floor>:
 80049c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049cc:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80049d0:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 80049d4:	2e13      	cmp	r6, #19
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	460c      	mov	r4, r1
 80049dc:	4605      	mov	r5, r0
 80049de:	4680      	mov	r8, r0
 80049e0:	dc35      	bgt.n	8004a4e <floor+0x86>
 80049e2:	2e00      	cmp	r6, #0
 80049e4:	da17      	bge.n	8004a16 <floor+0x4e>
 80049e6:	a334      	add	r3, pc, #208	@ (adr r3, 8004ab8 <floor+0xf0>)
 80049e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ec:	f7fb fbb6 	bl	800015c <__adddf3>
 80049f0:	2200      	movs	r2, #0
 80049f2:	2300      	movs	r3, #0
 80049f4:	f7fb fff8 	bl	80009e8 <__aeabi_dcmpgt>
 80049f8:	b150      	cbz	r0, 8004a10 <floor+0x48>
 80049fa:	2c00      	cmp	r4, #0
 80049fc:	da57      	bge.n	8004aae <floor+0xe6>
 80049fe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004a02:	432c      	orrs	r4, r5
 8004a04:	2500      	movs	r5, #0
 8004a06:	42ac      	cmp	r4, r5
 8004a08:	4c2d      	ldr	r4, [pc, #180]	@ (8004ac0 <floor+0xf8>)
 8004a0a:	bf08      	it	eq
 8004a0c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004a10:	4623      	mov	r3, r4
 8004a12:	462a      	mov	r2, r5
 8004a14:	e024      	b.n	8004a60 <floor+0x98>
 8004a16:	4f2b      	ldr	r7, [pc, #172]	@ (8004ac4 <floor+0xfc>)
 8004a18:	4137      	asrs	r7, r6
 8004a1a:	ea01 0c07 	and.w	ip, r1, r7
 8004a1e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8004a22:	d01d      	beq.n	8004a60 <floor+0x98>
 8004a24:	a324      	add	r3, pc, #144	@ (adr r3, 8004ab8 <floor+0xf0>)
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	f7fb fb97 	bl	800015c <__adddf3>
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2300      	movs	r3, #0
 8004a32:	f7fb ffd9 	bl	80009e8 <__aeabi_dcmpgt>
 8004a36:	2800      	cmp	r0, #0
 8004a38:	d0ea      	beq.n	8004a10 <floor+0x48>
 8004a3a:	2c00      	cmp	r4, #0
 8004a3c:	bfbe      	ittt	lt
 8004a3e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004a42:	4133      	asrlt	r3, r6
 8004a44:	18e4      	addlt	r4, r4, r3
 8004a46:	2500      	movs	r5, #0
 8004a48:	ea24 0407 	bic.w	r4, r4, r7
 8004a4c:	e7e0      	b.n	8004a10 <floor+0x48>
 8004a4e:	2e33      	cmp	r6, #51	@ 0x33
 8004a50:	dd0a      	ble.n	8004a68 <floor+0xa0>
 8004a52:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8004a56:	d103      	bne.n	8004a60 <floor+0x98>
 8004a58:	f7fb fb80 	bl	800015c <__adddf3>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	460b      	mov	r3, r1
 8004a60:	4610      	mov	r0, r2
 8004a62:	4619      	mov	r1, r3
 8004a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a68:	f04f 3cff 	mov.w	ip, #4294967295
 8004a6c:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8004a70:	fa2c f707 	lsr.w	r7, ip, r7
 8004a74:	4207      	tst	r7, r0
 8004a76:	d0f3      	beq.n	8004a60 <floor+0x98>
 8004a78:	a30f      	add	r3, pc, #60	@ (adr r3, 8004ab8 <floor+0xf0>)
 8004a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7e:	f7fb fb6d 	bl	800015c <__adddf3>
 8004a82:	2200      	movs	r2, #0
 8004a84:	2300      	movs	r3, #0
 8004a86:	f7fb ffaf 	bl	80009e8 <__aeabi_dcmpgt>
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	d0c0      	beq.n	8004a10 <floor+0x48>
 8004a8e:	2c00      	cmp	r4, #0
 8004a90:	da0a      	bge.n	8004aa8 <floor+0xe0>
 8004a92:	2e14      	cmp	r6, #20
 8004a94:	d101      	bne.n	8004a9a <floor+0xd2>
 8004a96:	3401      	adds	r4, #1
 8004a98:	e006      	b.n	8004aa8 <floor+0xe0>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8004aa0:	40b3      	lsls	r3, r6
 8004aa2:	441d      	add	r5, r3
 8004aa4:	4545      	cmp	r5, r8
 8004aa6:	d3f6      	bcc.n	8004a96 <floor+0xce>
 8004aa8:	ea25 0507 	bic.w	r5, r5, r7
 8004aac:	e7b0      	b.n	8004a10 <floor+0x48>
 8004aae:	2500      	movs	r5, #0
 8004ab0:	462c      	mov	r4, r5
 8004ab2:	e7ad      	b.n	8004a10 <floor+0x48>
 8004ab4:	f3af 8000 	nop.w
 8004ab8:	8800759c 	.word	0x8800759c
 8004abc:	7e37e43c 	.word	0x7e37e43c
 8004ac0:	bff00000 	.word	0xbff00000
 8004ac4:	000fffff 	.word	0x000fffff

08004ac8 <exit>:
 8004ac8:	b508      	push	{r3, lr}
 8004aca:	4b06      	ldr	r3, [pc, #24]	@ (8004ae4 <exit+0x1c>)
 8004acc:	4604      	mov	r4, r0
 8004ace:	b113      	cbz	r3, 8004ad6 <exit+0xe>
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	f3af 8000 	nop.w
 8004ad6:	4b04      	ldr	r3, [pc, #16]	@ (8004ae8 <exit+0x20>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	b103      	cbz	r3, 8004ade <exit+0x16>
 8004adc:	4798      	blx	r3
 8004ade:	4620      	mov	r0, r4
 8004ae0:	f7fd fbe8 	bl	80022b4 <_exit>
 8004ae4:	00000000 	.word	0x00000000
 8004ae8:	200003d4 	.word	0x200003d4

08004aec <memset>:
 8004aec:	4603      	mov	r3, r0
 8004aee:	4402      	add	r2, r0
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d100      	bne.n	8004af6 <memset+0xa>
 8004af4:	4770      	bx	lr
 8004af6:	f803 1b01 	strb.w	r1, [r3], #1
 8004afa:	e7f9      	b.n	8004af0 <memset+0x4>

08004afc <__errno>:
 8004afc:	4b01      	ldr	r3, [pc, #4]	@ (8004b04 <__errno+0x8>)
 8004afe:	6818      	ldr	r0, [r3, #0]
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	2000001c 	.word	0x2000001c

08004b08 <__libc_init_array>:
 8004b08:	b570      	push	{r4, r5, r6, lr}
 8004b0a:	2600      	movs	r6, #0
 8004b0c:	4d0c      	ldr	r5, [pc, #48]	@ (8004b40 <__libc_init_array+0x38>)
 8004b0e:	4c0d      	ldr	r4, [pc, #52]	@ (8004b44 <__libc_init_array+0x3c>)
 8004b10:	1b64      	subs	r4, r4, r5
 8004b12:	10a4      	asrs	r4, r4, #2
 8004b14:	42a6      	cmp	r6, r4
 8004b16:	d109      	bne.n	8004b2c <__libc_init_array+0x24>
 8004b18:	f000 f828 	bl	8004b6c <_init>
 8004b1c:	2600      	movs	r6, #0
 8004b1e:	4d0a      	ldr	r5, [pc, #40]	@ (8004b48 <__libc_init_array+0x40>)
 8004b20:	4c0a      	ldr	r4, [pc, #40]	@ (8004b4c <__libc_init_array+0x44>)
 8004b22:	1b64      	subs	r4, r4, r5
 8004b24:	10a4      	asrs	r4, r4, #2
 8004b26:	42a6      	cmp	r6, r4
 8004b28:	d105      	bne.n	8004b36 <__libc_init_array+0x2e>
 8004b2a:	bd70      	pop	{r4, r5, r6, pc}
 8004b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b30:	4798      	blx	r3
 8004b32:	3601      	adds	r6, #1
 8004b34:	e7ee      	b.n	8004b14 <__libc_init_array+0xc>
 8004b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b3a:	4798      	blx	r3
 8004b3c:	3601      	adds	r6, #1
 8004b3e:	e7f2      	b.n	8004b26 <__libc_init_array+0x1e>
 8004b40:	08004d98 	.word	0x08004d98
 8004b44:	08004d98 	.word	0x08004d98
 8004b48:	08004d98 	.word	0x08004d98
 8004b4c:	08004da0 	.word	0x08004da0

08004b50 <memcpy>:
 8004b50:	440a      	add	r2, r1
 8004b52:	4291      	cmp	r1, r2
 8004b54:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b58:	d100      	bne.n	8004b5c <memcpy+0xc>
 8004b5a:	4770      	bx	lr
 8004b5c:	b510      	push	{r4, lr}
 8004b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b62:	4291      	cmp	r1, r2
 8004b64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b68:	d1f9      	bne.n	8004b5e <memcpy+0xe>
 8004b6a:	bd10      	pop	{r4, pc}

08004b6c <_init>:
 8004b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b6e:	bf00      	nop
 8004b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b72:	bc08      	pop	{r3}
 8004b74:	469e      	mov	lr, r3
 8004b76:	4770      	bx	lr

08004b78 <_fini>:
 8004b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b7a:	bf00      	nop
 8004b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b7e:	bc08      	pop	{r3}
 8004b80:	469e      	mov	lr, r3
 8004b82:	4770      	bx	lr
