// Seed: 2780490287
module module_0 (
    output uwire id_0,
    output tri1  id_1,
    output tri   id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  uwire id_5,
    output wand  id_6
);
  logic id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd63
) (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    output uwire id_3,
    input wand id_4,
    output tri1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri0 id_8,
    input supply1 _id_9,
    input supply0 id_10[1 : -1],
    output uwire id_11
);
  supply0 [1 : id_9] id_13 = -1, id_14 = id_14;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_7,
      id_4,
      id_11,
      id_6,
      id_8
  );
endmodule
