// Seed: 2299175391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = 1;
  assign id_6 = 1 == id_1;
  assign id_5 = -1;
endmodule
module module_1 (
    id_1#(.id_2(-1)),
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21#(
        .id_22(-1),
        .id_23(-1),
        .id_24(-1)
    ),
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_29 = id_32;
  module_0 modCall_1 (
      id_34,
      id_29,
      id_20,
      id_33,
      id_19,
      id_11,
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_36;
  assign id_35 = id_13;
  always begin : LABEL_0
    begin : LABEL_0
      id_14 <= 1'h0 - id_13;
    end
  end
endmodule
