INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:08:17 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 tehb1/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            muli2/multiply_unit/q2_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.807ns (16.629%)  route 4.046ns (83.371%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 7.202 - 6.000 ) 
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=750, unset)          1.329     1.329    tehb1/clk
    SLICE_X4Y116         FDCE                                         r  tehb1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDCE (Prop_fdce_C_Q)         0.223     1.552 r  tehb1/full_reg_reg/Q
                         net (fo=47, routed)          0.550     2.102    tehb1/full_reg
    SLICE_X2Y112         LUT3 (Prop_lut3_I1_O)        0.043     2.145 r  tehb1/Memory[2][0]_i_1/O
                         net (fo=13, routed)          0.257     2.402    tehb1/data_reg_reg[7]_0[0]
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.043     2.445 r  tehb1/data_reg[6]_i_4/O
                         net (fo=1, routed)           0.099     2.544    tehb1/data_reg[6]_i_4_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.043     2.587 r  tehb1/data_reg[6]_i_3/O
                         net (fo=4, routed)           0.211     2.797    tehb1/data_reg[6]_i_3_n_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I0_O)        0.043     2.840 r  tehb1/dataOutArray[0]0_carry_i_8/O
                         net (fo=2, routed)           0.309     3.149    tehb1/dataOutArray[0]0_carry_i_8_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I4_O)        0.043     3.192 r  tehb1/dataOutArray[0]0_carry_i_1__0/O
                         net (fo=1, routed)           0.361     3.553    cmpi2/DI[2]
    SLICE_X5Y114         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     3.750 r  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=36, routed)          0.591     4.341    control_merge5/oehb1/O146[0]
    SLICE_X5Y121         LUT6 (Prop_lut6_I5_O)        0.043     4.384 f  control_merge5/oehb1/Memory[0][0]_i_2/O
                         net (fo=21, routed)          0.344     4.728    control_merge5/oehb1/data_reg_reg[0]_0
    SLICE_X4Y121         LUT4 (Prop_lut4_I2_O)        0.043     4.771 r  control_merge5/oehb1/full_reg_i_5__0/O
                         net (fo=13, routed)          0.362     5.133    mux4/tehb1/data_reg_reg[7]_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I1_O)        0.043     5.176 r  mux4/tehb1/data_reg[7]_i_2__1/O
                         net (fo=2, routed)           0.344     5.520    mux6/tehb1/data_reg_reg[7]_0[7]
    SLICE_X4Y118         LUT3 (Prop_lut3_I2_O)        0.043     5.563 r  mux6/tehb1/q2_reg_i_2/O
                         net (fo=24, routed)          0.619     6.182    muli2/multiply_unit/A[7]
    DSP48_X0Y47          DSP48E1                                      r  muli2/multiply_unit/q2_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=750, unset)          1.202     7.202    muli2/multiply_unit/clk
    DSP48_X0Y47          DSP48E1                                      r  muli2/multiply_unit/q2_reg/CLK
                         clock pessimism              0.085     7.287    
                         clock uncertainty           -0.035     7.251    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.261     6.990    muli2/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  0.808    




