// Seed: 39143595
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output reg id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output id_9,
    output logic id_10,
    input id_11,
    input id_12,
    output id_13
);
  always @(1 or id_8) begin
    id_2 <= 1;
  end
  always @(id_4) begin
    id_1 <= 1'd0 & id_12;
  end
  logic id_14;
endmodule
