set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/Video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl
set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl
set_global_assignment -name VERILOG_FILE Pushbuttons.v
 set_global_assignment -name VERILOG_FILE Audio.v
 set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/Video/altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl
set_global_assignment -name VERILOG_FILE VGA_Dual_Clock_FIFO.v
 set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl
set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl
set_global_assignment -name VERILOG_FILE Alpha_Blending.v
 set_global_assignment -name VERILOG_FILE AV_Config.v
 set_global_assignment -name VERILOG_FILE VGA_Controller.v
 set_global_assignment -name VERILOG_FILE HEX7_HEX4.v
 set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Input_Output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl
set_global_assignment -name VERILOG_FILE External_Clocks.v
 set_global_assignment -name VERILOG_FILE SRAM.v
 set_global_assignment -name VERILOG_FILE HEX3_HEX0.v
 set_global_assignment -name VERILOG_FILE Expansion_JP1.v
 set_global_assignment -name VERILOG_FILE VGA_Pixel_Scaler.v
 set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Communications/altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl
set_global_assignment -name VERILOG_FILE Expansion_JP2.v
 set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/altera_up_avalon_clocks/altera_up_avalon_clocks_hw.tcl
set_global_assignment -name VERILOG_FILE Serial_Port.v
 set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/Video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl
set_global_assignment -name VERILOG_FILE VGA_Pixel_RGB_Resampler.v
 set_global_assignment -name VERILOG_FILE VGA_Char_Buffer.v
 set_global_assignment -name SDC_FILE CPU.sdc
set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl
set_global_assignment -name VERILOG_FILE PS2_Port.v
 set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl
set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl
set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl
set_global_assignment -name SDC_FILE [file join $::quartus(ip_rootpath) altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc]
set_global_assignment -name VERILOG_FILE Red_LEDs.v
 set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Input_Output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl
set_global_assignment -name VERILOG_FILE Green_LEDs.v
 set_global_assignment -name SOURCE_FILE CPU.ocp
set_global_assignment -name TCL_FILE U:/University_Program_IP_Cores/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_hw.tcl
set_global_assignment -name VERILOG_FILE Slider_Switches.v
 set_global_assignment -name VERILOG_FILE Char_LCD_16x2.v
 set_global_assignment -name VERILOG_FILE VGA_Pixel_Buffer.v
 set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID 005056C000080000012A8BE95C34 
 