# Warning: You do not have valid license to open EDIF Netlist files. Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of entity 'Prescaler' instantiated in architecture 'CombinationLockSystem' differ from the contents available during the compilation of this architecture.
# ELBREAD: Warning: The contents of entity 'Debouncer' instantiated in architecture 'CombinationLockSystem' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work CombinationLock -2002  $dsn/src/CombinationLock.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\CombinationLock.vhd
# Compile Entity "CombinationLock"
# Compile Architecture "CombinationLock_arch" of Entity "CombinationLock"
# Error: COMP96_0019: CombinationLock.vhd : (109, 9): Keyword 'case' expected.
# Error: COMP96_0036: CombinationLock.vhd : (109, 11): Boolean expression expected.
# Error: COMP96_0019: CombinationLock.vhd : (110, 5): Keyword 'end' expected.
# Error: COMP96_0019: CombinationLock.vhd : (114, 5): Keyword 'end' expected.
# Error: COMP96_0047: CombinationLock.vhd : (117, 7): Concurrent statement or ':' expected.
# Error: COMP96_0019: CombinationLock.vhd : (118, 6): Keyword 'end' expected.
# Error: COMP96_0016: CombinationLock.vhd : (118, 12): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work CombinationLock -2002  $dsn/src/CombinationLock.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\CombinationLock.vhd
# Compile Entity "CombinationLock"
# Compile Architecture "CombinationLock_arch" of Entity "CombinationLock"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: Vivado finished with 3 warning(s).
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Warning: Vivado finished with 1 warning(s).
# Library Manager: Library "CombinationLock_timing" contents cleared.
acom -O3 -e 100 -work CombinationLock -2002  $dsn/src/CombinationLock.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\CombinationLock.vhd
# Compile Entity "CombinationLock"
# Compile Architecture "CombinationLock_arch" of Entity "CombinationLock"
# Error: COMP96_0071: CombinationLock.vhd : (102, 29): Operator "*" is not defined for such operands.
# Error: COMP96_0077: CombinationLock.vhd : (102, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: CombinationLock.vhd : (106, 28): Operator "*" is not defined for such operands.
# Error: COMP96_0077: CombinationLock.vhd : (106, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work CombinationLock -2002  $dsn/src/CombinationLock.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\CombinationLock.vhd
# Compile Entity "CombinationLock"
# Compile Architecture "CombinationLock_arch" of Entity "CombinationLock"
# Error: COMP96_0071: CombinationLock.vhd : (102, 29): Operator "/" is not defined for such operands.
# Error: COMP96_0077: CombinationLock.vhd : (102, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: CombinationLock.vhd : (106, 28): Operator "/" is not defined for such operands.
# Error: COMP96_0077: CombinationLock.vhd : (106, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work CombinationLock -2002  $dsn/src/CombinationLock.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\CombinationLock.vhd
# Compile Entity "CombinationLock"
# Compile Architecture "CombinationLock_arch" of Entity "CombinationLock"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# Warning: Vivado finished with 3 warning(s).
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Warning: Vivado finished with 1 warning(s).
# Library Manager: Library "CombinationLock_timing" contents cleared.
# Warning: Vivado finished with 3 warning(s).
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Warning: Vivado finished with 1 warning(s).
# Library Manager: Library "CombinationLock_timing" contents cleared.
acom -O3 -e 100 -work CombinationLock -2002  $dsn/src/DisplayPrescaler.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\DisplayPrescaler.vhd
# Compile Entity "DisplayPrescaler"
# Compile Architecture "DisplayPrescaler" of Entity "DisplayPrescaler"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: Vivado finished with 3 warning(s).
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Warning: Vivado finished with 1 warning(s).
# Library Manager: Library "CombinationLock_timing" contents cleared.
acom -O3 -e 100 -work CombinationLock -2002  $dsn/src/CombinationLock.vhd $dsn/src/Display.vhd $dsn/src/Debouncer.vhd $dsn/src/Prescaler.vhd $dsn/src/DisplayPrescaler.vhd $dsn/src/PASS_WORD_GEN.vhd $dsn/src/CombinationLockSystem.bde $dsn/src/TestBench/Display_TB.vhd $dsn/src/TestBench/CombinationLockSystem_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\CombinationLock.vhd
# Compile Entity "CombinationLock"
# Compile Architecture "CombinationLock_arch" of Entity "CombinationLock"
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\Display.vhd
# Compile Entity "Display"
# Compile Architecture "Display" of Entity "Display"
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\Debouncer.vhd
# Compile Entity "Debouncer"
# Compile Architecture "Debouncer" of Entity "Debouncer"
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\Prescaler.vhd
# Compile Entity "Prescaler"
# Compile Architecture "Prescaler" of Entity "Prescaler"
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\DisplayPrescaler.vhd
# Compile Entity "DisplayPrescaler"
# Compile Architecture "DisplayPrescaler" of Entity "DisplayPrescaler"
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\PASS_WORD_GEN.vhd
# Compile Entity "PASS_WORD_GEN"
# Compile Architecture "PASS_WORD_GEN" of Entity "PASS_WORD_GEN"
# File: .\..\compile\CombinationLockSystem.vhd
# Compile Entity "CombinationLockSystem"
# Compile Architecture "CombinationLockSystem" of Entity "CombinationLockSystem"
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\TestBench\Display_TB.vhd
# Compile Entity "Display_TB"
# Compile Architecture "TB_ARCHITECTURE" of Entity "Display_TB"
# Compile Configuration "TESTBENCH_FOR_Display"
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\TestBench\CombinationLockSystem_TB.vhd
# Compile Entity "CombinationLockSystem_TB"
# Compile Architecture "TB_ARCHITECTURE" of Entity "CombinationLockSystem_TB"
# Compile Configuration "TESTBENCH_FOR_CombinationLockSystem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work CombinationLock_post_synthesis -2002  $dsn/synthesis/CombinationLockSystem.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\synthesis\CombinationLockSystem.vhd
# Compile Entity "CombinationLock"
# Compile Architecture "STRUCTURE" of Entity "CombinationLock"
# Compile Entity "Debouncer"
# Compile Architecture "STRUCTURE" of Entity "Debouncer"
# Compile Entity "Display"
# Compile Architecture "STRUCTURE" of Entity "Display"
# Compile Entity "DisplayPrescaler"
# Compile Architecture "STRUCTURE" of Entity "DisplayPrescaler"
# Compile Entity "Prescaler"
# Compile Architecture "STRUCTURE" of Entity "Prescaler"
# Compile Entity "CombinationLockSystem"
# Compile Architecture "STRUCTURE" of Entity "CombinationLockSystem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
alog -O2 -sve -msg 5 -sv2k12 -work CombinationLock_timing $dsn/implement/CombinationLockSystem.v $dsn/implement/glbl.v
# Pass 1. Scanning modules hierarchy.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (155, 36): Undefined module: LUT4 was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (164, 36): Undefined module: LUT5 was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (174, 23): Undefined module: LUT6 was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (180, 36): Undefined module: LUT2 was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (187, 36): Undefined module: LUT3 was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (195, 19): Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (753, 156): Undefined module: CARRY4 was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (1737, 28): Undefined module: BUFG was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (1740, 23): Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (1794, 22): Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (3060, 47): Undefined module: LUT1 was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 ../implement/CombinationLockSystem.v : (3515, 46): Undefined module: FDSE was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: CombinationLockSystem glbl.
# $root top modules: CombinationLockSystem glbl.
# Compile success 0 Errors 12 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Warning: Vivado finished with 3 warning(s).
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Warning: Vivado finished with 1 warning(s).
# Library Manager: Library "CombinationLock_timing" contents cleared.
acom -O3 -e 100 -work CombinationLock -2002  $dsn/src/DisplayPrescaler.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\DisplayPrescaler.vhd
# Compile Entity "DisplayPrescaler"
# Compile Architecture "DisplayPrescaler" of Entity "DisplayPrescaler"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: Vivado finished with 3 warning(s).
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Library Manager: Library "CombinationLock_post_synthesis" contents cleared.
# Warning: Vivado finished with 1 warning(s).
# Library Manager: Library "CombinationLock_timing" contents cleared.
