static int\r\nnvc0_fence_emit(struct nouveau_fence *fence)\r\n{\r\nstruct nouveau_channel *chan = fence->channel;\r\nstruct nvc0_fence_chan *fctx = chan->engctx[NVOBJ_ENGINE_FENCE];\r\nu64 addr = fctx->vma.offset + chan->id * 16;\r\nint ret;\r\nret = RING_SPACE(chan, 5);\r\nif (ret == 0) {\r\nBEGIN_NVC0(chan, 0, NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH, 4);\r\nOUT_RING (chan, upper_32_bits(addr));\r\nOUT_RING (chan, lower_32_bits(addr));\r\nOUT_RING (chan, fence->sequence);\r\nOUT_RING (chan, NV84_SUBCHAN_SEMAPHORE_TRIGGER_WRITE_LONG);\r\nFIRE_RING (chan);\r\n}\r\nreturn ret;\r\n}\r\nstatic int\r\nnvc0_fence_sync(struct nouveau_fence *fence,\r\nstruct nouveau_channel *prev, struct nouveau_channel *chan)\r\n{\r\nstruct nvc0_fence_chan *fctx = chan->engctx[NVOBJ_ENGINE_FENCE];\r\nu64 addr = fctx->vma.offset + prev->id * 16;\r\nint ret;\r\nret = RING_SPACE(chan, 5);\r\nif (ret == 0) {\r\nBEGIN_NVC0(chan, 0, NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH, 4);\r\nOUT_RING (chan, upper_32_bits(addr));\r\nOUT_RING (chan, lower_32_bits(addr));\r\nOUT_RING (chan, fence->sequence);\r\nOUT_RING (chan, NV84_SUBCHAN_SEMAPHORE_TRIGGER_ACQUIRE_GEQUAL |\r\nNVC0_SUBCHAN_SEMAPHORE_TRIGGER_YIELD);\r\nFIRE_RING (chan);\r\n}\r\nreturn ret;\r\n}\r\nstatic u32\r\nnvc0_fence_read(struct nouveau_channel *chan)\r\n{\r\nstruct nvc0_fence_priv *priv = nv_engine(chan->dev, NVOBJ_ENGINE_FENCE);\r\nreturn nouveau_bo_rd32(priv->bo, chan->id * 16/4);\r\n}\r\nstatic void\r\nnvc0_fence_context_del(struct nouveau_channel *chan, int engine)\r\n{\r\nstruct nvc0_fence_priv *priv = nv_engine(chan->dev, engine);\r\nstruct nvc0_fence_chan *fctx = chan->engctx[engine];\r\nnouveau_bo_vma_del(priv->bo, &fctx->vma);\r\nnouveau_fence_context_del(&fctx->base);\r\nchan->engctx[engine] = NULL;\r\nkfree(fctx);\r\n}\r\nstatic int\r\nnvc0_fence_context_new(struct nouveau_channel *chan, int engine)\r\n{\r\nstruct nvc0_fence_priv *priv = nv_engine(chan->dev, engine);\r\nstruct nvc0_fence_chan *fctx;\r\nint ret;\r\nfctx = chan->engctx[engine] = kzalloc(sizeof(*fctx), GFP_KERNEL);\r\nif (!fctx)\r\nreturn -ENOMEM;\r\nnouveau_fence_context_new(&fctx->base);\r\nret = nouveau_bo_vma_add(priv->bo, chan->vm, &fctx->vma);\r\nif (ret)\r\nnvc0_fence_context_del(chan, engine);\r\nnouveau_bo_wr32(priv->bo, chan->id * 16/4, 0x00000000);\r\nreturn ret;\r\n}\r\nstatic int\r\nnvc0_fence_fini(struct drm_device *dev, int engine, bool suspend)\r\n{\r\nreturn 0;\r\n}\r\nstatic int\r\nnvc0_fence_init(struct drm_device *dev, int engine)\r\n{\r\nreturn 0;\r\n}\r\nstatic void\r\nnvc0_fence_destroy(struct drm_device *dev, int engine)\r\n{\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nvc0_fence_priv *priv = nv_engine(dev, engine);\r\nnouveau_bo_unmap(priv->bo);\r\nnouveau_bo_ref(NULL, &priv->bo);\r\ndev_priv->eng[engine] = NULL;\r\nkfree(priv);\r\n}\r\nint\r\nnvc0_fence_create(struct drm_device *dev)\r\n{\r\nstruct nouveau_fifo_priv *pfifo = nv_engine(dev, NVOBJ_ENGINE_FIFO);\r\nstruct drm_nouveau_private *dev_priv = dev->dev_private;\r\nstruct nvc0_fence_priv *priv;\r\nint ret;\r\npriv = kzalloc(sizeof(*priv), GFP_KERNEL);\r\nif (!priv)\r\nreturn -ENOMEM;\r\npriv->base.engine.destroy = nvc0_fence_destroy;\r\npriv->base.engine.init = nvc0_fence_init;\r\npriv->base.engine.fini = nvc0_fence_fini;\r\npriv->base.engine.context_new = nvc0_fence_context_new;\r\npriv->base.engine.context_del = nvc0_fence_context_del;\r\npriv->base.emit = nvc0_fence_emit;\r\npriv->base.sync = nvc0_fence_sync;\r\npriv->base.read = nvc0_fence_read;\r\ndev_priv->eng[NVOBJ_ENGINE_FENCE] = &priv->base.engine;\r\nret = nouveau_bo_new(dev, 16 * pfifo->channels, 0, TTM_PL_FLAG_VRAM,\r\n0, 0, NULL, &priv->bo);\r\nif (ret == 0) {\r\nret = nouveau_bo_pin(priv->bo, TTM_PL_FLAG_VRAM);\r\nif (ret == 0)\r\nret = nouveau_bo_map(priv->bo);\r\nif (ret)\r\nnouveau_bo_ref(NULL, &priv->bo);\r\n}\r\nif (ret)\r\nnvc0_fence_destroy(dev, NVOBJ_ENGINE_FENCE);\r\nreturn ret;\r\n}
