
# Week 2 
## 1) Combinational Logic Optimizations

Optimization - _opt_check4.v_

![25_opt_check4](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/fde992c9-004b-47b0-b788-4daa4de8c733)
![26](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e483133a-fe28-4042-8a39-d20d02b7afcb)
![27](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/248a687c-94d0-4b02-af1a-8c5db9dc38b0)
![28](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/aa785eba-c7fb-4c43-b835-330f930eb62f)
![29](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/5731e8ca-d601-4f71-bb63-7a3a036cd702)

Optimization - _multiple_module_opt.v_ 

![30_mupltiple_opt](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/edcd3ee4-950a-4547-aab9-c9401468e7b4)
![31](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/25d47106-84fc-40ed-8ecb-aa2ac69041b7)
![32](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/762f544f-35ff-414e-a0a3-54082c167424)
![33](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/3b1bbf00-ad7f-49b8-9918-cbcf79160963)
![34](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/2c664f33-7a26-43c4-8d87-65d0c8e878c0)
![35](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b18cf681-1d54-42c4-aa68-30c925246a23)
![36](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/2b5ddff0-be1c-451f-834b-5e2b86b9d963)
![37](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/f0cf5d17-0bd1-44de-a4b2-4d7b2d31dd6a)

Optimization - _multiple_module_opt2.v_

![38_multiple_opt2](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/eba12f72-b559-47fc-bce9-92e4d99b55bf)
![39](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c6270ce7-903c-4164-8b64-c129f92da1f8)
![40](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/31e86d64-a17f-4c70-89fc-9898a12814af)
![41](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b82af9bd-10f5-482a-b478-2f34ce53149f)
![42](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/4d33327f-bd7a-46d2-8728-19d3a6dd3596)
![43](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c9c5cc8d-ae1b-44cb-af57-f865146d66de)
![44](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c17475d2-aa5e-4f6e-82d4-5ca0806b37b8)
![45](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c93d4a8f-3f33-438d-995b-4c447f7d027a)

## 2) Sequential Logic Optimizations
