Layer Pairs Export File for PCB: C:\Users\lwjde\Documents\GitHub\ts_23_Altium_Projects\Fabrication_June_2023\LV_Terminal_Board\LV_TERMINAL_BOARD_A_SAMPLE.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=lv_terminal_board_a_sample.txt|DrillLayers=gtl,gbl
