

================================================================
== Vitis HLS Report for 'sort_seperate_bucket'
================================================================
* Date:           Tue Apr 11 11:08:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1045|     7445|  10.450 us|  74.450 us|  1046|  7446|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_sort_seperate_bucket_Pipeline_1_fu_145                     |sort_seperate_bucket_Pipeline_1                     |       18|       18|   0.180 us|  0.180 us|   18|   18|       no|
        |grp_sort_seperate_bucket_Pipeline_initialization_fu_151        |sort_seperate_bucket_Pipeline_initialization        |       51|       51|   0.510 us|  0.510 us|   51|   51|       no|
        |grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159          |sort_seperate_bucket_Pipeline_input_bucket          |       54|       54|   0.540 us|  0.540 us|   54|   54|       no|
        |grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168  |sort_seperate_bucket_Pipeline_clear_bucket_pointer  |       18|       18|   0.180 us|  0.180 us|   18|   18|       no|
        |grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173       |sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1       |        3|       50|  30.000 ns|  0.500 us|    3|   50|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- sort_procedure  |      992|     7392|  124 ~ 924|          -|          -|     8|        no|
        | + output_bucket  |       48|      848|     3 ~ 53|          -|          -|    16|        no|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      123|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      323|      631|    -|
|Memory               |        2|     -|       64|        8|    0|
|Multiplexer          |        -|     -|        -|      309|    -|
|Register             |        -|     -|      182|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     1|      569|     1071|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_sort_seperate_bucket_Pipeline_1_fu_145                     |sort_seperate_bucket_Pipeline_1                     |        0|   0|    7|   49|    0|
    |grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173       |sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1       |        0|   0|   67|  161|    0|
    |grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168  |sort_seperate_bucket_Pipeline_clear_bucket_pointer  |        0|   0|    7|   49|    0|
    |grp_sort_seperate_bucket_Pipeline_initialization_fu_151        |sort_seperate_bucket_Pipeline_initialization        |        0|   0|   15|   61|    0|
    |grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159          |sort_seperate_bucket_Pipeline_input_bucket          |        0|   1|  227|  311|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   1|  323|  631|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |bucket_U          |bucket_RAM_AUTO_1R1W          |        2|   0|   0|    0|   784|   32|     1|        25088|
    |bucket_pointer_U  |bucket_pointer_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                              |        2|  64|   8|    0|   800|   64|     2|        25600|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln33_1_fu_230_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln33_2_fu_218_p2             |         +|   0|  0|  17|          10|           6|
    |add_ln33_fu_256_p2               |         +|   0|  0|  39|          32|          32|
    |i_2_fu_199_p2                    |         +|   0|  0|  12|           4|           1|
    |ap_block_state7_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_193_p2              |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln33_fu_224_p2              |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln34_fu_245_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 123|          94|          54|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  49|          9|    1|          9|
    |ap_phi_mux_k_1_phi_fu_137_p4  |   9|          2|   32|         64|
    |bucket_address0               |  14|          3|   10|         30|
    |bucket_ce0                    |  14|          3|    1|          3|
    |bucket_pointer_address0       |  26|          5|    4|         20|
    |bucket_pointer_ce0            |  26|          5|    1|          5|
    |bucket_pointer_ce1            |   9|          2|    1|          2|
    |bucket_pointer_d0             |  20|          4|   32|        128|
    |bucket_pointer_we0            |  20|          4|    1|          4|
    |bucket_we0                    |   9|          2|    1|          2|
    |i_fu_74                       |   9|          2|    4|          8|
    |k_1_reg_133                   |   9|          2|   32|         64|
    |k_reg_109                     |   9|          2|   32|         64|
    |l_reg_98                      |   9|          2|    5|         10|
    |phi_mul_reg_121               |   9|          2|   10|         20|
    |sorted_data_address0          |  20|          4|    6|         24|
    |sorted_data_ce0               |  20|          4|    1|          4|
    |sorted_data_d0                |  14|          3|   32|         96|
    |sorted_data_we0               |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 309|         63|  207|        560|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln33_1_reg_290                                                          |   5|   0|    5|          0|
    |add_ln33_2_reg_282                                                          |  10|   0|   10|          0|
    |ap_CS_fsm                                                                   |   8|   0|    8|          0|
    |bucket_pointer_load_reg_300                                                 |  32|   0|   32|          0|
    |grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start_reg                     |   1|   0|    1|          0|
    |grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start_reg       |   1|   0|    1|          0|
    |grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start_reg        |   1|   0|    1|          0|
    |grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start_reg          |   1|   0|    1|          0|
    |i_2_reg_272                                                                 |   4|   0|    4|          0|
    |i_fu_74                                                                     |   4|   0|    4|          0|
    |icmp_ln34_reg_305                                                           |   1|   0|    1|          0|
    |k_1_reg_133                                                                 |  32|   0|   32|          0|
    |k_reg_109                                                                   |  32|   0|   32|          0|
    |l_reg_98                                                                    |   5|   0|    5|          0|
    |mul_reg_277                                                                 |   3|   0|    5|          2|
    |phi_mul_reg_121                                                             |  10|   0|   10|          0|
    |trunc_ln34_reg_309                                                          |  31|   0|   31|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 182|   0|  184|          2|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|data_address0         |  out|    6|   ap_memory|                  data|         array|
|data_ce0              |  out|    1|   ap_memory|                  data|         array|
|data_q0               |   in|   32|   ap_memory|                  data|         array|
|sorted_data_address0  |  out|    6|   ap_memory|           sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|           sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|           sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|           sorted_data|         array|
|sorted_data_q0        |   in|   32|   ap_memory|           sorted_data|         array|
+----------------------+-----+-----+------------+----------------------+--------------+

