var searchData=
[
  ['if_4553',['if',['../include_2circt_2Dialect_2ESI_2cosim_2CMakeLists_8txt.html#a0d415ca0ca313c9e506a019a133dda08',1,'if(CapnProto_FOUND) option(ESI_COSIM &quot;Enable ESI Cosimulation&quot; ON) message(&quot;-- Enabling ESI cosim&quot;) file(READ CosimDpi.capnp EsiCosimSchema) set(COSIM_SCHEMA_HDR $:&#160;CMakeLists.txt'],['../lib_2Dialect_2ESI_2cosim_2cosim__dpi__server_2CMakeLists_8txt.html#a614316546a51537619f4cb87102dff78',1,'if(ESI_COSIM) add_library(EsiCosimDpiServer SHARED DpiEntryPoints.cpp Server.cpp Endpoint.cpp) set_target_properties(EsiCosimDpiServer PROPERTIES LIBRARY_OUTPUT_DIRECTORY $:&#160;CMakeLists.txt']]],
  ['ifoplegalitycallback_4554',['ifOpLegalityCallback',['../AffineToStaticLogic_8cpp.html#a58ef71c372d3d98075587b00c75c9f73',1,'AffineToStaticLogic.cpp']]],
  ['importfirfile_4555',['importFIRFile',['../namespacecirct_1_1firrtl.html#a4efa098595cf63546a16c309d6ca4560',1,'circt::firrtl']]],
  ['include_4556',['include',['../lib_2Bindings_2Python_2CMakeLists_8txt.html#ada40abd90dbe84d7441124a0789ba0e8',1,'CMakeLists.txt']]],
  ['include_5fdirectories_4557',['include_directories',['../lib_2Dialect_2FIRRTL_2CMakeLists_8txt.html#afc54e3e537ece2b7ddc7f3a5dde412ee',1,'CMakeLists.txt']]],
  ['increment_4558',['increment',['../structcirct_1_1moore_1_1Range.html#aeabdbcbf21f25009014f759dc7cb78b1',1,'circt::moore::Range']]],
  ['indirecttypestorage_4559',['IndirectTypeStorage',['../structcirct_1_1moore_1_1detail_1_1IndirectTypeStorage.html#a98df42d05b0a963784b020c488bf9112',1,'circt::moore::detail::IndirectTypeStorage::IndirectTypeStorage(KeyTy key)'],['../structcirct_1_1moore_1_1detail_1_1IndirectTypeStorage.html#a1e91ceda4020f6a57c1d60369112cd1b',1,'circt::moore::detail::IndirectTypeStorage::IndirectTypeStorage(UnpackedType inner, StringAttr name, LocationAttr loc)']]],
  ['infer_4560',['infer',['../classPortNameGenerator.html#a259b45c82d244a9c25617525c715cccf',1,'PortNameGenerator::infer()'],['../classHandshakePortNameGenerator.html#a571bc8570f22bfdf3605c7da43783893',1,'HandshakePortNameGenerator::infer()']]],
  ['inferaddsubresult_4561',['inferAddSubResult',['../namespacecirct_1_1firrtl_1_1impl.html#a0729482dc9c3e726aa998355e8c05b7d',1,'circt::firrtl::impl']]],
  ['inferbitwiseresult_4562',['inferBitwiseResult',['../namespacecirct_1_1firrtl_1_1impl.html#abe23ec09916f4bce5af05534180c480d',1,'circt::firrtl::impl']]],
  ['infercomparisonresult_4563',['inferComparisonResult',['../namespacecirct_1_1firrtl_1_1impl.html#adb4d95453a425fccfe1187fabe32a50d',1,'circt::firrtl::impl']]],
  ['inferdefault_4564',['inferDefault',['../classPortNameGenerator.html#a3c44394e282e3b51af059a73c62cdf08',1,'PortNameGenerator::inferDefault()'],['../classHandshakePortNameGenerator.html#a7ab8532a73bffccb302777e80693821f',1,'HandshakePortNameGenerator::inferDefault()']]],
  ['inferfromfuncop_4565',['inferFromFuncOp',['../classHandshakePortNameGenerator.html#af10a3a93ff07b17926a1301208c1d951',1,'HandshakePortNameGenerator']]],
  ['inferfromnamedopinterface_4566',['inferFromNamedOpInterface',['../classPortNameGenerator.html#acf5602c9f09e81ebe11d8c3ea6cfd20a',1,'PortNameGenerator::inferFromNamedOpInterface()'],['../classHandshakePortNameGenerator.html#aff54d0634a2c06dfabb85e9ef630224f',1,'HandshakePortNameGenerator::inferFromNamedOpInterface()']]],
  ['infermuxreturntype_4567',['inferMuxReturnType',['../FIRRTLOps_8cpp.html#a0364c5bed0d42d3ebf4b5cfaab5fc033',1,'FIRRTLOps.cpp']]],
  ['inferreductionresult_4568',['inferReductionResult',['../namespacecirct_1_1firrtl_1_1impl.html#ac5e164e74459643bf0b117353be7735f',1,'circt::firrtl::impl']]],
  ['inferreturntypes_4569',['inferReturnTypes',['../namespacecirct_1_1firrtl_1_1impl.html#aad55c61018b4974780882503bcd3f0b8',1,'circt::firrtl::impl']]],
  ['inferreturntypesofstructextractop_4570',['inferReturnTypesOfStructExtractOp',['../LLHDOps_8cpp.html#a65d611a843013a0065efee06384d071c',1,'LLHDOps.cpp']]],
  ['initllhdtransformationpasses_4571',['initLLHDTransformationPasses',['../namespacecirct_1_1llhd.html#aefc4d7a06c74c6e07ab1fd715d8f84a2',1,'circt::llhd']]],
  ['inlinecombgroups_4572',['InlineCombGroups',['../classcirct_1_1InlineCombGroups.html#abd0837b5e6135984647d4488595bae11',1,'circt::InlineCombGroups']]],
  ['inlinegroups_4573',['inlineGroups',['../RemoveGroups_8cpp.html#ada20547a772766f0496646143da5f7ae',1,'RemoveGroups.cpp']]],
  ['innerreflist_4574',['InnerRefList',['../structcirct_1_1firrtl_1_1InnerRefList.html#a17c653e6f74f587231225d9d5f53f4c2',1,'circt::firrtl::InnerRefList']]],
  ['innerrefrecord_4575',['InnerRefRecord',['../structcirct_1_1firrtl_1_1InnerRefRecord.html#ad3b6b10548018a90be5ee882353414f8',1,'circt::firrtl::InnerRefRecord::InnerRefRecord(StringAttr mod, StringAttr innerSym, Operation *op)'],['../structcirct_1_1firrtl_1_1InnerRefRecord.html#a3f08900a20334b3924f3764e48446827',1,'circt::firrtl::InnerRefRecord::InnerRefRecord(StringAttr mod, StringAttr innerSym, Operation *op, unsigned portIdx)'],['../structcirct_1_1firrtl_1_1InnerRefRecord.html#ade8261b24b6a6f3dd0cac98b3f1862e4',1,'circt::firrtl::InnerRefRecord::InnerRefRecord(hw::InnerRefAttr ref)']]],
  ['input_5findices_4576',['input_indices',['../class__hw__ops__ext_1_1HWModuleOp.html#aeb67d18ca3e1c6b568c8441767c38ba0',1,'_hw_ops_ext::HWModuleOp']]],
  ['inputname_4577',['inputName',['../classPortNameGenerator.html#a4bec0dcb280720f19742e8d588d80efb',1,'PortNameGenerator::inputName()'],['../classHandshakePortNameGenerator.html#abd0e2e9d885a2c115cc66d80049929e3',1,'HandshakePortNameGenerator::inputName()']]],
  ['inputs_4578',['inputs',['../class__hw__ops__ext_1_1HWModuleOp.html#a56b71a3fd1c106efcc5cb11ff9dd2484',1,'_hw_ops_ext::HWModuleOp']]],
  ['insert_4579',['insert',['../structcirct_1_1firrtl_1_1InnerRefList.html#aab0b5edf4c808e1a9fd7170277e9993d',1,'circt::firrtl::InnerRefList::insert(Operation *op, StringAttr modName)'],['../structcirct_1_1firrtl_1_1InnerRefList.html#aa11823d9ed05b98bc71cd633f7157266',1,'circt::firrtl::InnerRefList::insert(FModuleLike op)']]],
  ['insertchange_4580',['insertChange',['../structcirct_1_1llhd_1_1sim_1_1Slot.html#a090ad6890ff5f5299a9c50cbd9f291eb',1,'circt::llhd::sim::Slot::insertChange(int index, int bitOffset, uint8_t *bytes, unsigned width)'],['../structcirct_1_1llhd_1_1sim_1_1Slot.html#a6b2ce750d5c8f402ed18f9ae0b217281',1,'circt::llhd::sim::Slot::insertChange(unsigned inst)']]],
  ['insertcomparisonblock_4581',['insertComparisonBlock',['../LLHDToLLVM_8cpp.html#a74721b0d7269fb5edde5df760052970a',1,'LLHDToLLVM.cpp']]],
  ['insertdependence_4582',['insertDependence',['../classcirct_1_1scheduling_1_1Problem.html#a4658ea3133d1ccb1d6850723e46e5e44',1,'circt::scheduling::Problem']]],
  ['insertfork_4583',['insertFork',['../namespacecirct_1_1handshake.html#a7b427b1fb56240d074c1e03f35702a54',1,'circt::handshake']]],
  ['insertliteral_4584',['insertLiteral',['../classcirct_1_1ExportVerilog_1_1RearrangableOStream.html#af97a6d5848f79f062f93552adaf1fb16',1,'circt::ExportVerilog::RearrangableOStream']]],
  ['insertmerge_4585',['insertMerge',['../classFuncOpLowering.html#a3662f98f892d154138e6e03c95d68841',1,'FuncOpLowering']]],
  ['insertmergeops_4586',['insertMergeOps',['../classFuncOpLowering.html#af8d87b3a8be61e28ee2e55a7c18ab407',1,'FuncOpLowering']]],
  ['insertoperation_4587',['insertOperation',['../classcirct_1_1scheduling_1_1Problem.html#a320d8400a8bbde553abc61ccda29783d',1,'circt::scheduling::Problem']]],
  ['insertoperatortype_4588',['insertOperatorType',['../classcirct_1_1scheduling_1_1Problem.html#acf9dca32be83eda9d5f43569435a798a',1,'circt::scheduling::Problem']]],
  ['insertorupdate_4589',['insertOrUpdate',['../classcirct_1_1llhd_1_1sim_1_1UpdateQueue.html#ab4d41ba5a6869e562ae62e9540a3a2c7',1,'circt::llhd::sim::UpdateQueue::insertOrUpdate(Time time, int index, int bitOffset, uint8_t *bytes, unsigned width)'],['../classcirct_1_1llhd_1_1sim_1_1UpdateQueue.html#a16bd7472a557fefc5fc7991b758104eb',1,'circt::llhd::sim::UpdateQueue::insertOrUpdate(Time time, unsigned inst)']]],
  ['insertpersistence_4590',['insertPersistence',['../LLHDToLLVM_8cpp.html#a116eb45c41f92d13329e6ead85cb1e44',1,'LLHDToLLVM.cpp']]],
  ['insertplacement_4591',['insertPlacement',['../classcirct_1_1msft_1_1PlacementDB.html#a2f0ac82b64c6f8babecf61770d02ae2d',1,'circt::msft::PlacementDB']]],
  ['insertresetmux_4592',['insertResetMux',['../InferResets_8cpp.html#a4b1a4e716a701de61df3aefef077f0e8',1,'InferResets.cpp']]],
  ['insertusedname_4593',['insertUsedName',['../structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html#a628d2213827c728edf624faeecffc66b',1,'circt::ExportVerilog::NameCollisionResolver']]],
  ['instance_4594',['Instance',['../structllvm_1_1yaml_1_1MappingContextTraits_3_01DescribedInstance_00_01Context_01_4_1_1Instance.html#a8c5630383f5ef2455012e14a04dfccb4',1,'llvm::yaml::MappingContextTraits&lt; DescribedInstance, Context &gt;::Instance::Instance(IO &amp;io, DescribedInstance &amp;op)'],['../structllvm_1_1yaml_1_1MappingContextTraits_3_01DescribedInstance_00_01Context_01_4_1_1Instance.html#af168b39e1e175b8206d4aa0539402ab1',1,'llvm::yaml::MappingContextTraits&lt; DescribedInstance, Context &gt;::Instance::Instance(IO &amp;io)'],['../structcirct_1_1llhd_1_1sim_1_1Instance.html#a22dffb9318ff8bab6136dac4e63f1998',1,'circt::llhd::sim::Instance::Instance()=default'],['../structcirct_1_1llhd_1_1sim_1_1Instance.html#a83069e62cea16658cb0baf7a7020d8e3',1,'circt::llhd::sim::Instance::Instance(std::string name)']]],
  ['instancegraph_4595',['InstanceGraph',['../classcirct_1_1firrtl_1_1InstanceGraph.html#a8024cc222cde33d19be07e551315c1d6',1,'circt::firrtl::InstanceGraph::InstanceGraph(Operation *operation)'],['../classcirct_1_1firrtl_1_1InstanceGraph.html#a39d5e1dd99739b940c924d3f0da7a6fd',1,'circt::firrtl::InstanceGraph::InstanceGraph(const InstanceGraph &amp;)=delete']]],
  ['instancegraphnode_4596',['InstanceGraphNode',['../classcirct_1_1firrtl_1_1InstanceGraphNode.html#a9d8b9af37d8593afdcf6638a174e78e0',1,'circt::firrtl::InstanceGraphNode::InstanceGraphNode()'],['../classcirct_1_1firrtl_1_1InstanceGraphNode.html#a1cc36a09272b68626fb79ef3a001757c',1,'circt::firrtl::InstanceGraphNode::InstanceGraphNode(const InstanceGraphNode &amp;)=delete']]],
  ['instancepathcache_4597',['InstancePathCache',['../structcirct_1_1firrtl_1_1InstancePathCache.html#a1ec11b4b5eeddcf68b6379095484f549',1,'circt::firrtl::InstancePathCache']]],
  ['instancerecord_4598',['InstanceRecord',['../classcirct_1_1firrtl_1_1InstanceRecord.html#a125fad9f3c8fec2ddcd4b55d206f1bc9',1,'circt::firrtl::InstanceRecord::InstanceRecord(InstanceGraphNode *parent, InstanceOp instance, InstanceGraphNode *target)'],['../classcirct_1_1firrtl_1_1InstanceRecord.html#a63632212e89d453ce386ed2bd3a26f7e',1,'circt::firrtl::InstanceRecord::InstanceRecord(const InstanceRecord &amp;)=delete']]],
  ['interface_4599',['Interface',['../structllvm_1_1yaml_1_1MappingContextTraits_3_01sv_1_1InterfaceOp_00_01Context_01_4_1_1Interface.html#aae40a42c0d68ee56f32c945666a85df0',1,'llvm::yaml::MappingContextTraits&lt; sv::InterfaceOp, Context &gt;::Interface::Interface(IO &amp;io, sv::InterfaceOp &amp;op)'],['../structllvm_1_1yaml_1_1MappingContextTraits_3_01sv_1_1InterfaceOp_00_01Context_01_4_1_1Interface.html#a16bbde7795d8c659789c6dc9d89f3dac',1,'llvm::yaml::MappingContextTraits&lt; sv::InterfaceOp, Context &gt;::Interface::Interface(IO &amp;io)']]],
  ['intersection_4600',['intersection',['../EarlyCodeMotionPass_8cpp.html#a8005a03f3563a90bb9c35eee542ca3b5',1,'EarlyCodeMotionPass.cpp']]],
  ['inttypestorage_4601',['IntTypeStorage',['../structcirct_1_1moore_1_1detail_1_1IntTypeStorage.html#a25ab2e69e5abfd2b1b741cf622bfffc5',1,'circt::moore::detail::IntTypeStorage']]],
  ['irname_4602',['irName',['../classcirct_1_1ProgramLoweringState.html#ae70120fbfdc46516c8575315ade87629',1,'circt::ProgramLoweringState']]],
  ['is_4603',['is',['../classcirct_1_1firrtl_1_1FIRToken.html#a5c13a6d1b6fb9620a2574b04fc0cff84',1,'circt::firrtl::FIRToken']]],
  ['is_5fexternal_4604',['is_external',['../class__hw__ops__ext_1_1ModuleLike.html#ad0ddda373fca9c4b2fd732393962f9e0',1,'_hw_ops_ext::ModuleLike']]],
  ['isa_4605',['isa',['../structcirct_1_1firrtl_1_1AnnoTarget.html#a9a1513cf6dfa1f772777d0045e38bf3d',1,'circt::firrtl::AnnoTarget']]],
  ['isaggregate_4606',['isAggregate',['../IMConstProp_8cpp.html#a62325d8f4204203b6a91434cfe9ba8b5',1,'IMConstProp.cpp']]],
  ['isancestor_4607',['isAncestor',['../classcirct_1_1firrtl_1_1InstanceGraph.html#a821e24b3516128f7e1f4daa425103b94',1,'circt::firrtl::InstanceGraph']]],
  ['isannotationsensitivetofieldid_4608',['isAnnotationSensitiveToFieldID',['../LowerTypes_8cpp.html#a227cae554b10b29914e4b08a3acfa43b',1,'LowerTypes.cpp']]],
  ['isany_4609',['isAny',['../classcirct_1_1firrtl_1_1FIRToken.html#abc57a3fcf07355bb6e3d2a07f02664a3',1,'circt::firrtl::FIRToken::isAny(Kind k1, Kind k2) const'],['../classcirct_1_1firrtl_1_1FIRToken.html#ab5ae7b0deae664e5f7de104d69356ec5',1,'circt::firrtl::FIRToken::isAny(Kind k1, Kind k2, Kind k3, T... others) const']]],
  ['isanymodule_4610',['isAnyModule',['../namespacecirct_1_1hw.html#abac6a8fe1c2b922cc91c9b84333df1b6',1,'circt::hw::isAnyModule()'],['../MSFTPasses_8cpp.html#a13cfc65ee7ea2d4aec7dac1f151fa3b3',1,'isAnyModule():&#160;MSFTPasses.cpp']]],
  ['isanymoduleorinstance_4611',['isAnyModuleOrInstance',['../namespacecirct_1_1hw.html#acc685be968d87162614532df2d5be3fd',1,'circt::hw']]],
  ['isarrayorstruct_4612',['isArrayOrStruct',['../LLHDToLLVM_8cpp.html#a517f195e9326db7c92a1ac874bc9f754',1,'LLHDToLLVM.cpp']]],
  ['isauxiliary_4613',['isAuxiliary',['../classcirct_1_1scheduling_1_1detail_1_1Dependence.html#a7a79005aabe6f3c5905208fc4c18d314',1,'circt::scheduling::detail::Dependence']]],
  ['isbaseexplicit_4614',['isBaseExplicit',['../classcirct_1_1moore_1_1EnumType.html#ac5671df311c76ba85d1bb34ba74ba3b7',1,'circt::moore::EnumType']]],
  ['iscastabletosimplebitvector_4615',['isCastableToSimpleBitVector',['../classcirct_1_1moore_1_1UnpackedType.html#aca6b3af99df87f316e6d0080ba814555',1,'circt::moore::UnpackedType']]],
  ['isclass_4616',['isClass',['../classcirct_1_1firrtl_1_1Annotation.html#af8429e78183af9bf162cdb77f33d3929',1,'circt::firrtl::Annotation']]],
  ['iscombinational_4617',['isCombinational',['../namespacecirct_1_1hw.html#a4337571a27082c4aaedd889e78155226',1,'circt::hw::isCombinational()'],['../CalyxOps_8cpp.html#abf7c67b9ebd9360ef3a5d0d467c6cb86',1,'isCombinational():&#160;CalyxOps.cpp']]],
  ['isconstant_4618',['isConstant',['../namespacecirct_1_1firrtl.html#a219b8fafb9e06b0c9aa4f17854e10175',1,'circt::firrtl::isConstant(Operation *op)'],['../namespacecirct_1_1firrtl.html#a6b65184ec4519521d694c48c388d94d2',1,'circt::firrtl::isConstant(Value value)']]],
  ['isconstantexpression_4619',['isConstantExpression',['../namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b',1,'circt::ExportVerilog']]],
  ['isconstantlike_4620',['isConstantLike',['../MergeConnections_8cpp.html#a9c70138e465cec13312c1a5bc026c3c5',1,'MergeConnections.cpp']]],
  ['isconstantzero_4621',['isConstantZero',['../FIRRTLFolds_8cpp.html#aeb072b47c54ed78ab731fddb73835443',1,'FIRRTLFolds.cpp']]],
  ['iscontrolop_4622',['isControlOp',['../Analysis_8cpp.html#a1918ebfac582d016fe4b391323c4b53b',1,'Analysis.cpp']]],
  ['iscontroloperand_4623',['isControlOperand',['../Analysis_8cpp.html#a8b5f7c126966674a9508f3a2088e1239',1,'Analysis.cpp']]],
  ['isdefault_4624',['isDefault',['../structcirct_1_1sv_1_1CasePattern.html#a42eaa37967020f275a4e4b40177a7adc',1,'circt::sv::CasePattern']]],
  ['isdefuse_4625',['isDefUse',['../classcirct_1_1scheduling_1_1detail_1_1Dependence.html#aabaa61a297525449e28e77fa8a8c6f19',1,'circt::scheduling::detail::Dependence']]],
  ['isdeletablewireorreg_4626',['isDeletableWireOrReg',['../IMConstProp_8cpp.html#a8f7b7df2507918a9a12a2f2193ae2c43',1,'IMConstProp.cpp']]],
  ['isdrivenbypartopsonly_4627',['isDrivenByPartOpsOnly',['../MSFTPasses_8cpp.html#a681b8374b129535276b87add8aa356af',1,'MSFTPasses.cpp']]],
  ['isduplexvalue_4628',['isDuplexValue',['../namespacecirct_1_1firrtl.html#a7a80d4f419bd40e8a987039e445f6695',1,'circt::firrtl']]],
  ['isduplicatableexpression_4629',['isDuplicatableExpression',['../Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a185268e1e57f6d7131ca2464fbc4ce41',1,'ExportVerilog.cpp']]],
  ['isduplicatablenullaryexpression_4630',['isDuplicatableNullaryExpression',['../Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af46e8bd0805b8543439ac158c90f7aee',1,'ExportVerilog.cpp']]],
  ['isemittedinline_4631',['isEmittedInline',['../FIREmitter_8cpp.html#abac0c43be09961be0d95a020f91a77d9',1,'FIREmitter.cpp']]],
  ['isemptyblockexceptforterminator_4632',['isEmptyBlockExceptForTerminator',['../SVOps_8cpp.html#ae6fc6484b21fd9b257cc5da985733261',1,'SVOps.cpp']]],
  ['isequal_4633',['isEqual',['../structllvm_1_1DenseMapInfo_3_01circt_1_1firrtl_1_1Annotation_01_4.html#a6fdfb1135bd907699937b332c8bc33d1',1,'llvm::DenseMapInfo&lt; circt::firrtl::Annotation &gt;::isEqual()'],['../structllvm_1_1DenseMapInfo_3_01circt_1_1firrtl_1_1FModuleOp_01_4.html#afe2dd783ef5c17ff98840caef4ade63a',1,'llvm::DenseMapInfo&lt; circt::firrtl::FModuleOp &gt;::isEqual()'],['../structllvm_1_1DenseMapInfo_3_01circt_1_1firrtl_1_1FIRRTLType_01_4.html#af9e07265f63534469847830067d1816d',1,'llvm::DenseMapInfo&lt; circt::firrtl::FIRRTLType &gt;::isEqual()'],['../structllvm_1_1DenseMapInfo_3_01circt_1_1moore_1_1Range_01_4.html#a6c0ff631fde3af1bd5a443ffb183a276',1,'llvm::DenseMapInfo&lt; circt::moore::Range &gt;::isEqual()'],['../structllvm_1_1DenseMapInfo_3_01Dependence_01_4.html#aa2f2c45dfb0295cbaca11d812e5d2438',1,'llvm::DenseMapInfo&lt; Dependence &gt;::isEqual()'],['../structllvm_1_1DenseMapInfo_3_01circt_1_1FieldRef_01_4.html#ac536dcf5cf33af84ec99403507840273',1,'llvm::DenseMapInfo&lt; circt::FieldRef &gt;::isEqual()'],['../structllvm_1_1DenseMapInfo_3_01Node_01_4.html#af7bf7a78d0dd3834a83853c3165c9f08',1,'llvm::DenseMapInfo&lt; Node &gt;::isEqual()'],['../structllvm_1_1DenseMapInfo_3_01ResetSignal_01_4.html#a8381b2fb65a97d49aca71fc04a4cd71f',1,'llvm::DenseMapInfo&lt; ResetSignal &gt;::isEqual()'],['../structllvm_1_1DenseMapInfo_3_01InternedSlot_3_01T_01_4_01_4.html#ac28ba5debca398d15762d3440e40353a',1,'llvm::DenseMapInfo&lt; InternedSlot&lt; T &gt; &gt;::isEqual()']]],
  ['isequivalent_4634',['isEquivalent',['../structcirct_1_1moore_1_1SimpleBitVectorType.html#a9f3dde5ae9f14875f2b241e0fe13118d',1,'circt::moore::SimpleBitVectorType']]],
  ['isequivalentto_4635',['isEquivalentTo',['../BlackBoxMemory_8cpp.html#ad86d63534f3c886d5a8a9bd4b096ddc9',1,'BlackBoxMemory.cpp']]],
  ['isexpression_4636',['isExpression',['../namespacecirct_1_1firrtl.html#ad8f77d7028b4e187f13ade7a56b35c4b',1,'circt::firrtl::isExpression()'],['../namespacecirct_1_1sv.html#a600888bb4772d317cc55fd260fb015e9',1,'circt::sv::isExpression()']]],
  ['isexpressionalwaysinline_4637',['isExpressionAlwaysInline',['../namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca',1,'circt::ExportVerilog']]],
  ['isexpressionemittedinline_4638',['isExpressionEmittedInline',['../Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab9d758cd78d746aeb2ede57ae8b91f4c',1,'ExportVerilog.cpp']]],
  ['isexpressionemittedinlineintoproceduraldeclaration_4639',['isExpressionEmittedInlineIntoProceduralDeclaration',['../Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a6e93a66280d7039fb4c3e419786541b3',1,'ExportVerilog.cpp']]],
  ['isexpressionunabletoinline_4640',['isExpressionUnableToInline',['../Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#aa6d8ee2ac8c4cdf6c836b079e1b3868b',1,'ExportVerilog.cpp']]],
  ['isground_4641',['isGround',['../classcirct_1_1firrtl_1_1FIRRTLType.html#a388e184fe854cbbfb7f6a07e00e3bad8',1,'circt::firrtl::FIRRTLType']]],
  ['ishwintegertype_4642',['isHWIntegerType',['../namespacecirct_1_1hw.html#a1d17540cb2bcaaaa3a5307dc2d4ecd5e',1,'circt::hw']]],
  ['ishwvaluetype_4643',['isHWValueType',['../namespacecirct_1_1hw.html#a6811dc868f5b1c77625f822a4e0d83d0',1,'circt::hw']]],
  ['isinout_4644',['isInOut',['../structcirct_1_1firrtl_1_1PortInfo.html#aa9e203943d35be34cf4cb1b8e6bedb19',1,'circt::firrtl::PortInfo::isInOut()'],['../structcirct_1_1hw_1_1PortInfo.html#ac020b6ebd1a0fc4390d03df47d83b77d',1,'circt::hw::PortInfo::isInOut()']]],
  ['isinput_4645',['isInput',['../structcirct_1_1firrtl_1_1PortInfo.html#a8cf9f010adb412fa9ae8cab9f862d345',1,'circt::firrtl::PortInfo::isInput()'],['../structcirct_1_1hw_1_1PortInfo.html#a7da240801692d18da3d0781e77c58aaa',1,'circt::hw::PortInfo::isInput()']]],
  ['isinputportofmemory_4646',['isInputPortOfMemory',['../classcirct_1_1ComponentLoweringState.html#a8b6e1049d71483c5600b9a2af7dbcb00',1,'circt::ComponentLoweringState']]],
  ['isinvalid_4647',['isInvalid',['../classcirct_1_1scheduling_1_1detail_1_1Dependence.html#a26ee0aecaaf2b8820e0bcaf5d782b376',1,'circt::scheduling::detail::Dependence::isInvalid()'],['../structcirct_1_1ExportVerilog_1_1RearrangableOStream_1_1Cursor.html#a2eb6eede4a7b3ef949672bfa67b74f54',1,'circt::ExportVerilog::RearrangableOStream::Cursor::isInvalid()'],['../RemoveResets_8cpp.html#a9d511dbc3c44f433af75c44b1fd205d5',1,'isInvalid():&#160;RemoveResets.cpp']]],
  ['iskeyword_4648',['isKeyword',['../classcirct_1_1firrtl_1_1FIRToken.html#af8106c16f0a950d2f014b445484df9b5',1,'circt::firrtl::FIRToken']]],
  ['islimited_4649',['isLimited',['../SimplexSchedulers_8cpp.html#a9134fa78865f4b5b7af868dcc85dcb53',1,'SimplexSchedulers.cpp']]],
  ['isliveout_4650',['isLiveOut',['../StandardToHandshake_8cpp.html#ab4c2d01b07a74459ea8f0e3f4c7f503a',1,'StandardToHandshake.cpp']]],
  ['ismemoryop_4651',['isMemoryOp',['../StandardToHandshake_8cpp.html#a9dfc30961f490561bda0c606f4fb4188',1,'StandardToHandshake.cpp']]],
  ['ismemreftype_4652',['isMemrefType',['../HandshakeToHW_8cpp.html#aab6f502ee5b6098057ffea2e03661d6d',1,'HandshakeToHW.cpp']]],
  ['ismooretype_4653',['isMooreType',['../MooreToCore_8cpp.html#a3df9b926373fc3f9f1a92d2001874468',1,'MooreToCore.cpp']]],
  ['isnamed_4654',['isNamed',['../FIRParser_8cpp.html#a09290ae71a3627425a0a339dec905836',1,'FIRParser.cpp']]],
  ['isnamevalid_4655',['isNameValid',['../namespacecirct_1_1sv.html#a7f478f58428c2894b636b49175345588',1,'circt::sv']]],
  ['isnot_4656',['isNot',['../classcirct_1_1firrtl_1_1FIRToken.html#a1007a10b0ff630470332b9e771446eed',1,'circt::firrtl::FIRToken::isNot(Kind k) const'],['../classcirct_1_1firrtl_1_1FIRToken.html#a271086568296386e1e4397a1bcc9dde2',1,'circt::firrtl::FIRToken::isNot(Kind k1, Kind k2, T... others) const']]],
  ['isnotsubaccess_4657',['isNotSubAccess',['../LowerTypes_8cpp.html#ab4c6d3449c131769b1b3d242525e2ed6',1,'LowerTypes.cpp']]],
  ['isoktobitselectfrom_4658',['isOkToBitSelectFrom',['../Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a46b7dc1d092fd335f4246ed44c905f7e',1,'ExportVerilog.cpp']]],
  ['isomirstringencodedpassthrough_4659',['isOMIRStringEncodedPassthrough',['../namespacecirct_1_1firrtl.html#a5fb4c393c257334471385a76730ea8d0',1,'circt::firrtl']]],
  ['isomsram_4660',['isOMSRAM',['../EmitOMIR_8cpp.html#ab90c4f64baf3d45ff4d0d3e8dfdd6723',1,'EmitOMIR.cpp']]],
  ['isop_4661',['isOp',['../structcirct_1_1firrtl_1_1detail_1_1AnnoTargetImpl.html#ac6971f5f374e8feb887d73c5d25da7ff',1,'circt::firrtl::detail::AnnoTargetImpl']]],
  ['isoutput_4662',['isOutput',['../structcirct_1_1firrtl_1_1PortInfo.html#ac11891cddf53744468eff9c5786a6628',1,'circt::firrtl::PortInfo::isOutput()'],['../structcirct_1_1hw_1_1PortInfo.html#a0da983faee2b3215807a697a242e835e',1,'circt::hw::PortInfo::isOutput()']]],
  ['isowntrsuccessor_4663',['isOwnTRSuccessor',['../structcirct_1_1llhd_1_1TemporalRegionAnalysis.html#a5771f0576c572e9996c2be31f22fa953',1,'circt::llhd::TemporalRegionAnalysis']]],
  ['ispassive_4664',['isPassive',['../classcirct_1_1firrtl_1_1FIRRTLType.html#a7d3edb48d23b0cf4db0772dcb58ed046',1,'circt::firrtl::FIRRTLType']]],
  ['ispipelined_4665',['isPipelined',['../structcirct_1_1WhileOpInterface.html#ab9b733f746d01976f4bffe5c7447ed5b',1,'circt::WhileOpInterface']]],
  ['ispointertype_4666',['isPointerType',['../Schema_8cpp.html#a2e87922b1e634834e2b6a2418917fc1b',1,'Schema.cpp']]],
  ['isport_4667',['isPort',['../structcirct_1_1firrtl_1_1detail_1_1AnnoTargetImpl.html#a871cb184bb8d6852a5974afe8d0fd757',1,'circt::firrtl::detail::AnnoTargetImpl::isPort()'],['../CalyxOps_8cpp.html#a72ec5ebb5ee62926d7725c1db7b49865',1,'isPort():&#160;CalyxOps.cpp']]],
  ['ispreservableaggregatetype_4668',['isPreservableAggregateType',['../LowerTypes_8cpp.html#af07d0f1fcec382db8f03a734b628e4e5',1,'LowerTypes.cpp']]],
  ['isreachable_4669',['isReachable',['../StandardToHandshake_8cpp.html#aa09286d1b32cebe7dc59baf1422ef4c9',1,'StandardToHandshake.cpp']]],
  ['isreadytoexecute_4670',['isReadyToExecute',['../HandshakeExecutableOps_8cpp.html#afbafe4d8e47257c192b973dba7c842b2',1,'HandshakeExecutableOps.cpp']]],
  ['isreferencedatatapoftype_4671',['isReferenceDataTapOfType',['../GrandCentralTaps_8cpp.html#a44b02e01a9b1d41466b74d16f4fd9e6a',1,'GrandCentralTaps.cpp']]],
  ['isreferencedatatapportname_4672',['isReferenceDataTapPortName',['../GrandCentralTaps_8cpp.html#a27fa8151a919e52b3125309a7a033f64',1,'GrandCentralTaps.cpp']]],
  ['isreferencedatatapsource_4673',['isReferenceDataTapSource',['../GrandCentralTaps_8cpp.html#ac279d5b2ba108fb4bfbc88c0363bdd04',1,'GrandCentralTaps.cpp']]],
  ['isregistertype_4674',['isRegisterType',['../classcirct_1_1firrtl_1_1FIRRTLType.html#a7ca25b7a46f1ea965d3df6951745f0e9',1,'circt::firrtl::FIRRTLType']]],
  ['isresettype_4675',['isResetType',['../classcirct_1_1firrtl_1_1FIRRTLType.html#a07ad35e0246b9380f99aead4da43c516',1,'circt::firrtl::FIRRTLType']]],
  ['issameinttypekind_4676',['isSameIntTypeKind',['../FIRRTLOps_8cpp.html#a1cda25c15b5b1f24ddde40089e54236b',1,'FIRRTLOps.cpp']]],
  ['issigned_4677',['isSigned',['../classcirct_1_1firrtl_1_1IntType.html#ac1d0b396f1b95539884d48784b033489',1,'circt::firrtl::IntType::isSigned()'],['../structcirct_1_1moore_1_1SimpleBitVectorType.html#a6d90f8b7c0885c06c0a975d8a3bc92cb',1,'circt::moore::SimpleBitVectorType::isSigned()']]],
  ['issignexplicit_4678',['isSignExplicit',['../classcirct_1_1moore_1_1IntType.html#aa00b8ed0185848645b937b7637c59149',1,'circt::moore::IntType::isSignExplicit()'],['../classcirct_1_1moore_1_1PackedStructType.html#a6a616e6e0ce2c3ffc38ec0327d24d40c',1,'circt::moore::PackedStructType::isSignExplicit()']]],
  ['issimplebitvector_4679',['isSimpleBitVector',['../classcirct_1_1moore_1_1UnpackedType.html#a6903021750d66abcb6314b0621db24ab',1,'circt::moore::UnpackedType']]],
  ['issimplereadorport_4680',['isSimpleReadOrPort',['../namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2',1,'circt::ExportVerilog']]],
  ['issupported_4681',['isSupported',['../structcirct_1_1WhileOpInterface.html#a7e0dbe566cc3732c8787407e5488ce31',1,'circt::WhileOpInterface::isSupported()'],['../classcirct_1_1esi_1_1capnp_1_1TypeSchema.html#a0ea7da114b84960287cd541d4170a0d6',1,'circt::esi::capnp::TypeSchema::isSupported()'],['../structcirct_1_1esi_1_1capnp_1_1detail_1_1TypeSchemaImpl.html#a2e797ca46fa914d50aa1ca783f108ad0',1,'circt::esi::capnp::detail::TypeSchemaImpl::isSupported()'],['../Schema_8cpp.html#ac70dee6a57f1150d6addc2b92a679855',1,'isSupported():&#160;Schema.cpp']]],
  ['istypelarger_4682',['isTypeLarger',['../namespacecirct_1_1firrtl.html#a4c85dc0ffc2d344aea7b966891d078d0',1,'circt::firrtl']]],
  ['isuint1_4683',['isUInt1',['../FIRRTLFolds_8cpp.html#a48f11457f220e23675110f2f30397d5a',1,'FIRRTLFolds.cpp']]],
  ['isunidimensional_4684',['isUniDimensional',['../FlattenMemRefs_8cpp.html#a7b7f140e0bafa8fcae6faebdec237aa2',1,'FlattenMemRefs.cpp']]],
  ['isunsigned_4685',['isUnsigned',['../classcirct_1_1firrtl_1_1IntType.html#a28225709f42ec178fbb60689f8bc52d6',1,'circt::firrtl::IntType::isUnsigned()'],['../structcirct_1_1moore_1_1SimpleBitVectorType.html#afe595f05fbf18bc4c51295f214e0b768',1,'circt::moore::SimpleBitVectorType::isUnsigned()']]],
  ['isuselessname_4686',['isUselessName',['../FIRRTLFolds_8cpp.html#a8afc10eed08944ec82e40ece0968277d',1,'FIRRTLFolds.cpp']]],
  ['isvalidlocation_4687',['isValidLocation',['../classcirct_1_1msft_1_1PrimitiveDB.html#a8fd9dde1cf91c8dcef515e032c34390c',1,'circt::msft::PrimitiveDB::isValidLocation()'],['../classPrimitiveDB.html#a11f9e882f1e2f4bc47d5be55a85e42fa',1,'PrimitiveDB::isValidLocation()']]],
  ['isvalidparameterexpression_4688',['isValidParameterExpression',['../namespacecirct_1_1hw.html#aa01f5d7d22cd48ab5bdbd9dcb8f17376',1,'circt::hw']]],
  ['isvalidverilogcharacter_4689',['isValidVerilogCharacter',['../SVDialect_8cpp.html#a949b5167dfaf580c1bc4e2f4a61cf440',1,'SVDialect.cpp']]],
  ['isvalidverilogcharacterfirst_4690',['isValidVerilogCharacterFirst',['../SVDialect_8cpp.html#a0cbc65e60258ce59043dbfe50772f2c0',1,'SVDialect.cpp']]],
  ['isverilogexpression_4691',['isVerilogExpression',['../namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea',1,'circt::ExportVerilog']]],
  ['isverilogunaryoperator_4692',['isVerilogUnaryOperator',['../PrettifyVerilog_8cpp.html#a79aaedc60c408564d8f001b05c8c2e5f',1,'PrettifyVerilog.cpp']]],
  ['iswaitdestarg_4693',['isWaitDestArg',['../LLHDToLLVM_8cpp.html#a4c86d07fea73d896d1ed60073de3669c',1,'isWaitDestArg(WaitOp op, Value val):&#160;LLHDToLLVM.cpp'],['../LLHDToLLVM_8cpp.html#a8e31970aea412db379d8dcb49c61fedf',1,'isWaitDestArg(Operation *op):&#160;LLHDToLLVM.cpp']]],
  ['iswiremanipulationop_4694',['isWireManipulationOp',['../MSFTPasses_8cpp.html#ab08c5b8ae55016311f6b264b703f7361',1,'MSFTPasses.cpp']]],
  ['iswireorreg_4695',['isWireOrReg',['../IMConstProp_8cpp.html#a3fa2be0919acdf0c14d04fa17dfb3dc1',1,'IMConstProp.cpp']]],
  ['iszero_4696',['isZero',['../structcirct_1_1llhd_1_1sim_1_1Time.html#af7fee25863e40eeedae8a331ee59e4a5',1,'circt::llhd::sim::Time']]],
  ['iszerobitfirrtltype_4697',['isZeroBitFIRRTLType',['../LowerToHW_8cpp.html#a6dbf0a4622a3d92dbb14291b3ecf164f',1,'LowerToHW.cpp']]],
  ['iszerobittype_4698',['isZeroBitType',['../Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a4513cc3f0c321fecb2b8316213d39618',1,'ExportVerilog.cpp']]],
  ['iszeroextension_4699',['isZeroExtension',['../Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a859a3edbdf457da3dc404a11d6a70f18',1,'ExportVerilog.cpp']]],
  ['item_4700',['Item',['../classcirct_1_1hw_1_1SymbolCache_1_1Item.html#a069c3ee869dcbac15669286d48f91171',1,'circt::hw::SymbolCache::Item::Item(mlir::Operation *op)'],['../classcirct_1_1hw_1_1SymbolCache_1_1Item.html#ae00194cc04f291dbf3f0bcd3907504c7',1,'circt::hw::SymbolCache::Item::Item(mlir::Operation *op, size_t port)']]],
  ['iterateendpoints_4701',['iterateEndpoints',['../classcirct_1_1esi_1_1cosim_1_1EndpointRegistry.html#a9287596bf9da4c293547dad86da68b1e',1,'circt::esi::cosim::EndpointRegistry']]]
];
