LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.all;

entity ALU is

port
(
A,B 	: in STD_LOGIC_VECTOR(7 DOWNTO 0);
OP		: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
Result: out STD_LOGIC_VECTOR(7 DOWNTO 0);
Carryout	: out STD_LOGIC
);


architecture Behavioral of ALU is
signal ALU_RESULT: std_logic_vector (7 DOWNto 0);

begin
	process (A,B,OP)
	begin
		case (OP) is
			when "000" => --add
			ALU_RESULT <= A+B;
			when "001" =>
			ALU_RESULT <= A-B;
			when others =>
			ALU_RESULT <= A;
		end case;
	end process;
	Result <= ALU_RESULT;
end Behavioral;
