/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [4:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  reg [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = celloutsig_0_16z ? celloutsig_0_3z : celloutsig_0_6z;
  assign celloutsig_0_0z = ~in_data[37];
  assign celloutsig_1_13z = ~celloutsig_1_6z[2];
  assign celloutsig_1_12z = celloutsig_1_4z | ~(celloutsig_1_10z);
  assign celloutsig_0_16z = celloutsig_0_2z | ~(celloutsig_0_8z);
  assign celloutsig_0_12z = celloutsig_0_0z | ~(celloutsig_0_2z);
  assign celloutsig_0_24z = celloutsig_0_10z[3] ^ celloutsig_0_8z;
  assign celloutsig_0_2z = { in_data[1], celloutsig_0_0z, celloutsig_0_0z } <= in_data[19:17];
  assign celloutsig_1_8z = { celloutsig_1_1z[5:2], celloutsig_1_3z } < celloutsig_1_2z[13:7];
  assign celloutsig_1_15z = { celloutsig_1_11z[3:2], celloutsig_1_13z, celloutsig_1_8z } % { 1'h1, celloutsig_1_2z[4:2] };
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_20z } % { 1'h1, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_1z[9:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z } % { 1'h1, in_data[99], celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_9z[6:1] % { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_1z = { in_data[180:166], celloutsig_1_0z } % { 1'h1, in_data[147:133] };
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_1z[14:1] : in_data[188:175];
  assign celloutsig_1_0z = in_data[137:120] !== in_data[144:127];
  assign celloutsig_0_4z = in_data[62] & in_data[4];
  assign celloutsig_1_16z = celloutsig_1_11z[4] & celloutsig_1_10z;
  assign celloutsig_1_4z = in_data[161] & celloutsig_1_3z[1];
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_10z = | { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, in_data[159:142] };
  assign celloutsig_0_6z = | celloutsig_0_1z[7:0];
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_20z = | { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_10z[3:2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z[7:0] };
  assign celloutsig_1_6z = { celloutsig_1_5z[1:0], celloutsig_1_5z } ^ celloutsig_1_1z[15:11];
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_3z) | celloutsig_0_6z);
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_18z = { celloutsig_1_9z[2], celloutsig_1_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_10z = celloutsig_0_1z[4:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 13'h0000;
    else if (!out_data[96]) celloutsig_0_1z = in_data[31:19];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_3z = celloutsig_1_2z[6:4];
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_5z = { celloutsig_1_3z[1:0], celloutsig_1_4z };
  assign out_data[101] = ~ celloutsig_1_0z;
  assign { out_data[100], out_data[103:102], out_data[99:96] } = { celloutsig_1_16z, celloutsig_1_11z[4:3], celloutsig_1_4z, celloutsig_1_3z } ^ { celloutsig_1_18z[4], celloutsig_1_5z[0], celloutsig_1_12z, celloutsig_1_18z[3:0] };
  assign { out_data[132:128], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
