// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _DiagMatMul_HH_
#define _DiagMatMul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_fadd_32ns_bkb.h"
#include "matmul_fmul_32ns_cud.h"
#include "matmul_mux_164_32dEe.h"

namespace ap_rtl {

struct DiagMatMul : public sc_module {
    // Port declarations 154
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > A_0_address0;
    sc_out< sc_logic > A_0_ce0;
    sc_in< sc_lv<32> > A_0_q0;
    sc_out< sc_lv<4> > A_0_address1;
    sc_out< sc_logic > A_0_ce1;
    sc_in< sc_lv<32> > A_0_q1;
    sc_out< sc_lv<4> > A_1_address0;
    sc_out< sc_logic > A_1_ce0;
    sc_in< sc_lv<32> > A_1_q0;
    sc_out< sc_lv<4> > A_1_address1;
    sc_out< sc_logic > A_1_ce1;
    sc_in< sc_lv<32> > A_1_q1;
    sc_out< sc_lv<4> > A_2_address0;
    sc_out< sc_logic > A_2_ce0;
    sc_in< sc_lv<32> > A_2_q0;
    sc_out< sc_lv<4> > A_2_address1;
    sc_out< sc_logic > A_2_ce1;
    sc_in< sc_lv<32> > A_2_q1;
    sc_out< sc_lv<4> > A_3_address0;
    sc_out< sc_logic > A_3_ce0;
    sc_in< sc_lv<32> > A_3_q0;
    sc_out< sc_lv<4> > A_3_address1;
    sc_out< sc_logic > A_3_ce1;
    sc_in< sc_lv<32> > A_3_q1;
    sc_out< sc_lv<4> > A_4_address0;
    sc_out< sc_logic > A_4_ce0;
    sc_in< sc_lv<32> > A_4_q0;
    sc_out< sc_lv<4> > A_4_address1;
    sc_out< sc_logic > A_4_ce1;
    sc_in< sc_lv<32> > A_4_q1;
    sc_out< sc_lv<4> > A_5_address0;
    sc_out< sc_logic > A_5_ce0;
    sc_in< sc_lv<32> > A_5_q0;
    sc_out< sc_lv<4> > A_5_address1;
    sc_out< sc_logic > A_5_ce1;
    sc_in< sc_lv<32> > A_5_q1;
    sc_out< sc_lv<4> > A_6_address0;
    sc_out< sc_logic > A_6_ce0;
    sc_in< sc_lv<32> > A_6_q0;
    sc_out< sc_lv<4> > A_6_address1;
    sc_out< sc_logic > A_6_ce1;
    sc_in< sc_lv<32> > A_6_q1;
    sc_out< sc_lv<4> > A_7_address0;
    sc_out< sc_logic > A_7_ce0;
    sc_in< sc_lv<32> > A_7_q0;
    sc_out< sc_lv<4> > A_7_address1;
    sc_out< sc_logic > A_7_ce1;
    sc_in< sc_lv<32> > A_7_q1;
    sc_out< sc_lv<4> > A_8_address0;
    sc_out< sc_logic > A_8_ce0;
    sc_in< sc_lv<32> > A_8_q0;
    sc_out< sc_lv<4> > A_8_address1;
    sc_out< sc_logic > A_8_ce1;
    sc_in< sc_lv<32> > A_8_q1;
    sc_out< sc_lv<4> > A_9_address0;
    sc_out< sc_logic > A_9_ce0;
    sc_in< sc_lv<32> > A_9_q0;
    sc_out< sc_lv<4> > A_9_address1;
    sc_out< sc_logic > A_9_ce1;
    sc_in< sc_lv<32> > A_9_q1;
    sc_out< sc_lv<4> > A_10_address0;
    sc_out< sc_logic > A_10_ce0;
    sc_in< sc_lv<32> > A_10_q0;
    sc_out< sc_lv<4> > A_10_address1;
    sc_out< sc_logic > A_10_ce1;
    sc_in< sc_lv<32> > A_10_q1;
    sc_out< sc_lv<4> > A_11_address0;
    sc_out< sc_logic > A_11_ce0;
    sc_in< sc_lv<32> > A_11_q0;
    sc_out< sc_lv<4> > A_11_address1;
    sc_out< sc_logic > A_11_ce1;
    sc_in< sc_lv<32> > A_11_q1;
    sc_out< sc_lv<4> > A_12_address0;
    sc_out< sc_logic > A_12_ce0;
    sc_in< sc_lv<32> > A_12_q0;
    sc_out< sc_lv<4> > A_12_address1;
    sc_out< sc_logic > A_12_ce1;
    sc_in< sc_lv<32> > A_12_q1;
    sc_out< sc_lv<4> > A_13_address0;
    sc_out< sc_logic > A_13_ce0;
    sc_in< sc_lv<32> > A_13_q0;
    sc_out< sc_lv<4> > A_13_address1;
    sc_out< sc_logic > A_13_ce1;
    sc_in< sc_lv<32> > A_13_q1;
    sc_out< sc_lv<4> > A_14_address0;
    sc_out< sc_logic > A_14_ce0;
    sc_in< sc_lv<32> > A_14_q0;
    sc_out< sc_lv<4> > A_14_address1;
    sc_out< sc_logic > A_14_ce1;
    sc_in< sc_lv<32> > A_14_q1;
    sc_out< sc_lv<4> > A_15_address0;
    sc_out< sc_logic > A_15_ce0;
    sc_in< sc_lv<32> > A_15_q0;
    sc_out< sc_lv<4> > A_15_address1;
    sc_out< sc_logic > A_15_ce1;
    sc_in< sc_lv<32> > A_15_q1;
    sc_out< sc_lv<4> > B_0_address0;
    sc_out< sc_logic > B_0_ce0;
    sc_in< sc_lv<32> > B_0_q0;
    sc_out< sc_lv<4> > B_1_address0;
    sc_out< sc_logic > B_1_ce0;
    sc_in< sc_lv<32> > B_1_q0;
    sc_out< sc_lv<4> > B_2_address0;
    sc_out< sc_logic > B_2_ce0;
    sc_in< sc_lv<32> > B_2_q0;
    sc_out< sc_lv<4> > B_3_address0;
    sc_out< sc_logic > B_3_ce0;
    sc_in< sc_lv<32> > B_3_q0;
    sc_out< sc_lv<4> > B_4_address0;
    sc_out< sc_logic > B_4_ce0;
    sc_in< sc_lv<32> > B_4_q0;
    sc_out< sc_lv<4> > B_5_address0;
    sc_out< sc_logic > B_5_ce0;
    sc_in< sc_lv<32> > B_5_q0;
    sc_out< sc_lv<4> > B_6_address0;
    sc_out< sc_logic > B_6_ce0;
    sc_in< sc_lv<32> > B_6_q0;
    sc_out< sc_lv<4> > B_7_address0;
    sc_out< sc_logic > B_7_ce0;
    sc_in< sc_lv<32> > B_7_q0;
    sc_out< sc_lv<4> > B_8_address0;
    sc_out< sc_logic > B_8_ce0;
    sc_in< sc_lv<32> > B_8_q0;
    sc_out< sc_lv<4> > B_9_address0;
    sc_out< sc_logic > B_9_ce0;
    sc_in< sc_lv<32> > B_9_q0;
    sc_out< sc_lv<4> > B_10_address0;
    sc_out< sc_logic > B_10_ce0;
    sc_in< sc_lv<32> > B_10_q0;
    sc_out< sc_lv<4> > B_11_address0;
    sc_out< sc_logic > B_11_ce0;
    sc_in< sc_lv<32> > B_11_q0;
    sc_out< sc_lv<4> > B_12_address0;
    sc_out< sc_logic > B_12_ce0;
    sc_in< sc_lv<32> > B_12_q0;
    sc_out< sc_lv<4> > B_13_address0;
    sc_out< sc_logic > B_13_ce0;
    sc_in< sc_lv<32> > B_13_q0;
    sc_out< sc_lv<4> > B_14_address0;
    sc_out< sc_logic > B_14_ce0;
    sc_in< sc_lv<32> > B_14_q0;
    sc_out< sc_lv<4> > B_15_address0;
    sc_out< sc_logic > B_15_ce0;
    sc_in< sc_lv<32> > B_15_q0;
    sc_out< sc_lv<4> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    DiagMatMul(sc_module_name name);
    SC_HAS_PROCESS(DiagMatMul);

    ~DiagMatMul();

    sc_trace_file* mVcdFile;

    matmul_fadd_32ns_bkb<1,4,32,32,32>* matmul_fadd_32ns_bkb_U1;
    matmul_fadd_32ns_bkb<1,4,32,32,32>* matmul_fadd_32ns_bkb_U2;
    matmul_fmul_32ns_cud<1,2,32,32,32>* matmul_fmul_32ns_cud_U3;
    matmul_fmul_32ns_cud<1,2,32,32,32>* matmul_fmul_32ns_cud_U4;
    matmul_mux_164_32dEe<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* matmul_mux_164_32dEe_U5;
    matmul_mux_164_32dEe<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* matmul_mux_164_32dEe_U6;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > i_0_reg_2543;
    sc_signal< sc_lv<32> > grp_fu_2572_p18;
    sc_signal< sc_lv<32> > reg_2646;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state51_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state59_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state67_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state53_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state61_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state69_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter2;
    sc_signal< bool > ap_block_state31_pp0_stage5_iter3;
    sc_signal< bool > ap_block_state39_pp0_stage5_iter4;
    sc_signal< bool > ap_block_state47_pp0_stage5_iter5;
    sc_signal< bool > ap_block_state55_pp0_stage5_iter6;
    sc_signal< bool > ap_block_state63_pp0_stage5_iter7;
    sc_signal< bool > ap_block_state71_pp0_stage5_iter8;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage7_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter2;
    sc_signal< bool > ap_block_state33_pp0_stage7_iter3;
    sc_signal< bool > ap_block_state41_pp0_stage7_iter4;
    sc_signal< bool > ap_block_state49_pp0_stage7_iter5;
    sc_signal< bool > ap_block_state57_pp0_stage7_iter6;
    sc_signal< bool > ap_block_state65_pp0_stage7_iter7;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<32> > grp_fu_2609_p18;
    sc_signal< sc_lv<32> > reg_2651;
    sc_signal< sc_lv<32> > reg_2656;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state52_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state60_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state68_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state30_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state38_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state46_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state54_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state62_pp0_stage4_iter7;
    sc_signal< bool > ap_block_state70_pp0_stage4_iter8;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage6_iter1;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter2;
    sc_signal< bool > ap_block_state32_pp0_stage6_iter3;
    sc_signal< bool > ap_block_state40_pp0_stage6_iter4;
    sc_signal< bool > ap_block_state48_pp0_stage6_iter5;
    sc_signal< bool > ap_block_state56_pp0_stage6_iter6;
    sc_signal< bool > ap_block_state64_pp0_stage6_iter7;
    sc_signal< bool > ap_block_state72_pp0_stage6_iter8;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state66_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > reg_2661;
    sc_signal< sc_lv<32> > grp_fu_2554_p2;
    sc_signal< sc_lv<32> > reg_2666;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006_pp0_iter1_reg;
    sc_signal< sc_lv<32> > reg_2672;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006_pp0_iter3_reg;
    sc_signal< sc_lv<32> > reg_2678;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_2684;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln5_fu_2690_p2;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln5_reg_4006_pp0_iter8_reg;
    sc_signal< sc_lv<5> > i_fu_2696_p2;
    sc_signal< sc_lv<5> > i_reg_4010;
    sc_signal< sc_lv<64> > zext_ln9_fu_2702_p1;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln9_reg_4015_pp0_iter8_reg;
    sc_signal< sc_lv<4> > trunc_ln9_fu_2722_p1;
    sc_signal< sc_lv<4> > trunc_ln9_reg_4020;
    sc_signal< sc_lv<32> > B_0_load_reg_4106;
    sc_signal< sc_lv<32> > B_1_load_reg_4111;
    sc_signal< sc_lv<32> > B_2_load_reg_4116;
    sc_signal< sc_lv<32> > B_3_load_reg_4121;
    sc_signal< sc_lv<32> > B_4_load_reg_4126;
    sc_signal< sc_lv<32> > B_5_load_reg_4131;
    sc_signal< sc_lv<32> > B_6_load_reg_4136;
    sc_signal< sc_lv<32> > B_7_load_reg_4141;
    sc_signal< sc_lv<32> > B_8_load_reg_4146;
    sc_signal< sc_lv<32> > B_9_load_reg_4151;
    sc_signal< sc_lv<32> > B_10_load_reg_4156;
    sc_signal< sc_lv<32> > B_11_load_reg_4161;
    sc_signal< sc_lv<32> > B_12_load_reg_4166;
    sc_signal< sc_lv<32> > B_13_load_reg_4171;
    sc_signal< sc_lv<32> > B_14_load_reg_4176;
    sc_signal< sc_lv<32> > B_15_load_reg_4181;
    sc_signal< sc_lv<32> > grp_fu_2564_p2;
    sc_signal< sc_lv<32> > tmp1_reg_4186;
    sc_signal< sc_lv<32> > grp_fu_2568_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_4191;
    sc_signal< sc_lv<32> > tmp_2_reg_4196;
    sc_signal< sc_lv<32> > tmp_3_reg_4201;
    sc_signal< sc_lv<32> > tmp_3_reg_4201_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_4_reg_4206;
    sc_signal< sc_lv<32> > tmp_4_reg_4206_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_5_reg_4211;
    sc_signal< sc_lv<32> > tmp_5_reg_4211_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_5_reg_4211_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_6_reg_4216;
    sc_signal< sc_lv<32> > tmp_6_reg_4216_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_6_reg_4216_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_7_reg_4221;
    sc_signal< sc_lv<32> > tmp_7_reg_4221_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_7_reg_4221_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_7_reg_4221_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_8_reg_4226;
    sc_signal< sc_lv<32> > tmp_8_reg_4226_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_8_reg_4226_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_8_reg_4226_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_9_reg_4231;
    sc_signal< sc_lv<32> > tmp_9_reg_4231_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_9_reg_4231_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_9_reg_4231_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_9_reg_4231_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_s_reg_4236;
    sc_signal< sc_lv<32> > tmp_s_reg_4236_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_s_reg_4236_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_s_reg_4236_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_s_reg_4236_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_10_reg_4241;
    sc_signal< sc_lv<32> > tmp_10_reg_4241_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_10_reg_4241_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_10_reg_4241_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_10_reg_4241_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_10_reg_4241_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_11_reg_4246;
    sc_signal< sc_lv<32> > tmp_11_reg_4246_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_11_reg_4246_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_11_reg_4246_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_11_reg_4246_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_11_reg_4246_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_12_reg_4251;
    sc_signal< sc_lv<32> > tmp_12_reg_4251_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_12_reg_4251_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_12_reg_4251_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_12_reg_4251_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_12_reg_4251_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_12_reg_4251_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_13_reg_4256;
    sc_signal< sc_lv<32> > tmp_13_reg_4256_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_13_reg_4256_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_13_reg_4256_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_13_reg_4256_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_13_reg_4256_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_13_reg_4256_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_14_reg_4261;
    sc_signal< sc_lv<32> > tmp_14_reg_4261_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_14_reg_4261_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_14_reg_4261_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_14_reg_4261_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_14_reg_4261_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_14_reg_4261_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_14_reg_4261_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_2559_p2;
    sc_signal< sc_lv<32> > res_2_reg_4266;
    sc_signal< sc_lv<32> > res_3_reg_4271;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > res_6_reg_4276;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > res_7_reg_4281;
    sc_signal< sc_lv<32> > res_10_reg_4286;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > res_11_reg_4291;
    sc_signal< sc_lv<32> > res_14_reg_4296;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_phi_fu_2547_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<32> > grp_fu_2554_p0;
    sc_signal< sc_lv<32> > grp_fu_2554_p1;
    sc_signal< sc_lv<32> > grp_fu_2559_p0;
    sc_signal< sc_lv<32> > grp_fu_2559_p1;
    sc_signal< sc_lv<32> > grp_fu_2564_p0;
    sc_signal< sc_lv<32> > grp_fu_2564_p1;
    sc_signal< sc_lv<32> > grp_fu_2568_p0;
    sc_signal< sc_lv<32> > grp_fu_2568_p1;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_state73;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<64> ap_const_lv64_C;
    static const sc_lv<64> ap_const_lv64_D;
    static const sc_lv<64> ap_const_lv64_E;
    static const sc_lv<64> ap_const_lv64_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_0_address0();
    void thread_A_0_address1();
    void thread_A_0_ce0();
    void thread_A_0_ce1();
    void thread_A_10_address0();
    void thread_A_10_address1();
    void thread_A_10_ce0();
    void thread_A_10_ce1();
    void thread_A_11_address0();
    void thread_A_11_address1();
    void thread_A_11_ce0();
    void thread_A_11_ce1();
    void thread_A_12_address0();
    void thread_A_12_address1();
    void thread_A_12_ce0();
    void thread_A_12_ce1();
    void thread_A_13_address0();
    void thread_A_13_address1();
    void thread_A_13_ce0();
    void thread_A_13_ce1();
    void thread_A_14_address0();
    void thread_A_14_address1();
    void thread_A_14_ce0();
    void thread_A_14_ce1();
    void thread_A_15_address0();
    void thread_A_15_address1();
    void thread_A_15_ce0();
    void thread_A_15_ce1();
    void thread_A_1_address0();
    void thread_A_1_address1();
    void thread_A_1_ce0();
    void thread_A_1_ce1();
    void thread_A_2_address0();
    void thread_A_2_address1();
    void thread_A_2_ce0();
    void thread_A_2_ce1();
    void thread_A_3_address0();
    void thread_A_3_address1();
    void thread_A_3_ce0();
    void thread_A_3_ce1();
    void thread_A_4_address0();
    void thread_A_4_address1();
    void thread_A_4_ce0();
    void thread_A_4_ce1();
    void thread_A_5_address0();
    void thread_A_5_address1();
    void thread_A_5_ce0();
    void thread_A_5_ce1();
    void thread_A_6_address0();
    void thread_A_6_address1();
    void thread_A_6_ce0();
    void thread_A_6_ce1();
    void thread_A_7_address0();
    void thread_A_7_address1();
    void thread_A_7_ce0();
    void thread_A_7_ce1();
    void thread_A_8_address0();
    void thread_A_8_address1();
    void thread_A_8_ce0();
    void thread_A_8_ce1();
    void thread_A_9_address0();
    void thread_A_9_address1();
    void thread_A_9_ce0();
    void thread_A_9_ce1();
    void thread_B_0_address0();
    void thread_B_0_ce0();
    void thread_B_10_address0();
    void thread_B_10_ce0();
    void thread_B_11_address0();
    void thread_B_11_ce0();
    void thread_B_12_address0();
    void thread_B_12_ce0();
    void thread_B_13_address0();
    void thread_B_13_ce0();
    void thread_B_14_address0();
    void thread_B_14_ce0();
    void thread_B_15_address0();
    void thread_B_15_ce0();
    void thread_B_1_address0();
    void thread_B_1_ce0();
    void thread_B_2_address0();
    void thread_B_2_ce0();
    void thread_B_3_address0();
    void thread_B_3_ce0();
    void thread_B_4_address0();
    void thread_B_4_ce0();
    void thread_B_5_address0();
    void thread_B_5_ce0();
    void thread_B_6_address0();
    void thread_B_6_ce0();
    void thread_B_7_address0();
    void thread_B_7_ce0();
    void thread_B_8_address0();
    void thread_B_8_ce0();
    void thread_B_9_address0();
    void thread_B_9_ce0();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_d0();
    void thread_C_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state73();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage1_iter1();
    void thread_ap_block_state12_pp0_stage2_iter1();
    void thread_ap_block_state13_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage4_iter1();
    void thread_ap_block_state15_pp0_stage5_iter1();
    void thread_ap_block_state16_pp0_stage6_iter1();
    void thread_ap_block_state17_pp0_stage7_iter1();
    void thread_ap_block_state18_pp0_stage0_iter2();
    void thread_ap_block_state19_pp0_stage1_iter2();
    void thread_ap_block_state20_pp0_stage2_iter2();
    void thread_ap_block_state21_pp0_stage3_iter2();
    void thread_ap_block_state22_pp0_stage4_iter2();
    void thread_ap_block_state23_pp0_stage5_iter2();
    void thread_ap_block_state24_pp0_stage6_iter2();
    void thread_ap_block_state25_pp0_stage7_iter2();
    void thread_ap_block_state26_pp0_stage0_iter3();
    void thread_ap_block_state27_pp0_stage1_iter3();
    void thread_ap_block_state28_pp0_stage2_iter3();
    void thread_ap_block_state29_pp0_stage3_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage4_iter3();
    void thread_ap_block_state31_pp0_stage5_iter3();
    void thread_ap_block_state32_pp0_stage6_iter3();
    void thread_ap_block_state33_pp0_stage7_iter3();
    void thread_ap_block_state34_pp0_stage0_iter4();
    void thread_ap_block_state35_pp0_stage1_iter4();
    void thread_ap_block_state36_pp0_stage2_iter4();
    void thread_ap_block_state37_pp0_stage3_iter4();
    void thread_ap_block_state38_pp0_stage4_iter4();
    void thread_ap_block_state39_pp0_stage5_iter4();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage6_iter4();
    void thread_ap_block_state41_pp0_stage7_iter4();
    void thread_ap_block_state42_pp0_stage0_iter5();
    void thread_ap_block_state43_pp0_stage1_iter5();
    void thread_ap_block_state44_pp0_stage2_iter5();
    void thread_ap_block_state45_pp0_stage3_iter5();
    void thread_ap_block_state46_pp0_stage4_iter5();
    void thread_ap_block_state47_pp0_stage5_iter5();
    void thread_ap_block_state48_pp0_stage6_iter5();
    void thread_ap_block_state49_pp0_stage7_iter5();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state50_pp0_stage0_iter6();
    void thread_ap_block_state51_pp0_stage1_iter6();
    void thread_ap_block_state52_pp0_stage2_iter6();
    void thread_ap_block_state53_pp0_stage3_iter6();
    void thread_ap_block_state54_pp0_stage4_iter6();
    void thread_ap_block_state55_pp0_stage5_iter6();
    void thread_ap_block_state56_pp0_stage6_iter6();
    void thread_ap_block_state57_pp0_stage7_iter6();
    void thread_ap_block_state58_pp0_stage0_iter7();
    void thread_ap_block_state59_pp0_stage1_iter7();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state60_pp0_stage2_iter7();
    void thread_ap_block_state61_pp0_stage3_iter7();
    void thread_ap_block_state62_pp0_stage4_iter7();
    void thread_ap_block_state63_pp0_stage5_iter7();
    void thread_ap_block_state64_pp0_stage6_iter7();
    void thread_ap_block_state65_pp0_stage7_iter7();
    void thread_ap_block_state66_pp0_stage0_iter8();
    void thread_ap_block_state67_pp0_stage1_iter8();
    void thread_ap_block_state68_pp0_stage2_iter8();
    void thread_ap_block_state69_pp0_stage3_iter8();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state70_pp0_stage4_iter8();
    void thread_ap_block_state71_pp0_stage5_iter8();
    void thread_ap_block_state72_pp0_stage6_iter8();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_2547_p4();
    void thread_ap_ready();
    void thread_grp_fu_2554_p0();
    void thread_grp_fu_2554_p1();
    void thread_grp_fu_2559_p0();
    void thread_grp_fu_2559_p1();
    void thread_grp_fu_2564_p0();
    void thread_grp_fu_2564_p1();
    void thread_grp_fu_2568_p0();
    void thread_grp_fu_2568_p1();
    void thread_i_fu_2696_p2();
    void thread_icmp_ln5_fu_2690_p2();
    void thread_trunc_ln9_fu_2722_p1();
    void thread_zext_ln9_fu_2702_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
