Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 19 14:43:16 2023
| Host         : LAPTOP-7DP6T06H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_TOP_timing_summary_routed.rpt -rpx CPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_TOP
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: mileage_record/clkdiv_generator/divided_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mileage_record/seven_seg/Refreshcounter_wrapper/refreshcounter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mileage_record/seven_seg/Refreshcounter_wrapper/refreshcounter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mileage_record/seven_seg/Refreshcounter_wrapper/refreshcounter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mileage_record/seven_seg/Refreshcounter_wrapper/refreshcounter_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.495        0.000                      0                   64        0.259        0.000                      0                   64        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.786}     43.571          22.951          
  clkfbout_cpuclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk       38.495        0.000                      0                   64        0.259        0.000                      0                   64       21.286        0.000                       0                    35  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.120ns (25.022%)  route 3.356ns (74.978%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 41.585 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.712     2.102    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505    41.585    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[1]/C
                         clock pessimism             -0.388    41.197    
                         clock uncertainty           -0.076    41.121    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    40.597    mileage_record/clkdiv_generator/cnt_val_reg[1]
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.120ns (25.022%)  route 3.356ns (74.978%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 41.585 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.712     2.102    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505    41.585    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[2]/C
                         clock pessimism             -0.388    41.197    
                         clock uncertainty           -0.076    41.121    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    40.597    mileage_record/clkdiv_generator/cnt_val_reg[2]
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.120ns (25.022%)  route 3.356ns (74.978%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 41.585 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.712     2.102    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505    41.585    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[3]/C
                         clock pessimism             -0.388    41.197    
                         clock uncertainty           -0.076    41.121    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    40.597    mileage_record/clkdiv_generator/cnt_val_reg[3]
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.120ns (25.022%)  route 3.356ns (74.978%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 41.585 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.712     2.102    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505    41.585    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                         clock pessimism             -0.388    41.197    
                         clock uncertainty           -0.076    41.121    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    40.597    mileage_record/clkdiv_generator/cnt_val_reg[4]
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.518ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.120ns (25.310%)  route 3.305ns (74.690%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 41.582 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.661     2.051    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.502    41.582    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[17]/C
                         clock pessimism             -0.413    41.169    
                         clock uncertainty           -0.076    41.093    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524    40.569    mileage_record/clkdiv_generator/cnt_val_reg[17]
  -------------------------------------------------------------------
                         required time                         40.569    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 38.518    

Slack (MET) :             38.518ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.120ns (25.310%)  route 3.305ns (74.690%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 41.582 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.661     2.051    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.502    41.582    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[18]/C
                         clock pessimism             -0.413    41.169    
                         clock uncertainty           -0.076    41.093    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524    40.569    mileage_record/clkdiv_generator/cnt_val_reg[18]
  -------------------------------------------------------------------
                         required time                         40.569    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 38.518    

Slack (MET) :             38.518ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.120ns (25.310%)  route 3.305ns (74.690%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 41.582 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.661     2.051    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.502    41.582    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[19]/C
                         clock pessimism             -0.413    41.169    
                         clock uncertainty           -0.076    41.093    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524    40.569    mileage_record/clkdiv_generator/cnt_val_reg[19]
  -------------------------------------------------------------------
                         required time                         40.569    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 38.518    

Slack (MET) :             38.518ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.120ns (25.310%)  route 3.305ns (74.690%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 41.582 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.661     2.051    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.502    41.582    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[20]/C
                         clock pessimism             -0.413    41.169    
                         clock uncertainty           -0.076    41.093    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524    40.569    mileage_record/clkdiv_generator/cnt_val_reg[20]
  -------------------------------------------------------------------
                         required time                         40.569    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                 38.518    

Slack (MET) :             38.518ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.120ns (25.299%)  route 3.307ns (74.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 41.584 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.663     2.053    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y63         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.504    41.584    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y63         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[5]/C
                         clock pessimism             -0.413    41.171    
                         clock uncertainty           -0.076    41.095    
    SLICE_X64Y63         FDRE (Setup_fdre_C_R)       -0.524    40.571    mileage_record/clkdiv_generator/cnt_val_reg[5]
  -------------------------------------------------------------------
                         required time                         40.571    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                 38.518    

Slack (MET) :             38.518ns  (required time - arrival time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.571ns  (clk_out1_cpuclk rise@43.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.120ns (25.299%)  route 3.307ns (74.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 41.584 - 43.571 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.734    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.747 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.092    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.996 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -2.374    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.856 f  mileage_record/clkdiv_generator/cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.048    mileage_record/clkdiv_generator/cnt_val[4]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.124    -0.924 f  mileage_record/clkdiv_generator/cnt_val[31]_i_9/O
                         net (fo=1, routed)           0.877    -0.047    mileage_record/clkdiv_generator/cnt_val[31]_i_9_n_0
    SLICE_X65Y63         LUT5 (Prop_lut5_I4_O)        0.152     0.105 f  mileage_record/clkdiv_generator/cnt_val[31]_i_5/O
                         net (fo=2, routed)           0.960     1.064    mileage_record/clkdiv_generator/cnt_val[31]_i_5_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I2_O)        0.326     1.390 r  mileage_record/clkdiv_generator/cnt_val[31]_i_1/O
                         net (fo=31, routed)          0.663     2.053    mileage_record/clkdiv_generator/divided_clk
    SLICE_X64Y63         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.571    43.571 r  
    R3                                                0.000    43.571 r  fpga_clk (IN)
                         net (fo=0)                   0.000    43.571    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         1.411    44.982 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.163    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    38.414 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    39.990    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.081 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.504    41.584    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y63         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[6]/C
                         clock pessimism             -0.413    41.171    
                         clock uncertainty           -0.076    41.095    
    SLICE_X64Y63         FDRE (Setup_fdre_C_R)       -0.524    40.571    mileage_record/clkdiv_generator/cnt_val_reg[6]
  -------------------------------------------------------------------
                         required time                         40.571    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                 38.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.518    mileage_record/clkdiv_generator/clk_out1
    SLICE_X65Y63         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mileage_record/clkdiv_generator/cnt_val_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.267    mileage_record/clkdiv_generator/cnt_val[0]
    SLICE_X64Y62         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.109 r  mileage_record/clkdiv_generator/cnt_val_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    mileage_record/clkdiv_generator/data0[1]
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.286    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[1]/C
                         clock pessimism             -0.216    -0.502    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.134    -0.368    mileage_record/clkdiv_generator/cnt_val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.519    mileage_record/clkdiv_generator/clk_out1
    SLICE_X65Y66         FDRE                                         r  mileage_record/clkdiv_generator/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mileage_record/clkdiv_generator/divided_clk_reg/Q
                         net (fo=5, routed)           0.168    -0.209    mileage_record/clkdiv_generator/CLK
    SLICE_X65Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  mileage_record/clkdiv_generator/divided_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.164    mileage_record/clkdiv_generator/divided_clk_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  mileage_record/clkdiv_generator/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.289    mileage_record/clkdiv_generator/clk_out1
    SLICE_X65Y66         FDRE                                         r  mileage_record/clkdiv_generator/divided_clk_reg/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.091    -0.428    mileage_record/clkdiv_generator/divided_clk_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.520    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y67         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  mileage_record/clkdiv_generator/cnt_val_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.230    mileage_record/clkdiv_generator/cnt_val[23]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.120 r  mileage_record/clkdiv_generator/cnt_val_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.120    mileage_record/clkdiv_generator/data0[23]
    SLICE_X64Y67         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.290    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y67         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[23]/C
                         clock pessimism             -0.230    -0.520    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.134    -0.386    mileage_record/clkdiv_generator/cnt_val_reg[23]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.518    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y65         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  mileage_record/clkdiv_generator/cnt_val_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.228    mileage_record/clkdiv_generator/cnt_val[15]
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  mileage_record/clkdiv_generator/cnt_val_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    mileage_record/clkdiv_generator/data0[15]
    SLICE_X64Y65         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.288    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y65         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[15]/C
                         clock pessimism             -0.230    -0.518    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.134    -0.384    mileage_record/clkdiv_generator/cnt_val_reg[15]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.519    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  mileage_record/clkdiv_generator/cnt_val_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.229    mileage_record/clkdiv_generator/cnt_val[19]
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.119 r  mileage_record/clkdiv_generator/cnt_val_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.119    mileage_record/clkdiv_generator/data0[19]
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.289    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y66         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[19]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134    -0.385    mileage_record/clkdiv_generator/cnt_val_reg[19]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.522    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y69         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  mileage_record/clkdiv_generator/cnt_val_reg[31]/Q
                         net (fo=2, routed)           0.125    -0.232    mileage_record/clkdiv_generator/cnt_val[31]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.122 r  mileage_record/clkdiv_generator/cnt_val_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.122    mileage_record/clkdiv_generator/data0[31]
    SLICE_X64Y69         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.292    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y69         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[31]/C
                         clock pessimism             -0.230    -0.522    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.134    -0.388    mileage_record/clkdiv_generator/cnt_val_reg[31]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.518    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y63         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  mileage_record/clkdiv_generator/cnt_val_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.228    mileage_record/clkdiv_generator/cnt_val[7]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  mileage_record/clkdiv_generator/cnt_val_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    mileage_record/clkdiv_generator/data0[7]
    SLICE_X64Y63         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.287    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y63         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[7]/C
                         clock pessimism             -0.231    -0.518    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.134    -0.384    mileage_record/clkdiv_generator/cnt_val_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.521    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y68         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mileage_record/clkdiv_generator/cnt_val_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.231    mileage_record/clkdiv_generator/cnt_val[27]
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.121 r  mileage_record/clkdiv_generator/cnt_val_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    mileage_record/clkdiv_generator/data0[27]
    SLICE_X64Y68         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.291    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y68         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[27]/C
                         clock pessimism             -0.230    -0.521    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.134    -0.387    mileage_record/clkdiv_generator/cnt_val_reg[27]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.518    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y64         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  mileage_record/clkdiv_generator/cnt_val_reg[11]/Q
                         net (fo=2, routed)           0.126    -0.228    mileage_record/clkdiv_generator/cnt_val[11]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  mileage_record/clkdiv_generator/cnt_val_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    mileage_record/clkdiv_generator/data0[11]
    SLICE_X64Y64         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.287    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y64         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[11]/C
                         clock pessimism             -0.231    -0.518    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.134    -0.384    mileage_record/clkdiv_generator/cnt_val_reg[11]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mileage_record/clkdiv_generator/cnt_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            mileage_record/clkdiv_generator/cnt_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.689    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.633 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.132    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.517    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  mileage_record/clkdiv_generator/cnt_val_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.226    mileage_record/clkdiv_generator/cnt_val[3]
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  mileage_record/clkdiv_generator/cnt_val_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    mileage_record/clkdiv_generator/data0[3]
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    R3                   IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.918    cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.720 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.175    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.146 r  cpuclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.286    mileage_record/clkdiv_generator/clk_out1
    SLICE_X64Y62         FDRE                                         r  mileage_record/clkdiv_generator/cnt_val_reg[3]/C
                         clock pessimism             -0.231    -0.517    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.134    -0.383    mileage_record/clkdiv_generator/cnt_val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.786 }
Period(ns):         43.571
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         43.571      41.416     BUFGCTRL_X0Y0   cpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         43.571      42.322     PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         43.571      42.571     SLICE_X65Y63    mileage_record/clkdiv_generator/cnt_val_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.571      42.571     SLICE_X64Y64    mileage_record/clkdiv_generator/cnt_val_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.571      42.571     SLICE_X64Y64    mileage_record/clkdiv_generator/cnt_val_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.571      42.571     SLICE_X64Y64    mileage_record/clkdiv_generator/cnt_val_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.571      42.571     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.571      42.571     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.571      42.571     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         43.571      42.571     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       43.571      116.429    PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y67    mileage_record/clkdiv_generator/cnt_val_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y67    mileage_record/clkdiv_generator/cnt_val_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y67    mileage_record/clkdiv_generator/cnt_val_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y67    mileage_record/clkdiv_generator/cnt_val_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y69    mileage_record/clkdiv_generator/cnt_val_reg[29]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y69    mileage_record/clkdiv_generator/cnt_val_reg[30]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X65Y63    mileage_record/clkdiv_generator/cnt_val_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y64    mileage_record/clkdiv_generator/cnt_val_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y64    mileage_record/clkdiv_generator/cnt_val_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y64    mileage_record/clkdiv_generator/cnt_val_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y65    mileage_record/clkdiv_generator/cnt_val_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y66    mileage_record/clkdiv_generator/cnt_val_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         21.786      21.286     SLICE_X64Y66    mileage_record/clkdiv_generator/cnt_val_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  cpuclk/inst/plle2_adv_inst/CLKFBOUT



