{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1460750390577 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g47_enigma EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"g47_enigma\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460750390699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460750390764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460750390764 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460750391026 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460750391050 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460750391826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460750391826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460750391826 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1460750391826 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 8140 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460750391877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 8141 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460750391877 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 8142 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460750391877 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1460750391877 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1460750391899 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1460750393180 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460750393198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460750393198 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1460750393198 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1460750393198 ""}
{ "Info" "ISTA_SDC_FOUND" "g47_testbed.sdc " "Reading SDC File: 'g47_testbed.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1460750393228 ""}
{ "Info" "ISTA_SDC_FOUND" "g47_enigma.sdc " "Reading SDC File: 'g47_enigma.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1460750393300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|combout " "Node \"ENIGMA\|state\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393338 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|dataa " "Node \"ENIGMA\|state\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393338 ""}  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460750393338 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal2~0\|combout " "Node \"Equal2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datad " "Node \"state\[0\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|combout " "Node \"state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|dataa " "Node \"state\[1\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|combout " "Node \"state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datac " "Node \"state\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|combout " "Node \"state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datab " "Node \"state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~0\|dataa " "Node \"Equal2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datab " "Node \"state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|dataa " "Node \"state\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|combout " "Node \"state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datac " "Node \"state\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|datab " "Node \"state\[0\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~0\|datad " "Node \"Equal2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datad " "Node \"state\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393347 ""}  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 470 -1 0 } } { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460750393347 ""}
{ "Warning" "WSTA_SCC_LOOP" "38 " "Found combinational loop of 38 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|dataa " "Node \"ENIGMA\|FSM\|en_l~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|combout " "Node \"ENIGMA\|FSM\|en_l~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|dataa " "Node \"ENIGMA\|FSM\|state\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|datad " "Node \"ENIGMA\|FSM\|en_l~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460750393350 ""}  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460750393350 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypress " "Node: keypress was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1460750393379 "|g47_ui|keypress"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1460750393453 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460750393454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460750393454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460750393454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460750393454 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1460750393454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~_emulated " "Destination node state\[1\]~_emulated" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[0\]~_emulated " "Destination node state\[0\]~_emulated" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460750394062 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394063 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 6970 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|prev_output_code\[4\]~0  " "Automatically promoted node g47_enigma:ENIGMA\|prev_output_code\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""}  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|prev_output_code[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 5883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~7  " "Automatically promoted node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~0" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~2" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~2" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_m~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~2" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_l~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~2" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~7 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~7" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460750394064 ""}  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_l~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 5960 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~15  " "Automatically promoted node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~3 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~3" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~8 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~8" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460750394066 ""}  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 5970 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state\[1\]~2  " "Automatically promoted node state\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~0 " "Destination node Equal2~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 470 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_enable~0 " "Destination node keypress_enable~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypress_enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_enable~2 " "Destination node keypress_enable~2" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypress_enable~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~2 " "Destination node state\[1\]~2" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal1~0 " "Destination node Equal1~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 462 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_down~0 " "Destination node keypress_down~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 452 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypress_down~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hold~0 " "Destination node hold~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 66 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hold~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 5897 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[0\]~7 " "Destination node state\[0\]~7" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~0 " "Destination node state\[1\]~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1460750394067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460750394067 ""}  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7426 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460750394068 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7678 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7290 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394074 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460750394074 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7085 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460750394077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460750394077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460750394077 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 6994 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460750394077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1460750395196 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1460750395207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1460750395209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460750395216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460750395241 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1460750395250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1460750395251 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1460750395260 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1460750395465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1460750395475 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1460750395475 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460750395648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1460750399095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460750406530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1460750406659 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1460750429113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460750429114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1460750430812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1460750444164 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1460750444164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460750449306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1460750449318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1460750449318 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.94 " "Total time spent on timing analysis during the Fitter is 3.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1460750449726 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460750449771 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[0\] 0 " "Pin \"segments_i\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[1\] 0 " "Pin \"segments_i\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[2\] 0 " "Pin \"segments_i\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[3\] 0 " "Pin \"segments_i\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[4\] 0 " "Pin \"segments_i\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[5\] 0 " "Pin \"segments_i\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[6\] 0 " "Pin \"segments_i\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[0\] 0 " "Pin \"segments_l\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[1\] 0 " "Pin \"segments_l\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[2\] 0 " "Pin \"segments_l\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[3\] 0 " "Pin \"segments_l\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[4\] 0 " "Pin \"segments_l\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[5\] 0 " "Pin \"segments_l\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[6\] 0 " "Pin \"segments_l\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[0\] 0 " "Pin \"segments_m\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[1\] 0 " "Pin \"segments_m\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[2\] 0 " "Pin \"segments_m\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[3\] 0 " "Pin \"segments_m\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[4\] 0 " "Pin \"segments_m\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[5\] 0 " "Pin \"segments_m\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[6\] 0 " "Pin \"segments_m\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[0\] 0 " "Pin \"segments_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[1\] 0 " "Pin \"segments_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[2\] 0 " "Pin \"segments_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[3\] 0 " "Pin \"segments_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[4\] 0 " "Pin \"segments_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[5\] 0 " "Pin \"segments_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[6\] 0 " "Pin \"segments_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[0\] 0 " "Pin \"led_error\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[1\] 0 " "Pin \"led_error\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[2\] 0 " "Pin \"led_error\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[3\] 0 " "Pin \"led_error\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[4\] 0 " "Pin \"led_error\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460750450168 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1460750450168 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460750454034 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460750454795 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460750460407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460750461485 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1460750461697 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1460750461935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/output_files/g47_enigma.fit.smsg " "Generated suppressed messages file Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/output_files/g47_enigma.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1460750463331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 64 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460750468244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 16:01:07 2016 " "Processing ended: Fri Apr 15 16:01:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460750468244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460750468244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460750468244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460750468244 ""}
