<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>ARM MMU v5 | Microchip Documentation</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/css/bootstrap.min.css" rel="stylesheet">
    <style>
        .sidebar {
            position: fixed;
            top: 0;
            bottom: 0;
            left: 0;
            z-index: 100;
            padding: 48px 0 0;
            box-shadow: inset -1px 0 0 rgba(0, 0, 0, .1);
            overflow: hidden;
            width: 280px;
        }

        .nav-frame {
            width: 100%;
            height: 100%;
            border: none;
            overflow-y: scroll;
            overflow-x: hidden;
        }

        .main {
            margin-left: 280px;
            padding: 20px;
        }

        .nav-link {
            color: #333;
            padding: .5rem 1rem;
        }

        .nav-link.active {
            background-color: #f8f9fa;
            font-weight: 500;
        }

        .parameters-table {
            width: 100%;
            margin-bottom: 1rem;
            background-color: #f8f9fa;
        }
    </style>
</head>

<body>
    <div class="container-fluid">
        <div class="row">
            <nav class="sidebar">
                <iframe class="nav-frame" src="navigation.html" title="Navigation"></iframe>
            </nav>
            <main class="main">
<div class="doc-navigation">
    <a href="section_3.28.html">↑ Up to Section</a><br />
    <a href="index.html">↑↑ Back to Main Documentation</a>
</div>

<nav aria-label="breadcrumb">
    <ol class="breadcrumb">
        <li class="breadcrumb-item"><a href="index.html">Home</a></li>
        <li class="breadcrumb-item"><a href="section_3.html">Device Families</a></li>
        <li class="breadcrumb-item"><a href="section_3.28.html">SAM 9X60 Peripheral Libraries</a></li>
        <li class="breadcrumb-item active" aria-current="page">ARM MMU v5</li>
    </ol>
</nav>

<h1>ARM MMU v5</h1>
<h1>3.28.8</h1>
<p>ARM MMU v5</p>
<p><em>Generated on: 2025-02-19 08:42:44</em></p>
<p>Source: <a href="https://onlinedocs.microchip.com/oxy/GUID-450989FA-38E4-4D68-AB61-15ADB29AD718-en-US-5/GUID-39757585-D32D-45ED-A90E-465E86334BDB.html">https://onlinedocs.microchip.com/oxy/GUID-450989FA-38E4-4D68-AB61-15ADB29AD718-en-US-5/GUID-39757585-D32D-45ED-A90E-465E86334BDB.html</a></p>
<h1>3.28.8 ARM MMU v5</h1>
<p>ARM926EJ-S MMU is an ARM architecture v5 MMU. It provides virtual memory features required by systems operating on platforms such as Symbian OS, WindowsCE, and Linux. A single set of two-level page tables stored in main memory is used to control the
address translation, permission checks, and memory region attributes for both data and instruction accesses. The MMU uses a single unified Translation Look aside Buffer (TLB) to cache the information held in the page tables. To support both sections and pages, there are two levels of address translation. The MMU puts the translated physical addresses into the MMU Translation Look aside Buffer TLB.</p>
<p>The MMU TLB has two parts: the main TLB and lock down TLB.</p>
<p>The main TLB is a two-way, set-associative cache for page table information. It has 32 entries per way for a total of 64 entries. The lock down TLB is an eight-entry fully-associative cache that contains locked TLB entries. Locking TLB entries can ensure that a memory access to a given region never incurs the penalty of a page table walk.</p>
<h2>Using The Library</h2>
<p>MMU Plib Initializes MMU with a flat address map (e.g. physical and virtual addresses are the same) and enable MMU and caches
by invoking MMU_Initialize() in the system initialization.</p>
<h2>Library Interface</h2>
<p>ARM MMU v5 peripheral library provides the following interfaces:</p>
<p>Functions</p>
<table class="data-table">
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMU_Initialize</td>
<td>Initialize and enable MMU</td>
</tr>
<tr>
<td>icache_InvalidateAll</td>
<td>Invalidate instruction cache</td>
</tr>
<tr>
<td>icache_Enable</td>
<td>Enable instruction cache</td>
</tr>
<tr>
<td>icache_Disable</td>
<td>Disable instruction cache</td>
</tr>
<tr>
<td>dcache_InvalidateAll</td>
<td>Invalidate Data Cache</td>
</tr>
<tr>
<td>dcache_CleanAll</td>
<td>Clean Data Cache</td>
</tr>
<tr>
<td>dcache_CleanInvalidateAll</td>
<td>Clean and Invalidate Data Cache</td>
</tr>
<tr>
<td>dcache_InvalidateByAddr</td>
<td>Invalidate Data Cache by address</td>
</tr>
<tr>
<td>dcache_CleanByAddr</td>
<td>Clean Data Cache by address</td>
</tr>
<tr>
<td>dcache_CleanInvalidateByAddr</td>
<td>Clean Data Cache by address</td>
</tr>
<tr>
<td>dcache_Enable</td>
<td>Enable L1 data cache</td>
</tr>
<tr>
<td>dcache_Disable</td>
<td>Disable L1 data cache</td>
</tr>
</tbody>
</table>
            </main>
        </div>
    </div>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/js/bootstrap.bundle.min.js"></script>
</body>

</html>