// Seed: 606337401
module module_0 #(
    parameter id_1 = 32'd36
);
  logic _id_1;
  tri1 [-1 : id_1] id_2;
  wire id_3;
  assign id_2 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_18;
  wor id_19 = -1;
  logic [1 : -1] id_20;
  always @(posedge 1 or(-1)) $clog2(11);
  ;
endmodule
