Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan 21 22:57:35 2023
| Host         : DESKTOP-AEN7PND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file jackpot_timing_summary_routed.rpt -pb jackpot_timing_summary_routed.pb -rpx jackpot_timing_summary_routed.rpx -warn_on_violation
| Design       : jackpot
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: unit0/Count_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   39          inf        0.000                      0                   39           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 4.003ns (56.437%)  route 3.090ns (43.563%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  Counter_reg[2]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Counter_reg[2]/Q
                         net (fo=8, routed)           3.090     3.608    LEDS_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     7.094 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.094    LEDS[2]
    G14                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 4.028ns (56.832%)  route 3.059ns (43.168%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  Counter_reg[3]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Counter_reg[3]/Q
                         net (fo=8, routed)           3.059     3.577    LEDS_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     7.087 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.087    LEDS[3]
    D18                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 4.049ns (68.276%)  route 1.881ns (31.724%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  Counter_reg[0]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Counter_reg[0]/Q
                         net (fo=8, routed)           1.881     2.399    LEDS_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.931 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.931    LEDS[0]
    M14                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 4.057ns (68.898%)  route 1.831ns (31.102%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  Counter_reg[1]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Counter_reg[1]/Q
                         net (fo=8, routed)           1.831     2.349    LEDS_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.889 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.889    LEDS[1]
    M15                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            Counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.544ns  (logic 1.699ns (30.640%)  route 3.845ns (69.360%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=2, routed)           2.533     3.984    SWITCHES_IBUF[1]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.108 f  Counter[3]_i_5/O
                         net (fo=5, routed)           0.793     4.901    Counter[3]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     5.025 r  Counter[3]_i_1/O
                         net (fo=4, routed)           0.519     5.544    Counter[3]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            Counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.544ns  (logic 1.699ns (30.640%)  route 3.845ns (69.360%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=2, routed)           2.533     3.984    SWITCHES_IBUF[1]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.108 f  Counter[3]_i_5/O
                         net (fo=5, routed)           0.793     4.901    Counter[3]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     5.025 r  Counter[3]_i_1/O
                         net (fo=4, routed)           0.519     5.544    Counter[3]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            Counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.544ns  (logic 1.699ns (30.640%)  route 3.845ns (69.360%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=2, routed)           2.533     3.984    SWITCHES_IBUF[1]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.108 f  Counter[3]_i_5/O
                         net (fo=5, routed)           0.793     4.901    Counter[3]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     5.025 r  Counter[3]_i_1/O
                         net (fo=4, routed)           0.519     5.544    Counter[3]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            Counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.544ns  (logic 1.699ns (30.640%)  route 3.845ns (69.360%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=2, routed)           2.533     3.984    SWITCHES_IBUF[1]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.108 f  Counter[3]_i_5/O
                         net (fo=5, routed)           0.793     4.901    Counter[3]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124     5.025 r  Counter[3]_i_1/O
                         net (fo=4, routed)           0.519     5.544    Counter[3]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            Counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 1.699ns (33.906%)  route 3.311ns (66.094%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=2, routed)           2.533     3.984    SWITCHES_IBUF[1]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.108 f  Counter[3]_i_5/O
                         net (fo=5, routed)           0.778     4.886    Counter[3]_i_5_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.010 r  Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.010    Counter[1]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            Counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 1.699ns (33.919%)  route 3.309ns (66.081%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=2, routed)           2.533     3.984    SWITCHES_IBUF[1]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.108 f  Counter[3]_i_5/O
                         net (fo=5, routed)           0.776     4.884    Counter[3]_i_5_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.008 r  Counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.008    Counter[2]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 unit0/Count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit0/Count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  unit0/Count_reg[10]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  unit0/Count_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    unit0/Count_reg_n_0_[10]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  unit0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    unit0/Count_reg[8]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  unit0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit0/Count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit0/Count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  unit0/Count_reg[14]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  unit0/Count_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    unit0/Count_reg_n_0_[14]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  unit0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    unit0/Count_reg[12]_i_1_n_5
    SLICE_X42Y52         FDRE                                         r  unit0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit0/Count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE                         0.000     0.000 r  unit0/Count_reg[18]/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  unit0/Count_reg[18]/Q
                         net (fo=1, routed)           0.114     0.278    unit0/Count_reg_n_0_[18]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  unit0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    unit0/Count_reg[16]_i_1_n_5
    SLICE_X42Y53         FDRE                                         r  unit0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit0/Count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  unit0/Count_reg[2]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  unit0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    unit0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  unit0/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    unit0/Count_reg[0]_i_1_n_5
    SLICE_X42Y49         FDRE                                         r  unit0/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit0/Count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit0/Count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE                         0.000     0.000 r  unit0/Count_reg[6]/C
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  unit0/Count_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    unit0/Count_reg_n_0_[6]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  unit0/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    unit0/Count_reg[4]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  unit0/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.209ns (53.506%)  route 0.182ns (46.494%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  Counter_reg[1]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Counter_reg[1]/Q
                         net (fo=8, routed)           0.182     0.346    LEDS_OBUF[1]
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.391 r  Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    Counter[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.234%)  route 0.184ns (46.766%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  Counter_reg[1]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Counter_reg[1]/Q
                         net (fo=8, routed)           0.184     0.348    LEDS_OBUF[1]
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.393 r  Counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.393    Counter[3]_i_2_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.970%)  route 0.186ns (47.030%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  Counter_reg[2]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Counter_reg[2]/Q
                         net (fo=8, routed)           0.186     0.350    LEDS_OBUF[2]
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.395 r  Counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    Counter[2]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.703%)  route 0.188ns (47.297%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  Counter_reg[2]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Counter_reg[2]/Q
                         net (fo=8, routed)           0.188     0.352    LEDS_OBUF[2]
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.397 r  Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    Counter[1]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit0/Count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit0/Count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  unit0/Count_reg[22]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  unit0/Count_reg[22]/Q
                         net (fo=5, routed)           0.127     0.291    unit0/out[0]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  unit0/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    unit0/Count_reg[20]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  unit0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------





