Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 14 15:10:25 2018
| Host         : huatianzhou-VirtualBox running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cntr4m8_disp_timing_summary_routed.rpt -rpx cntr4m8_disp_timing_summary_routed.rpx
| Design       : cntr4m8_disp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ctr/r/num_reg[3]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ctr/r/num_reg[3]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ctr/r/num_reg[3]_P/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dclk/divclk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.907        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.907        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 2.391ns (42.720%)  route 3.206ns (57.280%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.979    10.682    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    14.785    dclk/clk
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[28]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X85Y69         FDRE (Setup_fdre_C_R)       -0.429    14.588    dclk/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 2.391ns (42.720%)  route 3.206ns (57.280%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.979    10.682    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    14.785    dclk/clk
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[29]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X85Y69         FDRE (Setup_fdre_C_R)       -0.429    14.588    dclk/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 2.391ns (42.720%)  route 3.206ns (57.280%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.979    10.682    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    14.785    dclk/clk
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[30]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X85Y69         FDRE (Setup_fdre_C_R)       -0.429    14.588    dclk/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 2.391ns (42.720%)  route 3.206ns (57.280%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.979    10.682    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    14.785    dclk/clk
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[31]/C
                         clock pessimism              0.268    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X85Y69         FDRE (Setup_fdre_C_R)       -0.429    14.588    dclk/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.391ns (43.831%)  route 3.064ns (56.169%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.837    10.540    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    dclk/clk
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[24]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X85Y68         FDRE (Setup_fdre_C_R)       -0.429    14.589    dclk/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.391ns (43.831%)  route 3.064ns (56.169%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.837    10.540    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    dclk/clk
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[25]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X85Y68         FDRE (Setup_fdre_C_R)       -0.429    14.589    dclk/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.391ns (43.831%)  route 3.064ns (56.169%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.837    10.540    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    dclk/clk
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[26]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X85Y68         FDRE (Setup_fdre_C_R)       -0.429    14.589    dclk/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.391ns (43.831%)  route 3.064ns (56.169%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.837    10.540    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    dclk/clk
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[27]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X85Y68         FDRE (Setup_fdre_C_R)       -0.429    14.589    dclk/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.391ns (45.085%)  route 2.912ns (54.915%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.685    10.388    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y67         FDRE                                         r  dclk/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    14.788    dclk/clk
    SLICE_X85Y67         FDRE                                         r  dclk/cnt_reg[20]/C
                         clock pessimism              0.268    15.056    
                         clock uncertainty           -0.035    15.020    
    SLICE_X85Y67         FDRE (Setup_fdre_C_R)       -0.429    14.591    dclk/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 dclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.391ns (45.085%)  route 2.912ns (54.915%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.085    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  dclk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    dclk/cnt_reg[0]
    SLICE_X84Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  dclk/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    dclk/cnt_reg[0]_i_17_n_0
    SLICE_X84Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  dclk/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.794    dclk/cnt_reg[0]_i_16_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  dclk/cnt_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.911    dclk/cnt_reg[0]_i_18_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  dclk/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.028    dclk/cnt_reg[0]_i_19_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  dclk/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.145    dclk/cnt_reg[0]_i_20_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  dclk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.262    dclk/cnt_reg[0]_i_15_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  dclk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.379    dclk/cnt_reg[0]_i_13_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 f  dclk/cnt_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.594     8.192    dclk/cnt_reg[0]_i_14_n_7
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.295     8.487 r  dclk/cnt[0]_i_6/O
                         net (fo=1, routed)           1.093     9.579    dclk/cnt[0]_i_6_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I3_O)        0.124     9.703 r  dclk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.685    10.388    dclk/cnt[0]_i_1_n_0
    SLICE_X85Y67         FDRE                                         r  dclk/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    14.788    dclk/clk
    SLICE_X85Y67         FDRE                                         r  dclk/cnt_reg[21]/C
                         clock pessimism              0.268    15.056    
                         clock uncertainty           -0.035    15.020    
    SLICE_X85Y67         FDRE (Setup_fdre_C_R)       -0.429    14.591    dclk/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.431    dclk/clk
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  dclk/cnt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.691    dclk/cnt_reg[31]
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  dclk/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    dclk/cnt_reg[28]_i_1_n_4
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     1.937    dclk/clk
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[31]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X85Y69         FDRE (Hold_fdre_C_D)         0.105     1.536    dclk/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.433    dclk/clk
    SLICE_X85Y67         FDRE                                         r  dclk/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  dclk/cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     1.693    dclk/cnt_reg[23]
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  dclk/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    dclk/cnt_reg[20]_i_1_n_4
    SLICE_X85Y67         FDRE                                         r  dclk/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     1.939    dclk/clk
    SLICE_X85Y67         FDRE                                         r  dclk/cnt_reg[23]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X85Y67         FDRE (Hold_fdre_C_D)         0.105     1.538    dclk/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.435    dclk/clk
    SLICE_X85Y64         FDRE                                         r  dclk/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  dclk/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.695    dclk/cnt_reg[11]
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  dclk/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    dclk/cnt_reg[8]_i_1_n_4
    SLICE_X85Y64         FDRE                                         r  dclk/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     1.942    dclk/clk
    SLICE_X85Y64         FDRE                                         r  dclk/cnt_reg[11]/C
                         clock pessimism             -0.506     1.435    
    SLICE_X85Y64         FDRE (Hold_fdre_C_D)         0.105     1.540    dclk/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.434    dclk/clk
    SLICE_X85Y66         FDRE                                         r  dclk/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  dclk/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.694    dclk/cnt_reg[19]
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  dclk/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    dclk/cnt_reg[16]_i_1_n_4
    SLICE_X85Y66         FDRE                                         r  dclk/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     1.940    dclk/clk
    SLICE_X85Y66         FDRE                                         r  dclk/cnt_reg[19]/C
                         clock pessimism             -0.505     1.434    
    SLICE_X85Y66         FDRE (Hold_fdre_C_D)         0.105     1.539    dclk/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.436    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dclk/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.696    dclk/cnt_reg[3]
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  dclk/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.804    dclk/cnt_reg[0]_i_2_n_4
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.874     1.943    dclk/clk
    SLICE_X85Y62         FDRE                                         r  dclk/cnt_reg[3]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X85Y62         FDRE (Hold_fdre_C_D)         0.105     1.541    dclk/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.435    dclk/clk
    SLICE_X85Y63         FDRE                                         r  dclk/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  dclk/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.695    dclk/cnt_reg[7]
    SLICE_X85Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  dclk/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    dclk/cnt_reg[4]_i_1_n_4
    SLICE_X85Y63         FDRE                                         r  dclk/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     1.942    dclk/clk
    SLICE_X85Y63         FDRE                                         r  dclk/cnt_reg[7]/C
                         clock pessimism             -0.506     1.435    
    SLICE_X85Y63         FDRE (Hold_fdre_C_D)         0.105     1.540    dclk/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.435    dclk/clk
    SLICE_X85Y65         FDRE                                         r  dclk/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  dclk/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.695    dclk/cnt_reg[15]
    SLICE_X85Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  dclk/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    dclk/cnt_reg[12]_i_1_n_4
    SLICE_X85Y65         FDRE                                         r  dclk/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     1.941    dclk/clk
    SLICE_X85Y65         FDRE                                         r  dclk/cnt_reg[15]/C
                         clock pessimism             -0.505     1.435    
    SLICE_X85Y65         FDRE (Hold_fdre_C_D)         0.105     1.540    dclk/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.432    dclk/clk
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  dclk/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     1.692    dclk/cnt_reg[27]
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  dclk/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    dclk/cnt_reg[24]_i_1_n_4
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     1.938    dclk/clk
    SLICE_X85Y68         FDRE                                         r  dclk/cnt_reg[27]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X85Y68         FDRE (Hold_fdre_C_D)         0.105     1.537    dclk/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.431    dclk/clk
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  dclk/cnt_reg[30]/Q
                         net (fo=2, routed)           0.120     1.693    dclk/cnt_reg[30]
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.804 r  dclk/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.804    dclk/cnt_reg[28]_i_1_n_5
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     1.937    dclk/clk
    SLICE_X85Y69         FDRE                                         r  dclk/cnt_reg[30]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X85Y69         FDRE (Hold_fdre_C_D)         0.105     1.536    dclk/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dclk/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.435    dclk/clk
    SLICE_X85Y64         FDRE                                         r  dclk/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  dclk/cnt_reg[10]/Q
                         net (fo=2, routed)           0.120     1.697    dclk/cnt_reg[10]
    SLICE_X85Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  dclk/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    dclk/cnt_reg[8]_i_1_n_5
    SLICE_X85Y64         FDRE                                         r  dclk/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     1.942    dclk/clk
    SLICE_X85Y64         FDRE                                         r  dclk/cnt_reg[10]/C
                         clock pessimism             -0.506     1.435    
    SLICE_X85Y64         FDRE (Hold_fdre_C_D)         0.105     1.540    dclk/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y62    dclk/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y64    dclk/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y64    dclk/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y65    dclk/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y65    dclk/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y65    dclk/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y65    dclk/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y66    dclk/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y66    dclk/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y69    dclk/cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y69    dclk/cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y69    dclk/cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y69    dclk/cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y69    dclk/cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y69    dclk/cnt_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y62    dclk/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y64    dclk/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y64    dclk/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y64    dclk/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y64    dclk/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y65    dclk/cnt_reg[12]/C



