Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 20:40:35 2023
| Host         : Aly running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Datapath_control_sets_placed.rpt
| Design       : Datapath
| Device       : xc7z014s
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          388 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                     Enable Signal                    |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  Single_Cycle_CPU_instr1/pc_instr1/E[1]         |                                                      |                                                                |                1 |              1 |         1.00 |
|  n_0_969_BUFG                                   |                                                      |                                                                |                1 |              1 |         1.00 |
|  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[2]_2 |                                                      |                                                                |                1 |              1 |         1.00 |
|  Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[4]_0 |                                                      |                                                                |                1 |              2 |         2.00 |
|  Single_Cycle_CPU_instr1/pc_instr1/E[0]         |                                                      |                                                                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/pc_instr1/pc1_reg[4]_1       |                                                                |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_11[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_13[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_20[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2][0]    | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_10[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_17[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_18[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_2[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_21[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_22[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_15[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_0[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_16[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                  |                                                      |                                                                |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_3[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_4[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_24[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_6[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_5[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_9[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_28[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_7[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_26[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_8[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_25[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_27[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_29[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_14[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_19[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_23[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_12[0] | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                  | Single_Cycle_CPU_instr1/Ctrl_instr1/pc1_reg[2]_1[0]  | Single_Cycle_CPU_instr1/regfile_instr1/register[1][31]_i_3_n_1 |               14 |             32 |         2.29 |
+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


