
Statcon_Interactive_File_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009594  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08009654  08009654  0000a654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b18  08009b18  0000b054  2**0
                  CONTENTS
  4 .ARM          00000000  08009b18  08009b18  0000b054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009b18  08009b18  0000b054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b18  08009b18  0000ab18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b1c  08009b1c  0000ab1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  08009b20  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ab0  20000058  08009b74  0000b058  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000b08  08009b74  0000bb08  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010cc3  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002916  00000000  00000000  0001bd3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  0001e658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000840  00000000  00000000  0001f1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000df72  00000000  00000000  0001fa10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e88e  00000000  00000000  0002d982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00045d84  00000000  00000000  0003c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00081f94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002988  00000000  00000000  00081fd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00084960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000058 	.word	0x20000058
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800963c 	.word	0x0800963c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000005c 	.word	0x2000005c
 8000104:	0800963c 	.word	0x0800963c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fc15 	bl	8000a58 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 fb9d 	bl	8000978 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fc07 	bl	8000a58 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fbfd 	bl	8000a58 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fbab 	bl	80009c8 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fba1 	bl	80009c8 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_lmul>:
 8000294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000296:	46ce      	mov	lr, r9
 8000298:	4699      	mov	r9, r3
 800029a:	0c03      	lsrs	r3, r0, #16
 800029c:	469c      	mov	ip, r3
 800029e:	0413      	lsls	r3, r2, #16
 80002a0:	4647      	mov	r7, r8
 80002a2:	0c1b      	lsrs	r3, r3, #16
 80002a4:	001d      	movs	r5, r3
 80002a6:	000e      	movs	r6, r1
 80002a8:	4661      	mov	r1, ip
 80002aa:	0404      	lsls	r4, r0, #16
 80002ac:	0c24      	lsrs	r4, r4, #16
 80002ae:	b580      	push	{r7, lr}
 80002b0:	0007      	movs	r7, r0
 80002b2:	0c10      	lsrs	r0, r2, #16
 80002b4:	434b      	muls	r3, r1
 80002b6:	4365      	muls	r5, r4
 80002b8:	4341      	muls	r1, r0
 80002ba:	4360      	muls	r0, r4
 80002bc:	0c2c      	lsrs	r4, r5, #16
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	1824      	adds	r4, r4, r0
 80002c2:	468c      	mov	ip, r1
 80002c4:	42a3      	cmp	r3, r4
 80002c6:	d903      	bls.n	80002d0 <__aeabi_lmul+0x3c>
 80002c8:	2380      	movs	r3, #128	@ 0x80
 80002ca:	025b      	lsls	r3, r3, #9
 80002cc:	4698      	mov	r8, r3
 80002ce:	44c4      	add	ip, r8
 80002d0:	4649      	mov	r1, r9
 80002d2:	4379      	muls	r1, r7
 80002d4:	4356      	muls	r6, r2
 80002d6:	0c23      	lsrs	r3, r4, #16
 80002d8:	042d      	lsls	r5, r5, #16
 80002da:	0c2d      	lsrs	r5, r5, #16
 80002dc:	1989      	adds	r1, r1, r6
 80002de:	4463      	add	r3, ip
 80002e0:	0424      	lsls	r4, r4, #16
 80002e2:	1960      	adds	r0, r4, r5
 80002e4:	18c9      	adds	r1, r1, r3
 80002e6:	bcc0      	pop	{r6, r7}
 80002e8:	46b9      	mov	r9, r7
 80002ea:	46b0      	mov	r8, r6
 80002ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ee:	46c0      	nop			@ (mov r8, r8)

080002f0 <__aeabi_f2uiz>:
 80002f0:	219e      	movs	r1, #158	@ 0x9e
 80002f2:	b510      	push	{r4, lr}
 80002f4:	05c9      	lsls	r1, r1, #23
 80002f6:	1c04      	adds	r4, r0, #0
 80002f8:	f7ff ffc2 	bl	8000280 <__aeabi_fcmpge>
 80002fc:	2800      	cmp	r0, #0
 80002fe:	d103      	bne.n	8000308 <__aeabi_f2uiz+0x18>
 8000300:	1c20      	adds	r0, r4, #0
 8000302:	f000 ffc5 	bl	8001290 <__aeabi_f2iz>
 8000306:	bd10      	pop	{r4, pc}
 8000308:	219e      	movs	r1, #158	@ 0x9e
 800030a:	1c20      	adds	r0, r4, #0
 800030c:	05c9      	lsls	r1, r1, #23
 800030e:	f000 fd45 	bl	8000d9c <__aeabi_fsub>
 8000312:	f000 ffbd 	bl	8001290 <__aeabi_f2iz>
 8000316:	2380      	movs	r3, #128	@ 0x80
 8000318:	061b      	lsls	r3, r3, #24
 800031a:	469c      	mov	ip, r3
 800031c:	4460      	add	r0, ip
 800031e:	e7f2      	b.n	8000306 <__aeabi_f2uiz+0x16>

08000320 <__aeabi_ul2f>:
 8000320:	2380      	movs	r3, #128	@ 0x80
 8000322:	b5d0      	push	{r4, r6, r7, lr}
 8000324:	039b      	lsls	r3, r3, #14
 8000326:	0004      	movs	r4, r0
 8000328:	0008      	movs	r0, r1
 800032a:	4299      	cmp	r1, r3
 800032c:	d301      	bcc.n	8000332 <__aeabi_ul2f+0x12>
 800032e:	0563      	lsls	r3, r4, #21
 8000330:	d111      	bne.n	8000356 <__aeabi_ul2f+0x36>
 8000332:	f001 fe79 	bl	8002028 <__aeabi_ui2d>
 8000336:	2200      	movs	r2, #0
 8000338:	4b0a      	ldr	r3, [pc, #40]	@ (8000364 <__aeabi_ul2f+0x44>)
 800033a:	f001 fb8f 	bl	8001a5c <__aeabi_dmul>
 800033e:	0006      	movs	r6, r0
 8000340:	000f      	movs	r7, r1
 8000342:	0020      	movs	r0, r4
 8000344:	f001 fe70 	bl	8002028 <__aeabi_ui2d>
 8000348:	0032      	movs	r2, r6
 800034a:	003b      	movs	r3, r7
 800034c:	f000 ffc0 	bl	80012d0 <__aeabi_dadd>
 8000350:	f001 fe8e 	bl	8002070 <__aeabi_d2f>
 8000354:	bdd0      	pop	{r4, r6, r7, pc}
 8000356:	0ae3      	lsrs	r3, r4, #11
 8000358:	2480      	movs	r4, #128	@ 0x80
 800035a:	02db      	lsls	r3, r3, #11
 800035c:	0124      	lsls	r4, r4, #4
 800035e:	431c      	orrs	r4, r3
 8000360:	e7e7      	b.n	8000332 <__aeabi_ul2f+0x12>
 8000362:	46c0      	nop			@ (mov r8, r8)
 8000364:	41f00000 	.word	0x41f00000

08000368 <__aeabi_fadd>:
 8000368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800036a:	024b      	lsls	r3, r1, #9
 800036c:	0a5a      	lsrs	r2, r3, #9
 800036e:	4694      	mov	ip, r2
 8000370:	004a      	lsls	r2, r1, #1
 8000372:	0fc9      	lsrs	r1, r1, #31
 8000374:	46ce      	mov	lr, r9
 8000376:	4647      	mov	r7, r8
 8000378:	4689      	mov	r9, r1
 800037a:	0045      	lsls	r5, r0, #1
 800037c:	0246      	lsls	r6, r0, #9
 800037e:	0e2d      	lsrs	r5, r5, #24
 8000380:	0e12      	lsrs	r2, r2, #24
 8000382:	b580      	push	{r7, lr}
 8000384:	0999      	lsrs	r1, r3, #6
 8000386:	0a77      	lsrs	r7, r6, #9
 8000388:	0fc4      	lsrs	r4, r0, #31
 800038a:	09b6      	lsrs	r6, r6, #6
 800038c:	1aab      	subs	r3, r5, r2
 800038e:	454c      	cmp	r4, r9
 8000390:	d020      	beq.n	80003d4 <__aeabi_fadd+0x6c>
 8000392:	2b00      	cmp	r3, #0
 8000394:	dd0c      	ble.n	80003b0 <__aeabi_fadd+0x48>
 8000396:	2a00      	cmp	r2, #0
 8000398:	d134      	bne.n	8000404 <__aeabi_fadd+0x9c>
 800039a:	2900      	cmp	r1, #0
 800039c:	d02a      	beq.n	80003f4 <__aeabi_fadd+0x8c>
 800039e:	1e5a      	subs	r2, r3, #1
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d100      	bne.n	80003a6 <__aeabi_fadd+0x3e>
 80003a4:	e08f      	b.n	80004c6 <__aeabi_fadd+0x15e>
 80003a6:	2bff      	cmp	r3, #255	@ 0xff
 80003a8:	d100      	bne.n	80003ac <__aeabi_fadd+0x44>
 80003aa:	e0cd      	b.n	8000548 <__aeabi_fadd+0x1e0>
 80003ac:	0013      	movs	r3, r2
 80003ae:	e02f      	b.n	8000410 <__aeabi_fadd+0xa8>
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d060      	beq.n	8000476 <__aeabi_fadd+0x10e>
 80003b4:	1b53      	subs	r3, r2, r5
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	d000      	beq.n	80003bc <__aeabi_fadd+0x54>
 80003ba:	e0ee      	b.n	800059a <__aeabi_fadd+0x232>
 80003bc:	2e00      	cmp	r6, #0
 80003be:	d100      	bne.n	80003c2 <__aeabi_fadd+0x5a>
 80003c0:	e13e      	b.n	8000640 <__aeabi_fadd+0x2d8>
 80003c2:	1e5c      	subs	r4, r3, #1
 80003c4:	2b01      	cmp	r3, #1
 80003c6:	d100      	bne.n	80003ca <__aeabi_fadd+0x62>
 80003c8:	e16b      	b.n	80006a2 <__aeabi_fadd+0x33a>
 80003ca:	2bff      	cmp	r3, #255	@ 0xff
 80003cc:	d100      	bne.n	80003d0 <__aeabi_fadd+0x68>
 80003ce:	e0b9      	b.n	8000544 <__aeabi_fadd+0x1dc>
 80003d0:	0023      	movs	r3, r4
 80003d2:	e0e7      	b.n	80005a4 <__aeabi_fadd+0x23c>
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	dc00      	bgt.n	80003da <__aeabi_fadd+0x72>
 80003d8:	e0a4      	b.n	8000524 <__aeabi_fadd+0x1bc>
 80003da:	2a00      	cmp	r2, #0
 80003dc:	d069      	beq.n	80004b2 <__aeabi_fadd+0x14a>
 80003de:	2dff      	cmp	r5, #255	@ 0xff
 80003e0:	d100      	bne.n	80003e4 <__aeabi_fadd+0x7c>
 80003e2:	e0b1      	b.n	8000548 <__aeabi_fadd+0x1e0>
 80003e4:	2280      	movs	r2, #128	@ 0x80
 80003e6:	04d2      	lsls	r2, r2, #19
 80003e8:	4311      	orrs	r1, r2
 80003ea:	2b1b      	cmp	r3, #27
 80003ec:	dc00      	bgt.n	80003f0 <__aeabi_fadd+0x88>
 80003ee:	e0e9      	b.n	80005c4 <__aeabi_fadd+0x25c>
 80003f0:	002b      	movs	r3, r5
 80003f2:	3605      	adds	r6, #5
 80003f4:	08f7      	lsrs	r7, r6, #3
 80003f6:	2bff      	cmp	r3, #255	@ 0xff
 80003f8:	d100      	bne.n	80003fc <__aeabi_fadd+0x94>
 80003fa:	e0a5      	b.n	8000548 <__aeabi_fadd+0x1e0>
 80003fc:	027a      	lsls	r2, r7, #9
 80003fe:	0a52      	lsrs	r2, r2, #9
 8000400:	b2d8      	uxtb	r0, r3
 8000402:	e030      	b.n	8000466 <__aeabi_fadd+0xfe>
 8000404:	2dff      	cmp	r5, #255	@ 0xff
 8000406:	d100      	bne.n	800040a <__aeabi_fadd+0xa2>
 8000408:	e09e      	b.n	8000548 <__aeabi_fadd+0x1e0>
 800040a:	2280      	movs	r2, #128	@ 0x80
 800040c:	04d2      	lsls	r2, r2, #19
 800040e:	4311      	orrs	r1, r2
 8000410:	2001      	movs	r0, #1
 8000412:	2b1b      	cmp	r3, #27
 8000414:	dc08      	bgt.n	8000428 <__aeabi_fadd+0xc0>
 8000416:	0008      	movs	r0, r1
 8000418:	2220      	movs	r2, #32
 800041a:	40d8      	lsrs	r0, r3
 800041c:	1ad3      	subs	r3, r2, r3
 800041e:	4099      	lsls	r1, r3
 8000420:	000b      	movs	r3, r1
 8000422:	1e5a      	subs	r2, r3, #1
 8000424:	4193      	sbcs	r3, r2
 8000426:	4318      	orrs	r0, r3
 8000428:	1a36      	subs	r6, r6, r0
 800042a:	0173      	lsls	r3, r6, #5
 800042c:	d400      	bmi.n	8000430 <__aeabi_fadd+0xc8>
 800042e:	e071      	b.n	8000514 <__aeabi_fadd+0x1ac>
 8000430:	01b6      	lsls	r6, r6, #6
 8000432:	09b7      	lsrs	r7, r6, #6
 8000434:	0038      	movs	r0, r7
 8000436:	f001 fe9d 	bl	8002174 <__clzsi2>
 800043a:	003b      	movs	r3, r7
 800043c:	3805      	subs	r0, #5
 800043e:	4083      	lsls	r3, r0
 8000440:	4285      	cmp	r5, r0
 8000442:	dd4d      	ble.n	80004e0 <__aeabi_fadd+0x178>
 8000444:	4eb4      	ldr	r6, [pc, #720]	@ (8000718 <__aeabi_fadd+0x3b0>)
 8000446:	1a2d      	subs	r5, r5, r0
 8000448:	401e      	ands	r6, r3
 800044a:	075a      	lsls	r2, r3, #29
 800044c:	d068      	beq.n	8000520 <__aeabi_fadd+0x1b8>
 800044e:	220f      	movs	r2, #15
 8000450:	4013      	ands	r3, r2
 8000452:	2b04      	cmp	r3, #4
 8000454:	d064      	beq.n	8000520 <__aeabi_fadd+0x1b8>
 8000456:	3604      	adds	r6, #4
 8000458:	0173      	lsls	r3, r6, #5
 800045a:	d561      	bpl.n	8000520 <__aeabi_fadd+0x1b8>
 800045c:	1c68      	adds	r0, r5, #1
 800045e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000460:	d154      	bne.n	800050c <__aeabi_fadd+0x1a4>
 8000462:	20ff      	movs	r0, #255	@ 0xff
 8000464:	2200      	movs	r2, #0
 8000466:	05c0      	lsls	r0, r0, #23
 8000468:	4310      	orrs	r0, r2
 800046a:	07e4      	lsls	r4, r4, #31
 800046c:	4320      	orrs	r0, r4
 800046e:	bcc0      	pop	{r6, r7}
 8000470:	46b9      	mov	r9, r7
 8000472:	46b0      	mov	r8, r6
 8000474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000476:	22fe      	movs	r2, #254	@ 0xfe
 8000478:	4690      	mov	r8, r2
 800047a:	1c68      	adds	r0, r5, #1
 800047c:	0002      	movs	r2, r0
 800047e:	4640      	mov	r0, r8
 8000480:	4210      	tst	r0, r2
 8000482:	d16b      	bne.n	800055c <__aeabi_fadd+0x1f4>
 8000484:	2d00      	cmp	r5, #0
 8000486:	d000      	beq.n	800048a <__aeabi_fadd+0x122>
 8000488:	e0dd      	b.n	8000646 <__aeabi_fadd+0x2de>
 800048a:	2e00      	cmp	r6, #0
 800048c:	d100      	bne.n	8000490 <__aeabi_fadd+0x128>
 800048e:	e102      	b.n	8000696 <__aeabi_fadd+0x32e>
 8000490:	2900      	cmp	r1, #0
 8000492:	d0b3      	beq.n	80003fc <__aeabi_fadd+0x94>
 8000494:	2280      	movs	r2, #128	@ 0x80
 8000496:	1a77      	subs	r7, r6, r1
 8000498:	04d2      	lsls	r2, r2, #19
 800049a:	4217      	tst	r7, r2
 800049c:	d100      	bne.n	80004a0 <__aeabi_fadd+0x138>
 800049e:	e136      	b.n	800070e <__aeabi_fadd+0x3a6>
 80004a0:	464c      	mov	r4, r9
 80004a2:	1b8e      	subs	r6, r1, r6
 80004a4:	d061      	beq.n	800056a <__aeabi_fadd+0x202>
 80004a6:	2001      	movs	r0, #1
 80004a8:	4216      	tst	r6, r2
 80004aa:	d130      	bne.n	800050e <__aeabi_fadd+0x1a6>
 80004ac:	2300      	movs	r3, #0
 80004ae:	08f7      	lsrs	r7, r6, #3
 80004b0:	e7a4      	b.n	80003fc <__aeabi_fadd+0x94>
 80004b2:	2900      	cmp	r1, #0
 80004b4:	d09e      	beq.n	80003f4 <__aeabi_fadd+0x8c>
 80004b6:	1e5a      	subs	r2, r3, #1
 80004b8:	2b01      	cmp	r3, #1
 80004ba:	d100      	bne.n	80004be <__aeabi_fadd+0x156>
 80004bc:	e0ca      	b.n	8000654 <__aeabi_fadd+0x2ec>
 80004be:	2bff      	cmp	r3, #255	@ 0xff
 80004c0:	d042      	beq.n	8000548 <__aeabi_fadd+0x1e0>
 80004c2:	0013      	movs	r3, r2
 80004c4:	e791      	b.n	80003ea <__aeabi_fadd+0x82>
 80004c6:	1a71      	subs	r1, r6, r1
 80004c8:	014b      	lsls	r3, r1, #5
 80004ca:	d400      	bmi.n	80004ce <__aeabi_fadd+0x166>
 80004cc:	e0d1      	b.n	8000672 <__aeabi_fadd+0x30a>
 80004ce:	018f      	lsls	r7, r1, #6
 80004d0:	09bf      	lsrs	r7, r7, #6
 80004d2:	0038      	movs	r0, r7
 80004d4:	f001 fe4e 	bl	8002174 <__clzsi2>
 80004d8:	003b      	movs	r3, r7
 80004da:	3805      	subs	r0, #5
 80004dc:	4083      	lsls	r3, r0
 80004de:	2501      	movs	r5, #1
 80004e0:	2220      	movs	r2, #32
 80004e2:	1b40      	subs	r0, r0, r5
 80004e4:	3001      	adds	r0, #1
 80004e6:	1a12      	subs	r2, r2, r0
 80004e8:	001e      	movs	r6, r3
 80004ea:	4093      	lsls	r3, r2
 80004ec:	40c6      	lsrs	r6, r0
 80004ee:	1e5a      	subs	r2, r3, #1
 80004f0:	4193      	sbcs	r3, r2
 80004f2:	431e      	orrs	r6, r3
 80004f4:	d039      	beq.n	800056a <__aeabi_fadd+0x202>
 80004f6:	0773      	lsls	r3, r6, #29
 80004f8:	d100      	bne.n	80004fc <__aeabi_fadd+0x194>
 80004fa:	e11b      	b.n	8000734 <__aeabi_fadd+0x3cc>
 80004fc:	230f      	movs	r3, #15
 80004fe:	2500      	movs	r5, #0
 8000500:	4033      	ands	r3, r6
 8000502:	2b04      	cmp	r3, #4
 8000504:	d1a7      	bne.n	8000456 <__aeabi_fadd+0xee>
 8000506:	2001      	movs	r0, #1
 8000508:	0172      	lsls	r2, r6, #5
 800050a:	d57c      	bpl.n	8000606 <__aeabi_fadd+0x29e>
 800050c:	b2c0      	uxtb	r0, r0
 800050e:	01b2      	lsls	r2, r6, #6
 8000510:	0a52      	lsrs	r2, r2, #9
 8000512:	e7a8      	b.n	8000466 <__aeabi_fadd+0xfe>
 8000514:	0773      	lsls	r3, r6, #29
 8000516:	d003      	beq.n	8000520 <__aeabi_fadd+0x1b8>
 8000518:	230f      	movs	r3, #15
 800051a:	4033      	ands	r3, r6
 800051c:	2b04      	cmp	r3, #4
 800051e:	d19a      	bne.n	8000456 <__aeabi_fadd+0xee>
 8000520:	002b      	movs	r3, r5
 8000522:	e767      	b.n	80003f4 <__aeabi_fadd+0x8c>
 8000524:	2b00      	cmp	r3, #0
 8000526:	d023      	beq.n	8000570 <__aeabi_fadd+0x208>
 8000528:	1b53      	subs	r3, r2, r5
 800052a:	2d00      	cmp	r5, #0
 800052c:	d17b      	bne.n	8000626 <__aeabi_fadd+0x2be>
 800052e:	2e00      	cmp	r6, #0
 8000530:	d100      	bne.n	8000534 <__aeabi_fadd+0x1cc>
 8000532:	e086      	b.n	8000642 <__aeabi_fadd+0x2da>
 8000534:	1e5d      	subs	r5, r3, #1
 8000536:	2b01      	cmp	r3, #1
 8000538:	d100      	bne.n	800053c <__aeabi_fadd+0x1d4>
 800053a:	e08b      	b.n	8000654 <__aeabi_fadd+0x2ec>
 800053c:	2bff      	cmp	r3, #255	@ 0xff
 800053e:	d002      	beq.n	8000546 <__aeabi_fadd+0x1de>
 8000540:	002b      	movs	r3, r5
 8000542:	e075      	b.n	8000630 <__aeabi_fadd+0x2c8>
 8000544:	464c      	mov	r4, r9
 8000546:	4667      	mov	r7, ip
 8000548:	2f00      	cmp	r7, #0
 800054a:	d100      	bne.n	800054e <__aeabi_fadd+0x1e6>
 800054c:	e789      	b.n	8000462 <__aeabi_fadd+0xfa>
 800054e:	2280      	movs	r2, #128	@ 0x80
 8000550:	03d2      	lsls	r2, r2, #15
 8000552:	433a      	orrs	r2, r7
 8000554:	0252      	lsls	r2, r2, #9
 8000556:	20ff      	movs	r0, #255	@ 0xff
 8000558:	0a52      	lsrs	r2, r2, #9
 800055a:	e784      	b.n	8000466 <__aeabi_fadd+0xfe>
 800055c:	1a77      	subs	r7, r6, r1
 800055e:	017b      	lsls	r3, r7, #5
 8000560:	d46b      	bmi.n	800063a <__aeabi_fadd+0x2d2>
 8000562:	2f00      	cmp	r7, #0
 8000564:	d000      	beq.n	8000568 <__aeabi_fadd+0x200>
 8000566:	e765      	b.n	8000434 <__aeabi_fadd+0xcc>
 8000568:	2400      	movs	r4, #0
 800056a:	2000      	movs	r0, #0
 800056c:	2200      	movs	r2, #0
 800056e:	e77a      	b.n	8000466 <__aeabi_fadd+0xfe>
 8000570:	22fe      	movs	r2, #254	@ 0xfe
 8000572:	1c6b      	adds	r3, r5, #1
 8000574:	421a      	tst	r2, r3
 8000576:	d149      	bne.n	800060c <__aeabi_fadd+0x2a4>
 8000578:	2d00      	cmp	r5, #0
 800057a:	d000      	beq.n	800057e <__aeabi_fadd+0x216>
 800057c:	e09f      	b.n	80006be <__aeabi_fadd+0x356>
 800057e:	2e00      	cmp	r6, #0
 8000580:	d100      	bne.n	8000584 <__aeabi_fadd+0x21c>
 8000582:	e0ba      	b.n	80006fa <__aeabi_fadd+0x392>
 8000584:	2900      	cmp	r1, #0
 8000586:	d100      	bne.n	800058a <__aeabi_fadd+0x222>
 8000588:	e0cf      	b.n	800072a <__aeabi_fadd+0x3c2>
 800058a:	1872      	adds	r2, r6, r1
 800058c:	0153      	lsls	r3, r2, #5
 800058e:	d400      	bmi.n	8000592 <__aeabi_fadd+0x22a>
 8000590:	e0cd      	b.n	800072e <__aeabi_fadd+0x3c6>
 8000592:	0192      	lsls	r2, r2, #6
 8000594:	2001      	movs	r0, #1
 8000596:	0a52      	lsrs	r2, r2, #9
 8000598:	e765      	b.n	8000466 <__aeabi_fadd+0xfe>
 800059a:	2aff      	cmp	r2, #255	@ 0xff
 800059c:	d0d2      	beq.n	8000544 <__aeabi_fadd+0x1dc>
 800059e:	2080      	movs	r0, #128	@ 0x80
 80005a0:	04c0      	lsls	r0, r0, #19
 80005a2:	4306      	orrs	r6, r0
 80005a4:	2001      	movs	r0, #1
 80005a6:	2b1b      	cmp	r3, #27
 80005a8:	dc08      	bgt.n	80005bc <__aeabi_fadd+0x254>
 80005aa:	0030      	movs	r0, r6
 80005ac:	2420      	movs	r4, #32
 80005ae:	40d8      	lsrs	r0, r3
 80005b0:	1ae3      	subs	r3, r4, r3
 80005b2:	409e      	lsls	r6, r3
 80005b4:	0033      	movs	r3, r6
 80005b6:	1e5c      	subs	r4, r3, #1
 80005b8:	41a3      	sbcs	r3, r4
 80005ba:	4318      	orrs	r0, r3
 80005bc:	464c      	mov	r4, r9
 80005be:	0015      	movs	r5, r2
 80005c0:	1a0e      	subs	r6, r1, r0
 80005c2:	e732      	b.n	800042a <__aeabi_fadd+0xc2>
 80005c4:	0008      	movs	r0, r1
 80005c6:	2220      	movs	r2, #32
 80005c8:	40d8      	lsrs	r0, r3
 80005ca:	1ad3      	subs	r3, r2, r3
 80005cc:	4099      	lsls	r1, r3
 80005ce:	000b      	movs	r3, r1
 80005d0:	1e5a      	subs	r2, r3, #1
 80005d2:	4193      	sbcs	r3, r2
 80005d4:	4303      	orrs	r3, r0
 80005d6:	18f6      	adds	r6, r6, r3
 80005d8:	0173      	lsls	r3, r6, #5
 80005da:	d59b      	bpl.n	8000514 <__aeabi_fadd+0x1ac>
 80005dc:	3501      	adds	r5, #1
 80005de:	2dff      	cmp	r5, #255	@ 0xff
 80005e0:	d100      	bne.n	80005e4 <__aeabi_fadd+0x27c>
 80005e2:	e73e      	b.n	8000462 <__aeabi_fadd+0xfa>
 80005e4:	2301      	movs	r3, #1
 80005e6:	494d      	ldr	r1, [pc, #308]	@ (800071c <__aeabi_fadd+0x3b4>)
 80005e8:	0872      	lsrs	r2, r6, #1
 80005ea:	4033      	ands	r3, r6
 80005ec:	400a      	ands	r2, r1
 80005ee:	431a      	orrs	r2, r3
 80005f0:	0016      	movs	r6, r2
 80005f2:	0753      	lsls	r3, r2, #29
 80005f4:	d004      	beq.n	8000600 <__aeabi_fadd+0x298>
 80005f6:	230f      	movs	r3, #15
 80005f8:	4013      	ands	r3, r2
 80005fa:	2b04      	cmp	r3, #4
 80005fc:	d000      	beq.n	8000600 <__aeabi_fadd+0x298>
 80005fe:	e72a      	b.n	8000456 <__aeabi_fadd+0xee>
 8000600:	0173      	lsls	r3, r6, #5
 8000602:	d500      	bpl.n	8000606 <__aeabi_fadd+0x29e>
 8000604:	e72a      	b.n	800045c <__aeabi_fadd+0xf4>
 8000606:	002b      	movs	r3, r5
 8000608:	08f7      	lsrs	r7, r6, #3
 800060a:	e6f7      	b.n	80003fc <__aeabi_fadd+0x94>
 800060c:	2bff      	cmp	r3, #255	@ 0xff
 800060e:	d100      	bne.n	8000612 <__aeabi_fadd+0x2aa>
 8000610:	e727      	b.n	8000462 <__aeabi_fadd+0xfa>
 8000612:	1871      	adds	r1, r6, r1
 8000614:	0849      	lsrs	r1, r1, #1
 8000616:	074a      	lsls	r2, r1, #29
 8000618:	d02f      	beq.n	800067a <__aeabi_fadd+0x312>
 800061a:	220f      	movs	r2, #15
 800061c:	400a      	ands	r2, r1
 800061e:	2a04      	cmp	r2, #4
 8000620:	d02b      	beq.n	800067a <__aeabi_fadd+0x312>
 8000622:	1d0e      	adds	r6, r1, #4
 8000624:	e6e6      	b.n	80003f4 <__aeabi_fadd+0x8c>
 8000626:	2aff      	cmp	r2, #255	@ 0xff
 8000628:	d08d      	beq.n	8000546 <__aeabi_fadd+0x1de>
 800062a:	2080      	movs	r0, #128	@ 0x80
 800062c:	04c0      	lsls	r0, r0, #19
 800062e:	4306      	orrs	r6, r0
 8000630:	2b1b      	cmp	r3, #27
 8000632:	dd24      	ble.n	800067e <__aeabi_fadd+0x316>
 8000634:	0013      	movs	r3, r2
 8000636:	1d4e      	adds	r6, r1, #5
 8000638:	e6dc      	b.n	80003f4 <__aeabi_fadd+0x8c>
 800063a:	464c      	mov	r4, r9
 800063c:	1b8f      	subs	r7, r1, r6
 800063e:	e6f9      	b.n	8000434 <__aeabi_fadd+0xcc>
 8000640:	464c      	mov	r4, r9
 8000642:	000e      	movs	r6, r1
 8000644:	e6d6      	b.n	80003f4 <__aeabi_fadd+0x8c>
 8000646:	2e00      	cmp	r6, #0
 8000648:	d149      	bne.n	80006de <__aeabi_fadd+0x376>
 800064a:	2900      	cmp	r1, #0
 800064c:	d068      	beq.n	8000720 <__aeabi_fadd+0x3b8>
 800064e:	4667      	mov	r7, ip
 8000650:	464c      	mov	r4, r9
 8000652:	e77c      	b.n	800054e <__aeabi_fadd+0x1e6>
 8000654:	1870      	adds	r0, r6, r1
 8000656:	0143      	lsls	r3, r0, #5
 8000658:	d574      	bpl.n	8000744 <__aeabi_fadd+0x3dc>
 800065a:	4930      	ldr	r1, [pc, #192]	@ (800071c <__aeabi_fadd+0x3b4>)
 800065c:	0840      	lsrs	r0, r0, #1
 800065e:	4001      	ands	r1, r0
 8000660:	0743      	lsls	r3, r0, #29
 8000662:	d009      	beq.n	8000678 <__aeabi_fadd+0x310>
 8000664:	230f      	movs	r3, #15
 8000666:	4003      	ands	r3, r0
 8000668:	2b04      	cmp	r3, #4
 800066a:	d005      	beq.n	8000678 <__aeabi_fadd+0x310>
 800066c:	2302      	movs	r3, #2
 800066e:	1d0e      	adds	r6, r1, #4
 8000670:	e6c0      	b.n	80003f4 <__aeabi_fadd+0x8c>
 8000672:	2301      	movs	r3, #1
 8000674:	08cf      	lsrs	r7, r1, #3
 8000676:	e6c1      	b.n	80003fc <__aeabi_fadd+0x94>
 8000678:	2302      	movs	r3, #2
 800067a:	08cf      	lsrs	r7, r1, #3
 800067c:	e6be      	b.n	80003fc <__aeabi_fadd+0x94>
 800067e:	2520      	movs	r5, #32
 8000680:	0030      	movs	r0, r6
 8000682:	40d8      	lsrs	r0, r3
 8000684:	1aeb      	subs	r3, r5, r3
 8000686:	409e      	lsls	r6, r3
 8000688:	0033      	movs	r3, r6
 800068a:	1e5d      	subs	r5, r3, #1
 800068c:	41ab      	sbcs	r3, r5
 800068e:	4303      	orrs	r3, r0
 8000690:	0015      	movs	r5, r2
 8000692:	185e      	adds	r6, r3, r1
 8000694:	e7a0      	b.n	80005d8 <__aeabi_fadd+0x270>
 8000696:	2900      	cmp	r1, #0
 8000698:	d100      	bne.n	800069c <__aeabi_fadd+0x334>
 800069a:	e765      	b.n	8000568 <__aeabi_fadd+0x200>
 800069c:	464c      	mov	r4, r9
 800069e:	4667      	mov	r7, ip
 80006a0:	e6ac      	b.n	80003fc <__aeabi_fadd+0x94>
 80006a2:	1b8f      	subs	r7, r1, r6
 80006a4:	017b      	lsls	r3, r7, #5
 80006a6:	d52e      	bpl.n	8000706 <__aeabi_fadd+0x39e>
 80006a8:	01bf      	lsls	r7, r7, #6
 80006aa:	09bf      	lsrs	r7, r7, #6
 80006ac:	0038      	movs	r0, r7
 80006ae:	f001 fd61 	bl	8002174 <__clzsi2>
 80006b2:	003b      	movs	r3, r7
 80006b4:	3805      	subs	r0, #5
 80006b6:	4083      	lsls	r3, r0
 80006b8:	464c      	mov	r4, r9
 80006ba:	3501      	adds	r5, #1
 80006bc:	e710      	b.n	80004e0 <__aeabi_fadd+0x178>
 80006be:	2e00      	cmp	r6, #0
 80006c0:	d100      	bne.n	80006c4 <__aeabi_fadd+0x35c>
 80006c2:	e740      	b.n	8000546 <__aeabi_fadd+0x1de>
 80006c4:	2900      	cmp	r1, #0
 80006c6:	d100      	bne.n	80006ca <__aeabi_fadd+0x362>
 80006c8:	e741      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006ca:	2380      	movs	r3, #128	@ 0x80
 80006cc:	03db      	lsls	r3, r3, #15
 80006ce:	429f      	cmp	r7, r3
 80006d0:	d200      	bcs.n	80006d4 <__aeabi_fadd+0x36c>
 80006d2:	e73c      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006d4:	459c      	cmp	ip, r3
 80006d6:	d300      	bcc.n	80006da <__aeabi_fadd+0x372>
 80006d8:	e739      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006da:	4667      	mov	r7, ip
 80006dc:	e737      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006de:	2900      	cmp	r1, #0
 80006e0:	d100      	bne.n	80006e4 <__aeabi_fadd+0x37c>
 80006e2:	e734      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006e4:	2380      	movs	r3, #128	@ 0x80
 80006e6:	03db      	lsls	r3, r3, #15
 80006e8:	429f      	cmp	r7, r3
 80006ea:	d200      	bcs.n	80006ee <__aeabi_fadd+0x386>
 80006ec:	e72f      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006ee:	459c      	cmp	ip, r3
 80006f0:	d300      	bcc.n	80006f4 <__aeabi_fadd+0x38c>
 80006f2:	e72c      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006f4:	464c      	mov	r4, r9
 80006f6:	4667      	mov	r7, ip
 80006f8:	e729      	b.n	800054e <__aeabi_fadd+0x1e6>
 80006fa:	2900      	cmp	r1, #0
 80006fc:	d100      	bne.n	8000700 <__aeabi_fadd+0x398>
 80006fe:	e734      	b.n	800056a <__aeabi_fadd+0x202>
 8000700:	2300      	movs	r3, #0
 8000702:	08cf      	lsrs	r7, r1, #3
 8000704:	e67a      	b.n	80003fc <__aeabi_fadd+0x94>
 8000706:	464c      	mov	r4, r9
 8000708:	2301      	movs	r3, #1
 800070a:	08ff      	lsrs	r7, r7, #3
 800070c:	e676      	b.n	80003fc <__aeabi_fadd+0x94>
 800070e:	2f00      	cmp	r7, #0
 8000710:	d100      	bne.n	8000714 <__aeabi_fadd+0x3ac>
 8000712:	e729      	b.n	8000568 <__aeabi_fadd+0x200>
 8000714:	08ff      	lsrs	r7, r7, #3
 8000716:	e671      	b.n	80003fc <__aeabi_fadd+0x94>
 8000718:	fbffffff 	.word	0xfbffffff
 800071c:	7dffffff 	.word	0x7dffffff
 8000720:	2280      	movs	r2, #128	@ 0x80
 8000722:	2400      	movs	r4, #0
 8000724:	20ff      	movs	r0, #255	@ 0xff
 8000726:	03d2      	lsls	r2, r2, #15
 8000728:	e69d      	b.n	8000466 <__aeabi_fadd+0xfe>
 800072a:	2300      	movs	r3, #0
 800072c:	e666      	b.n	80003fc <__aeabi_fadd+0x94>
 800072e:	2300      	movs	r3, #0
 8000730:	08d7      	lsrs	r7, r2, #3
 8000732:	e663      	b.n	80003fc <__aeabi_fadd+0x94>
 8000734:	2001      	movs	r0, #1
 8000736:	0172      	lsls	r2, r6, #5
 8000738:	d500      	bpl.n	800073c <__aeabi_fadd+0x3d4>
 800073a:	e6e7      	b.n	800050c <__aeabi_fadd+0x1a4>
 800073c:	0031      	movs	r1, r6
 800073e:	2300      	movs	r3, #0
 8000740:	08cf      	lsrs	r7, r1, #3
 8000742:	e65b      	b.n	80003fc <__aeabi_fadd+0x94>
 8000744:	2301      	movs	r3, #1
 8000746:	08c7      	lsrs	r7, r0, #3
 8000748:	e658      	b.n	80003fc <__aeabi_fadd+0x94>
 800074a:	46c0      	nop			@ (mov r8, r8)

0800074c <__aeabi_fdiv>:
 800074c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800074e:	4646      	mov	r6, r8
 8000750:	464f      	mov	r7, r9
 8000752:	46d6      	mov	lr, sl
 8000754:	0245      	lsls	r5, r0, #9
 8000756:	b5c0      	push	{r6, r7, lr}
 8000758:	0fc3      	lsrs	r3, r0, #31
 800075a:	0047      	lsls	r7, r0, #1
 800075c:	4698      	mov	r8, r3
 800075e:	1c0e      	adds	r6, r1, #0
 8000760:	0a6d      	lsrs	r5, r5, #9
 8000762:	0e3f      	lsrs	r7, r7, #24
 8000764:	d05b      	beq.n	800081e <__aeabi_fdiv+0xd2>
 8000766:	2fff      	cmp	r7, #255	@ 0xff
 8000768:	d021      	beq.n	80007ae <__aeabi_fdiv+0x62>
 800076a:	2380      	movs	r3, #128	@ 0x80
 800076c:	00ed      	lsls	r5, r5, #3
 800076e:	04db      	lsls	r3, r3, #19
 8000770:	431d      	orrs	r5, r3
 8000772:	2300      	movs	r3, #0
 8000774:	4699      	mov	r9, r3
 8000776:	469a      	mov	sl, r3
 8000778:	3f7f      	subs	r7, #127	@ 0x7f
 800077a:	0274      	lsls	r4, r6, #9
 800077c:	0073      	lsls	r3, r6, #1
 800077e:	0a64      	lsrs	r4, r4, #9
 8000780:	0e1b      	lsrs	r3, r3, #24
 8000782:	0ff6      	lsrs	r6, r6, #31
 8000784:	2b00      	cmp	r3, #0
 8000786:	d020      	beq.n	80007ca <__aeabi_fdiv+0x7e>
 8000788:	2bff      	cmp	r3, #255	@ 0xff
 800078a:	d043      	beq.n	8000814 <__aeabi_fdiv+0xc8>
 800078c:	2280      	movs	r2, #128	@ 0x80
 800078e:	2000      	movs	r0, #0
 8000790:	00e4      	lsls	r4, r4, #3
 8000792:	04d2      	lsls	r2, r2, #19
 8000794:	4314      	orrs	r4, r2
 8000796:	3b7f      	subs	r3, #127	@ 0x7f
 8000798:	4642      	mov	r2, r8
 800079a:	1aff      	subs	r7, r7, r3
 800079c:	464b      	mov	r3, r9
 800079e:	4072      	eors	r2, r6
 80007a0:	2b0f      	cmp	r3, #15
 80007a2:	d900      	bls.n	80007a6 <__aeabi_fdiv+0x5a>
 80007a4:	e09d      	b.n	80008e2 <__aeabi_fdiv+0x196>
 80007a6:	4971      	ldr	r1, [pc, #452]	@ (800096c <__aeabi_fdiv+0x220>)
 80007a8:	009b      	lsls	r3, r3, #2
 80007aa:	58cb      	ldr	r3, [r1, r3]
 80007ac:	469f      	mov	pc, r3
 80007ae:	2d00      	cmp	r5, #0
 80007b0:	d15a      	bne.n	8000868 <__aeabi_fdiv+0x11c>
 80007b2:	2308      	movs	r3, #8
 80007b4:	4699      	mov	r9, r3
 80007b6:	3b06      	subs	r3, #6
 80007b8:	0274      	lsls	r4, r6, #9
 80007ba:	469a      	mov	sl, r3
 80007bc:	0073      	lsls	r3, r6, #1
 80007be:	27ff      	movs	r7, #255	@ 0xff
 80007c0:	0a64      	lsrs	r4, r4, #9
 80007c2:	0e1b      	lsrs	r3, r3, #24
 80007c4:	0ff6      	lsrs	r6, r6, #31
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d1de      	bne.n	8000788 <__aeabi_fdiv+0x3c>
 80007ca:	2c00      	cmp	r4, #0
 80007cc:	d13b      	bne.n	8000846 <__aeabi_fdiv+0xfa>
 80007ce:	2301      	movs	r3, #1
 80007d0:	4642      	mov	r2, r8
 80007d2:	4649      	mov	r1, r9
 80007d4:	4072      	eors	r2, r6
 80007d6:	4319      	orrs	r1, r3
 80007d8:	290e      	cmp	r1, #14
 80007da:	d818      	bhi.n	800080e <__aeabi_fdiv+0xc2>
 80007dc:	4864      	ldr	r0, [pc, #400]	@ (8000970 <__aeabi_fdiv+0x224>)
 80007de:	0089      	lsls	r1, r1, #2
 80007e0:	5841      	ldr	r1, [r0, r1]
 80007e2:	468f      	mov	pc, r1
 80007e4:	4653      	mov	r3, sl
 80007e6:	2b02      	cmp	r3, #2
 80007e8:	d100      	bne.n	80007ec <__aeabi_fdiv+0xa0>
 80007ea:	e0b8      	b.n	800095e <__aeabi_fdiv+0x212>
 80007ec:	2b03      	cmp	r3, #3
 80007ee:	d06e      	beq.n	80008ce <__aeabi_fdiv+0x182>
 80007f0:	4642      	mov	r2, r8
 80007f2:	002c      	movs	r4, r5
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d140      	bne.n	800087a <__aeabi_fdiv+0x12e>
 80007f8:	2000      	movs	r0, #0
 80007fa:	2400      	movs	r4, #0
 80007fc:	05c0      	lsls	r0, r0, #23
 80007fe:	4320      	orrs	r0, r4
 8000800:	07d2      	lsls	r2, r2, #31
 8000802:	4310      	orrs	r0, r2
 8000804:	bce0      	pop	{r5, r6, r7}
 8000806:	46ba      	mov	sl, r7
 8000808:	46b1      	mov	r9, r6
 800080a:	46a8      	mov	r8, r5
 800080c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800080e:	20ff      	movs	r0, #255	@ 0xff
 8000810:	2400      	movs	r4, #0
 8000812:	e7f3      	b.n	80007fc <__aeabi_fdiv+0xb0>
 8000814:	2c00      	cmp	r4, #0
 8000816:	d120      	bne.n	800085a <__aeabi_fdiv+0x10e>
 8000818:	2302      	movs	r3, #2
 800081a:	3fff      	subs	r7, #255	@ 0xff
 800081c:	e7d8      	b.n	80007d0 <__aeabi_fdiv+0x84>
 800081e:	2d00      	cmp	r5, #0
 8000820:	d105      	bne.n	800082e <__aeabi_fdiv+0xe2>
 8000822:	2304      	movs	r3, #4
 8000824:	4699      	mov	r9, r3
 8000826:	3b03      	subs	r3, #3
 8000828:	2700      	movs	r7, #0
 800082a:	469a      	mov	sl, r3
 800082c:	e7a5      	b.n	800077a <__aeabi_fdiv+0x2e>
 800082e:	0028      	movs	r0, r5
 8000830:	f001 fca0 	bl	8002174 <__clzsi2>
 8000834:	2776      	movs	r7, #118	@ 0x76
 8000836:	1f43      	subs	r3, r0, #5
 8000838:	409d      	lsls	r5, r3
 800083a:	2300      	movs	r3, #0
 800083c:	427f      	negs	r7, r7
 800083e:	4699      	mov	r9, r3
 8000840:	469a      	mov	sl, r3
 8000842:	1a3f      	subs	r7, r7, r0
 8000844:	e799      	b.n	800077a <__aeabi_fdiv+0x2e>
 8000846:	0020      	movs	r0, r4
 8000848:	f001 fc94 	bl	8002174 <__clzsi2>
 800084c:	1f43      	subs	r3, r0, #5
 800084e:	409c      	lsls	r4, r3
 8000850:	2376      	movs	r3, #118	@ 0x76
 8000852:	425b      	negs	r3, r3
 8000854:	1a1b      	subs	r3, r3, r0
 8000856:	2000      	movs	r0, #0
 8000858:	e79e      	b.n	8000798 <__aeabi_fdiv+0x4c>
 800085a:	2303      	movs	r3, #3
 800085c:	464a      	mov	r2, r9
 800085e:	431a      	orrs	r2, r3
 8000860:	4691      	mov	r9, r2
 8000862:	2003      	movs	r0, #3
 8000864:	33fc      	adds	r3, #252	@ 0xfc
 8000866:	e797      	b.n	8000798 <__aeabi_fdiv+0x4c>
 8000868:	230c      	movs	r3, #12
 800086a:	4699      	mov	r9, r3
 800086c:	3b09      	subs	r3, #9
 800086e:	27ff      	movs	r7, #255	@ 0xff
 8000870:	469a      	mov	sl, r3
 8000872:	e782      	b.n	800077a <__aeabi_fdiv+0x2e>
 8000874:	2803      	cmp	r0, #3
 8000876:	d02c      	beq.n	80008d2 <__aeabi_fdiv+0x186>
 8000878:	0032      	movs	r2, r6
 800087a:	0038      	movs	r0, r7
 800087c:	307f      	adds	r0, #127	@ 0x7f
 800087e:	2800      	cmp	r0, #0
 8000880:	dd47      	ble.n	8000912 <__aeabi_fdiv+0x1c6>
 8000882:	0763      	lsls	r3, r4, #29
 8000884:	d004      	beq.n	8000890 <__aeabi_fdiv+0x144>
 8000886:	230f      	movs	r3, #15
 8000888:	4023      	ands	r3, r4
 800088a:	2b04      	cmp	r3, #4
 800088c:	d000      	beq.n	8000890 <__aeabi_fdiv+0x144>
 800088e:	3404      	adds	r4, #4
 8000890:	0123      	lsls	r3, r4, #4
 8000892:	d503      	bpl.n	800089c <__aeabi_fdiv+0x150>
 8000894:	0038      	movs	r0, r7
 8000896:	4b37      	ldr	r3, [pc, #220]	@ (8000974 <__aeabi_fdiv+0x228>)
 8000898:	3080      	adds	r0, #128	@ 0x80
 800089a:	401c      	ands	r4, r3
 800089c:	28fe      	cmp	r0, #254	@ 0xfe
 800089e:	dcb6      	bgt.n	800080e <__aeabi_fdiv+0xc2>
 80008a0:	01a4      	lsls	r4, r4, #6
 80008a2:	0a64      	lsrs	r4, r4, #9
 80008a4:	b2c0      	uxtb	r0, r0
 80008a6:	e7a9      	b.n	80007fc <__aeabi_fdiv+0xb0>
 80008a8:	2480      	movs	r4, #128	@ 0x80
 80008aa:	2200      	movs	r2, #0
 80008ac:	20ff      	movs	r0, #255	@ 0xff
 80008ae:	03e4      	lsls	r4, r4, #15
 80008b0:	e7a4      	b.n	80007fc <__aeabi_fdiv+0xb0>
 80008b2:	2380      	movs	r3, #128	@ 0x80
 80008b4:	03db      	lsls	r3, r3, #15
 80008b6:	421d      	tst	r5, r3
 80008b8:	d001      	beq.n	80008be <__aeabi_fdiv+0x172>
 80008ba:	421c      	tst	r4, r3
 80008bc:	d00b      	beq.n	80008d6 <__aeabi_fdiv+0x18a>
 80008be:	2480      	movs	r4, #128	@ 0x80
 80008c0:	03e4      	lsls	r4, r4, #15
 80008c2:	432c      	orrs	r4, r5
 80008c4:	0264      	lsls	r4, r4, #9
 80008c6:	4642      	mov	r2, r8
 80008c8:	20ff      	movs	r0, #255	@ 0xff
 80008ca:	0a64      	lsrs	r4, r4, #9
 80008cc:	e796      	b.n	80007fc <__aeabi_fdiv+0xb0>
 80008ce:	4646      	mov	r6, r8
 80008d0:	002c      	movs	r4, r5
 80008d2:	2380      	movs	r3, #128	@ 0x80
 80008d4:	03db      	lsls	r3, r3, #15
 80008d6:	431c      	orrs	r4, r3
 80008d8:	0264      	lsls	r4, r4, #9
 80008da:	0032      	movs	r2, r6
 80008dc:	20ff      	movs	r0, #255	@ 0xff
 80008de:	0a64      	lsrs	r4, r4, #9
 80008e0:	e78c      	b.n	80007fc <__aeabi_fdiv+0xb0>
 80008e2:	016d      	lsls	r5, r5, #5
 80008e4:	0160      	lsls	r0, r4, #5
 80008e6:	4285      	cmp	r5, r0
 80008e8:	d22d      	bcs.n	8000946 <__aeabi_fdiv+0x1fa>
 80008ea:	231b      	movs	r3, #27
 80008ec:	2400      	movs	r4, #0
 80008ee:	3f01      	subs	r7, #1
 80008f0:	2601      	movs	r6, #1
 80008f2:	0029      	movs	r1, r5
 80008f4:	0064      	lsls	r4, r4, #1
 80008f6:	006d      	lsls	r5, r5, #1
 80008f8:	2900      	cmp	r1, #0
 80008fa:	db01      	blt.n	8000900 <__aeabi_fdiv+0x1b4>
 80008fc:	4285      	cmp	r5, r0
 80008fe:	d301      	bcc.n	8000904 <__aeabi_fdiv+0x1b8>
 8000900:	1a2d      	subs	r5, r5, r0
 8000902:	4334      	orrs	r4, r6
 8000904:	3b01      	subs	r3, #1
 8000906:	2b00      	cmp	r3, #0
 8000908:	d1f3      	bne.n	80008f2 <__aeabi_fdiv+0x1a6>
 800090a:	1e6b      	subs	r3, r5, #1
 800090c:	419d      	sbcs	r5, r3
 800090e:	432c      	orrs	r4, r5
 8000910:	e7b3      	b.n	800087a <__aeabi_fdiv+0x12e>
 8000912:	2301      	movs	r3, #1
 8000914:	1a1b      	subs	r3, r3, r0
 8000916:	2b1b      	cmp	r3, #27
 8000918:	dd00      	ble.n	800091c <__aeabi_fdiv+0x1d0>
 800091a:	e76d      	b.n	80007f8 <__aeabi_fdiv+0xac>
 800091c:	0021      	movs	r1, r4
 800091e:	379e      	adds	r7, #158	@ 0x9e
 8000920:	40d9      	lsrs	r1, r3
 8000922:	40bc      	lsls	r4, r7
 8000924:	000b      	movs	r3, r1
 8000926:	1e61      	subs	r1, r4, #1
 8000928:	418c      	sbcs	r4, r1
 800092a:	4323      	orrs	r3, r4
 800092c:	0759      	lsls	r1, r3, #29
 800092e:	d004      	beq.n	800093a <__aeabi_fdiv+0x1ee>
 8000930:	210f      	movs	r1, #15
 8000932:	4019      	ands	r1, r3
 8000934:	2904      	cmp	r1, #4
 8000936:	d000      	beq.n	800093a <__aeabi_fdiv+0x1ee>
 8000938:	3304      	adds	r3, #4
 800093a:	0159      	lsls	r1, r3, #5
 800093c:	d413      	bmi.n	8000966 <__aeabi_fdiv+0x21a>
 800093e:	019b      	lsls	r3, r3, #6
 8000940:	2000      	movs	r0, #0
 8000942:	0a5c      	lsrs	r4, r3, #9
 8000944:	e75a      	b.n	80007fc <__aeabi_fdiv+0xb0>
 8000946:	231a      	movs	r3, #26
 8000948:	2401      	movs	r4, #1
 800094a:	1a2d      	subs	r5, r5, r0
 800094c:	e7d0      	b.n	80008f0 <__aeabi_fdiv+0x1a4>
 800094e:	1e98      	subs	r0, r3, #2
 8000950:	4243      	negs	r3, r0
 8000952:	4158      	adcs	r0, r3
 8000954:	4240      	negs	r0, r0
 8000956:	0032      	movs	r2, r6
 8000958:	2400      	movs	r4, #0
 800095a:	b2c0      	uxtb	r0, r0
 800095c:	e74e      	b.n	80007fc <__aeabi_fdiv+0xb0>
 800095e:	4642      	mov	r2, r8
 8000960:	20ff      	movs	r0, #255	@ 0xff
 8000962:	2400      	movs	r4, #0
 8000964:	e74a      	b.n	80007fc <__aeabi_fdiv+0xb0>
 8000966:	2001      	movs	r0, #1
 8000968:	2400      	movs	r4, #0
 800096a:	e747      	b.n	80007fc <__aeabi_fdiv+0xb0>
 800096c:	08009654 	.word	0x08009654
 8000970:	08009694 	.word	0x08009694
 8000974:	f7ffffff 	.word	0xf7ffffff

08000978 <__eqsf2>:
 8000978:	b570      	push	{r4, r5, r6, lr}
 800097a:	0042      	lsls	r2, r0, #1
 800097c:	024e      	lsls	r6, r1, #9
 800097e:	004c      	lsls	r4, r1, #1
 8000980:	0245      	lsls	r5, r0, #9
 8000982:	0a6d      	lsrs	r5, r5, #9
 8000984:	0e12      	lsrs	r2, r2, #24
 8000986:	0fc3      	lsrs	r3, r0, #31
 8000988:	0a76      	lsrs	r6, r6, #9
 800098a:	0e24      	lsrs	r4, r4, #24
 800098c:	0fc9      	lsrs	r1, r1, #31
 800098e:	2aff      	cmp	r2, #255	@ 0xff
 8000990:	d010      	beq.n	80009b4 <__eqsf2+0x3c>
 8000992:	2cff      	cmp	r4, #255	@ 0xff
 8000994:	d00c      	beq.n	80009b0 <__eqsf2+0x38>
 8000996:	2001      	movs	r0, #1
 8000998:	42a2      	cmp	r2, r4
 800099a:	d10a      	bne.n	80009b2 <__eqsf2+0x3a>
 800099c:	42b5      	cmp	r5, r6
 800099e:	d108      	bne.n	80009b2 <__eqsf2+0x3a>
 80009a0:	428b      	cmp	r3, r1
 80009a2:	d00f      	beq.n	80009c4 <__eqsf2+0x4c>
 80009a4:	2a00      	cmp	r2, #0
 80009a6:	d104      	bne.n	80009b2 <__eqsf2+0x3a>
 80009a8:	0028      	movs	r0, r5
 80009aa:	1e43      	subs	r3, r0, #1
 80009ac:	4198      	sbcs	r0, r3
 80009ae:	e000      	b.n	80009b2 <__eqsf2+0x3a>
 80009b0:	2001      	movs	r0, #1
 80009b2:	bd70      	pop	{r4, r5, r6, pc}
 80009b4:	2001      	movs	r0, #1
 80009b6:	2cff      	cmp	r4, #255	@ 0xff
 80009b8:	d1fb      	bne.n	80009b2 <__eqsf2+0x3a>
 80009ba:	4335      	orrs	r5, r6
 80009bc:	d1f9      	bne.n	80009b2 <__eqsf2+0x3a>
 80009be:	404b      	eors	r3, r1
 80009c0:	0018      	movs	r0, r3
 80009c2:	e7f6      	b.n	80009b2 <__eqsf2+0x3a>
 80009c4:	2000      	movs	r0, #0
 80009c6:	e7f4      	b.n	80009b2 <__eqsf2+0x3a>

080009c8 <__gesf2>:
 80009c8:	b530      	push	{r4, r5, lr}
 80009ca:	0042      	lsls	r2, r0, #1
 80009cc:	0244      	lsls	r4, r0, #9
 80009ce:	024d      	lsls	r5, r1, #9
 80009d0:	0fc3      	lsrs	r3, r0, #31
 80009d2:	0048      	lsls	r0, r1, #1
 80009d4:	0a64      	lsrs	r4, r4, #9
 80009d6:	0e12      	lsrs	r2, r2, #24
 80009d8:	0a6d      	lsrs	r5, r5, #9
 80009da:	0e00      	lsrs	r0, r0, #24
 80009dc:	0fc9      	lsrs	r1, r1, #31
 80009de:	2aff      	cmp	r2, #255	@ 0xff
 80009e0:	d018      	beq.n	8000a14 <__gesf2+0x4c>
 80009e2:	28ff      	cmp	r0, #255	@ 0xff
 80009e4:	d00a      	beq.n	80009fc <__gesf2+0x34>
 80009e6:	2a00      	cmp	r2, #0
 80009e8:	d11e      	bne.n	8000a28 <__gesf2+0x60>
 80009ea:	2800      	cmp	r0, #0
 80009ec:	d10a      	bne.n	8000a04 <__gesf2+0x3c>
 80009ee:	2d00      	cmp	r5, #0
 80009f0:	d029      	beq.n	8000a46 <__gesf2+0x7e>
 80009f2:	2c00      	cmp	r4, #0
 80009f4:	d12d      	bne.n	8000a52 <__gesf2+0x8a>
 80009f6:	0048      	lsls	r0, r1, #1
 80009f8:	3801      	subs	r0, #1
 80009fa:	bd30      	pop	{r4, r5, pc}
 80009fc:	2d00      	cmp	r5, #0
 80009fe:	d125      	bne.n	8000a4c <__gesf2+0x84>
 8000a00:	2a00      	cmp	r2, #0
 8000a02:	d101      	bne.n	8000a08 <__gesf2+0x40>
 8000a04:	2c00      	cmp	r4, #0
 8000a06:	d0f6      	beq.n	80009f6 <__gesf2+0x2e>
 8000a08:	428b      	cmp	r3, r1
 8000a0a:	d019      	beq.n	8000a40 <__gesf2+0x78>
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	425b      	negs	r3, r3
 8000a10:	4318      	orrs	r0, r3
 8000a12:	e7f2      	b.n	80009fa <__gesf2+0x32>
 8000a14:	2c00      	cmp	r4, #0
 8000a16:	d119      	bne.n	8000a4c <__gesf2+0x84>
 8000a18:	28ff      	cmp	r0, #255	@ 0xff
 8000a1a:	d1f7      	bne.n	8000a0c <__gesf2+0x44>
 8000a1c:	2d00      	cmp	r5, #0
 8000a1e:	d115      	bne.n	8000a4c <__gesf2+0x84>
 8000a20:	2000      	movs	r0, #0
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d1f2      	bne.n	8000a0c <__gesf2+0x44>
 8000a26:	e7e8      	b.n	80009fa <__gesf2+0x32>
 8000a28:	2800      	cmp	r0, #0
 8000a2a:	d0ef      	beq.n	8000a0c <__gesf2+0x44>
 8000a2c:	428b      	cmp	r3, r1
 8000a2e:	d1ed      	bne.n	8000a0c <__gesf2+0x44>
 8000a30:	4282      	cmp	r2, r0
 8000a32:	dceb      	bgt.n	8000a0c <__gesf2+0x44>
 8000a34:	db04      	blt.n	8000a40 <__gesf2+0x78>
 8000a36:	42ac      	cmp	r4, r5
 8000a38:	d8e8      	bhi.n	8000a0c <__gesf2+0x44>
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	42ac      	cmp	r4, r5
 8000a3e:	d2dc      	bcs.n	80009fa <__gesf2+0x32>
 8000a40:	0058      	lsls	r0, r3, #1
 8000a42:	3801      	subs	r0, #1
 8000a44:	e7d9      	b.n	80009fa <__gesf2+0x32>
 8000a46:	2c00      	cmp	r4, #0
 8000a48:	d0d7      	beq.n	80009fa <__gesf2+0x32>
 8000a4a:	e7df      	b.n	8000a0c <__gesf2+0x44>
 8000a4c:	2002      	movs	r0, #2
 8000a4e:	4240      	negs	r0, r0
 8000a50:	e7d3      	b.n	80009fa <__gesf2+0x32>
 8000a52:	428b      	cmp	r3, r1
 8000a54:	d1da      	bne.n	8000a0c <__gesf2+0x44>
 8000a56:	e7ee      	b.n	8000a36 <__gesf2+0x6e>

08000a58 <__lesf2>:
 8000a58:	b530      	push	{r4, r5, lr}
 8000a5a:	0042      	lsls	r2, r0, #1
 8000a5c:	0244      	lsls	r4, r0, #9
 8000a5e:	024d      	lsls	r5, r1, #9
 8000a60:	0fc3      	lsrs	r3, r0, #31
 8000a62:	0048      	lsls	r0, r1, #1
 8000a64:	0a64      	lsrs	r4, r4, #9
 8000a66:	0e12      	lsrs	r2, r2, #24
 8000a68:	0a6d      	lsrs	r5, r5, #9
 8000a6a:	0e00      	lsrs	r0, r0, #24
 8000a6c:	0fc9      	lsrs	r1, r1, #31
 8000a6e:	2aff      	cmp	r2, #255	@ 0xff
 8000a70:	d017      	beq.n	8000aa2 <__lesf2+0x4a>
 8000a72:	28ff      	cmp	r0, #255	@ 0xff
 8000a74:	d00a      	beq.n	8000a8c <__lesf2+0x34>
 8000a76:	2a00      	cmp	r2, #0
 8000a78:	d11b      	bne.n	8000ab2 <__lesf2+0x5a>
 8000a7a:	2800      	cmp	r0, #0
 8000a7c:	d10a      	bne.n	8000a94 <__lesf2+0x3c>
 8000a7e:	2d00      	cmp	r5, #0
 8000a80:	d01d      	beq.n	8000abe <__lesf2+0x66>
 8000a82:	2c00      	cmp	r4, #0
 8000a84:	d12d      	bne.n	8000ae2 <__lesf2+0x8a>
 8000a86:	0048      	lsls	r0, r1, #1
 8000a88:	3801      	subs	r0, #1
 8000a8a:	e011      	b.n	8000ab0 <__lesf2+0x58>
 8000a8c:	2d00      	cmp	r5, #0
 8000a8e:	d10e      	bne.n	8000aae <__lesf2+0x56>
 8000a90:	2a00      	cmp	r2, #0
 8000a92:	d101      	bne.n	8000a98 <__lesf2+0x40>
 8000a94:	2c00      	cmp	r4, #0
 8000a96:	d0f6      	beq.n	8000a86 <__lesf2+0x2e>
 8000a98:	428b      	cmp	r3, r1
 8000a9a:	d10c      	bne.n	8000ab6 <__lesf2+0x5e>
 8000a9c:	0058      	lsls	r0, r3, #1
 8000a9e:	3801      	subs	r0, #1
 8000aa0:	e006      	b.n	8000ab0 <__lesf2+0x58>
 8000aa2:	2c00      	cmp	r4, #0
 8000aa4:	d103      	bne.n	8000aae <__lesf2+0x56>
 8000aa6:	28ff      	cmp	r0, #255	@ 0xff
 8000aa8:	d105      	bne.n	8000ab6 <__lesf2+0x5e>
 8000aaa:	2d00      	cmp	r5, #0
 8000aac:	d015      	beq.n	8000ada <__lesf2+0x82>
 8000aae:	2002      	movs	r0, #2
 8000ab0:	bd30      	pop	{r4, r5, pc}
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	d106      	bne.n	8000ac4 <__lesf2+0x6c>
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	425b      	negs	r3, r3
 8000aba:	4318      	orrs	r0, r3
 8000abc:	e7f8      	b.n	8000ab0 <__lesf2+0x58>
 8000abe:	2c00      	cmp	r4, #0
 8000ac0:	d0f6      	beq.n	8000ab0 <__lesf2+0x58>
 8000ac2:	e7f8      	b.n	8000ab6 <__lesf2+0x5e>
 8000ac4:	428b      	cmp	r3, r1
 8000ac6:	d1f6      	bne.n	8000ab6 <__lesf2+0x5e>
 8000ac8:	4282      	cmp	r2, r0
 8000aca:	dcf4      	bgt.n	8000ab6 <__lesf2+0x5e>
 8000acc:	dbe6      	blt.n	8000a9c <__lesf2+0x44>
 8000ace:	42ac      	cmp	r4, r5
 8000ad0:	d8f1      	bhi.n	8000ab6 <__lesf2+0x5e>
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	42ac      	cmp	r4, r5
 8000ad6:	d2eb      	bcs.n	8000ab0 <__lesf2+0x58>
 8000ad8:	e7e0      	b.n	8000a9c <__lesf2+0x44>
 8000ada:	2000      	movs	r0, #0
 8000adc:	428b      	cmp	r3, r1
 8000ade:	d1ea      	bne.n	8000ab6 <__lesf2+0x5e>
 8000ae0:	e7e6      	b.n	8000ab0 <__lesf2+0x58>
 8000ae2:	428b      	cmp	r3, r1
 8000ae4:	d1e7      	bne.n	8000ab6 <__lesf2+0x5e>
 8000ae6:	e7f2      	b.n	8000ace <__lesf2+0x76>

08000ae8 <__aeabi_fmul>:
 8000ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aea:	464f      	mov	r7, r9
 8000aec:	4646      	mov	r6, r8
 8000aee:	46d6      	mov	lr, sl
 8000af0:	0044      	lsls	r4, r0, #1
 8000af2:	b5c0      	push	{r6, r7, lr}
 8000af4:	0246      	lsls	r6, r0, #9
 8000af6:	1c0f      	adds	r7, r1, #0
 8000af8:	0a76      	lsrs	r6, r6, #9
 8000afa:	0e24      	lsrs	r4, r4, #24
 8000afc:	0fc5      	lsrs	r5, r0, #31
 8000afe:	2c00      	cmp	r4, #0
 8000b00:	d100      	bne.n	8000b04 <__aeabi_fmul+0x1c>
 8000b02:	e0da      	b.n	8000cba <__aeabi_fmul+0x1d2>
 8000b04:	2cff      	cmp	r4, #255	@ 0xff
 8000b06:	d074      	beq.n	8000bf2 <__aeabi_fmul+0x10a>
 8000b08:	2380      	movs	r3, #128	@ 0x80
 8000b0a:	00f6      	lsls	r6, r6, #3
 8000b0c:	04db      	lsls	r3, r3, #19
 8000b0e:	431e      	orrs	r6, r3
 8000b10:	2300      	movs	r3, #0
 8000b12:	4699      	mov	r9, r3
 8000b14:	469a      	mov	sl, r3
 8000b16:	3c7f      	subs	r4, #127	@ 0x7f
 8000b18:	027b      	lsls	r3, r7, #9
 8000b1a:	0a5b      	lsrs	r3, r3, #9
 8000b1c:	4698      	mov	r8, r3
 8000b1e:	007b      	lsls	r3, r7, #1
 8000b20:	0e1b      	lsrs	r3, r3, #24
 8000b22:	0fff      	lsrs	r7, r7, #31
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d074      	beq.n	8000c12 <__aeabi_fmul+0x12a>
 8000b28:	2bff      	cmp	r3, #255	@ 0xff
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_fmul+0x46>
 8000b2c:	e08e      	b.n	8000c4c <__aeabi_fmul+0x164>
 8000b2e:	4642      	mov	r2, r8
 8000b30:	2180      	movs	r1, #128	@ 0x80
 8000b32:	00d2      	lsls	r2, r2, #3
 8000b34:	04c9      	lsls	r1, r1, #19
 8000b36:	4311      	orrs	r1, r2
 8000b38:	3b7f      	subs	r3, #127	@ 0x7f
 8000b3a:	002a      	movs	r2, r5
 8000b3c:	18e4      	adds	r4, r4, r3
 8000b3e:	464b      	mov	r3, r9
 8000b40:	407a      	eors	r2, r7
 8000b42:	4688      	mov	r8, r1
 8000b44:	b2d2      	uxtb	r2, r2
 8000b46:	2b0a      	cmp	r3, #10
 8000b48:	dc75      	bgt.n	8000c36 <__aeabi_fmul+0x14e>
 8000b4a:	464b      	mov	r3, r9
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	dd0f      	ble.n	8000b72 <__aeabi_fmul+0x8a>
 8000b52:	4649      	mov	r1, r9
 8000b54:	2301      	movs	r3, #1
 8000b56:	408b      	lsls	r3, r1
 8000b58:	21a6      	movs	r1, #166	@ 0xa6
 8000b5a:	00c9      	lsls	r1, r1, #3
 8000b5c:	420b      	tst	r3, r1
 8000b5e:	d169      	bne.n	8000c34 <__aeabi_fmul+0x14c>
 8000b60:	2190      	movs	r1, #144	@ 0x90
 8000b62:	0089      	lsls	r1, r1, #2
 8000b64:	420b      	tst	r3, r1
 8000b66:	d000      	beq.n	8000b6a <__aeabi_fmul+0x82>
 8000b68:	e100      	b.n	8000d6c <__aeabi_fmul+0x284>
 8000b6a:	2188      	movs	r1, #136	@ 0x88
 8000b6c:	4219      	tst	r1, r3
 8000b6e:	d000      	beq.n	8000b72 <__aeabi_fmul+0x8a>
 8000b70:	e0f5      	b.n	8000d5e <__aeabi_fmul+0x276>
 8000b72:	4641      	mov	r1, r8
 8000b74:	0409      	lsls	r1, r1, #16
 8000b76:	0c09      	lsrs	r1, r1, #16
 8000b78:	4643      	mov	r3, r8
 8000b7a:	0008      	movs	r0, r1
 8000b7c:	0c35      	lsrs	r5, r6, #16
 8000b7e:	0436      	lsls	r6, r6, #16
 8000b80:	0c1b      	lsrs	r3, r3, #16
 8000b82:	0c36      	lsrs	r6, r6, #16
 8000b84:	4370      	muls	r0, r6
 8000b86:	4369      	muls	r1, r5
 8000b88:	435e      	muls	r6, r3
 8000b8a:	435d      	muls	r5, r3
 8000b8c:	1876      	adds	r6, r6, r1
 8000b8e:	0c03      	lsrs	r3, r0, #16
 8000b90:	199b      	adds	r3, r3, r6
 8000b92:	4299      	cmp	r1, r3
 8000b94:	d903      	bls.n	8000b9e <__aeabi_fmul+0xb6>
 8000b96:	2180      	movs	r1, #128	@ 0x80
 8000b98:	0249      	lsls	r1, r1, #9
 8000b9a:	468c      	mov	ip, r1
 8000b9c:	4465      	add	r5, ip
 8000b9e:	0400      	lsls	r0, r0, #16
 8000ba0:	0419      	lsls	r1, r3, #16
 8000ba2:	0c00      	lsrs	r0, r0, #16
 8000ba4:	1809      	adds	r1, r1, r0
 8000ba6:	018e      	lsls	r6, r1, #6
 8000ba8:	1e70      	subs	r0, r6, #1
 8000baa:	4186      	sbcs	r6, r0
 8000bac:	0c1b      	lsrs	r3, r3, #16
 8000bae:	0e89      	lsrs	r1, r1, #26
 8000bb0:	195b      	adds	r3, r3, r5
 8000bb2:	430e      	orrs	r6, r1
 8000bb4:	019b      	lsls	r3, r3, #6
 8000bb6:	431e      	orrs	r6, r3
 8000bb8:	011b      	lsls	r3, r3, #4
 8000bba:	d46c      	bmi.n	8000c96 <__aeabi_fmul+0x1ae>
 8000bbc:	0023      	movs	r3, r4
 8000bbe:	337f      	adds	r3, #127	@ 0x7f
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	dc00      	bgt.n	8000bc6 <__aeabi_fmul+0xde>
 8000bc4:	e0b1      	b.n	8000d2a <__aeabi_fmul+0x242>
 8000bc6:	0015      	movs	r5, r2
 8000bc8:	0771      	lsls	r1, r6, #29
 8000bca:	d00b      	beq.n	8000be4 <__aeabi_fmul+0xfc>
 8000bcc:	200f      	movs	r0, #15
 8000bce:	0021      	movs	r1, r4
 8000bd0:	4030      	ands	r0, r6
 8000bd2:	2804      	cmp	r0, #4
 8000bd4:	d006      	beq.n	8000be4 <__aeabi_fmul+0xfc>
 8000bd6:	3604      	adds	r6, #4
 8000bd8:	0132      	lsls	r2, r6, #4
 8000bda:	d503      	bpl.n	8000be4 <__aeabi_fmul+0xfc>
 8000bdc:	4b6e      	ldr	r3, [pc, #440]	@ (8000d98 <__aeabi_fmul+0x2b0>)
 8000bde:	401e      	ands	r6, r3
 8000be0:	000b      	movs	r3, r1
 8000be2:	3380      	adds	r3, #128	@ 0x80
 8000be4:	2bfe      	cmp	r3, #254	@ 0xfe
 8000be6:	dd00      	ble.n	8000bea <__aeabi_fmul+0x102>
 8000be8:	e0bd      	b.n	8000d66 <__aeabi_fmul+0x27e>
 8000bea:	01b2      	lsls	r2, r6, #6
 8000bec:	0a52      	lsrs	r2, r2, #9
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	e048      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000bf2:	2e00      	cmp	r6, #0
 8000bf4:	d000      	beq.n	8000bf8 <__aeabi_fmul+0x110>
 8000bf6:	e092      	b.n	8000d1e <__aeabi_fmul+0x236>
 8000bf8:	2308      	movs	r3, #8
 8000bfa:	4699      	mov	r9, r3
 8000bfc:	3b06      	subs	r3, #6
 8000bfe:	469a      	mov	sl, r3
 8000c00:	027b      	lsls	r3, r7, #9
 8000c02:	0a5b      	lsrs	r3, r3, #9
 8000c04:	4698      	mov	r8, r3
 8000c06:	007b      	lsls	r3, r7, #1
 8000c08:	24ff      	movs	r4, #255	@ 0xff
 8000c0a:	0e1b      	lsrs	r3, r3, #24
 8000c0c:	0fff      	lsrs	r7, r7, #31
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d18a      	bne.n	8000b28 <__aeabi_fmul+0x40>
 8000c12:	4642      	mov	r2, r8
 8000c14:	2a00      	cmp	r2, #0
 8000c16:	d164      	bne.n	8000ce2 <__aeabi_fmul+0x1fa>
 8000c18:	4649      	mov	r1, r9
 8000c1a:	3201      	adds	r2, #1
 8000c1c:	4311      	orrs	r1, r2
 8000c1e:	4689      	mov	r9, r1
 8000c20:	290a      	cmp	r1, #10
 8000c22:	dc08      	bgt.n	8000c36 <__aeabi_fmul+0x14e>
 8000c24:	407d      	eors	r5, r7
 8000c26:	2001      	movs	r0, #1
 8000c28:	b2ea      	uxtb	r2, r5
 8000c2a:	2902      	cmp	r1, #2
 8000c2c:	dc91      	bgt.n	8000b52 <__aeabi_fmul+0x6a>
 8000c2e:	0015      	movs	r5, r2
 8000c30:	2200      	movs	r2, #0
 8000c32:	e027      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000c34:	0015      	movs	r5, r2
 8000c36:	4653      	mov	r3, sl
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_fmul+0x156>
 8000c3c:	e093      	b.n	8000d66 <__aeabi_fmul+0x27e>
 8000c3e:	2b03      	cmp	r3, #3
 8000c40:	d01a      	beq.n	8000c78 <__aeabi_fmul+0x190>
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d12c      	bne.n	8000ca0 <__aeabi_fmul+0x1b8>
 8000c46:	2300      	movs	r3, #0
 8000c48:	2200      	movs	r2, #0
 8000c4a:	e01b      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000c4c:	4643      	mov	r3, r8
 8000c4e:	34ff      	adds	r4, #255	@ 0xff
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d055      	beq.n	8000d00 <__aeabi_fmul+0x218>
 8000c54:	2103      	movs	r1, #3
 8000c56:	464b      	mov	r3, r9
 8000c58:	430b      	orrs	r3, r1
 8000c5a:	0019      	movs	r1, r3
 8000c5c:	2b0a      	cmp	r3, #10
 8000c5e:	dc00      	bgt.n	8000c62 <__aeabi_fmul+0x17a>
 8000c60:	e092      	b.n	8000d88 <__aeabi_fmul+0x2a0>
 8000c62:	2b0f      	cmp	r3, #15
 8000c64:	d000      	beq.n	8000c68 <__aeabi_fmul+0x180>
 8000c66:	e08c      	b.n	8000d82 <__aeabi_fmul+0x29a>
 8000c68:	2280      	movs	r2, #128	@ 0x80
 8000c6a:	03d2      	lsls	r2, r2, #15
 8000c6c:	4216      	tst	r6, r2
 8000c6e:	d003      	beq.n	8000c78 <__aeabi_fmul+0x190>
 8000c70:	4643      	mov	r3, r8
 8000c72:	4213      	tst	r3, r2
 8000c74:	d100      	bne.n	8000c78 <__aeabi_fmul+0x190>
 8000c76:	e07d      	b.n	8000d74 <__aeabi_fmul+0x28c>
 8000c78:	2280      	movs	r2, #128	@ 0x80
 8000c7a:	03d2      	lsls	r2, r2, #15
 8000c7c:	4332      	orrs	r2, r6
 8000c7e:	0252      	lsls	r2, r2, #9
 8000c80:	0a52      	lsrs	r2, r2, #9
 8000c82:	23ff      	movs	r3, #255	@ 0xff
 8000c84:	05d8      	lsls	r0, r3, #23
 8000c86:	07ed      	lsls	r5, r5, #31
 8000c88:	4310      	orrs	r0, r2
 8000c8a:	4328      	orrs	r0, r5
 8000c8c:	bce0      	pop	{r5, r6, r7}
 8000c8e:	46ba      	mov	sl, r7
 8000c90:	46b1      	mov	r9, r6
 8000c92:	46a8      	mov	r8, r5
 8000c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c96:	2301      	movs	r3, #1
 8000c98:	0015      	movs	r5, r2
 8000c9a:	0871      	lsrs	r1, r6, #1
 8000c9c:	401e      	ands	r6, r3
 8000c9e:	430e      	orrs	r6, r1
 8000ca0:	0023      	movs	r3, r4
 8000ca2:	3380      	adds	r3, #128	@ 0x80
 8000ca4:	1c61      	adds	r1, r4, #1
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	dd41      	ble.n	8000d2e <__aeabi_fmul+0x246>
 8000caa:	0772      	lsls	r2, r6, #29
 8000cac:	d094      	beq.n	8000bd8 <__aeabi_fmul+0xf0>
 8000cae:	220f      	movs	r2, #15
 8000cb0:	4032      	ands	r2, r6
 8000cb2:	2a04      	cmp	r2, #4
 8000cb4:	d000      	beq.n	8000cb8 <__aeabi_fmul+0x1d0>
 8000cb6:	e78e      	b.n	8000bd6 <__aeabi_fmul+0xee>
 8000cb8:	e78e      	b.n	8000bd8 <__aeabi_fmul+0xf0>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	d105      	bne.n	8000cca <__aeabi_fmul+0x1e2>
 8000cbe:	2304      	movs	r3, #4
 8000cc0:	4699      	mov	r9, r3
 8000cc2:	3b03      	subs	r3, #3
 8000cc4:	2400      	movs	r4, #0
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	e726      	b.n	8000b18 <__aeabi_fmul+0x30>
 8000cca:	0030      	movs	r0, r6
 8000ccc:	f001 fa52 	bl	8002174 <__clzsi2>
 8000cd0:	2476      	movs	r4, #118	@ 0x76
 8000cd2:	1f43      	subs	r3, r0, #5
 8000cd4:	409e      	lsls	r6, r3
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	4264      	negs	r4, r4
 8000cda:	4699      	mov	r9, r3
 8000cdc:	469a      	mov	sl, r3
 8000cde:	1a24      	subs	r4, r4, r0
 8000ce0:	e71a      	b.n	8000b18 <__aeabi_fmul+0x30>
 8000ce2:	4640      	mov	r0, r8
 8000ce4:	f001 fa46 	bl	8002174 <__clzsi2>
 8000ce8:	464b      	mov	r3, r9
 8000cea:	1a24      	subs	r4, r4, r0
 8000cec:	3c76      	subs	r4, #118	@ 0x76
 8000cee:	2b0a      	cmp	r3, #10
 8000cf0:	dca1      	bgt.n	8000c36 <__aeabi_fmul+0x14e>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	3805      	subs	r0, #5
 8000cf6:	4083      	lsls	r3, r0
 8000cf8:	407d      	eors	r5, r7
 8000cfa:	4698      	mov	r8, r3
 8000cfc:	b2ea      	uxtb	r2, r5
 8000cfe:	e724      	b.n	8000b4a <__aeabi_fmul+0x62>
 8000d00:	464a      	mov	r2, r9
 8000d02:	3302      	adds	r3, #2
 8000d04:	4313      	orrs	r3, r2
 8000d06:	002a      	movs	r2, r5
 8000d08:	407a      	eors	r2, r7
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	2b0a      	cmp	r3, #10
 8000d0e:	dc92      	bgt.n	8000c36 <__aeabi_fmul+0x14e>
 8000d10:	4649      	mov	r1, r9
 8000d12:	0015      	movs	r5, r2
 8000d14:	2900      	cmp	r1, #0
 8000d16:	d026      	beq.n	8000d66 <__aeabi_fmul+0x27e>
 8000d18:	4699      	mov	r9, r3
 8000d1a:	2002      	movs	r0, #2
 8000d1c:	e719      	b.n	8000b52 <__aeabi_fmul+0x6a>
 8000d1e:	230c      	movs	r3, #12
 8000d20:	4699      	mov	r9, r3
 8000d22:	3b09      	subs	r3, #9
 8000d24:	24ff      	movs	r4, #255	@ 0xff
 8000d26:	469a      	mov	sl, r3
 8000d28:	e6f6      	b.n	8000b18 <__aeabi_fmul+0x30>
 8000d2a:	0015      	movs	r5, r2
 8000d2c:	0021      	movs	r1, r4
 8000d2e:	2201      	movs	r2, #1
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	2b1b      	cmp	r3, #27
 8000d34:	dd00      	ble.n	8000d38 <__aeabi_fmul+0x250>
 8000d36:	e786      	b.n	8000c46 <__aeabi_fmul+0x15e>
 8000d38:	319e      	adds	r1, #158	@ 0x9e
 8000d3a:	0032      	movs	r2, r6
 8000d3c:	408e      	lsls	r6, r1
 8000d3e:	40da      	lsrs	r2, r3
 8000d40:	1e73      	subs	r3, r6, #1
 8000d42:	419e      	sbcs	r6, r3
 8000d44:	4332      	orrs	r2, r6
 8000d46:	0753      	lsls	r3, r2, #29
 8000d48:	d004      	beq.n	8000d54 <__aeabi_fmul+0x26c>
 8000d4a:	230f      	movs	r3, #15
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	2b04      	cmp	r3, #4
 8000d50:	d000      	beq.n	8000d54 <__aeabi_fmul+0x26c>
 8000d52:	3204      	adds	r2, #4
 8000d54:	0153      	lsls	r3, r2, #5
 8000d56:	d510      	bpl.n	8000d7a <__aeabi_fmul+0x292>
 8000d58:	2301      	movs	r3, #1
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	e792      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000d5e:	003d      	movs	r5, r7
 8000d60:	4646      	mov	r6, r8
 8000d62:	4682      	mov	sl, r0
 8000d64:	e767      	b.n	8000c36 <__aeabi_fmul+0x14e>
 8000d66:	23ff      	movs	r3, #255	@ 0xff
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e78b      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000d6c:	2280      	movs	r2, #128	@ 0x80
 8000d6e:	2500      	movs	r5, #0
 8000d70:	03d2      	lsls	r2, r2, #15
 8000d72:	e786      	b.n	8000c82 <__aeabi_fmul+0x19a>
 8000d74:	003d      	movs	r5, r7
 8000d76:	431a      	orrs	r2, r3
 8000d78:	e783      	b.n	8000c82 <__aeabi_fmul+0x19a>
 8000d7a:	0192      	lsls	r2, r2, #6
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	0a52      	lsrs	r2, r2, #9
 8000d80:	e780      	b.n	8000c84 <__aeabi_fmul+0x19c>
 8000d82:	003d      	movs	r5, r7
 8000d84:	4646      	mov	r6, r8
 8000d86:	e777      	b.n	8000c78 <__aeabi_fmul+0x190>
 8000d88:	002a      	movs	r2, r5
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	407a      	eors	r2, r7
 8000d8e:	408b      	lsls	r3, r1
 8000d90:	2003      	movs	r0, #3
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	e6e9      	b.n	8000b6a <__aeabi_fmul+0x82>
 8000d96:	46c0      	nop			@ (mov r8, r8)
 8000d98:	f7ffffff 	.word	0xf7ffffff

08000d9c <__aeabi_fsub>:
 8000d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d9e:	4647      	mov	r7, r8
 8000da0:	46ce      	mov	lr, r9
 8000da2:	0243      	lsls	r3, r0, #9
 8000da4:	b580      	push	{r7, lr}
 8000da6:	0a5f      	lsrs	r7, r3, #9
 8000da8:	099b      	lsrs	r3, r3, #6
 8000daa:	0045      	lsls	r5, r0, #1
 8000dac:	004a      	lsls	r2, r1, #1
 8000dae:	469c      	mov	ip, r3
 8000db0:	024b      	lsls	r3, r1, #9
 8000db2:	0fc4      	lsrs	r4, r0, #31
 8000db4:	0fce      	lsrs	r6, r1, #31
 8000db6:	0e2d      	lsrs	r5, r5, #24
 8000db8:	0a58      	lsrs	r0, r3, #9
 8000dba:	0e12      	lsrs	r2, r2, #24
 8000dbc:	0999      	lsrs	r1, r3, #6
 8000dbe:	2aff      	cmp	r2, #255	@ 0xff
 8000dc0:	d06b      	beq.n	8000e9a <__aeabi_fsub+0xfe>
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	405e      	eors	r6, r3
 8000dc6:	1aab      	subs	r3, r5, r2
 8000dc8:	42b4      	cmp	r4, r6
 8000dca:	d04b      	beq.n	8000e64 <__aeabi_fsub+0xc8>
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	dc00      	bgt.n	8000dd2 <__aeabi_fsub+0x36>
 8000dd0:	e0ff      	b.n	8000fd2 <__aeabi_fsub+0x236>
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_fsub+0x3c>
 8000dd6:	e088      	b.n	8000eea <__aeabi_fsub+0x14e>
 8000dd8:	2dff      	cmp	r5, #255	@ 0xff
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0x42>
 8000ddc:	e0ef      	b.n	8000fbe <__aeabi_fsub+0x222>
 8000dde:	2280      	movs	r2, #128	@ 0x80
 8000de0:	04d2      	lsls	r2, r2, #19
 8000de2:	4311      	orrs	r1, r2
 8000de4:	2001      	movs	r0, #1
 8000de6:	2b1b      	cmp	r3, #27
 8000de8:	dc08      	bgt.n	8000dfc <__aeabi_fsub+0x60>
 8000dea:	0008      	movs	r0, r1
 8000dec:	2220      	movs	r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	4099      	lsls	r1, r3
 8000df4:	000b      	movs	r3, r1
 8000df6:	1e5a      	subs	r2, r3, #1
 8000df8:	4193      	sbcs	r3, r2
 8000dfa:	4318      	orrs	r0, r3
 8000dfc:	4663      	mov	r3, ip
 8000dfe:	1a1b      	subs	r3, r3, r0
 8000e00:	469c      	mov	ip, r3
 8000e02:	4663      	mov	r3, ip
 8000e04:	015b      	lsls	r3, r3, #5
 8000e06:	d400      	bmi.n	8000e0a <__aeabi_fsub+0x6e>
 8000e08:	e0cd      	b.n	8000fa6 <__aeabi_fsub+0x20a>
 8000e0a:	4663      	mov	r3, ip
 8000e0c:	019f      	lsls	r7, r3, #6
 8000e0e:	09bf      	lsrs	r7, r7, #6
 8000e10:	0038      	movs	r0, r7
 8000e12:	f001 f9af 	bl	8002174 <__clzsi2>
 8000e16:	003b      	movs	r3, r7
 8000e18:	3805      	subs	r0, #5
 8000e1a:	4083      	lsls	r3, r0
 8000e1c:	4285      	cmp	r5, r0
 8000e1e:	dc00      	bgt.n	8000e22 <__aeabi_fsub+0x86>
 8000e20:	e0a2      	b.n	8000f68 <__aeabi_fsub+0x1cc>
 8000e22:	4ab7      	ldr	r2, [pc, #732]	@ (8001100 <__aeabi_fsub+0x364>)
 8000e24:	1a2d      	subs	r5, r5, r0
 8000e26:	401a      	ands	r2, r3
 8000e28:	4694      	mov	ip, r2
 8000e2a:	075a      	lsls	r2, r3, #29
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_fsub+0x94>
 8000e2e:	e0c3      	b.n	8000fb8 <__aeabi_fsub+0x21c>
 8000e30:	220f      	movs	r2, #15
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d100      	bne.n	8000e3a <__aeabi_fsub+0x9e>
 8000e38:	e0be      	b.n	8000fb8 <__aeabi_fsub+0x21c>
 8000e3a:	2304      	movs	r3, #4
 8000e3c:	4698      	mov	r8, r3
 8000e3e:	44c4      	add	ip, r8
 8000e40:	4663      	mov	r3, ip
 8000e42:	015b      	lsls	r3, r3, #5
 8000e44:	d400      	bmi.n	8000e48 <__aeabi_fsub+0xac>
 8000e46:	e0b7      	b.n	8000fb8 <__aeabi_fsub+0x21c>
 8000e48:	1c68      	adds	r0, r5, #1
 8000e4a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000e4c:	d000      	beq.n	8000e50 <__aeabi_fsub+0xb4>
 8000e4e:	e0a5      	b.n	8000f9c <__aeabi_fsub+0x200>
 8000e50:	20ff      	movs	r0, #255	@ 0xff
 8000e52:	2200      	movs	r2, #0
 8000e54:	05c0      	lsls	r0, r0, #23
 8000e56:	4310      	orrs	r0, r2
 8000e58:	07e4      	lsls	r4, r4, #31
 8000e5a:	4320      	orrs	r0, r4
 8000e5c:	bcc0      	pop	{r6, r7}
 8000e5e:	46b9      	mov	r9, r7
 8000e60:	46b0      	mov	r8, r6
 8000e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	dc00      	bgt.n	8000e6a <__aeabi_fsub+0xce>
 8000e68:	e1eb      	b.n	8001242 <__aeabi_fsub+0x4a6>
 8000e6a:	2a00      	cmp	r2, #0
 8000e6c:	d046      	beq.n	8000efc <__aeabi_fsub+0x160>
 8000e6e:	2dff      	cmp	r5, #255	@ 0xff
 8000e70:	d100      	bne.n	8000e74 <__aeabi_fsub+0xd8>
 8000e72:	e0a4      	b.n	8000fbe <__aeabi_fsub+0x222>
 8000e74:	2280      	movs	r2, #128	@ 0x80
 8000e76:	04d2      	lsls	r2, r2, #19
 8000e78:	4311      	orrs	r1, r2
 8000e7a:	2b1b      	cmp	r3, #27
 8000e7c:	dc00      	bgt.n	8000e80 <__aeabi_fsub+0xe4>
 8000e7e:	e0fb      	b.n	8001078 <__aeabi_fsub+0x2dc>
 8000e80:	2305      	movs	r3, #5
 8000e82:	4698      	mov	r8, r3
 8000e84:	002b      	movs	r3, r5
 8000e86:	44c4      	add	ip, r8
 8000e88:	4662      	mov	r2, ip
 8000e8a:	08d7      	lsrs	r7, r2, #3
 8000e8c:	2bff      	cmp	r3, #255	@ 0xff
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_fsub+0xf6>
 8000e90:	e095      	b.n	8000fbe <__aeabi_fsub+0x222>
 8000e92:	027a      	lsls	r2, r7, #9
 8000e94:	0a52      	lsrs	r2, r2, #9
 8000e96:	b2d8      	uxtb	r0, r3
 8000e98:	e7dc      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000e9a:	002b      	movs	r3, r5
 8000e9c:	3bff      	subs	r3, #255	@ 0xff
 8000e9e:	4699      	mov	r9, r3
 8000ea0:	2900      	cmp	r1, #0
 8000ea2:	d118      	bne.n	8000ed6 <__aeabi_fsub+0x13a>
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	405e      	eors	r6, r3
 8000ea8:	42b4      	cmp	r4, r6
 8000eaa:	d100      	bne.n	8000eae <__aeabi_fsub+0x112>
 8000eac:	e0ca      	b.n	8001044 <__aeabi_fsub+0x2a8>
 8000eae:	464b      	mov	r3, r9
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d02d      	beq.n	8000f10 <__aeabi_fsub+0x174>
 8000eb4:	2d00      	cmp	r5, #0
 8000eb6:	d000      	beq.n	8000eba <__aeabi_fsub+0x11e>
 8000eb8:	e13c      	b.n	8001134 <__aeabi_fsub+0x398>
 8000eba:	23ff      	movs	r3, #255	@ 0xff
 8000ebc:	4664      	mov	r4, ip
 8000ebe:	2c00      	cmp	r4, #0
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_fsub+0x128>
 8000ec2:	e15f      	b.n	8001184 <__aeabi_fsub+0x3e8>
 8000ec4:	1e5d      	subs	r5, r3, #1
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_fsub+0x130>
 8000eca:	e174      	b.n	80011b6 <__aeabi_fsub+0x41a>
 8000ecc:	0034      	movs	r4, r6
 8000ece:	2bff      	cmp	r3, #255	@ 0xff
 8000ed0:	d074      	beq.n	8000fbc <__aeabi_fsub+0x220>
 8000ed2:	002b      	movs	r3, r5
 8000ed4:	e103      	b.n	80010de <__aeabi_fsub+0x342>
 8000ed6:	42b4      	cmp	r4, r6
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x140>
 8000eda:	e09c      	b.n	8001016 <__aeabi_fsub+0x27a>
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d017      	beq.n	8000f10 <__aeabi_fsub+0x174>
 8000ee0:	2d00      	cmp	r5, #0
 8000ee2:	d0ea      	beq.n	8000eba <__aeabi_fsub+0x11e>
 8000ee4:	0007      	movs	r7, r0
 8000ee6:	0034      	movs	r4, r6
 8000ee8:	e06c      	b.n	8000fc4 <__aeabi_fsub+0x228>
 8000eea:	2900      	cmp	r1, #0
 8000eec:	d0cc      	beq.n	8000e88 <__aeabi_fsub+0xec>
 8000eee:	1e5a      	subs	r2, r3, #1
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d02b      	beq.n	8000f4c <__aeabi_fsub+0x1b0>
 8000ef4:	2bff      	cmp	r3, #255	@ 0xff
 8000ef6:	d062      	beq.n	8000fbe <__aeabi_fsub+0x222>
 8000ef8:	0013      	movs	r3, r2
 8000efa:	e773      	b.n	8000de4 <__aeabi_fsub+0x48>
 8000efc:	2900      	cmp	r1, #0
 8000efe:	d0c3      	beq.n	8000e88 <__aeabi_fsub+0xec>
 8000f00:	1e5a      	subs	r2, r3, #1
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d100      	bne.n	8000f08 <__aeabi_fsub+0x16c>
 8000f06:	e11e      	b.n	8001146 <__aeabi_fsub+0x3aa>
 8000f08:	2bff      	cmp	r3, #255	@ 0xff
 8000f0a:	d058      	beq.n	8000fbe <__aeabi_fsub+0x222>
 8000f0c:	0013      	movs	r3, r2
 8000f0e:	e7b4      	b.n	8000e7a <__aeabi_fsub+0xde>
 8000f10:	22fe      	movs	r2, #254	@ 0xfe
 8000f12:	1c6b      	adds	r3, r5, #1
 8000f14:	421a      	tst	r2, r3
 8000f16:	d10d      	bne.n	8000f34 <__aeabi_fsub+0x198>
 8000f18:	2d00      	cmp	r5, #0
 8000f1a:	d060      	beq.n	8000fde <__aeabi_fsub+0x242>
 8000f1c:	4663      	mov	r3, ip
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d000      	beq.n	8000f24 <__aeabi_fsub+0x188>
 8000f22:	e120      	b.n	8001166 <__aeabi_fsub+0x3ca>
 8000f24:	2900      	cmp	r1, #0
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fsub+0x18e>
 8000f28:	e128      	b.n	800117c <__aeabi_fsub+0x3e0>
 8000f2a:	2280      	movs	r2, #128	@ 0x80
 8000f2c:	2400      	movs	r4, #0
 8000f2e:	20ff      	movs	r0, #255	@ 0xff
 8000f30:	03d2      	lsls	r2, r2, #15
 8000f32:	e78f      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000f34:	4663      	mov	r3, ip
 8000f36:	1a5f      	subs	r7, r3, r1
 8000f38:	017b      	lsls	r3, r7, #5
 8000f3a:	d500      	bpl.n	8000f3e <__aeabi_fsub+0x1a2>
 8000f3c:	e0fe      	b.n	800113c <__aeabi_fsub+0x3a0>
 8000f3e:	2f00      	cmp	r7, #0
 8000f40:	d000      	beq.n	8000f44 <__aeabi_fsub+0x1a8>
 8000f42:	e765      	b.n	8000e10 <__aeabi_fsub+0x74>
 8000f44:	2400      	movs	r4, #0
 8000f46:	2000      	movs	r0, #0
 8000f48:	2200      	movs	r2, #0
 8000f4a:	e783      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000f4c:	4663      	mov	r3, ip
 8000f4e:	1a59      	subs	r1, r3, r1
 8000f50:	014b      	lsls	r3, r1, #5
 8000f52:	d400      	bmi.n	8000f56 <__aeabi_fsub+0x1ba>
 8000f54:	e119      	b.n	800118a <__aeabi_fsub+0x3ee>
 8000f56:	018f      	lsls	r7, r1, #6
 8000f58:	09bf      	lsrs	r7, r7, #6
 8000f5a:	0038      	movs	r0, r7
 8000f5c:	f001 f90a 	bl	8002174 <__clzsi2>
 8000f60:	003b      	movs	r3, r7
 8000f62:	3805      	subs	r0, #5
 8000f64:	4083      	lsls	r3, r0
 8000f66:	2501      	movs	r5, #1
 8000f68:	2220      	movs	r2, #32
 8000f6a:	1b40      	subs	r0, r0, r5
 8000f6c:	3001      	adds	r0, #1
 8000f6e:	1a12      	subs	r2, r2, r0
 8000f70:	0019      	movs	r1, r3
 8000f72:	4093      	lsls	r3, r2
 8000f74:	40c1      	lsrs	r1, r0
 8000f76:	1e5a      	subs	r2, r3, #1
 8000f78:	4193      	sbcs	r3, r2
 8000f7a:	4319      	orrs	r1, r3
 8000f7c:	468c      	mov	ip, r1
 8000f7e:	1e0b      	subs	r3, r1, #0
 8000f80:	d0e1      	beq.n	8000f46 <__aeabi_fsub+0x1aa>
 8000f82:	075b      	lsls	r3, r3, #29
 8000f84:	d100      	bne.n	8000f88 <__aeabi_fsub+0x1ec>
 8000f86:	e152      	b.n	800122e <__aeabi_fsub+0x492>
 8000f88:	230f      	movs	r3, #15
 8000f8a:	2500      	movs	r5, #0
 8000f8c:	400b      	ands	r3, r1
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	d000      	beq.n	8000f94 <__aeabi_fsub+0x1f8>
 8000f92:	e752      	b.n	8000e3a <__aeabi_fsub+0x9e>
 8000f94:	2001      	movs	r0, #1
 8000f96:	014a      	lsls	r2, r1, #5
 8000f98:	d400      	bmi.n	8000f9c <__aeabi_fsub+0x200>
 8000f9a:	e092      	b.n	80010c2 <__aeabi_fsub+0x326>
 8000f9c:	b2c0      	uxtb	r0, r0
 8000f9e:	4663      	mov	r3, ip
 8000fa0:	019a      	lsls	r2, r3, #6
 8000fa2:	0a52      	lsrs	r2, r2, #9
 8000fa4:	e756      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000fa6:	4663      	mov	r3, ip
 8000fa8:	075b      	lsls	r3, r3, #29
 8000faa:	d005      	beq.n	8000fb8 <__aeabi_fsub+0x21c>
 8000fac:	230f      	movs	r3, #15
 8000fae:	4662      	mov	r2, ip
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	d000      	beq.n	8000fb8 <__aeabi_fsub+0x21c>
 8000fb6:	e740      	b.n	8000e3a <__aeabi_fsub+0x9e>
 8000fb8:	002b      	movs	r3, r5
 8000fba:	e765      	b.n	8000e88 <__aeabi_fsub+0xec>
 8000fbc:	0007      	movs	r7, r0
 8000fbe:	2f00      	cmp	r7, #0
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_fsub+0x228>
 8000fc2:	e745      	b.n	8000e50 <__aeabi_fsub+0xb4>
 8000fc4:	2280      	movs	r2, #128	@ 0x80
 8000fc6:	03d2      	lsls	r2, r2, #15
 8000fc8:	433a      	orrs	r2, r7
 8000fca:	0252      	lsls	r2, r2, #9
 8000fcc:	20ff      	movs	r0, #255	@ 0xff
 8000fce:	0a52      	lsrs	r2, r2, #9
 8000fd0:	e740      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d179      	bne.n	80010ca <__aeabi_fsub+0x32e>
 8000fd6:	22fe      	movs	r2, #254	@ 0xfe
 8000fd8:	1c6b      	adds	r3, r5, #1
 8000fda:	421a      	tst	r2, r3
 8000fdc:	d1aa      	bne.n	8000f34 <__aeabi_fsub+0x198>
 8000fde:	4663      	mov	r3, ip
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_fsub+0x24a>
 8000fe4:	e0f5      	b.n	80011d2 <__aeabi_fsub+0x436>
 8000fe6:	2900      	cmp	r1, #0
 8000fe8:	d100      	bne.n	8000fec <__aeabi_fsub+0x250>
 8000fea:	e0d1      	b.n	8001190 <__aeabi_fsub+0x3f4>
 8000fec:	1a5f      	subs	r7, r3, r1
 8000fee:	2380      	movs	r3, #128	@ 0x80
 8000ff0:	04db      	lsls	r3, r3, #19
 8000ff2:	421f      	tst	r7, r3
 8000ff4:	d100      	bne.n	8000ff8 <__aeabi_fsub+0x25c>
 8000ff6:	e10e      	b.n	8001216 <__aeabi_fsub+0x47a>
 8000ff8:	4662      	mov	r2, ip
 8000ffa:	2401      	movs	r4, #1
 8000ffc:	1a8a      	subs	r2, r1, r2
 8000ffe:	4694      	mov	ip, r2
 8001000:	2000      	movs	r0, #0
 8001002:	4034      	ands	r4, r6
 8001004:	2a00      	cmp	r2, #0
 8001006:	d100      	bne.n	800100a <__aeabi_fsub+0x26e>
 8001008:	e724      	b.n	8000e54 <__aeabi_fsub+0xb8>
 800100a:	2001      	movs	r0, #1
 800100c:	421a      	tst	r2, r3
 800100e:	d1c6      	bne.n	8000f9e <__aeabi_fsub+0x202>
 8001010:	2300      	movs	r3, #0
 8001012:	08d7      	lsrs	r7, r2, #3
 8001014:	e73d      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001016:	2b00      	cmp	r3, #0
 8001018:	d017      	beq.n	800104a <__aeabi_fsub+0x2ae>
 800101a:	2d00      	cmp	r5, #0
 800101c:	d000      	beq.n	8001020 <__aeabi_fsub+0x284>
 800101e:	e0af      	b.n	8001180 <__aeabi_fsub+0x3e4>
 8001020:	23ff      	movs	r3, #255	@ 0xff
 8001022:	4665      	mov	r5, ip
 8001024:	2d00      	cmp	r5, #0
 8001026:	d100      	bne.n	800102a <__aeabi_fsub+0x28e>
 8001028:	e0ad      	b.n	8001186 <__aeabi_fsub+0x3ea>
 800102a:	1e5e      	subs	r6, r3, #1
 800102c:	2b01      	cmp	r3, #1
 800102e:	d100      	bne.n	8001032 <__aeabi_fsub+0x296>
 8001030:	e089      	b.n	8001146 <__aeabi_fsub+0x3aa>
 8001032:	2bff      	cmp	r3, #255	@ 0xff
 8001034:	d0c2      	beq.n	8000fbc <__aeabi_fsub+0x220>
 8001036:	2e1b      	cmp	r6, #27
 8001038:	dc00      	bgt.n	800103c <__aeabi_fsub+0x2a0>
 800103a:	e0ab      	b.n	8001194 <__aeabi_fsub+0x3f8>
 800103c:	1d4b      	adds	r3, r1, #5
 800103e:	469c      	mov	ip, r3
 8001040:	0013      	movs	r3, r2
 8001042:	e721      	b.n	8000e88 <__aeabi_fsub+0xec>
 8001044:	464b      	mov	r3, r9
 8001046:	2b00      	cmp	r3, #0
 8001048:	d170      	bne.n	800112c <__aeabi_fsub+0x390>
 800104a:	22fe      	movs	r2, #254	@ 0xfe
 800104c:	1c6b      	adds	r3, r5, #1
 800104e:	421a      	tst	r2, r3
 8001050:	d15e      	bne.n	8001110 <__aeabi_fsub+0x374>
 8001052:	2d00      	cmp	r5, #0
 8001054:	d000      	beq.n	8001058 <__aeabi_fsub+0x2bc>
 8001056:	e0c3      	b.n	80011e0 <__aeabi_fsub+0x444>
 8001058:	4663      	mov	r3, ip
 800105a:	2b00      	cmp	r3, #0
 800105c:	d100      	bne.n	8001060 <__aeabi_fsub+0x2c4>
 800105e:	e0d0      	b.n	8001202 <__aeabi_fsub+0x466>
 8001060:	2900      	cmp	r1, #0
 8001062:	d100      	bne.n	8001066 <__aeabi_fsub+0x2ca>
 8001064:	e094      	b.n	8001190 <__aeabi_fsub+0x3f4>
 8001066:	000a      	movs	r2, r1
 8001068:	4462      	add	r2, ip
 800106a:	0153      	lsls	r3, r2, #5
 800106c:	d400      	bmi.n	8001070 <__aeabi_fsub+0x2d4>
 800106e:	e0d8      	b.n	8001222 <__aeabi_fsub+0x486>
 8001070:	0192      	lsls	r2, r2, #6
 8001072:	2001      	movs	r0, #1
 8001074:	0a52      	lsrs	r2, r2, #9
 8001076:	e6ed      	b.n	8000e54 <__aeabi_fsub+0xb8>
 8001078:	0008      	movs	r0, r1
 800107a:	2220      	movs	r2, #32
 800107c:	40d8      	lsrs	r0, r3
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	4099      	lsls	r1, r3
 8001082:	000b      	movs	r3, r1
 8001084:	1e5a      	subs	r2, r3, #1
 8001086:	4193      	sbcs	r3, r2
 8001088:	4303      	orrs	r3, r0
 800108a:	449c      	add	ip, r3
 800108c:	4663      	mov	r3, ip
 800108e:	015b      	lsls	r3, r3, #5
 8001090:	d589      	bpl.n	8000fa6 <__aeabi_fsub+0x20a>
 8001092:	3501      	adds	r5, #1
 8001094:	2dff      	cmp	r5, #255	@ 0xff
 8001096:	d100      	bne.n	800109a <__aeabi_fsub+0x2fe>
 8001098:	e6da      	b.n	8000e50 <__aeabi_fsub+0xb4>
 800109a:	4662      	mov	r2, ip
 800109c:	2301      	movs	r3, #1
 800109e:	4919      	ldr	r1, [pc, #100]	@ (8001104 <__aeabi_fsub+0x368>)
 80010a0:	4013      	ands	r3, r2
 80010a2:	0852      	lsrs	r2, r2, #1
 80010a4:	400a      	ands	r2, r1
 80010a6:	431a      	orrs	r2, r3
 80010a8:	0013      	movs	r3, r2
 80010aa:	4694      	mov	ip, r2
 80010ac:	075b      	lsls	r3, r3, #29
 80010ae:	d004      	beq.n	80010ba <__aeabi_fsub+0x31e>
 80010b0:	230f      	movs	r3, #15
 80010b2:	4013      	ands	r3, r2
 80010b4:	2b04      	cmp	r3, #4
 80010b6:	d000      	beq.n	80010ba <__aeabi_fsub+0x31e>
 80010b8:	e6bf      	b.n	8000e3a <__aeabi_fsub+0x9e>
 80010ba:	4663      	mov	r3, ip
 80010bc:	015b      	lsls	r3, r3, #5
 80010be:	d500      	bpl.n	80010c2 <__aeabi_fsub+0x326>
 80010c0:	e6c2      	b.n	8000e48 <__aeabi_fsub+0xac>
 80010c2:	4663      	mov	r3, ip
 80010c4:	08df      	lsrs	r7, r3, #3
 80010c6:	002b      	movs	r3, r5
 80010c8:	e6e3      	b.n	8000e92 <__aeabi_fsub+0xf6>
 80010ca:	1b53      	subs	r3, r2, r5
 80010cc:	2d00      	cmp	r5, #0
 80010ce:	d100      	bne.n	80010d2 <__aeabi_fsub+0x336>
 80010d0:	e6f4      	b.n	8000ebc <__aeabi_fsub+0x120>
 80010d2:	2080      	movs	r0, #128	@ 0x80
 80010d4:	4664      	mov	r4, ip
 80010d6:	04c0      	lsls	r0, r0, #19
 80010d8:	4304      	orrs	r4, r0
 80010da:	46a4      	mov	ip, r4
 80010dc:	0034      	movs	r4, r6
 80010de:	2001      	movs	r0, #1
 80010e0:	2b1b      	cmp	r3, #27
 80010e2:	dc09      	bgt.n	80010f8 <__aeabi_fsub+0x35c>
 80010e4:	2520      	movs	r5, #32
 80010e6:	4660      	mov	r0, ip
 80010e8:	40d8      	lsrs	r0, r3
 80010ea:	1aeb      	subs	r3, r5, r3
 80010ec:	4665      	mov	r5, ip
 80010ee:	409d      	lsls	r5, r3
 80010f0:	002b      	movs	r3, r5
 80010f2:	1e5d      	subs	r5, r3, #1
 80010f4:	41ab      	sbcs	r3, r5
 80010f6:	4318      	orrs	r0, r3
 80010f8:	1a0b      	subs	r3, r1, r0
 80010fa:	469c      	mov	ip, r3
 80010fc:	0015      	movs	r5, r2
 80010fe:	e680      	b.n	8000e02 <__aeabi_fsub+0x66>
 8001100:	fbffffff 	.word	0xfbffffff
 8001104:	7dffffff 	.word	0x7dffffff
 8001108:	22fe      	movs	r2, #254	@ 0xfe
 800110a:	1c6b      	adds	r3, r5, #1
 800110c:	4213      	tst	r3, r2
 800110e:	d0a3      	beq.n	8001058 <__aeabi_fsub+0x2bc>
 8001110:	2bff      	cmp	r3, #255	@ 0xff
 8001112:	d100      	bne.n	8001116 <__aeabi_fsub+0x37a>
 8001114:	e69c      	b.n	8000e50 <__aeabi_fsub+0xb4>
 8001116:	4461      	add	r1, ip
 8001118:	0849      	lsrs	r1, r1, #1
 800111a:	074a      	lsls	r2, r1, #29
 800111c:	d049      	beq.n	80011b2 <__aeabi_fsub+0x416>
 800111e:	220f      	movs	r2, #15
 8001120:	400a      	ands	r2, r1
 8001122:	2a04      	cmp	r2, #4
 8001124:	d045      	beq.n	80011b2 <__aeabi_fsub+0x416>
 8001126:	1d0a      	adds	r2, r1, #4
 8001128:	4694      	mov	ip, r2
 800112a:	e6ad      	b.n	8000e88 <__aeabi_fsub+0xec>
 800112c:	2d00      	cmp	r5, #0
 800112e:	d100      	bne.n	8001132 <__aeabi_fsub+0x396>
 8001130:	e776      	b.n	8001020 <__aeabi_fsub+0x284>
 8001132:	e68d      	b.n	8000e50 <__aeabi_fsub+0xb4>
 8001134:	0034      	movs	r4, r6
 8001136:	20ff      	movs	r0, #255	@ 0xff
 8001138:	2200      	movs	r2, #0
 800113a:	e68b      	b.n	8000e54 <__aeabi_fsub+0xb8>
 800113c:	4663      	mov	r3, ip
 800113e:	2401      	movs	r4, #1
 8001140:	1acf      	subs	r7, r1, r3
 8001142:	4034      	ands	r4, r6
 8001144:	e664      	b.n	8000e10 <__aeabi_fsub+0x74>
 8001146:	4461      	add	r1, ip
 8001148:	014b      	lsls	r3, r1, #5
 800114a:	d56d      	bpl.n	8001228 <__aeabi_fsub+0x48c>
 800114c:	0848      	lsrs	r0, r1, #1
 800114e:	4944      	ldr	r1, [pc, #272]	@ (8001260 <__aeabi_fsub+0x4c4>)
 8001150:	4001      	ands	r1, r0
 8001152:	0743      	lsls	r3, r0, #29
 8001154:	d02c      	beq.n	80011b0 <__aeabi_fsub+0x414>
 8001156:	230f      	movs	r3, #15
 8001158:	4003      	ands	r3, r0
 800115a:	2b04      	cmp	r3, #4
 800115c:	d028      	beq.n	80011b0 <__aeabi_fsub+0x414>
 800115e:	1d0b      	adds	r3, r1, #4
 8001160:	469c      	mov	ip, r3
 8001162:	2302      	movs	r3, #2
 8001164:	e690      	b.n	8000e88 <__aeabi_fsub+0xec>
 8001166:	2900      	cmp	r1, #0
 8001168:	d100      	bne.n	800116c <__aeabi_fsub+0x3d0>
 800116a:	e72b      	b.n	8000fc4 <__aeabi_fsub+0x228>
 800116c:	2380      	movs	r3, #128	@ 0x80
 800116e:	03db      	lsls	r3, r3, #15
 8001170:	429f      	cmp	r7, r3
 8001172:	d200      	bcs.n	8001176 <__aeabi_fsub+0x3da>
 8001174:	e726      	b.n	8000fc4 <__aeabi_fsub+0x228>
 8001176:	4298      	cmp	r0, r3
 8001178:	d300      	bcc.n	800117c <__aeabi_fsub+0x3e0>
 800117a:	e723      	b.n	8000fc4 <__aeabi_fsub+0x228>
 800117c:	2401      	movs	r4, #1
 800117e:	4034      	ands	r4, r6
 8001180:	0007      	movs	r7, r0
 8001182:	e71f      	b.n	8000fc4 <__aeabi_fsub+0x228>
 8001184:	0034      	movs	r4, r6
 8001186:	468c      	mov	ip, r1
 8001188:	e67e      	b.n	8000e88 <__aeabi_fsub+0xec>
 800118a:	2301      	movs	r3, #1
 800118c:	08cf      	lsrs	r7, r1, #3
 800118e:	e680      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001190:	2300      	movs	r3, #0
 8001192:	e67e      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001194:	2020      	movs	r0, #32
 8001196:	4665      	mov	r5, ip
 8001198:	1b80      	subs	r0, r0, r6
 800119a:	4085      	lsls	r5, r0
 800119c:	4663      	mov	r3, ip
 800119e:	0028      	movs	r0, r5
 80011a0:	40f3      	lsrs	r3, r6
 80011a2:	1e45      	subs	r5, r0, #1
 80011a4:	41a8      	sbcs	r0, r5
 80011a6:	4303      	orrs	r3, r0
 80011a8:	469c      	mov	ip, r3
 80011aa:	0015      	movs	r5, r2
 80011ac:	448c      	add	ip, r1
 80011ae:	e76d      	b.n	800108c <__aeabi_fsub+0x2f0>
 80011b0:	2302      	movs	r3, #2
 80011b2:	08cf      	lsrs	r7, r1, #3
 80011b4:	e66d      	b.n	8000e92 <__aeabi_fsub+0xf6>
 80011b6:	1b0f      	subs	r7, r1, r4
 80011b8:	017b      	lsls	r3, r7, #5
 80011ba:	d528      	bpl.n	800120e <__aeabi_fsub+0x472>
 80011bc:	01bf      	lsls	r7, r7, #6
 80011be:	09bf      	lsrs	r7, r7, #6
 80011c0:	0038      	movs	r0, r7
 80011c2:	f000 ffd7 	bl	8002174 <__clzsi2>
 80011c6:	003b      	movs	r3, r7
 80011c8:	3805      	subs	r0, #5
 80011ca:	4083      	lsls	r3, r0
 80011cc:	0034      	movs	r4, r6
 80011ce:	2501      	movs	r5, #1
 80011d0:	e6ca      	b.n	8000f68 <__aeabi_fsub+0x1cc>
 80011d2:	2900      	cmp	r1, #0
 80011d4:	d100      	bne.n	80011d8 <__aeabi_fsub+0x43c>
 80011d6:	e6b5      	b.n	8000f44 <__aeabi_fsub+0x1a8>
 80011d8:	2401      	movs	r4, #1
 80011da:	0007      	movs	r7, r0
 80011dc:	4034      	ands	r4, r6
 80011de:	e658      	b.n	8000e92 <__aeabi_fsub+0xf6>
 80011e0:	4663      	mov	r3, ip
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d100      	bne.n	80011e8 <__aeabi_fsub+0x44c>
 80011e6:	e6e9      	b.n	8000fbc <__aeabi_fsub+0x220>
 80011e8:	2900      	cmp	r1, #0
 80011ea:	d100      	bne.n	80011ee <__aeabi_fsub+0x452>
 80011ec:	e6ea      	b.n	8000fc4 <__aeabi_fsub+0x228>
 80011ee:	2380      	movs	r3, #128	@ 0x80
 80011f0:	03db      	lsls	r3, r3, #15
 80011f2:	429f      	cmp	r7, r3
 80011f4:	d200      	bcs.n	80011f8 <__aeabi_fsub+0x45c>
 80011f6:	e6e5      	b.n	8000fc4 <__aeabi_fsub+0x228>
 80011f8:	4298      	cmp	r0, r3
 80011fa:	d300      	bcc.n	80011fe <__aeabi_fsub+0x462>
 80011fc:	e6e2      	b.n	8000fc4 <__aeabi_fsub+0x228>
 80011fe:	0007      	movs	r7, r0
 8001200:	e6e0      	b.n	8000fc4 <__aeabi_fsub+0x228>
 8001202:	2900      	cmp	r1, #0
 8001204:	d100      	bne.n	8001208 <__aeabi_fsub+0x46c>
 8001206:	e69e      	b.n	8000f46 <__aeabi_fsub+0x1aa>
 8001208:	2300      	movs	r3, #0
 800120a:	08cf      	lsrs	r7, r1, #3
 800120c:	e641      	b.n	8000e92 <__aeabi_fsub+0xf6>
 800120e:	0034      	movs	r4, r6
 8001210:	2301      	movs	r3, #1
 8001212:	08ff      	lsrs	r7, r7, #3
 8001214:	e63d      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001216:	2f00      	cmp	r7, #0
 8001218:	d100      	bne.n	800121c <__aeabi_fsub+0x480>
 800121a:	e693      	b.n	8000f44 <__aeabi_fsub+0x1a8>
 800121c:	2300      	movs	r3, #0
 800121e:	08ff      	lsrs	r7, r7, #3
 8001220:	e637      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001222:	2300      	movs	r3, #0
 8001224:	08d7      	lsrs	r7, r2, #3
 8001226:	e634      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001228:	2301      	movs	r3, #1
 800122a:	08cf      	lsrs	r7, r1, #3
 800122c:	e631      	b.n	8000e92 <__aeabi_fsub+0xf6>
 800122e:	2280      	movs	r2, #128	@ 0x80
 8001230:	000b      	movs	r3, r1
 8001232:	04d2      	lsls	r2, r2, #19
 8001234:	2001      	movs	r0, #1
 8001236:	4013      	ands	r3, r2
 8001238:	4211      	tst	r1, r2
 800123a:	d000      	beq.n	800123e <__aeabi_fsub+0x4a2>
 800123c:	e6ae      	b.n	8000f9c <__aeabi_fsub+0x200>
 800123e:	08cf      	lsrs	r7, r1, #3
 8001240:	e627      	b.n	8000e92 <__aeabi_fsub+0xf6>
 8001242:	2b00      	cmp	r3, #0
 8001244:	d100      	bne.n	8001248 <__aeabi_fsub+0x4ac>
 8001246:	e75f      	b.n	8001108 <__aeabi_fsub+0x36c>
 8001248:	1b56      	subs	r6, r2, r5
 800124a:	2d00      	cmp	r5, #0
 800124c:	d101      	bne.n	8001252 <__aeabi_fsub+0x4b6>
 800124e:	0033      	movs	r3, r6
 8001250:	e6e7      	b.n	8001022 <__aeabi_fsub+0x286>
 8001252:	2380      	movs	r3, #128	@ 0x80
 8001254:	4660      	mov	r0, ip
 8001256:	04db      	lsls	r3, r3, #19
 8001258:	4318      	orrs	r0, r3
 800125a:	4684      	mov	ip, r0
 800125c:	e6eb      	b.n	8001036 <__aeabi_fsub+0x29a>
 800125e:	46c0      	nop			@ (mov r8, r8)
 8001260:	7dffffff 	.word	0x7dffffff

08001264 <__aeabi_fcmpun>:
 8001264:	0243      	lsls	r3, r0, #9
 8001266:	024a      	lsls	r2, r1, #9
 8001268:	0040      	lsls	r0, r0, #1
 800126a:	0049      	lsls	r1, r1, #1
 800126c:	0a5b      	lsrs	r3, r3, #9
 800126e:	0a52      	lsrs	r2, r2, #9
 8001270:	0e09      	lsrs	r1, r1, #24
 8001272:	0e00      	lsrs	r0, r0, #24
 8001274:	28ff      	cmp	r0, #255	@ 0xff
 8001276:	d006      	beq.n	8001286 <__aeabi_fcmpun+0x22>
 8001278:	2000      	movs	r0, #0
 800127a:	29ff      	cmp	r1, #255	@ 0xff
 800127c:	d102      	bne.n	8001284 <__aeabi_fcmpun+0x20>
 800127e:	1e53      	subs	r3, r2, #1
 8001280:	419a      	sbcs	r2, r3
 8001282:	0010      	movs	r0, r2
 8001284:	4770      	bx	lr
 8001286:	38fe      	subs	r0, #254	@ 0xfe
 8001288:	2b00      	cmp	r3, #0
 800128a:	d1fb      	bne.n	8001284 <__aeabi_fcmpun+0x20>
 800128c:	e7f4      	b.n	8001278 <__aeabi_fcmpun+0x14>
 800128e:	46c0      	nop			@ (mov r8, r8)

08001290 <__aeabi_f2iz>:
 8001290:	0241      	lsls	r1, r0, #9
 8001292:	0042      	lsls	r2, r0, #1
 8001294:	0fc3      	lsrs	r3, r0, #31
 8001296:	0a49      	lsrs	r1, r1, #9
 8001298:	2000      	movs	r0, #0
 800129a:	0e12      	lsrs	r2, r2, #24
 800129c:	2a7e      	cmp	r2, #126	@ 0x7e
 800129e:	dd03      	ble.n	80012a8 <__aeabi_f2iz+0x18>
 80012a0:	2a9d      	cmp	r2, #157	@ 0x9d
 80012a2:	dd02      	ble.n	80012aa <__aeabi_f2iz+0x1a>
 80012a4:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <__aeabi_f2iz+0x3c>)
 80012a6:	1898      	adds	r0, r3, r2
 80012a8:	4770      	bx	lr
 80012aa:	2080      	movs	r0, #128	@ 0x80
 80012ac:	0400      	lsls	r0, r0, #16
 80012ae:	4301      	orrs	r1, r0
 80012b0:	2a95      	cmp	r2, #149	@ 0x95
 80012b2:	dc07      	bgt.n	80012c4 <__aeabi_f2iz+0x34>
 80012b4:	2096      	movs	r0, #150	@ 0x96
 80012b6:	1a82      	subs	r2, r0, r2
 80012b8:	40d1      	lsrs	r1, r2
 80012ba:	4248      	negs	r0, r1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1f3      	bne.n	80012a8 <__aeabi_f2iz+0x18>
 80012c0:	0008      	movs	r0, r1
 80012c2:	e7f1      	b.n	80012a8 <__aeabi_f2iz+0x18>
 80012c4:	3a96      	subs	r2, #150	@ 0x96
 80012c6:	4091      	lsls	r1, r2
 80012c8:	e7f7      	b.n	80012ba <__aeabi_f2iz+0x2a>
 80012ca:	46c0      	nop			@ (mov r8, r8)
 80012cc:	7fffffff 	.word	0x7fffffff

080012d0 <__aeabi_dadd>:
 80012d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012d2:	464f      	mov	r7, r9
 80012d4:	4646      	mov	r6, r8
 80012d6:	46d6      	mov	lr, sl
 80012d8:	b5c0      	push	{r6, r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	9000      	str	r0, [sp, #0]
 80012de:	9101      	str	r1, [sp, #4]
 80012e0:	030e      	lsls	r6, r1, #12
 80012e2:	004c      	lsls	r4, r1, #1
 80012e4:	0fcd      	lsrs	r5, r1, #31
 80012e6:	0a71      	lsrs	r1, r6, #9
 80012e8:	9e00      	ldr	r6, [sp, #0]
 80012ea:	005f      	lsls	r7, r3, #1
 80012ec:	0f76      	lsrs	r6, r6, #29
 80012ee:	430e      	orrs	r6, r1
 80012f0:	9900      	ldr	r1, [sp, #0]
 80012f2:	9200      	str	r2, [sp, #0]
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	00c9      	lsls	r1, r1, #3
 80012f8:	4689      	mov	r9, r1
 80012fa:	0319      	lsls	r1, r3, #12
 80012fc:	0d7b      	lsrs	r3, r7, #21
 80012fe:	4698      	mov	r8, r3
 8001300:	9b01      	ldr	r3, [sp, #4]
 8001302:	0a49      	lsrs	r1, r1, #9
 8001304:	0fdb      	lsrs	r3, r3, #31
 8001306:	469c      	mov	ip, r3
 8001308:	9b00      	ldr	r3, [sp, #0]
 800130a:	9a00      	ldr	r2, [sp, #0]
 800130c:	0f5b      	lsrs	r3, r3, #29
 800130e:	430b      	orrs	r3, r1
 8001310:	4641      	mov	r1, r8
 8001312:	0d64      	lsrs	r4, r4, #21
 8001314:	00d2      	lsls	r2, r2, #3
 8001316:	1a61      	subs	r1, r4, r1
 8001318:	4565      	cmp	r5, ip
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x4e>
 800131c:	e0a6      	b.n	800146c <__aeabi_dadd+0x19c>
 800131e:	2900      	cmp	r1, #0
 8001320:	dd72      	ble.n	8001408 <__aeabi_dadd+0x138>
 8001322:	4647      	mov	r7, r8
 8001324:	2f00      	cmp	r7, #0
 8001326:	d100      	bne.n	800132a <__aeabi_dadd+0x5a>
 8001328:	e0dd      	b.n	80014e6 <__aeabi_dadd+0x216>
 800132a:	4fcc      	ldr	r7, [pc, #816]	@ (800165c <__aeabi_dadd+0x38c>)
 800132c:	42bc      	cmp	r4, r7
 800132e:	d100      	bne.n	8001332 <__aeabi_dadd+0x62>
 8001330:	e19a      	b.n	8001668 <__aeabi_dadd+0x398>
 8001332:	2701      	movs	r7, #1
 8001334:	2938      	cmp	r1, #56	@ 0x38
 8001336:	dc17      	bgt.n	8001368 <__aeabi_dadd+0x98>
 8001338:	2780      	movs	r7, #128	@ 0x80
 800133a:	043f      	lsls	r7, r7, #16
 800133c:	433b      	orrs	r3, r7
 800133e:	291f      	cmp	r1, #31
 8001340:	dd00      	ble.n	8001344 <__aeabi_dadd+0x74>
 8001342:	e1dd      	b.n	8001700 <__aeabi_dadd+0x430>
 8001344:	2720      	movs	r7, #32
 8001346:	1a78      	subs	r0, r7, r1
 8001348:	001f      	movs	r7, r3
 800134a:	4087      	lsls	r7, r0
 800134c:	46ba      	mov	sl, r7
 800134e:	0017      	movs	r7, r2
 8001350:	40cf      	lsrs	r7, r1
 8001352:	4684      	mov	ip, r0
 8001354:	0038      	movs	r0, r7
 8001356:	4657      	mov	r7, sl
 8001358:	4307      	orrs	r7, r0
 800135a:	4660      	mov	r0, ip
 800135c:	4082      	lsls	r2, r0
 800135e:	40cb      	lsrs	r3, r1
 8001360:	1e50      	subs	r0, r2, #1
 8001362:	4182      	sbcs	r2, r0
 8001364:	1af6      	subs	r6, r6, r3
 8001366:	4317      	orrs	r7, r2
 8001368:	464b      	mov	r3, r9
 800136a:	1bdf      	subs	r7, r3, r7
 800136c:	45b9      	cmp	r9, r7
 800136e:	4180      	sbcs	r0, r0
 8001370:	4240      	negs	r0, r0
 8001372:	1a36      	subs	r6, r6, r0
 8001374:	0233      	lsls	r3, r6, #8
 8001376:	d400      	bmi.n	800137a <__aeabi_dadd+0xaa>
 8001378:	e0ff      	b.n	800157a <__aeabi_dadd+0x2aa>
 800137a:	0276      	lsls	r6, r6, #9
 800137c:	0a76      	lsrs	r6, r6, #9
 800137e:	2e00      	cmp	r6, #0
 8001380:	d100      	bne.n	8001384 <__aeabi_dadd+0xb4>
 8001382:	e13c      	b.n	80015fe <__aeabi_dadd+0x32e>
 8001384:	0030      	movs	r0, r6
 8001386:	f000 fef5 	bl	8002174 <__clzsi2>
 800138a:	0003      	movs	r3, r0
 800138c:	3b08      	subs	r3, #8
 800138e:	2120      	movs	r1, #32
 8001390:	0038      	movs	r0, r7
 8001392:	1aca      	subs	r2, r1, r3
 8001394:	40d0      	lsrs	r0, r2
 8001396:	409e      	lsls	r6, r3
 8001398:	0002      	movs	r2, r0
 800139a:	409f      	lsls	r7, r3
 800139c:	4332      	orrs	r2, r6
 800139e:	429c      	cmp	r4, r3
 80013a0:	dd00      	ble.n	80013a4 <__aeabi_dadd+0xd4>
 80013a2:	e1a6      	b.n	80016f2 <__aeabi_dadd+0x422>
 80013a4:	1b18      	subs	r0, r3, r4
 80013a6:	3001      	adds	r0, #1
 80013a8:	1a09      	subs	r1, r1, r0
 80013aa:	003e      	movs	r6, r7
 80013ac:	408f      	lsls	r7, r1
 80013ae:	40c6      	lsrs	r6, r0
 80013b0:	1e7b      	subs	r3, r7, #1
 80013b2:	419f      	sbcs	r7, r3
 80013b4:	0013      	movs	r3, r2
 80013b6:	408b      	lsls	r3, r1
 80013b8:	4337      	orrs	r7, r6
 80013ba:	431f      	orrs	r7, r3
 80013bc:	40c2      	lsrs	r2, r0
 80013be:	003b      	movs	r3, r7
 80013c0:	0016      	movs	r6, r2
 80013c2:	2400      	movs	r4, #0
 80013c4:	4313      	orrs	r3, r2
 80013c6:	d100      	bne.n	80013ca <__aeabi_dadd+0xfa>
 80013c8:	e1df      	b.n	800178a <__aeabi_dadd+0x4ba>
 80013ca:	077b      	lsls	r3, r7, #29
 80013cc:	d100      	bne.n	80013d0 <__aeabi_dadd+0x100>
 80013ce:	e332      	b.n	8001a36 <__aeabi_dadd+0x766>
 80013d0:	230f      	movs	r3, #15
 80013d2:	003a      	movs	r2, r7
 80013d4:	403b      	ands	r3, r7
 80013d6:	2b04      	cmp	r3, #4
 80013d8:	d004      	beq.n	80013e4 <__aeabi_dadd+0x114>
 80013da:	1d3a      	adds	r2, r7, #4
 80013dc:	42ba      	cmp	r2, r7
 80013de:	41bf      	sbcs	r7, r7
 80013e0:	427f      	negs	r7, r7
 80013e2:	19f6      	adds	r6, r6, r7
 80013e4:	0233      	lsls	r3, r6, #8
 80013e6:	d400      	bmi.n	80013ea <__aeabi_dadd+0x11a>
 80013e8:	e323      	b.n	8001a32 <__aeabi_dadd+0x762>
 80013ea:	4b9c      	ldr	r3, [pc, #624]	@ (800165c <__aeabi_dadd+0x38c>)
 80013ec:	3401      	adds	r4, #1
 80013ee:	429c      	cmp	r4, r3
 80013f0:	d100      	bne.n	80013f4 <__aeabi_dadd+0x124>
 80013f2:	e0b4      	b.n	800155e <__aeabi_dadd+0x28e>
 80013f4:	4b9a      	ldr	r3, [pc, #616]	@ (8001660 <__aeabi_dadd+0x390>)
 80013f6:	0564      	lsls	r4, r4, #21
 80013f8:	401e      	ands	r6, r3
 80013fa:	0d64      	lsrs	r4, r4, #21
 80013fc:	0777      	lsls	r7, r6, #29
 80013fe:	08d2      	lsrs	r2, r2, #3
 8001400:	0276      	lsls	r6, r6, #9
 8001402:	4317      	orrs	r7, r2
 8001404:	0b36      	lsrs	r6, r6, #12
 8001406:	e0ac      	b.n	8001562 <__aeabi_dadd+0x292>
 8001408:	2900      	cmp	r1, #0
 800140a:	d100      	bne.n	800140e <__aeabi_dadd+0x13e>
 800140c:	e07e      	b.n	800150c <__aeabi_dadd+0x23c>
 800140e:	4641      	mov	r1, r8
 8001410:	1b09      	subs	r1, r1, r4
 8001412:	2c00      	cmp	r4, #0
 8001414:	d000      	beq.n	8001418 <__aeabi_dadd+0x148>
 8001416:	e160      	b.n	80016da <__aeabi_dadd+0x40a>
 8001418:	0034      	movs	r4, r6
 800141a:	4648      	mov	r0, r9
 800141c:	4304      	orrs	r4, r0
 800141e:	d100      	bne.n	8001422 <__aeabi_dadd+0x152>
 8001420:	e1c9      	b.n	80017b6 <__aeabi_dadd+0x4e6>
 8001422:	1e4c      	subs	r4, r1, #1
 8001424:	2901      	cmp	r1, #1
 8001426:	d100      	bne.n	800142a <__aeabi_dadd+0x15a>
 8001428:	e22e      	b.n	8001888 <__aeabi_dadd+0x5b8>
 800142a:	4d8c      	ldr	r5, [pc, #560]	@ (800165c <__aeabi_dadd+0x38c>)
 800142c:	42a9      	cmp	r1, r5
 800142e:	d100      	bne.n	8001432 <__aeabi_dadd+0x162>
 8001430:	e224      	b.n	800187c <__aeabi_dadd+0x5ac>
 8001432:	2701      	movs	r7, #1
 8001434:	2c38      	cmp	r4, #56	@ 0x38
 8001436:	dc11      	bgt.n	800145c <__aeabi_dadd+0x18c>
 8001438:	0021      	movs	r1, r4
 800143a:	291f      	cmp	r1, #31
 800143c:	dd00      	ble.n	8001440 <__aeabi_dadd+0x170>
 800143e:	e20b      	b.n	8001858 <__aeabi_dadd+0x588>
 8001440:	2420      	movs	r4, #32
 8001442:	0037      	movs	r7, r6
 8001444:	4648      	mov	r0, r9
 8001446:	1a64      	subs	r4, r4, r1
 8001448:	40a7      	lsls	r7, r4
 800144a:	40c8      	lsrs	r0, r1
 800144c:	4307      	orrs	r7, r0
 800144e:	4648      	mov	r0, r9
 8001450:	40a0      	lsls	r0, r4
 8001452:	40ce      	lsrs	r6, r1
 8001454:	1e44      	subs	r4, r0, #1
 8001456:	41a0      	sbcs	r0, r4
 8001458:	1b9b      	subs	r3, r3, r6
 800145a:	4307      	orrs	r7, r0
 800145c:	1bd7      	subs	r7, r2, r7
 800145e:	42ba      	cmp	r2, r7
 8001460:	4192      	sbcs	r2, r2
 8001462:	4252      	negs	r2, r2
 8001464:	4665      	mov	r5, ip
 8001466:	4644      	mov	r4, r8
 8001468:	1a9e      	subs	r6, r3, r2
 800146a:	e783      	b.n	8001374 <__aeabi_dadd+0xa4>
 800146c:	2900      	cmp	r1, #0
 800146e:	dc00      	bgt.n	8001472 <__aeabi_dadd+0x1a2>
 8001470:	e09c      	b.n	80015ac <__aeabi_dadd+0x2dc>
 8001472:	4647      	mov	r7, r8
 8001474:	2f00      	cmp	r7, #0
 8001476:	d167      	bne.n	8001548 <__aeabi_dadd+0x278>
 8001478:	001f      	movs	r7, r3
 800147a:	4317      	orrs	r7, r2
 800147c:	d100      	bne.n	8001480 <__aeabi_dadd+0x1b0>
 800147e:	e0e4      	b.n	800164a <__aeabi_dadd+0x37a>
 8001480:	1e48      	subs	r0, r1, #1
 8001482:	2901      	cmp	r1, #1
 8001484:	d100      	bne.n	8001488 <__aeabi_dadd+0x1b8>
 8001486:	e19b      	b.n	80017c0 <__aeabi_dadd+0x4f0>
 8001488:	4f74      	ldr	r7, [pc, #464]	@ (800165c <__aeabi_dadd+0x38c>)
 800148a:	42b9      	cmp	r1, r7
 800148c:	d100      	bne.n	8001490 <__aeabi_dadd+0x1c0>
 800148e:	e0eb      	b.n	8001668 <__aeabi_dadd+0x398>
 8001490:	2701      	movs	r7, #1
 8001492:	0001      	movs	r1, r0
 8001494:	2838      	cmp	r0, #56	@ 0x38
 8001496:	dc11      	bgt.n	80014bc <__aeabi_dadd+0x1ec>
 8001498:	291f      	cmp	r1, #31
 800149a:	dd00      	ble.n	800149e <__aeabi_dadd+0x1ce>
 800149c:	e1c7      	b.n	800182e <__aeabi_dadd+0x55e>
 800149e:	2720      	movs	r7, #32
 80014a0:	1a78      	subs	r0, r7, r1
 80014a2:	001f      	movs	r7, r3
 80014a4:	4684      	mov	ip, r0
 80014a6:	4087      	lsls	r7, r0
 80014a8:	0010      	movs	r0, r2
 80014aa:	40c8      	lsrs	r0, r1
 80014ac:	4307      	orrs	r7, r0
 80014ae:	4660      	mov	r0, ip
 80014b0:	4082      	lsls	r2, r0
 80014b2:	40cb      	lsrs	r3, r1
 80014b4:	1e50      	subs	r0, r2, #1
 80014b6:	4182      	sbcs	r2, r0
 80014b8:	18f6      	adds	r6, r6, r3
 80014ba:	4317      	orrs	r7, r2
 80014bc:	444f      	add	r7, r9
 80014be:	454f      	cmp	r7, r9
 80014c0:	4180      	sbcs	r0, r0
 80014c2:	4240      	negs	r0, r0
 80014c4:	1836      	adds	r6, r6, r0
 80014c6:	0233      	lsls	r3, r6, #8
 80014c8:	d557      	bpl.n	800157a <__aeabi_dadd+0x2aa>
 80014ca:	4b64      	ldr	r3, [pc, #400]	@ (800165c <__aeabi_dadd+0x38c>)
 80014cc:	3401      	adds	r4, #1
 80014ce:	429c      	cmp	r4, r3
 80014d0:	d045      	beq.n	800155e <__aeabi_dadd+0x28e>
 80014d2:	2101      	movs	r1, #1
 80014d4:	4b62      	ldr	r3, [pc, #392]	@ (8001660 <__aeabi_dadd+0x390>)
 80014d6:	087a      	lsrs	r2, r7, #1
 80014d8:	401e      	ands	r6, r3
 80014da:	4039      	ands	r1, r7
 80014dc:	430a      	orrs	r2, r1
 80014de:	07f7      	lsls	r7, r6, #31
 80014e0:	4317      	orrs	r7, r2
 80014e2:	0876      	lsrs	r6, r6, #1
 80014e4:	e771      	b.n	80013ca <__aeabi_dadd+0xfa>
 80014e6:	001f      	movs	r7, r3
 80014e8:	4317      	orrs	r7, r2
 80014ea:	d100      	bne.n	80014ee <__aeabi_dadd+0x21e>
 80014ec:	e0ad      	b.n	800164a <__aeabi_dadd+0x37a>
 80014ee:	1e4f      	subs	r7, r1, #1
 80014f0:	46bc      	mov	ip, r7
 80014f2:	2901      	cmp	r1, #1
 80014f4:	d100      	bne.n	80014f8 <__aeabi_dadd+0x228>
 80014f6:	e182      	b.n	80017fe <__aeabi_dadd+0x52e>
 80014f8:	4f58      	ldr	r7, [pc, #352]	@ (800165c <__aeabi_dadd+0x38c>)
 80014fa:	42b9      	cmp	r1, r7
 80014fc:	d100      	bne.n	8001500 <__aeabi_dadd+0x230>
 80014fe:	e190      	b.n	8001822 <__aeabi_dadd+0x552>
 8001500:	4661      	mov	r1, ip
 8001502:	2701      	movs	r7, #1
 8001504:	2938      	cmp	r1, #56	@ 0x38
 8001506:	dd00      	ble.n	800150a <__aeabi_dadd+0x23a>
 8001508:	e72e      	b.n	8001368 <__aeabi_dadd+0x98>
 800150a:	e718      	b.n	800133e <__aeabi_dadd+0x6e>
 800150c:	4f55      	ldr	r7, [pc, #340]	@ (8001664 <__aeabi_dadd+0x394>)
 800150e:	1c61      	adds	r1, r4, #1
 8001510:	4239      	tst	r1, r7
 8001512:	d000      	beq.n	8001516 <__aeabi_dadd+0x246>
 8001514:	e0d0      	b.n	80016b8 <__aeabi_dadd+0x3e8>
 8001516:	0031      	movs	r1, r6
 8001518:	4648      	mov	r0, r9
 800151a:	001f      	movs	r7, r3
 800151c:	4301      	orrs	r1, r0
 800151e:	4317      	orrs	r7, r2
 8001520:	2c00      	cmp	r4, #0
 8001522:	d000      	beq.n	8001526 <__aeabi_dadd+0x256>
 8001524:	e13d      	b.n	80017a2 <__aeabi_dadd+0x4d2>
 8001526:	2900      	cmp	r1, #0
 8001528:	d100      	bne.n	800152c <__aeabi_dadd+0x25c>
 800152a:	e1bc      	b.n	80018a6 <__aeabi_dadd+0x5d6>
 800152c:	2f00      	cmp	r7, #0
 800152e:	d000      	beq.n	8001532 <__aeabi_dadd+0x262>
 8001530:	e1bf      	b.n	80018b2 <__aeabi_dadd+0x5e2>
 8001532:	464b      	mov	r3, r9
 8001534:	2100      	movs	r1, #0
 8001536:	08d8      	lsrs	r0, r3, #3
 8001538:	0777      	lsls	r7, r6, #29
 800153a:	4307      	orrs	r7, r0
 800153c:	08f0      	lsrs	r0, r6, #3
 800153e:	0306      	lsls	r6, r0, #12
 8001540:	054c      	lsls	r4, r1, #21
 8001542:	0b36      	lsrs	r6, r6, #12
 8001544:	0d64      	lsrs	r4, r4, #21
 8001546:	e00c      	b.n	8001562 <__aeabi_dadd+0x292>
 8001548:	4f44      	ldr	r7, [pc, #272]	@ (800165c <__aeabi_dadd+0x38c>)
 800154a:	42bc      	cmp	r4, r7
 800154c:	d100      	bne.n	8001550 <__aeabi_dadd+0x280>
 800154e:	e08b      	b.n	8001668 <__aeabi_dadd+0x398>
 8001550:	2701      	movs	r7, #1
 8001552:	2938      	cmp	r1, #56	@ 0x38
 8001554:	dcb2      	bgt.n	80014bc <__aeabi_dadd+0x1ec>
 8001556:	2780      	movs	r7, #128	@ 0x80
 8001558:	043f      	lsls	r7, r7, #16
 800155a:	433b      	orrs	r3, r7
 800155c:	e79c      	b.n	8001498 <__aeabi_dadd+0x1c8>
 800155e:	2600      	movs	r6, #0
 8001560:	2700      	movs	r7, #0
 8001562:	0524      	lsls	r4, r4, #20
 8001564:	4334      	orrs	r4, r6
 8001566:	07ed      	lsls	r5, r5, #31
 8001568:	432c      	orrs	r4, r5
 800156a:	0038      	movs	r0, r7
 800156c:	0021      	movs	r1, r4
 800156e:	b002      	add	sp, #8
 8001570:	bce0      	pop	{r5, r6, r7}
 8001572:	46ba      	mov	sl, r7
 8001574:	46b1      	mov	r9, r6
 8001576:	46a8      	mov	r8, r5
 8001578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800157a:	077b      	lsls	r3, r7, #29
 800157c:	d004      	beq.n	8001588 <__aeabi_dadd+0x2b8>
 800157e:	230f      	movs	r3, #15
 8001580:	403b      	ands	r3, r7
 8001582:	2b04      	cmp	r3, #4
 8001584:	d000      	beq.n	8001588 <__aeabi_dadd+0x2b8>
 8001586:	e728      	b.n	80013da <__aeabi_dadd+0x10a>
 8001588:	08f8      	lsrs	r0, r7, #3
 800158a:	4b34      	ldr	r3, [pc, #208]	@ (800165c <__aeabi_dadd+0x38c>)
 800158c:	0777      	lsls	r7, r6, #29
 800158e:	4307      	orrs	r7, r0
 8001590:	08f0      	lsrs	r0, r6, #3
 8001592:	429c      	cmp	r4, r3
 8001594:	d000      	beq.n	8001598 <__aeabi_dadd+0x2c8>
 8001596:	e24a      	b.n	8001a2e <__aeabi_dadd+0x75e>
 8001598:	003b      	movs	r3, r7
 800159a:	4303      	orrs	r3, r0
 800159c:	d059      	beq.n	8001652 <__aeabi_dadd+0x382>
 800159e:	2680      	movs	r6, #128	@ 0x80
 80015a0:	0336      	lsls	r6, r6, #12
 80015a2:	4306      	orrs	r6, r0
 80015a4:	0336      	lsls	r6, r6, #12
 80015a6:	4c2d      	ldr	r4, [pc, #180]	@ (800165c <__aeabi_dadd+0x38c>)
 80015a8:	0b36      	lsrs	r6, r6, #12
 80015aa:	e7da      	b.n	8001562 <__aeabi_dadd+0x292>
 80015ac:	2900      	cmp	r1, #0
 80015ae:	d061      	beq.n	8001674 <__aeabi_dadd+0x3a4>
 80015b0:	4641      	mov	r1, r8
 80015b2:	1b09      	subs	r1, r1, r4
 80015b4:	2c00      	cmp	r4, #0
 80015b6:	d100      	bne.n	80015ba <__aeabi_dadd+0x2ea>
 80015b8:	e0b9      	b.n	800172e <__aeabi_dadd+0x45e>
 80015ba:	4c28      	ldr	r4, [pc, #160]	@ (800165c <__aeabi_dadd+0x38c>)
 80015bc:	45a0      	cmp	r8, r4
 80015be:	d100      	bne.n	80015c2 <__aeabi_dadd+0x2f2>
 80015c0:	e1a5      	b.n	800190e <__aeabi_dadd+0x63e>
 80015c2:	2701      	movs	r7, #1
 80015c4:	2938      	cmp	r1, #56	@ 0x38
 80015c6:	dc13      	bgt.n	80015f0 <__aeabi_dadd+0x320>
 80015c8:	2480      	movs	r4, #128	@ 0x80
 80015ca:	0424      	lsls	r4, r4, #16
 80015cc:	4326      	orrs	r6, r4
 80015ce:	291f      	cmp	r1, #31
 80015d0:	dd00      	ble.n	80015d4 <__aeabi_dadd+0x304>
 80015d2:	e1c8      	b.n	8001966 <__aeabi_dadd+0x696>
 80015d4:	2420      	movs	r4, #32
 80015d6:	0037      	movs	r7, r6
 80015d8:	4648      	mov	r0, r9
 80015da:	1a64      	subs	r4, r4, r1
 80015dc:	40a7      	lsls	r7, r4
 80015de:	40c8      	lsrs	r0, r1
 80015e0:	4307      	orrs	r7, r0
 80015e2:	4648      	mov	r0, r9
 80015e4:	40a0      	lsls	r0, r4
 80015e6:	40ce      	lsrs	r6, r1
 80015e8:	1e44      	subs	r4, r0, #1
 80015ea:	41a0      	sbcs	r0, r4
 80015ec:	199b      	adds	r3, r3, r6
 80015ee:	4307      	orrs	r7, r0
 80015f0:	18bf      	adds	r7, r7, r2
 80015f2:	4297      	cmp	r7, r2
 80015f4:	4192      	sbcs	r2, r2
 80015f6:	4252      	negs	r2, r2
 80015f8:	4644      	mov	r4, r8
 80015fa:	18d6      	adds	r6, r2, r3
 80015fc:	e763      	b.n	80014c6 <__aeabi_dadd+0x1f6>
 80015fe:	0038      	movs	r0, r7
 8001600:	f000 fdb8 	bl	8002174 <__clzsi2>
 8001604:	0003      	movs	r3, r0
 8001606:	3318      	adds	r3, #24
 8001608:	2b1f      	cmp	r3, #31
 800160a:	dc00      	bgt.n	800160e <__aeabi_dadd+0x33e>
 800160c:	e6bf      	b.n	800138e <__aeabi_dadd+0xbe>
 800160e:	003a      	movs	r2, r7
 8001610:	3808      	subs	r0, #8
 8001612:	4082      	lsls	r2, r0
 8001614:	429c      	cmp	r4, r3
 8001616:	dd00      	ble.n	800161a <__aeabi_dadd+0x34a>
 8001618:	e083      	b.n	8001722 <__aeabi_dadd+0x452>
 800161a:	1b1b      	subs	r3, r3, r4
 800161c:	1c58      	adds	r0, r3, #1
 800161e:	281f      	cmp	r0, #31
 8001620:	dc00      	bgt.n	8001624 <__aeabi_dadd+0x354>
 8001622:	e1b4      	b.n	800198e <__aeabi_dadd+0x6be>
 8001624:	0017      	movs	r7, r2
 8001626:	3b1f      	subs	r3, #31
 8001628:	40df      	lsrs	r7, r3
 800162a:	2820      	cmp	r0, #32
 800162c:	d005      	beq.n	800163a <__aeabi_dadd+0x36a>
 800162e:	2340      	movs	r3, #64	@ 0x40
 8001630:	1a1b      	subs	r3, r3, r0
 8001632:	409a      	lsls	r2, r3
 8001634:	1e53      	subs	r3, r2, #1
 8001636:	419a      	sbcs	r2, r3
 8001638:	4317      	orrs	r7, r2
 800163a:	2400      	movs	r4, #0
 800163c:	2f00      	cmp	r7, #0
 800163e:	d00a      	beq.n	8001656 <__aeabi_dadd+0x386>
 8001640:	077b      	lsls	r3, r7, #29
 8001642:	d000      	beq.n	8001646 <__aeabi_dadd+0x376>
 8001644:	e6c4      	b.n	80013d0 <__aeabi_dadd+0x100>
 8001646:	0026      	movs	r6, r4
 8001648:	e79e      	b.n	8001588 <__aeabi_dadd+0x2b8>
 800164a:	464b      	mov	r3, r9
 800164c:	000c      	movs	r4, r1
 800164e:	08d8      	lsrs	r0, r3, #3
 8001650:	e79b      	b.n	800158a <__aeabi_dadd+0x2ba>
 8001652:	2700      	movs	r7, #0
 8001654:	4c01      	ldr	r4, [pc, #4]	@ (800165c <__aeabi_dadd+0x38c>)
 8001656:	2600      	movs	r6, #0
 8001658:	e783      	b.n	8001562 <__aeabi_dadd+0x292>
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	000007ff 	.word	0x000007ff
 8001660:	ff7fffff 	.word	0xff7fffff
 8001664:	000007fe 	.word	0x000007fe
 8001668:	464b      	mov	r3, r9
 800166a:	0777      	lsls	r7, r6, #29
 800166c:	08d8      	lsrs	r0, r3, #3
 800166e:	4307      	orrs	r7, r0
 8001670:	08f0      	lsrs	r0, r6, #3
 8001672:	e791      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001674:	4fcd      	ldr	r7, [pc, #820]	@ (80019ac <__aeabi_dadd+0x6dc>)
 8001676:	1c61      	adds	r1, r4, #1
 8001678:	4239      	tst	r1, r7
 800167a:	d16b      	bne.n	8001754 <__aeabi_dadd+0x484>
 800167c:	0031      	movs	r1, r6
 800167e:	4648      	mov	r0, r9
 8001680:	4301      	orrs	r1, r0
 8001682:	2c00      	cmp	r4, #0
 8001684:	d000      	beq.n	8001688 <__aeabi_dadd+0x3b8>
 8001686:	e14b      	b.n	8001920 <__aeabi_dadd+0x650>
 8001688:	001f      	movs	r7, r3
 800168a:	4317      	orrs	r7, r2
 800168c:	2900      	cmp	r1, #0
 800168e:	d100      	bne.n	8001692 <__aeabi_dadd+0x3c2>
 8001690:	e181      	b.n	8001996 <__aeabi_dadd+0x6c6>
 8001692:	2f00      	cmp	r7, #0
 8001694:	d100      	bne.n	8001698 <__aeabi_dadd+0x3c8>
 8001696:	e74c      	b.n	8001532 <__aeabi_dadd+0x262>
 8001698:	444a      	add	r2, r9
 800169a:	454a      	cmp	r2, r9
 800169c:	4180      	sbcs	r0, r0
 800169e:	18f6      	adds	r6, r6, r3
 80016a0:	4240      	negs	r0, r0
 80016a2:	1836      	adds	r6, r6, r0
 80016a4:	0233      	lsls	r3, r6, #8
 80016a6:	d500      	bpl.n	80016aa <__aeabi_dadd+0x3da>
 80016a8:	e1b0      	b.n	8001a0c <__aeabi_dadd+0x73c>
 80016aa:	0017      	movs	r7, r2
 80016ac:	4691      	mov	r9, r2
 80016ae:	4337      	orrs	r7, r6
 80016b0:	d000      	beq.n	80016b4 <__aeabi_dadd+0x3e4>
 80016b2:	e73e      	b.n	8001532 <__aeabi_dadd+0x262>
 80016b4:	2600      	movs	r6, #0
 80016b6:	e754      	b.n	8001562 <__aeabi_dadd+0x292>
 80016b8:	4649      	mov	r1, r9
 80016ba:	1a89      	subs	r1, r1, r2
 80016bc:	4688      	mov	r8, r1
 80016be:	45c1      	cmp	r9, r8
 80016c0:	41bf      	sbcs	r7, r7
 80016c2:	1af1      	subs	r1, r6, r3
 80016c4:	427f      	negs	r7, r7
 80016c6:	1bc9      	subs	r1, r1, r7
 80016c8:	020f      	lsls	r7, r1, #8
 80016ca:	d461      	bmi.n	8001790 <__aeabi_dadd+0x4c0>
 80016cc:	4647      	mov	r7, r8
 80016ce:	430f      	orrs	r7, r1
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dadd+0x404>
 80016d2:	e0bd      	b.n	8001850 <__aeabi_dadd+0x580>
 80016d4:	000e      	movs	r6, r1
 80016d6:	4647      	mov	r7, r8
 80016d8:	e651      	b.n	800137e <__aeabi_dadd+0xae>
 80016da:	4cb5      	ldr	r4, [pc, #724]	@ (80019b0 <__aeabi_dadd+0x6e0>)
 80016dc:	45a0      	cmp	r8, r4
 80016de:	d100      	bne.n	80016e2 <__aeabi_dadd+0x412>
 80016e0:	e100      	b.n	80018e4 <__aeabi_dadd+0x614>
 80016e2:	2701      	movs	r7, #1
 80016e4:	2938      	cmp	r1, #56	@ 0x38
 80016e6:	dd00      	ble.n	80016ea <__aeabi_dadd+0x41a>
 80016e8:	e6b8      	b.n	800145c <__aeabi_dadd+0x18c>
 80016ea:	2480      	movs	r4, #128	@ 0x80
 80016ec:	0424      	lsls	r4, r4, #16
 80016ee:	4326      	orrs	r6, r4
 80016f0:	e6a3      	b.n	800143a <__aeabi_dadd+0x16a>
 80016f2:	4eb0      	ldr	r6, [pc, #704]	@ (80019b4 <__aeabi_dadd+0x6e4>)
 80016f4:	1ae4      	subs	r4, r4, r3
 80016f6:	4016      	ands	r6, r2
 80016f8:	077b      	lsls	r3, r7, #29
 80016fa:	d000      	beq.n	80016fe <__aeabi_dadd+0x42e>
 80016fc:	e73f      	b.n	800157e <__aeabi_dadd+0x2ae>
 80016fe:	e743      	b.n	8001588 <__aeabi_dadd+0x2b8>
 8001700:	000f      	movs	r7, r1
 8001702:	0018      	movs	r0, r3
 8001704:	3f20      	subs	r7, #32
 8001706:	40f8      	lsrs	r0, r7
 8001708:	4684      	mov	ip, r0
 800170a:	2920      	cmp	r1, #32
 800170c:	d003      	beq.n	8001716 <__aeabi_dadd+0x446>
 800170e:	2740      	movs	r7, #64	@ 0x40
 8001710:	1a79      	subs	r1, r7, r1
 8001712:	408b      	lsls	r3, r1
 8001714:	431a      	orrs	r2, r3
 8001716:	1e53      	subs	r3, r2, #1
 8001718:	419a      	sbcs	r2, r3
 800171a:	4663      	mov	r3, ip
 800171c:	0017      	movs	r7, r2
 800171e:	431f      	orrs	r7, r3
 8001720:	e622      	b.n	8001368 <__aeabi_dadd+0x98>
 8001722:	48a4      	ldr	r0, [pc, #656]	@ (80019b4 <__aeabi_dadd+0x6e4>)
 8001724:	1ae1      	subs	r1, r4, r3
 8001726:	4010      	ands	r0, r2
 8001728:	0747      	lsls	r7, r0, #29
 800172a:	08c0      	lsrs	r0, r0, #3
 800172c:	e707      	b.n	800153e <__aeabi_dadd+0x26e>
 800172e:	0034      	movs	r4, r6
 8001730:	4648      	mov	r0, r9
 8001732:	4304      	orrs	r4, r0
 8001734:	d100      	bne.n	8001738 <__aeabi_dadd+0x468>
 8001736:	e0fa      	b.n	800192e <__aeabi_dadd+0x65e>
 8001738:	1e4c      	subs	r4, r1, #1
 800173a:	2901      	cmp	r1, #1
 800173c:	d100      	bne.n	8001740 <__aeabi_dadd+0x470>
 800173e:	e0d7      	b.n	80018f0 <__aeabi_dadd+0x620>
 8001740:	4f9b      	ldr	r7, [pc, #620]	@ (80019b0 <__aeabi_dadd+0x6e0>)
 8001742:	42b9      	cmp	r1, r7
 8001744:	d100      	bne.n	8001748 <__aeabi_dadd+0x478>
 8001746:	e0e2      	b.n	800190e <__aeabi_dadd+0x63e>
 8001748:	2701      	movs	r7, #1
 800174a:	2c38      	cmp	r4, #56	@ 0x38
 800174c:	dd00      	ble.n	8001750 <__aeabi_dadd+0x480>
 800174e:	e74f      	b.n	80015f0 <__aeabi_dadd+0x320>
 8001750:	0021      	movs	r1, r4
 8001752:	e73c      	b.n	80015ce <__aeabi_dadd+0x2fe>
 8001754:	4c96      	ldr	r4, [pc, #600]	@ (80019b0 <__aeabi_dadd+0x6e0>)
 8001756:	42a1      	cmp	r1, r4
 8001758:	d100      	bne.n	800175c <__aeabi_dadd+0x48c>
 800175a:	e0dd      	b.n	8001918 <__aeabi_dadd+0x648>
 800175c:	444a      	add	r2, r9
 800175e:	454a      	cmp	r2, r9
 8001760:	4180      	sbcs	r0, r0
 8001762:	18f3      	adds	r3, r6, r3
 8001764:	4240      	negs	r0, r0
 8001766:	1818      	adds	r0, r3, r0
 8001768:	07c7      	lsls	r7, r0, #31
 800176a:	0852      	lsrs	r2, r2, #1
 800176c:	4317      	orrs	r7, r2
 800176e:	0846      	lsrs	r6, r0, #1
 8001770:	0752      	lsls	r2, r2, #29
 8001772:	d005      	beq.n	8001780 <__aeabi_dadd+0x4b0>
 8001774:	220f      	movs	r2, #15
 8001776:	000c      	movs	r4, r1
 8001778:	403a      	ands	r2, r7
 800177a:	2a04      	cmp	r2, #4
 800177c:	d000      	beq.n	8001780 <__aeabi_dadd+0x4b0>
 800177e:	e62c      	b.n	80013da <__aeabi_dadd+0x10a>
 8001780:	0776      	lsls	r6, r6, #29
 8001782:	08ff      	lsrs	r7, r7, #3
 8001784:	4337      	orrs	r7, r6
 8001786:	0900      	lsrs	r0, r0, #4
 8001788:	e6d9      	b.n	800153e <__aeabi_dadd+0x26e>
 800178a:	2700      	movs	r7, #0
 800178c:	2600      	movs	r6, #0
 800178e:	e6e8      	b.n	8001562 <__aeabi_dadd+0x292>
 8001790:	4649      	mov	r1, r9
 8001792:	1a57      	subs	r7, r2, r1
 8001794:	42ba      	cmp	r2, r7
 8001796:	4192      	sbcs	r2, r2
 8001798:	1b9e      	subs	r6, r3, r6
 800179a:	4252      	negs	r2, r2
 800179c:	4665      	mov	r5, ip
 800179e:	1ab6      	subs	r6, r6, r2
 80017a0:	e5ed      	b.n	800137e <__aeabi_dadd+0xae>
 80017a2:	2900      	cmp	r1, #0
 80017a4:	d000      	beq.n	80017a8 <__aeabi_dadd+0x4d8>
 80017a6:	e0c6      	b.n	8001936 <__aeabi_dadd+0x666>
 80017a8:	2f00      	cmp	r7, #0
 80017aa:	d167      	bne.n	800187c <__aeabi_dadd+0x5ac>
 80017ac:	2680      	movs	r6, #128	@ 0x80
 80017ae:	2500      	movs	r5, #0
 80017b0:	4c7f      	ldr	r4, [pc, #508]	@ (80019b0 <__aeabi_dadd+0x6e0>)
 80017b2:	0336      	lsls	r6, r6, #12
 80017b4:	e6d5      	b.n	8001562 <__aeabi_dadd+0x292>
 80017b6:	4665      	mov	r5, ip
 80017b8:	000c      	movs	r4, r1
 80017ba:	001e      	movs	r6, r3
 80017bc:	08d0      	lsrs	r0, r2, #3
 80017be:	e6e4      	b.n	800158a <__aeabi_dadd+0x2ba>
 80017c0:	444a      	add	r2, r9
 80017c2:	454a      	cmp	r2, r9
 80017c4:	4180      	sbcs	r0, r0
 80017c6:	18f3      	adds	r3, r6, r3
 80017c8:	4240      	negs	r0, r0
 80017ca:	1818      	adds	r0, r3, r0
 80017cc:	0011      	movs	r1, r2
 80017ce:	0203      	lsls	r3, r0, #8
 80017d0:	d400      	bmi.n	80017d4 <__aeabi_dadd+0x504>
 80017d2:	e096      	b.n	8001902 <__aeabi_dadd+0x632>
 80017d4:	4b77      	ldr	r3, [pc, #476]	@ (80019b4 <__aeabi_dadd+0x6e4>)
 80017d6:	0849      	lsrs	r1, r1, #1
 80017d8:	4018      	ands	r0, r3
 80017da:	07c3      	lsls	r3, r0, #31
 80017dc:	430b      	orrs	r3, r1
 80017de:	0844      	lsrs	r4, r0, #1
 80017e0:	0749      	lsls	r1, r1, #29
 80017e2:	d100      	bne.n	80017e6 <__aeabi_dadd+0x516>
 80017e4:	e129      	b.n	8001a3a <__aeabi_dadd+0x76a>
 80017e6:	220f      	movs	r2, #15
 80017e8:	401a      	ands	r2, r3
 80017ea:	2a04      	cmp	r2, #4
 80017ec:	d100      	bne.n	80017f0 <__aeabi_dadd+0x520>
 80017ee:	e0ea      	b.n	80019c6 <__aeabi_dadd+0x6f6>
 80017f0:	1d1f      	adds	r7, r3, #4
 80017f2:	429f      	cmp	r7, r3
 80017f4:	41b6      	sbcs	r6, r6
 80017f6:	4276      	negs	r6, r6
 80017f8:	1936      	adds	r6, r6, r4
 80017fa:	2402      	movs	r4, #2
 80017fc:	e6c4      	b.n	8001588 <__aeabi_dadd+0x2b8>
 80017fe:	4649      	mov	r1, r9
 8001800:	1a8f      	subs	r7, r1, r2
 8001802:	45b9      	cmp	r9, r7
 8001804:	4180      	sbcs	r0, r0
 8001806:	1af6      	subs	r6, r6, r3
 8001808:	4240      	negs	r0, r0
 800180a:	1a36      	subs	r6, r6, r0
 800180c:	0233      	lsls	r3, r6, #8
 800180e:	d406      	bmi.n	800181e <__aeabi_dadd+0x54e>
 8001810:	0773      	lsls	r3, r6, #29
 8001812:	08ff      	lsrs	r7, r7, #3
 8001814:	2101      	movs	r1, #1
 8001816:	431f      	orrs	r7, r3
 8001818:	08f0      	lsrs	r0, r6, #3
 800181a:	e690      	b.n	800153e <__aeabi_dadd+0x26e>
 800181c:	4665      	mov	r5, ip
 800181e:	2401      	movs	r4, #1
 8001820:	e5ab      	b.n	800137a <__aeabi_dadd+0xaa>
 8001822:	464b      	mov	r3, r9
 8001824:	0777      	lsls	r7, r6, #29
 8001826:	08d8      	lsrs	r0, r3, #3
 8001828:	4307      	orrs	r7, r0
 800182a:	08f0      	lsrs	r0, r6, #3
 800182c:	e6b4      	b.n	8001598 <__aeabi_dadd+0x2c8>
 800182e:	000f      	movs	r7, r1
 8001830:	0018      	movs	r0, r3
 8001832:	3f20      	subs	r7, #32
 8001834:	40f8      	lsrs	r0, r7
 8001836:	4684      	mov	ip, r0
 8001838:	2920      	cmp	r1, #32
 800183a:	d003      	beq.n	8001844 <__aeabi_dadd+0x574>
 800183c:	2740      	movs	r7, #64	@ 0x40
 800183e:	1a79      	subs	r1, r7, r1
 8001840:	408b      	lsls	r3, r1
 8001842:	431a      	orrs	r2, r3
 8001844:	1e53      	subs	r3, r2, #1
 8001846:	419a      	sbcs	r2, r3
 8001848:	4663      	mov	r3, ip
 800184a:	0017      	movs	r7, r2
 800184c:	431f      	orrs	r7, r3
 800184e:	e635      	b.n	80014bc <__aeabi_dadd+0x1ec>
 8001850:	2500      	movs	r5, #0
 8001852:	2400      	movs	r4, #0
 8001854:	2600      	movs	r6, #0
 8001856:	e684      	b.n	8001562 <__aeabi_dadd+0x292>
 8001858:	000c      	movs	r4, r1
 800185a:	0035      	movs	r5, r6
 800185c:	3c20      	subs	r4, #32
 800185e:	40e5      	lsrs	r5, r4
 8001860:	2920      	cmp	r1, #32
 8001862:	d005      	beq.n	8001870 <__aeabi_dadd+0x5a0>
 8001864:	2440      	movs	r4, #64	@ 0x40
 8001866:	1a61      	subs	r1, r4, r1
 8001868:	408e      	lsls	r6, r1
 800186a:	4649      	mov	r1, r9
 800186c:	4331      	orrs	r1, r6
 800186e:	4689      	mov	r9, r1
 8001870:	4648      	mov	r0, r9
 8001872:	1e41      	subs	r1, r0, #1
 8001874:	4188      	sbcs	r0, r1
 8001876:	0007      	movs	r7, r0
 8001878:	432f      	orrs	r7, r5
 800187a:	e5ef      	b.n	800145c <__aeabi_dadd+0x18c>
 800187c:	08d2      	lsrs	r2, r2, #3
 800187e:	075f      	lsls	r7, r3, #29
 8001880:	4665      	mov	r5, ip
 8001882:	4317      	orrs	r7, r2
 8001884:	08d8      	lsrs	r0, r3, #3
 8001886:	e687      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001888:	1a17      	subs	r7, r2, r0
 800188a:	42ba      	cmp	r2, r7
 800188c:	4192      	sbcs	r2, r2
 800188e:	1b9e      	subs	r6, r3, r6
 8001890:	4252      	negs	r2, r2
 8001892:	1ab6      	subs	r6, r6, r2
 8001894:	0233      	lsls	r3, r6, #8
 8001896:	d4c1      	bmi.n	800181c <__aeabi_dadd+0x54c>
 8001898:	0773      	lsls	r3, r6, #29
 800189a:	08ff      	lsrs	r7, r7, #3
 800189c:	4665      	mov	r5, ip
 800189e:	2101      	movs	r1, #1
 80018a0:	431f      	orrs	r7, r3
 80018a2:	08f0      	lsrs	r0, r6, #3
 80018a4:	e64b      	b.n	800153e <__aeabi_dadd+0x26e>
 80018a6:	2f00      	cmp	r7, #0
 80018a8:	d07b      	beq.n	80019a2 <__aeabi_dadd+0x6d2>
 80018aa:	4665      	mov	r5, ip
 80018ac:	001e      	movs	r6, r3
 80018ae:	4691      	mov	r9, r2
 80018b0:	e63f      	b.n	8001532 <__aeabi_dadd+0x262>
 80018b2:	1a81      	subs	r1, r0, r2
 80018b4:	4688      	mov	r8, r1
 80018b6:	45c1      	cmp	r9, r8
 80018b8:	41a4      	sbcs	r4, r4
 80018ba:	1af1      	subs	r1, r6, r3
 80018bc:	4264      	negs	r4, r4
 80018be:	1b09      	subs	r1, r1, r4
 80018c0:	2480      	movs	r4, #128	@ 0x80
 80018c2:	0424      	lsls	r4, r4, #16
 80018c4:	4221      	tst	r1, r4
 80018c6:	d077      	beq.n	80019b8 <__aeabi_dadd+0x6e8>
 80018c8:	1a10      	subs	r0, r2, r0
 80018ca:	4282      	cmp	r2, r0
 80018cc:	4192      	sbcs	r2, r2
 80018ce:	0007      	movs	r7, r0
 80018d0:	1b9e      	subs	r6, r3, r6
 80018d2:	4252      	negs	r2, r2
 80018d4:	1ab6      	subs	r6, r6, r2
 80018d6:	4337      	orrs	r7, r6
 80018d8:	d000      	beq.n	80018dc <__aeabi_dadd+0x60c>
 80018da:	e0a0      	b.n	8001a1e <__aeabi_dadd+0x74e>
 80018dc:	4665      	mov	r5, ip
 80018de:	2400      	movs	r4, #0
 80018e0:	2600      	movs	r6, #0
 80018e2:	e63e      	b.n	8001562 <__aeabi_dadd+0x292>
 80018e4:	075f      	lsls	r7, r3, #29
 80018e6:	08d2      	lsrs	r2, r2, #3
 80018e8:	4665      	mov	r5, ip
 80018ea:	4317      	orrs	r7, r2
 80018ec:	08d8      	lsrs	r0, r3, #3
 80018ee:	e653      	b.n	8001598 <__aeabi_dadd+0x2c8>
 80018f0:	1881      	adds	r1, r0, r2
 80018f2:	4291      	cmp	r1, r2
 80018f4:	4192      	sbcs	r2, r2
 80018f6:	18f0      	adds	r0, r6, r3
 80018f8:	4252      	negs	r2, r2
 80018fa:	1880      	adds	r0, r0, r2
 80018fc:	0203      	lsls	r3, r0, #8
 80018fe:	d500      	bpl.n	8001902 <__aeabi_dadd+0x632>
 8001900:	e768      	b.n	80017d4 <__aeabi_dadd+0x504>
 8001902:	0747      	lsls	r7, r0, #29
 8001904:	08c9      	lsrs	r1, r1, #3
 8001906:	430f      	orrs	r7, r1
 8001908:	08c0      	lsrs	r0, r0, #3
 800190a:	2101      	movs	r1, #1
 800190c:	e617      	b.n	800153e <__aeabi_dadd+0x26e>
 800190e:	08d2      	lsrs	r2, r2, #3
 8001910:	075f      	lsls	r7, r3, #29
 8001912:	4317      	orrs	r7, r2
 8001914:	08d8      	lsrs	r0, r3, #3
 8001916:	e63f      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001918:	000c      	movs	r4, r1
 800191a:	2600      	movs	r6, #0
 800191c:	2700      	movs	r7, #0
 800191e:	e620      	b.n	8001562 <__aeabi_dadd+0x292>
 8001920:	2900      	cmp	r1, #0
 8001922:	d156      	bne.n	80019d2 <__aeabi_dadd+0x702>
 8001924:	075f      	lsls	r7, r3, #29
 8001926:	08d2      	lsrs	r2, r2, #3
 8001928:	4317      	orrs	r7, r2
 800192a:	08d8      	lsrs	r0, r3, #3
 800192c:	e634      	b.n	8001598 <__aeabi_dadd+0x2c8>
 800192e:	000c      	movs	r4, r1
 8001930:	001e      	movs	r6, r3
 8001932:	08d0      	lsrs	r0, r2, #3
 8001934:	e629      	b.n	800158a <__aeabi_dadd+0x2ba>
 8001936:	08c1      	lsrs	r1, r0, #3
 8001938:	0770      	lsls	r0, r6, #29
 800193a:	4301      	orrs	r1, r0
 800193c:	08f0      	lsrs	r0, r6, #3
 800193e:	2f00      	cmp	r7, #0
 8001940:	d062      	beq.n	8001a08 <__aeabi_dadd+0x738>
 8001942:	2480      	movs	r4, #128	@ 0x80
 8001944:	0324      	lsls	r4, r4, #12
 8001946:	4220      	tst	r0, r4
 8001948:	d007      	beq.n	800195a <__aeabi_dadd+0x68a>
 800194a:	08de      	lsrs	r6, r3, #3
 800194c:	4226      	tst	r6, r4
 800194e:	d104      	bne.n	800195a <__aeabi_dadd+0x68a>
 8001950:	4665      	mov	r5, ip
 8001952:	0030      	movs	r0, r6
 8001954:	08d1      	lsrs	r1, r2, #3
 8001956:	075b      	lsls	r3, r3, #29
 8001958:	4319      	orrs	r1, r3
 800195a:	0f4f      	lsrs	r7, r1, #29
 800195c:	00c9      	lsls	r1, r1, #3
 800195e:	08c9      	lsrs	r1, r1, #3
 8001960:	077f      	lsls	r7, r7, #29
 8001962:	430f      	orrs	r7, r1
 8001964:	e618      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001966:	000c      	movs	r4, r1
 8001968:	0030      	movs	r0, r6
 800196a:	3c20      	subs	r4, #32
 800196c:	40e0      	lsrs	r0, r4
 800196e:	4684      	mov	ip, r0
 8001970:	2920      	cmp	r1, #32
 8001972:	d005      	beq.n	8001980 <__aeabi_dadd+0x6b0>
 8001974:	2440      	movs	r4, #64	@ 0x40
 8001976:	1a61      	subs	r1, r4, r1
 8001978:	408e      	lsls	r6, r1
 800197a:	4649      	mov	r1, r9
 800197c:	4331      	orrs	r1, r6
 800197e:	4689      	mov	r9, r1
 8001980:	4648      	mov	r0, r9
 8001982:	1e41      	subs	r1, r0, #1
 8001984:	4188      	sbcs	r0, r1
 8001986:	4661      	mov	r1, ip
 8001988:	0007      	movs	r7, r0
 800198a:	430f      	orrs	r7, r1
 800198c:	e630      	b.n	80015f0 <__aeabi_dadd+0x320>
 800198e:	2120      	movs	r1, #32
 8001990:	2700      	movs	r7, #0
 8001992:	1a09      	subs	r1, r1, r0
 8001994:	e50e      	b.n	80013b4 <__aeabi_dadd+0xe4>
 8001996:	001e      	movs	r6, r3
 8001998:	2f00      	cmp	r7, #0
 800199a:	d000      	beq.n	800199e <__aeabi_dadd+0x6ce>
 800199c:	e522      	b.n	80013e4 <__aeabi_dadd+0x114>
 800199e:	2400      	movs	r4, #0
 80019a0:	e758      	b.n	8001854 <__aeabi_dadd+0x584>
 80019a2:	2500      	movs	r5, #0
 80019a4:	2400      	movs	r4, #0
 80019a6:	2600      	movs	r6, #0
 80019a8:	e5db      	b.n	8001562 <__aeabi_dadd+0x292>
 80019aa:	46c0      	nop			@ (mov r8, r8)
 80019ac:	000007fe 	.word	0x000007fe
 80019b0:	000007ff 	.word	0x000007ff
 80019b4:	ff7fffff 	.word	0xff7fffff
 80019b8:	4647      	mov	r7, r8
 80019ba:	430f      	orrs	r7, r1
 80019bc:	d100      	bne.n	80019c0 <__aeabi_dadd+0x6f0>
 80019be:	e747      	b.n	8001850 <__aeabi_dadd+0x580>
 80019c0:	000e      	movs	r6, r1
 80019c2:	46c1      	mov	r9, r8
 80019c4:	e5b5      	b.n	8001532 <__aeabi_dadd+0x262>
 80019c6:	08df      	lsrs	r7, r3, #3
 80019c8:	0764      	lsls	r4, r4, #29
 80019ca:	2102      	movs	r1, #2
 80019cc:	4327      	orrs	r7, r4
 80019ce:	0900      	lsrs	r0, r0, #4
 80019d0:	e5b5      	b.n	800153e <__aeabi_dadd+0x26e>
 80019d2:	0019      	movs	r1, r3
 80019d4:	08c0      	lsrs	r0, r0, #3
 80019d6:	0777      	lsls	r7, r6, #29
 80019d8:	4307      	orrs	r7, r0
 80019da:	4311      	orrs	r1, r2
 80019dc:	08f0      	lsrs	r0, r6, #3
 80019de:	2900      	cmp	r1, #0
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dadd+0x714>
 80019e2:	e5d9      	b.n	8001598 <__aeabi_dadd+0x2c8>
 80019e4:	2180      	movs	r1, #128	@ 0x80
 80019e6:	0309      	lsls	r1, r1, #12
 80019e8:	4208      	tst	r0, r1
 80019ea:	d007      	beq.n	80019fc <__aeabi_dadd+0x72c>
 80019ec:	08dc      	lsrs	r4, r3, #3
 80019ee:	420c      	tst	r4, r1
 80019f0:	d104      	bne.n	80019fc <__aeabi_dadd+0x72c>
 80019f2:	08d2      	lsrs	r2, r2, #3
 80019f4:	075b      	lsls	r3, r3, #29
 80019f6:	431a      	orrs	r2, r3
 80019f8:	0017      	movs	r7, r2
 80019fa:	0020      	movs	r0, r4
 80019fc:	0f7b      	lsrs	r3, r7, #29
 80019fe:	00ff      	lsls	r7, r7, #3
 8001a00:	08ff      	lsrs	r7, r7, #3
 8001a02:	075b      	lsls	r3, r3, #29
 8001a04:	431f      	orrs	r7, r3
 8001a06:	e5c7      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001a08:	000f      	movs	r7, r1
 8001a0a:	e5c5      	b.n	8001598 <__aeabi_dadd+0x2c8>
 8001a0c:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <__aeabi_dadd+0x788>)
 8001a0e:	08d2      	lsrs	r2, r2, #3
 8001a10:	4033      	ands	r3, r6
 8001a12:	075f      	lsls	r7, r3, #29
 8001a14:	025b      	lsls	r3, r3, #9
 8001a16:	2401      	movs	r4, #1
 8001a18:	4317      	orrs	r7, r2
 8001a1a:	0b1e      	lsrs	r6, r3, #12
 8001a1c:	e5a1      	b.n	8001562 <__aeabi_dadd+0x292>
 8001a1e:	4226      	tst	r6, r4
 8001a20:	d012      	beq.n	8001a48 <__aeabi_dadd+0x778>
 8001a22:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <__aeabi_dadd+0x788>)
 8001a24:	4665      	mov	r5, ip
 8001a26:	0002      	movs	r2, r0
 8001a28:	2401      	movs	r4, #1
 8001a2a:	401e      	ands	r6, r3
 8001a2c:	e4e6      	b.n	80013fc <__aeabi_dadd+0x12c>
 8001a2e:	0021      	movs	r1, r4
 8001a30:	e585      	b.n	800153e <__aeabi_dadd+0x26e>
 8001a32:	0017      	movs	r7, r2
 8001a34:	e5a8      	b.n	8001588 <__aeabi_dadd+0x2b8>
 8001a36:	003a      	movs	r2, r7
 8001a38:	e4d4      	b.n	80013e4 <__aeabi_dadd+0x114>
 8001a3a:	08db      	lsrs	r3, r3, #3
 8001a3c:	0764      	lsls	r4, r4, #29
 8001a3e:	431c      	orrs	r4, r3
 8001a40:	0027      	movs	r7, r4
 8001a42:	2102      	movs	r1, #2
 8001a44:	0900      	lsrs	r0, r0, #4
 8001a46:	e57a      	b.n	800153e <__aeabi_dadd+0x26e>
 8001a48:	08c0      	lsrs	r0, r0, #3
 8001a4a:	0777      	lsls	r7, r6, #29
 8001a4c:	4307      	orrs	r7, r0
 8001a4e:	4665      	mov	r5, ip
 8001a50:	2100      	movs	r1, #0
 8001a52:	08f0      	lsrs	r0, r6, #3
 8001a54:	e573      	b.n	800153e <__aeabi_dadd+0x26e>
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	ff7fffff 	.word	0xff7fffff

08001a5c <__aeabi_dmul>:
 8001a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a5e:	4657      	mov	r7, sl
 8001a60:	464e      	mov	r6, r9
 8001a62:	46de      	mov	lr, fp
 8001a64:	4645      	mov	r5, r8
 8001a66:	b5e0      	push	{r5, r6, r7, lr}
 8001a68:	001f      	movs	r7, r3
 8001a6a:	030b      	lsls	r3, r1, #12
 8001a6c:	0b1b      	lsrs	r3, r3, #12
 8001a6e:	0016      	movs	r6, r2
 8001a70:	469a      	mov	sl, r3
 8001a72:	0fca      	lsrs	r2, r1, #31
 8001a74:	004b      	lsls	r3, r1, #1
 8001a76:	0004      	movs	r4, r0
 8001a78:	4691      	mov	r9, r2
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	0d5b      	lsrs	r3, r3, #21
 8001a7e:	d100      	bne.n	8001a82 <__aeabi_dmul+0x26>
 8001a80:	e1cf      	b.n	8001e22 <__aeabi_dmul+0x3c6>
 8001a82:	4acd      	ldr	r2, [pc, #820]	@ (8001db8 <__aeabi_dmul+0x35c>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d055      	beq.n	8001b34 <__aeabi_dmul+0xd8>
 8001a88:	4651      	mov	r1, sl
 8001a8a:	0f42      	lsrs	r2, r0, #29
 8001a8c:	00c9      	lsls	r1, r1, #3
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	2180      	movs	r1, #128	@ 0x80
 8001a92:	0409      	lsls	r1, r1, #16
 8001a94:	4311      	orrs	r1, r2
 8001a96:	00c2      	lsls	r2, r0, #3
 8001a98:	4690      	mov	r8, r2
 8001a9a:	4ac8      	ldr	r2, [pc, #800]	@ (8001dbc <__aeabi_dmul+0x360>)
 8001a9c:	468a      	mov	sl, r1
 8001a9e:	4693      	mov	fp, r2
 8001aa0:	449b      	add	fp, r3
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	2500      	movs	r5, #0
 8001aa6:	9302      	str	r3, [sp, #8]
 8001aa8:	033c      	lsls	r4, r7, #12
 8001aaa:	007b      	lsls	r3, r7, #1
 8001aac:	0ffa      	lsrs	r2, r7, #31
 8001aae:	9601      	str	r6, [sp, #4]
 8001ab0:	0b24      	lsrs	r4, r4, #12
 8001ab2:	0d5b      	lsrs	r3, r3, #21
 8001ab4:	9200      	str	r2, [sp, #0]
 8001ab6:	d100      	bne.n	8001aba <__aeabi_dmul+0x5e>
 8001ab8:	e188      	b.n	8001dcc <__aeabi_dmul+0x370>
 8001aba:	4abf      	ldr	r2, [pc, #764]	@ (8001db8 <__aeabi_dmul+0x35c>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d100      	bne.n	8001ac2 <__aeabi_dmul+0x66>
 8001ac0:	e092      	b.n	8001be8 <__aeabi_dmul+0x18c>
 8001ac2:	4abe      	ldr	r2, [pc, #760]	@ (8001dbc <__aeabi_dmul+0x360>)
 8001ac4:	4694      	mov	ip, r2
 8001ac6:	4463      	add	r3, ip
 8001ac8:	449b      	add	fp, r3
 8001aca:	2d0a      	cmp	r5, #10
 8001acc:	dc42      	bgt.n	8001b54 <__aeabi_dmul+0xf8>
 8001ace:	00e4      	lsls	r4, r4, #3
 8001ad0:	0f73      	lsrs	r3, r6, #29
 8001ad2:	4323      	orrs	r3, r4
 8001ad4:	2480      	movs	r4, #128	@ 0x80
 8001ad6:	4649      	mov	r1, r9
 8001ad8:	0424      	lsls	r4, r4, #16
 8001ada:	431c      	orrs	r4, r3
 8001adc:	00f3      	lsls	r3, r6, #3
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	9b00      	ldr	r3, [sp, #0]
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	4059      	eors	r1, r3
 8001ae6:	b2cb      	uxtb	r3, r1
 8001ae8:	9303      	str	r3, [sp, #12]
 8001aea:	2d02      	cmp	r5, #2
 8001aec:	dc00      	bgt.n	8001af0 <__aeabi_dmul+0x94>
 8001aee:	e094      	b.n	8001c1a <__aeabi_dmul+0x1be>
 8001af0:	2301      	movs	r3, #1
 8001af2:	40ab      	lsls	r3, r5
 8001af4:	001d      	movs	r5, r3
 8001af6:	23a6      	movs	r3, #166	@ 0xa6
 8001af8:	002a      	movs	r2, r5
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	401a      	ands	r2, r3
 8001afe:	421d      	tst	r5, r3
 8001b00:	d000      	beq.n	8001b04 <__aeabi_dmul+0xa8>
 8001b02:	e229      	b.n	8001f58 <__aeabi_dmul+0x4fc>
 8001b04:	2390      	movs	r3, #144	@ 0x90
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	421d      	tst	r5, r3
 8001b0a:	d100      	bne.n	8001b0e <__aeabi_dmul+0xb2>
 8001b0c:	e24d      	b.n	8001faa <__aeabi_dmul+0x54e>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	2480      	movs	r4, #128	@ 0x80
 8001b12:	4699      	mov	r9, r3
 8001b14:	0324      	lsls	r4, r4, #12
 8001b16:	4ba8      	ldr	r3, [pc, #672]	@ (8001db8 <__aeabi_dmul+0x35c>)
 8001b18:	0010      	movs	r0, r2
 8001b1a:	464a      	mov	r2, r9
 8001b1c:	051b      	lsls	r3, r3, #20
 8001b1e:	4323      	orrs	r3, r4
 8001b20:	07d2      	lsls	r2, r2, #31
 8001b22:	4313      	orrs	r3, r2
 8001b24:	0019      	movs	r1, r3
 8001b26:	b005      	add	sp, #20
 8001b28:	bcf0      	pop	{r4, r5, r6, r7}
 8001b2a:	46bb      	mov	fp, r7
 8001b2c:	46b2      	mov	sl, r6
 8001b2e:	46a9      	mov	r9, r5
 8001b30:	46a0      	mov	r8, r4
 8001b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b34:	4652      	mov	r2, sl
 8001b36:	4302      	orrs	r2, r0
 8001b38:	4690      	mov	r8, r2
 8001b3a:	d000      	beq.n	8001b3e <__aeabi_dmul+0xe2>
 8001b3c:	e1ac      	b.n	8001e98 <__aeabi_dmul+0x43c>
 8001b3e:	469b      	mov	fp, r3
 8001b40:	2302      	movs	r3, #2
 8001b42:	4692      	mov	sl, r2
 8001b44:	2508      	movs	r5, #8
 8001b46:	9302      	str	r3, [sp, #8]
 8001b48:	e7ae      	b.n	8001aa8 <__aeabi_dmul+0x4c>
 8001b4a:	9b00      	ldr	r3, [sp, #0]
 8001b4c:	46a2      	mov	sl, r4
 8001b4e:	4699      	mov	r9, r3
 8001b50:	9b01      	ldr	r3, [sp, #4]
 8001b52:	4698      	mov	r8, r3
 8001b54:	9b02      	ldr	r3, [sp, #8]
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d100      	bne.n	8001b5c <__aeabi_dmul+0x100>
 8001b5a:	e1ca      	b.n	8001ef2 <__aeabi_dmul+0x496>
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	d100      	bne.n	8001b62 <__aeabi_dmul+0x106>
 8001b60:	e192      	b.n	8001e88 <__aeabi_dmul+0x42c>
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d110      	bne.n	8001b88 <__aeabi_dmul+0x12c>
 8001b66:	2300      	movs	r3, #0
 8001b68:	2400      	movs	r4, #0
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	e7d4      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001b6e:	2201      	movs	r2, #1
 8001b70:	087b      	lsrs	r3, r7, #1
 8001b72:	403a      	ands	r2, r7
 8001b74:	4313      	orrs	r3, r2
 8001b76:	4652      	mov	r2, sl
 8001b78:	07d2      	lsls	r2, r2, #31
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	4698      	mov	r8, r3
 8001b7e:	4653      	mov	r3, sl
 8001b80:	085b      	lsrs	r3, r3, #1
 8001b82:	469a      	mov	sl, r3
 8001b84:	9b03      	ldr	r3, [sp, #12]
 8001b86:	4699      	mov	r9, r3
 8001b88:	465b      	mov	r3, fp
 8001b8a:	1c58      	adds	r0, r3, #1
 8001b8c:	2380      	movs	r3, #128	@ 0x80
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	445b      	add	r3, fp
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	dc00      	bgt.n	8001b98 <__aeabi_dmul+0x13c>
 8001b96:	e1b1      	b.n	8001efc <__aeabi_dmul+0x4a0>
 8001b98:	4642      	mov	r2, r8
 8001b9a:	0752      	lsls	r2, r2, #29
 8001b9c:	d00b      	beq.n	8001bb6 <__aeabi_dmul+0x15a>
 8001b9e:	220f      	movs	r2, #15
 8001ba0:	4641      	mov	r1, r8
 8001ba2:	400a      	ands	r2, r1
 8001ba4:	2a04      	cmp	r2, #4
 8001ba6:	d006      	beq.n	8001bb6 <__aeabi_dmul+0x15a>
 8001ba8:	4642      	mov	r2, r8
 8001baa:	1d11      	adds	r1, r2, #4
 8001bac:	4541      	cmp	r1, r8
 8001bae:	4192      	sbcs	r2, r2
 8001bb0:	4688      	mov	r8, r1
 8001bb2:	4252      	negs	r2, r2
 8001bb4:	4492      	add	sl, r2
 8001bb6:	4652      	mov	r2, sl
 8001bb8:	01d2      	lsls	r2, r2, #7
 8001bba:	d506      	bpl.n	8001bca <__aeabi_dmul+0x16e>
 8001bbc:	4652      	mov	r2, sl
 8001bbe:	4b80      	ldr	r3, [pc, #512]	@ (8001dc0 <__aeabi_dmul+0x364>)
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	2380      	movs	r3, #128	@ 0x80
 8001bc4:	4692      	mov	sl, r2
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	18c3      	adds	r3, r0, r3
 8001bca:	4a7e      	ldr	r2, [pc, #504]	@ (8001dc4 <__aeabi_dmul+0x368>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	dd00      	ble.n	8001bd2 <__aeabi_dmul+0x176>
 8001bd0:	e18f      	b.n	8001ef2 <__aeabi_dmul+0x496>
 8001bd2:	4642      	mov	r2, r8
 8001bd4:	08d1      	lsrs	r1, r2, #3
 8001bd6:	4652      	mov	r2, sl
 8001bd8:	0752      	lsls	r2, r2, #29
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	4651      	mov	r1, sl
 8001bde:	055b      	lsls	r3, r3, #21
 8001be0:	024c      	lsls	r4, r1, #9
 8001be2:	0b24      	lsrs	r4, r4, #12
 8001be4:	0d5b      	lsrs	r3, r3, #21
 8001be6:	e797      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001be8:	4b73      	ldr	r3, [pc, #460]	@ (8001db8 <__aeabi_dmul+0x35c>)
 8001bea:	4326      	orrs	r6, r4
 8001bec:	469c      	mov	ip, r3
 8001bee:	44e3      	add	fp, ip
 8001bf0:	2e00      	cmp	r6, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dmul+0x19a>
 8001bf4:	e16f      	b.n	8001ed6 <__aeabi_dmul+0x47a>
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	4649      	mov	r1, r9
 8001bfa:	431d      	orrs	r5, r3
 8001bfc:	9b00      	ldr	r3, [sp, #0]
 8001bfe:	4059      	eors	r1, r3
 8001c00:	b2cb      	uxtb	r3, r1
 8001c02:	9303      	str	r3, [sp, #12]
 8001c04:	2d0a      	cmp	r5, #10
 8001c06:	dd00      	ble.n	8001c0a <__aeabi_dmul+0x1ae>
 8001c08:	e133      	b.n	8001e72 <__aeabi_dmul+0x416>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	40ab      	lsls	r3, r5
 8001c0e:	001d      	movs	r5, r3
 8001c10:	2303      	movs	r3, #3
 8001c12:	9302      	str	r3, [sp, #8]
 8001c14:	2288      	movs	r2, #136	@ 0x88
 8001c16:	422a      	tst	r2, r5
 8001c18:	d197      	bne.n	8001b4a <__aeabi_dmul+0xee>
 8001c1a:	4642      	mov	r2, r8
 8001c1c:	4643      	mov	r3, r8
 8001c1e:	0412      	lsls	r2, r2, #16
 8001c20:	0c12      	lsrs	r2, r2, #16
 8001c22:	0016      	movs	r6, r2
 8001c24:	9801      	ldr	r0, [sp, #4]
 8001c26:	0c1d      	lsrs	r5, r3, #16
 8001c28:	0c03      	lsrs	r3, r0, #16
 8001c2a:	0400      	lsls	r0, r0, #16
 8001c2c:	0c00      	lsrs	r0, r0, #16
 8001c2e:	4346      	muls	r6, r0
 8001c30:	46b4      	mov	ip, r6
 8001c32:	001e      	movs	r6, r3
 8001c34:	436e      	muls	r6, r5
 8001c36:	9600      	str	r6, [sp, #0]
 8001c38:	0016      	movs	r6, r2
 8001c3a:	0007      	movs	r7, r0
 8001c3c:	435e      	muls	r6, r3
 8001c3e:	4661      	mov	r1, ip
 8001c40:	46b0      	mov	r8, r6
 8001c42:	436f      	muls	r7, r5
 8001c44:	0c0e      	lsrs	r6, r1, #16
 8001c46:	44b8      	add	r8, r7
 8001c48:	4446      	add	r6, r8
 8001c4a:	42b7      	cmp	r7, r6
 8001c4c:	d905      	bls.n	8001c5a <__aeabi_dmul+0x1fe>
 8001c4e:	2180      	movs	r1, #128	@ 0x80
 8001c50:	0249      	lsls	r1, r1, #9
 8001c52:	4688      	mov	r8, r1
 8001c54:	9f00      	ldr	r7, [sp, #0]
 8001c56:	4447      	add	r7, r8
 8001c58:	9700      	str	r7, [sp, #0]
 8001c5a:	4661      	mov	r1, ip
 8001c5c:	0409      	lsls	r1, r1, #16
 8001c5e:	0c09      	lsrs	r1, r1, #16
 8001c60:	0c37      	lsrs	r7, r6, #16
 8001c62:	0436      	lsls	r6, r6, #16
 8001c64:	468c      	mov	ip, r1
 8001c66:	0031      	movs	r1, r6
 8001c68:	4461      	add	r1, ip
 8001c6a:	9101      	str	r1, [sp, #4]
 8001c6c:	0011      	movs	r1, r2
 8001c6e:	0c26      	lsrs	r6, r4, #16
 8001c70:	0424      	lsls	r4, r4, #16
 8001c72:	0c24      	lsrs	r4, r4, #16
 8001c74:	4361      	muls	r1, r4
 8001c76:	468c      	mov	ip, r1
 8001c78:	0021      	movs	r1, r4
 8001c7a:	4369      	muls	r1, r5
 8001c7c:	4689      	mov	r9, r1
 8001c7e:	4661      	mov	r1, ip
 8001c80:	0c09      	lsrs	r1, r1, #16
 8001c82:	4688      	mov	r8, r1
 8001c84:	4372      	muls	r2, r6
 8001c86:	444a      	add	r2, r9
 8001c88:	4442      	add	r2, r8
 8001c8a:	4375      	muls	r5, r6
 8001c8c:	4591      	cmp	r9, r2
 8001c8e:	d903      	bls.n	8001c98 <__aeabi_dmul+0x23c>
 8001c90:	2180      	movs	r1, #128	@ 0x80
 8001c92:	0249      	lsls	r1, r1, #9
 8001c94:	4688      	mov	r8, r1
 8001c96:	4445      	add	r5, r8
 8001c98:	0c11      	lsrs	r1, r2, #16
 8001c9a:	4688      	mov	r8, r1
 8001c9c:	4661      	mov	r1, ip
 8001c9e:	0409      	lsls	r1, r1, #16
 8001ca0:	0c09      	lsrs	r1, r1, #16
 8001ca2:	468c      	mov	ip, r1
 8001ca4:	0412      	lsls	r2, r2, #16
 8001ca6:	4462      	add	r2, ip
 8001ca8:	18b9      	adds	r1, r7, r2
 8001caa:	9102      	str	r1, [sp, #8]
 8001cac:	4651      	mov	r1, sl
 8001cae:	0c09      	lsrs	r1, r1, #16
 8001cb0:	468c      	mov	ip, r1
 8001cb2:	4651      	mov	r1, sl
 8001cb4:	040f      	lsls	r7, r1, #16
 8001cb6:	0c3f      	lsrs	r7, r7, #16
 8001cb8:	0039      	movs	r1, r7
 8001cba:	4341      	muls	r1, r0
 8001cbc:	4445      	add	r5, r8
 8001cbe:	4688      	mov	r8, r1
 8001cc0:	4661      	mov	r1, ip
 8001cc2:	4341      	muls	r1, r0
 8001cc4:	468a      	mov	sl, r1
 8001cc6:	4641      	mov	r1, r8
 8001cc8:	4660      	mov	r0, ip
 8001cca:	0c09      	lsrs	r1, r1, #16
 8001ccc:	4689      	mov	r9, r1
 8001cce:	4358      	muls	r0, r3
 8001cd0:	437b      	muls	r3, r7
 8001cd2:	4453      	add	r3, sl
 8001cd4:	444b      	add	r3, r9
 8001cd6:	459a      	cmp	sl, r3
 8001cd8:	d903      	bls.n	8001ce2 <__aeabi_dmul+0x286>
 8001cda:	2180      	movs	r1, #128	@ 0x80
 8001cdc:	0249      	lsls	r1, r1, #9
 8001cde:	4689      	mov	r9, r1
 8001ce0:	4448      	add	r0, r9
 8001ce2:	0c19      	lsrs	r1, r3, #16
 8001ce4:	4689      	mov	r9, r1
 8001ce6:	4641      	mov	r1, r8
 8001ce8:	0409      	lsls	r1, r1, #16
 8001cea:	0c09      	lsrs	r1, r1, #16
 8001cec:	4688      	mov	r8, r1
 8001cee:	0039      	movs	r1, r7
 8001cf0:	4361      	muls	r1, r4
 8001cf2:	041b      	lsls	r3, r3, #16
 8001cf4:	4443      	add	r3, r8
 8001cf6:	4688      	mov	r8, r1
 8001cf8:	4661      	mov	r1, ip
 8001cfa:	434c      	muls	r4, r1
 8001cfc:	4371      	muls	r1, r6
 8001cfe:	468c      	mov	ip, r1
 8001d00:	4641      	mov	r1, r8
 8001d02:	4377      	muls	r7, r6
 8001d04:	0c0e      	lsrs	r6, r1, #16
 8001d06:	193f      	adds	r7, r7, r4
 8001d08:	19f6      	adds	r6, r6, r7
 8001d0a:	4448      	add	r0, r9
 8001d0c:	42b4      	cmp	r4, r6
 8001d0e:	d903      	bls.n	8001d18 <__aeabi_dmul+0x2bc>
 8001d10:	2180      	movs	r1, #128	@ 0x80
 8001d12:	0249      	lsls	r1, r1, #9
 8001d14:	4689      	mov	r9, r1
 8001d16:	44cc      	add	ip, r9
 8001d18:	9902      	ldr	r1, [sp, #8]
 8001d1a:	9f00      	ldr	r7, [sp, #0]
 8001d1c:	4689      	mov	r9, r1
 8001d1e:	0431      	lsls	r1, r6, #16
 8001d20:	444f      	add	r7, r9
 8001d22:	4689      	mov	r9, r1
 8001d24:	4641      	mov	r1, r8
 8001d26:	4297      	cmp	r7, r2
 8001d28:	4192      	sbcs	r2, r2
 8001d2a:	040c      	lsls	r4, r1, #16
 8001d2c:	0c24      	lsrs	r4, r4, #16
 8001d2e:	444c      	add	r4, r9
 8001d30:	18ff      	adds	r7, r7, r3
 8001d32:	4252      	negs	r2, r2
 8001d34:	1964      	adds	r4, r4, r5
 8001d36:	18a1      	adds	r1, r4, r2
 8001d38:	429f      	cmp	r7, r3
 8001d3a:	419b      	sbcs	r3, r3
 8001d3c:	4688      	mov	r8, r1
 8001d3e:	4682      	mov	sl, r0
 8001d40:	425b      	negs	r3, r3
 8001d42:	4699      	mov	r9, r3
 8001d44:	4590      	cmp	r8, r2
 8001d46:	4192      	sbcs	r2, r2
 8001d48:	42ac      	cmp	r4, r5
 8001d4a:	41a4      	sbcs	r4, r4
 8001d4c:	44c2      	add	sl, r8
 8001d4e:	44d1      	add	r9, sl
 8001d50:	4252      	negs	r2, r2
 8001d52:	4264      	negs	r4, r4
 8001d54:	4314      	orrs	r4, r2
 8001d56:	4599      	cmp	r9, r3
 8001d58:	419b      	sbcs	r3, r3
 8001d5a:	4582      	cmp	sl, r0
 8001d5c:	4192      	sbcs	r2, r2
 8001d5e:	425b      	negs	r3, r3
 8001d60:	4252      	negs	r2, r2
 8001d62:	4313      	orrs	r3, r2
 8001d64:	464a      	mov	r2, r9
 8001d66:	0c36      	lsrs	r6, r6, #16
 8001d68:	19a4      	adds	r4, r4, r6
 8001d6a:	18e3      	adds	r3, r4, r3
 8001d6c:	4463      	add	r3, ip
 8001d6e:	025b      	lsls	r3, r3, #9
 8001d70:	0dd2      	lsrs	r2, r2, #23
 8001d72:	431a      	orrs	r2, r3
 8001d74:	9901      	ldr	r1, [sp, #4]
 8001d76:	4692      	mov	sl, r2
 8001d78:	027a      	lsls	r2, r7, #9
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	1e50      	subs	r0, r2, #1
 8001d7e:	4182      	sbcs	r2, r0
 8001d80:	0dff      	lsrs	r7, r7, #23
 8001d82:	4317      	orrs	r7, r2
 8001d84:	464a      	mov	r2, r9
 8001d86:	0252      	lsls	r2, r2, #9
 8001d88:	4317      	orrs	r7, r2
 8001d8a:	46b8      	mov	r8, r7
 8001d8c:	01db      	lsls	r3, r3, #7
 8001d8e:	d500      	bpl.n	8001d92 <__aeabi_dmul+0x336>
 8001d90:	e6ed      	b.n	8001b6e <__aeabi_dmul+0x112>
 8001d92:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <__aeabi_dmul+0x36c>)
 8001d94:	9a03      	ldr	r2, [sp, #12]
 8001d96:	445b      	add	r3, fp
 8001d98:	4691      	mov	r9, r2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	dc00      	bgt.n	8001da0 <__aeabi_dmul+0x344>
 8001d9e:	e0ac      	b.n	8001efa <__aeabi_dmul+0x49e>
 8001da0:	003a      	movs	r2, r7
 8001da2:	0752      	lsls	r2, r2, #29
 8001da4:	d100      	bne.n	8001da8 <__aeabi_dmul+0x34c>
 8001da6:	e710      	b.n	8001bca <__aeabi_dmul+0x16e>
 8001da8:	220f      	movs	r2, #15
 8001daa:	4658      	mov	r0, fp
 8001dac:	403a      	ands	r2, r7
 8001dae:	2a04      	cmp	r2, #4
 8001db0:	d000      	beq.n	8001db4 <__aeabi_dmul+0x358>
 8001db2:	e6f9      	b.n	8001ba8 <__aeabi_dmul+0x14c>
 8001db4:	e709      	b.n	8001bca <__aeabi_dmul+0x16e>
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000007ff 	.word	0x000007ff
 8001dbc:	fffffc01 	.word	0xfffffc01
 8001dc0:	feffffff 	.word	0xfeffffff
 8001dc4:	000007fe 	.word	0x000007fe
 8001dc8:	000003ff 	.word	0x000003ff
 8001dcc:	0022      	movs	r2, r4
 8001dce:	4332      	orrs	r2, r6
 8001dd0:	d06f      	beq.n	8001eb2 <__aeabi_dmul+0x456>
 8001dd2:	2c00      	cmp	r4, #0
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dmul+0x37c>
 8001dd6:	e0c2      	b.n	8001f5e <__aeabi_dmul+0x502>
 8001dd8:	0020      	movs	r0, r4
 8001dda:	f000 f9cb 	bl	8002174 <__clzsi2>
 8001dde:	0002      	movs	r2, r0
 8001de0:	0003      	movs	r3, r0
 8001de2:	3a0b      	subs	r2, #11
 8001de4:	201d      	movs	r0, #29
 8001de6:	1a82      	subs	r2, r0, r2
 8001de8:	0030      	movs	r0, r6
 8001dea:	0019      	movs	r1, r3
 8001dec:	40d0      	lsrs	r0, r2
 8001dee:	3908      	subs	r1, #8
 8001df0:	408c      	lsls	r4, r1
 8001df2:	0002      	movs	r2, r0
 8001df4:	4322      	orrs	r2, r4
 8001df6:	0034      	movs	r4, r6
 8001df8:	408c      	lsls	r4, r1
 8001dfa:	4659      	mov	r1, fp
 8001dfc:	1acb      	subs	r3, r1, r3
 8001dfe:	4986      	ldr	r1, [pc, #536]	@ (8002018 <__aeabi_dmul+0x5bc>)
 8001e00:	468b      	mov	fp, r1
 8001e02:	449b      	add	fp, r3
 8001e04:	2d0a      	cmp	r5, #10
 8001e06:	dd00      	ble.n	8001e0a <__aeabi_dmul+0x3ae>
 8001e08:	e6a4      	b.n	8001b54 <__aeabi_dmul+0xf8>
 8001e0a:	4649      	mov	r1, r9
 8001e0c:	9b00      	ldr	r3, [sp, #0]
 8001e0e:	9401      	str	r4, [sp, #4]
 8001e10:	4059      	eors	r1, r3
 8001e12:	b2cb      	uxtb	r3, r1
 8001e14:	0014      	movs	r4, r2
 8001e16:	2000      	movs	r0, #0
 8001e18:	9303      	str	r3, [sp, #12]
 8001e1a:	2d02      	cmp	r5, #2
 8001e1c:	dd00      	ble.n	8001e20 <__aeabi_dmul+0x3c4>
 8001e1e:	e667      	b.n	8001af0 <__aeabi_dmul+0x94>
 8001e20:	e6fb      	b.n	8001c1a <__aeabi_dmul+0x1be>
 8001e22:	4653      	mov	r3, sl
 8001e24:	4303      	orrs	r3, r0
 8001e26:	4698      	mov	r8, r3
 8001e28:	d03c      	beq.n	8001ea4 <__aeabi_dmul+0x448>
 8001e2a:	4653      	mov	r3, sl
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d100      	bne.n	8001e32 <__aeabi_dmul+0x3d6>
 8001e30:	e0a3      	b.n	8001f7a <__aeabi_dmul+0x51e>
 8001e32:	4650      	mov	r0, sl
 8001e34:	f000 f99e 	bl	8002174 <__clzsi2>
 8001e38:	230b      	movs	r3, #11
 8001e3a:	425b      	negs	r3, r3
 8001e3c:	469c      	mov	ip, r3
 8001e3e:	0002      	movs	r2, r0
 8001e40:	4484      	add	ip, r0
 8001e42:	0011      	movs	r1, r2
 8001e44:	4650      	mov	r0, sl
 8001e46:	3908      	subs	r1, #8
 8001e48:	4088      	lsls	r0, r1
 8001e4a:	231d      	movs	r3, #29
 8001e4c:	4680      	mov	r8, r0
 8001e4e:	4660      	mov	r0, ip
 8001e50:	1a1b      	subs	r3, r3, r0
 8001e52:	0020      	movs	r0, r4
 8001e54:	40d8      	lsrs	r0, r3
 8001e56:	0003      	movs	r3, r0
 8001e58:	4640      	mov	r0, r8
 8001e5a:	4303      	orrs	r3, r0
 8001e5c:	469a      	mov	sl, r3
 8001e5e:	0023      	movs	r3, r4
 8001e60:	408b      	lsls	r3, r1
 8001e62:	4698      	mov	r8, r3
 8001e64:	4b6c      	ldr	r3, [pc, #432]	@ (8002018 <__aeabi_dmul+0x5bc>)
 8001e66:	2500      	movs	r5, #0
 8001e68:	1a9b      	subs	r3, r3, r2
 8001e6a:	469b      	mov	fp, r3
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	9302      	str	r3, [sp, #8]
 8001e70:	e61a      	b.n	8001aa8 <__aeabi_dmul+0x4c>
 8001e72:	2d0f      	cmp	r5, #15
 8001e74:	d000      	beq.n	8001e78 <__aeabi_dmul+0x41c>
 8001e76:	e0c9      	b.n	800200c <__aeabi_dmul+0x5b0>
 8001e78:	2380      	movs	r3, #128	@ 0x80
 8001e7a:	4652      	mov	r2, sl
 8001e7c:	031b      	lsls	r3, r3, #12
 8001e7e:	421a      	tst	r2, r3
 8001e80:	d002      	beq.n	8001e88 <__aeabi_dmul+0x42c>
 8001e82:	421c      	tst	r4, r3
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dmul+0x42c>
 8001e86:	e092      	b.n	8001fae <__aeabi_dmul+0x552>
 8001e88:	2480      	movs	r4, #128	@ 0x80
 8001e8a:	4653      	mov	r3, sl
 8001e8c:	0324      	lsls	r4, r4, #12
 8001e8e:	431c      	orrs	r4, r3
 8001e90:	0324      	lsls	r4, r4, #12
 8001e92:	4642      	mov	r2, r8
 8001e94:	0b24      	lsrs	r4, r4, #12
 8001e96:	e63e      	b.n	8001b16 <__aeabi_dmul+0xba>
 8001e98:	469b      	mov	fp, r3
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	4680      	mov	r8, r0
 8001e9e:	250c      	movs	r5, #12
 8001ea0:	9302      	str	r3, [sp, #8]
 8001ea2:	e601      	b.n	8001aa8 <__aeabi_dmul+0x4c>
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	469a      	mov	sl, r3
 8001ea8:	469b      	mov	fp, r3
 8001eaa:	3301      	adds	r3, #1
 8001eac:	2504      	movs	r5, #4
 8001eae:	9302      	str	r3, [sp, #8]
 8001eb0:	e5fa      	b.n	8001aa8 <__aeabi_dmul+0x4c>
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	430d      	orrs	r5, r1
 8001eb6:	2d0a      	cmp	r5, #10
 8001eb8:	dd00      	ble.n	8001ebc <__aeabi_dmul+0x460>
 8001eba:	e64b      	b.n	8001b54 <__aeabi_dmul+0xf8>
 8001ebc:	4649      	mov	r1, r9
 8001ebe:	9800      	ldr	r0, [sp, #0]
 8001ec0:	4041      	eors	r1, r0
 8001ec2:	b2c9      	uxtb	r1, r1
 8001ec4:	9103      	str	r1, [sp, #12]
 8001ec6:	2d02      	cmp	r5, #2
 8001ec8:	dc00      	bgt.n	8001ecc <__aeabi_dmul+0x470>
 8001eca:	e096      	b.n	8001ffa <__aeabi_dmul+0x59e>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	2400      	movs	r4, #0
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	e60c      	b.n	8001af0 <__aeabi_dmul+0x94>
 8001ed6:	4649      	mov	r1, r9
 8001ed8:	2302      	movs	r3, #2
 8001eda:	9a00      	ldr	r2, [sp, #0]
 8001edc:	432b      	orrs	r3, r5
 8001ede:	4051      	eors	r1, r2
 8001ee0:	b2ca      	uxtb	r2, r1
 8001ee2:	9203      	str	r2, [sp, #12]
 8001ee4:	2b0a      	cmp	r3, #10
 8001ee6:	dd00      	ble.n	8001eea <__aeabi_dmul+0x48e>
 8001ee8:	e634      	b.n	8001b54 <__aeabi_dmul+0xf8>
 8001eea:	2d00      	cmp	r5, #0
 8001eec:	d157      	bne.n	8001f9e <__aeabi_dmul+0x542>
 8001eee:	9b03      	ldr	r3, [sp, #12]
 8001ef0:	4699      	mov	r9, r3
 8001ef2:	2400      	movs	r4, #0
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	4b49      	ldr	r3, [pc, #292]	@ (800201c <__aeabi_dmul+0x5c0>)
 8001ef8:	e60e      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001efa:	4658      	mov	r0, fp
 8001efc:	2101      	movs	r1, #1
 8001efe:	1ac9      	subs	r1, r1, r3
 8001f00:	2938      	cmp	r1, #56	@ 0x38
 8001f02:	dd00      	ble.n	8001f06 <__aeabi_dmul+0x4aa>
 8001f04:	e62f      	b.n	8001b66 <__aeabi_dmul+0x10a>
 8001f06:	291f      	cmp	r1, #31
 8001f08:	dd56      	ble.n	8001fb8 <__aeabi_dmul+0x55c>
 8001f0a:	221f      	movs	r2, #31
 8001f0c:	4654      	mov	r4, sl
 8001f0e:	4252      	negs	r2, r2
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	40dc      	lsrs	r4, r3
 8001f14:	2920      	cmp	r1, #32
 8001f16:	d007      	beq.n	8001f28 <__aeabi_dmul+0x4cc>
 8001f18:	4b41      	ldr	r3, [pc, #260]	@ (8002020 <__aeabi_dmul+0x5c4>)
 8001f1a:	4642      	mov	r2, r8
 8001f1c:	469c      	mov	ip, r3
 8001f1e:	4653      	mov	r3, sl
 8001f20:	4460      	add	r0, ip
 8001f22:	4083      	lsls	r3, r0
 8001f24:	431a      	orrs	r2, r3
 8001f26:	4690      	mov	r8, r2
 8001f28:	4642      	mov	r2, r8
 8001f2a:	2107      	movs	r1, #7
 8001f2c:	1e53      	subs	r3, r2, #1
 8001f2e:	419a      	sbcs	r2, r3
 8001f30:	000b      	movs	r3, r1
 8001f32:	4322      	orrs	r2, r4
 8001f34:	4013      	ands	r3, r2
 8001f36:	2400      	movs	r4, #0
 8001f38:	4211      	tst	r1, r2
 8001f3a:	d009      	beq.n	8001f50 <__aeabi_dmul+0x4f4>
 8001f3c:	230f      	movs	r3, #15
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b04      	cmp	r3, #4
 8001f42:	d05d      	beq.n	8002000 <__aeabi_dmul+0x5a4>
 8001f44:	1d11      	adds	r1, r2, #4
 8001f46:	4291      	cmp	r1, r2
 8001f48:	419b      	sbcs	r3, r3
 8001f4a:	000a      	movs	r2, r1
 8001f4c:	425b      	negs	r3, r3
 8001f4e:	075b      	lsls	r3, r3, #29
 8001f50:	08d2      	lsrs	r2, r2, #3
 8001f52:	431a      	orrs	r2, r3
 8001f54:	2300      	movs	r3, #0
 8001f56:	e5df      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001f58:	9b03      	ldr	r3, [sp, #12]
 8001f5a:	4699      	mov	r9, r3
 8001f5c:	e5fa      	b.n	8001b54 <__aeabi_dmul+0xf8>
 8001f5e:	9801      	ldr	r0, [sp, #4]
 8001f60:	f000 f908 	bl	8002174 <__clzsi2>
 8001f64:	0002      	movs	r2, r0
 8001f66:	0003      	movs	r3, r0
 8001f68:	3215      	adds	r2, #21
 8001f6a:	3320      	adds	r3, #32
 8001f6c:	2a1c      	cmp	r2, #28
 8001f6e:	dc00      	bgt.n	8001f72 <__aeabi_dmul+0x516>
 8001f70:	e738      	b.n	8001de4 <__aeabi_dmul+0x388>
 8001f72:	9a01      	ldr	r2, [sp, #4]
 8001f74:	3808      	subs	r0, #8
 8001f76:	4082      	lsls	r2, r0
 8001f78:	e73f      	b.n	8001dfa <__aeabi_dmul+0x39e>
 8001f7a:	f000 f8fb 	bl	8002174 <__clzsi2>
 8001f7e:	2315      	movs	r3, #21
 8001f80:	469c      	mov	ip, r3
 8001f82:	4484      	add	ip, r0
 8001f84:	0002      	movs	r2, r0
 8001f86:	4663      	mov	r3, ip
 8001f88:	3220      	adds	r2, #32
 8001f8a:	2b1c      	cmp	r3, #28
 8001f8c:	dc00      	bgt.n	8001f90 <__aeabi_dmul+0x534>
 8001f8e:	e758      	b.n	8001e42 <__aeabi_dmul+0x3e6>
 8001f90:	2300      	movs	r3, #0
 8001f92:	4698      	mov	r8, r3
 8001f94:	0023      	movs	r3, r4
 8001f96:	3808      	subs	r0, #8
 8001f98:	4083      	lsls	r3, r0
 8001f9a:	469a      	mov	sl, r3
 8001f9c:	e762      	b.n	8001e64 <__aeabi_dmul+0x408>
 8001f9e:	001d      	movs	r5, r3
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	2400      	movs	r4, #0
 8001fa4:	2002      	movs	r0, #2
 8001fa6:	9301      	str	r3, [sp, #4]
 8001fa8:	e5a2      	b.n	8001af0 <__aeabi_dmul+0x94>
 8001faa:	9002      	str	r0, [sp, #8]
 8001fac:	e632      	b.n	8001c14 <__aeabi_dmul+0x1b8>
 8001fae:	431c      	orrs	r4, r3
 8001fb0:	9b00      	ldr	r3, [sp, #0]
 8001fb2:	9a01      	ldr	r2, [sp, #4]
 8001fb4:	4699      	mov	r9, r3
 8001fb6:	e5ae      	b.n	8001b16 <__aeabi_dmul+0xba>
 8001fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002024 <__aeabi_dmul+0x5c8>)
 8001fba:	4652      	mov	r2, sl
 8001fbc:	18c3      	adds	r3, r0, r3
 8001fbe:	4640      	mov	r0, r8
 8001fc0:	409a      	lsls	r2, r3
 8001fc2:	40c8      	lsrs	r0, r1
 8001fc4:	4302      	orrs	r2, r0
 8001fc6:	4640      	mov	r0, r8
 8001fc8:	4098      	lsls	r0, r3
 8001fca:	0003      	movs	r3, r0
 8001fcc:	1e58      	subs	r0, r3, #1
 8001fce:	4183      	sbcs	r3, r0
 8001fd0:	4654      	mov	r4, sl
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	40cc      	lsrs	r4, r1
 8001fd6:	0753      	lsls	r3, r2, #29
 8001fd8:	d009      	beq.n	8001fee <__aeabi_dmul+0x592>
 8001fda:	230f      	movs	r3, #15
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b04      	cmp	r3, #4
 8001fe0:	d005      	beq.n	8001fee <__aeabi_dmul+0x592>
 8001fe2:	1d13      	adds	r3, r2, #4
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	4192      	sbcs	r2, r2
 8001fe8:	4252      	negs	r2, r2
 8001fea:	18a4      	adds	r4, r4, r2
 8001fec:	001a      	movs	r2, r3
 8001fee:	0223      	lsls	r3, r4, #8
 8001ff0:	d508      	bpl.n	8002004 <__aeabi_dmul+0x5a8>
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	2400      	movs	r4, #0
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	e58e      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8001ffa:	4689      	mov	r9, r1
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	e58b      	b.n	8001b18 <__aeabi_dmul+0xbc>
 8002000:	2300      	movs	r3, #0
 8002002:	e7a5      	b.n	8001f50 <__aeabi_dmul+0x4f4>
 8002004:	0763      	lsls	r3, r4, #29
 8002006:	0264      	lsls	r4, r4, #9
 8002008:	0b24      	lsrs	r4, r4, #12
 800200a:	e7a1      	b.n	8001f50 <__aeabi_dmul+0x4f4>
 800200c:	9b00      	ldr	r3, [sp, #0]
 800200e:	46a2      	mov	sl, r4
 8002010:	4699      	mov	r9, r3
 8002012:	9b01      	ldr	r3, [sp, #4]
 8002014:	4698      	mov	r8, r3
 8002016:	e737      	b.n	8001e88 <__aeabi_dmul+0x42c>
 8002018:	fffffc0d 	.word	0xfffffc0d
 800201c:	000007ff 	.word	0x000007ff
 8002020:	0000043e 	.word	0x0000043e
 8002024:	0000041e 	.word	0x0000041e

08002028 <__aeabi_ui2d>:
 8002028:	b510      	push	{r4, lr}
 800202a:	1e04      	subs	r4, r0, #0
 800202c:	d010      	beq.n	8002050 <__aeabi_ui2d+0x28>
 800202e:	f000 f8a1 	bl	8002174 <__clzsi2>
 8002032:	4b0e      	ldr	r3, [pc, #56]	@ (800206c <__aeabi_ui2d+0x44>)
 8002034:	1a1b      	subs	r3, r3, r0
 8002036:	055b      	lsls	r3, r3, #21
 8002038:	0d5b      	lsrs	r3, r3, #21
 800203a:	280a      	cmp	r0, #10
 800203c:	dc0f      	bgt.n	800205e <__aeabi_ui2d+0x36>
 800203e:	220b      	movs	r2, #11
 8002040:	0021      	movs	r1, r4
 8002042:	1a12      	subs	r2, r2, r0
 8002044:	40d1      	lsrs	r1, r2
 8002046:	3015      	adds	r0, #21
 8002048:	030a      	lsls	r2, r1, #12
 800204a:	4084      	lsls	r4, r0
 800204c:	0b12      	lsrs	r2, r2, #12
 800204e:	e001      	b.n	8002054 <__aeabi_ui2d+0x2c>
 8002050:	2300      	movs	r3, #0
 8002052:	2200      	movs	r2, #0
 8002054:	051b      	lsls	r3, r3, #20
 8002056:	4313      	orrs	r3, r2
 8002058:	0020      	movs	r0, r4
 800205a:	0019      	movs	r1, r3
 800205c:	bd10      	pop	{r4, pc}
 800205e:	0022      	movs	r2, r4
 8002060:	380b      	subs	r0, #11
 8002062:	4082      	lsls	r2, r0
 8002064:	0312      	lsls	r2, r2, #12
 8002066:	2400      	movs	r4, #0
 8002068:	0b12      	lsrs	r2, r2, #12
 800206a:	e7f3      	b.n	8002054 <__aeabi_ui2d+0x2c>
 800206c:	0000041e 	.word	0x0000041e

08002070 <__aeabi_d2f>:
 8002070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002072:	004b      	lsls	r3, r1, #1
 8002074:	030f      	lsls	r7, r1, #12
 8002076:	0d5b      	lsrs	r3, r3, #21
 8002078:	4c3a      	ldr	r4, [pc, #232]	@ (8002164 <__aeabi_d2f+0xf4>)
 800207a:	0f45      	lsrs	r5, r0, #29
 800207c:	b083      	sub	sp, #12
 800207e:	0a7f      	lsrs	r7, r7, #9
 8002080:	1c5e      	adds	r6, r3, #1
 8002082:	432f      	orrs	r7, r5
 8002084:	9000      	str	r0, [sp, #0]
 8002086:	9101      	str	r1, [sp, #4]
 8002088:	0fca      	lsrs	r2, r1, #31
 800208a:	00c5      	lsls	r5, r0, #3
 800208c:	4226      	tst	r6, r4
 800208e:	d00b      	beq.n	80020a8 <__aeabi_d2f+0x38>
 8002090:	4935      	ldr	r1, [pc, #212]	@ (8002168 <__aeabi_d2f+0xf8>)
 8002092:	185c      	adds	r4, r3, r1
 8002094:	2cfe      	cmp	r4, #254	@ 0xfe
 8002096:	dd13      	ble.n	80020c0 <__aeabi_d2f+0x50>
 8002098:	20ff      	movs	r0, #255	@ 0xff
 800209a:	2300      	movs	r3, #0
 800209c:	05c0      	lsls	r0, r0, #23
 800209e:	4318      	orrs	r0, r3
 80020a0:	07d2      	lsls	r2, r2, #31
 80020a2:	4310      	orrs	r0, r2
 80020a4:	b003      	add	sp, #12
 80020a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020a8:	433d      	orrs	r5, r7
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <__aeabi_d2f+0x42>
 80020ae:	2000      	movs	r0, #0
 80020b0:	e7f4      	b.n	800209c <__aeabi_d2f+0x2c>
 80020b2:	2d00      	cmp	r5, #0
 80020b4:	d0f0      	beq.n	8002098 <__aeabi_d2f+0x28>
 80020b6:	2380      	movs	r3, #128	@ 0x80
 80020b8:	03db      	lsls	r3, r3, #15
 80020ba:	20ff      	movs	r0, #255	@ 0xff
 80020bc:	433b      	orrs	r3, r7
 80020be:	e7ed      	b.n	800209c <__aeabi_d2f+0x2c>
 80020c0:	2c00      	cmp	r4, #0
 80020c2:	dd0c      	ble.n	80020de <__aeabi_d2f+0x6e>
 80020c4:	9b00      	ldr	r3, [sp, #0]
 80020c6:	00ff      	lsls	r7, r7, #3
 80020c8:	019b      	lsls	r3, r3, #6
 80020ca:	1e58      	subs	r0, r3, #1
 80020cc:	4183      	sbcs	r3, r0
 80020ce:	0f69      	lsrs	r1, r5, #29
 80020d0:	433b      	orrs	r3, r7
 80020d2:	430b      	orrs	r3, r1
 80020d4:	0759      	lsls	r1, r3, #29
 80020d6:	d127      	bne.n	8002128 <__aeabi_d2f+0xb8>
 80020d8:	08db      	lsrs	r3, r3, #3
 80020da:	b2e0      	uxtb	r0, r4
 80020dc:	e7de      	b.n	800209c <__aeabi_d2f+0x2c>
 80020de:	0021      	movs	r1, r4
 80020e0:	3117      	adds	r1, #23
 80020e2:	db31      	blt.n	8002148 <__aeabi_d2f+0xd8>
 80020e4:	2180      	movs	r1, #128	@ 0x80
 80020e6:	201e      	movs	r0, #30
 80020e8:	0409      	lsls	r1, r1, #16
 80020ea:	4339      	orrs	r1, r7
 80020ec:	1b00      	subs	r0, r0, r4
 80020ee:	281f      	cmp	r0, #31
 80020f0:	dd2d      	ble.n	800214e <__aeabi_d2f+0xde>
 80020f2:	2602      	movs	r6, #2
 80020f4:	4276      	negs	r6, r6
 80020f6:	1b34      	subs	r4, r6, r4
 80020f8:	000e      	movs	r6, r1
 80020fa:	40e6      	lsrs	r6, r4
 80020fc:	0034      	movs	r4, r6
 80020fe:	2820      	cmp	r0, #32
 8002100:	d004      	beq.n	800210c <__aeabi_d2f+0x9c>
 8002102:	481a      	ldr	r0, [pc, #104]	@ (800216c <__aeabi_d2f+0xfc>)
 8002104:	4684      	mov	ip, r0
 8002106:	4463      	add	r3, ip
 8002108:	4099      	lsls	r1, r3
 800210a:	430d      	orrs	r5, r1
 800210c:	002b      	movs	r3, r5
 800210e:	1e59      	subs	r1, r3, #1
 8002110:	418b      	sbcs	r3, r1
 8002112:	4323      	orrs	r3, r4
 8002114:	0759      	lsls	r1, r3, #29
 8002116:	d003      	beq.n	8002120 <__aeabi_d2f+0xb0>
 8002118:	210f      	movs	r1, #15
 800211a:	4019      	ands	r1, r3
 800211c:	2904      	cmp	r1, #4
 800211e:	d10b      	bne.n	8002138 <__aeabi_d2f+0xc8>
 8002120:	019b      	lsls	r3, r3, #6
 8002122:	2000      	movs	r0, #0
 8002124:	0a5b      	lsrs	r3, r3, #9
 8002126:	e7b9      	b.n	800209c <__aeabi_d2f+0x2c>
 8002128:	210f      	movs	r1, #15
 800212a:	4019      	ands	r1, r3
 800212c:	2904      	cmp	r1, #4
 800212e:	d104      	bne.n	800213a <__aeabi_d2f+0xca>
 8002130:	019b      	lsls	r3, r3, #6
 8002132:	0a5b      	lsrs	r3, r3, #9
 8002134:	b2e0      	uxtb	r0, r4
 8002136:	e7b1      	b.n	800209c <__aeabi_d2f+0x2c>
 8002138:	2400      	movs	r4, #0
 800213a:	3304      	adds	r3, #4
 800213c:	0159      	lsls	r1, r3, #5
 800213e:	d5f7      	bpl.n	8002130 <__aeabi_d2f+0xc0>
 8002140:	3401      	adds	r4, #1
 8002142:	2300      	movs	r3, #0
 8002144:	b2e0      	uxtb	r0, r4
 8002146:	e7a9      	b.n	800209c <__aeabi_d2f+0x2c>
 8002148:	2000      	movs	r0, #0
 800214a:	2300      	movs	r3, #0
 800214c:	e7a6      	b.n	800209c <__aeabi_d2f+0x2c>
 800214e:	4c08      	ldr	r4, [pc, #32]	@ (8002170 <__aeabi_d2f+0x100>)
 8002150:	191c      	adds	r4, r3, r4
 8002152:	002b      	movs	r3, r5
 8002154:	40a5      	lsls	r5, r4
 8002156:	40c3      	lsrs	r3, r0
 8002158:	40a1      	lsls	r1, r4
 800215a:	1e68      	subs	r0, r5, #1
 800215c:	4185      	sbcs	r5, r0
 800215e:	4329      	orrs	r1, r5
 8002160:	430b      	orrs	r3, r1
 8002162:	e7d7      	b.n	8002114 <__aeabi_d2f+0xa4>
 8002164:	000007fe 	.word	0x000007fe
 8002168:	fffffc80 	.word	0xfffffc80
 800216c:	fffffca2 	.word	0xfffffca2
 8002170:	fffffc82 	.word	0xfffffc82

08002174 <__clzsi2>:
 8002174:	211c      	movs	r1, #28
 8002176:	2301      	movs	r3, #1
 8002178:	041b      	lsls	r3, r3, #16
 800217a:	4298      	cmp	r0, r3
 800217c:	d301      	bcc.n	8002182 <__clzsi2+0xe>
 800217e:	0c00      	lsrs	r0, r0, #16
 8002180:	3910      	subs	r1, #16
 8002182:	0a1b      	lsrs	r3, r3, #8
 8002184:	4298      	cmp	r0, r3
 8002186:	d301      	bcc.n	800218c <__clzsi2+0x18>
 8002188:	0a00      	lsrs	r0, r0, #8
 800218a:	3908      	subs	r1, #8
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	4298      	cmp	r0, r3
 8002190:	d301      	bcc.n	8002196 <__clzsi2+0x22>
 8002192:	0900      	lsrs	r0, r0, #4
 8002194:	3904      	subs	r1, #4
 8002196:	a202      	add	r2, pc, #8	@ (adr r2, 80021a0 <__clzsi2+0x2c>)
 8002198:	5c10      	ldrb	r0, [r2, r0]
 800219a:	1840      	adds	r0, r0, r1
 800219c:	4770      	bx	lr
 800219e:	46c0      	nop			@ (mov r8, r8)
 80021a0:	02020304 	.word	0x02020304
 80021a4:	01010101 	.word	0x01010101
	...

080021b0 <LL_TIM_OC_DisablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d01e      	beq.n	80021fe <LL_TIM_OC_DisablePreload+0x4e>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	d019      	beq.n	80021fa <LL_TIM_OC_DisablePreload+0x4a>
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	2b10      	cmp	r3, #16
 80021ca:	d014      	beq.n	80021f6 <LL_TIM_OC_DisablePreload+0x46>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	2b40      	cmp	r3, #64	@ 0x40
 80021d0:	d00f      	beq.n	80021f2 <LL_TIM_OC_DisablePreload+0x42>
 80021d2:	683a      	ldr	r2, [r7, #0]
 80021d4:	2380      	movs	r3, #128	@ 0x80
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	429a      	cmp	r2, r3
 80021da:	d008      	beq.n	80021ee <LL_TIM_OC_DisablePreload+0x3e>
 80021dc:	683a      	ldr	r2, [r7, #0]
 80021de:	2380      	movs	r3, #128	@ 0x80
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d101      	bne.n	80021ea <LL_TIM_OC_DisablePreload+0x3a>
 80021e6:	2305      	movs	r3, #5
 80021e8:	e00a      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021ea:	2306      	movs	r3, #6
 80021ec:	e008      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021ee:	2304      	movs	r3, #4
 80021f0:	e006      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021f2:	2303      	movs	r3, #3
 80021f4:	e004      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021f6:	2302      	movs	r3, #2
 80021f8:	e002      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021fa:	2301      	movs	r3, #1
 80021fc:	e000      	b.n	8002200 <LL_TIM_OC_DisablePreload+0x50>
 80021fe:	2300      	movs	r3, #0
 8002200:	200f      	movs	r0, #15
 8002202:	183a      	adds	r2, r7, r0
 8002204:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3318      	adds	r3, #24
 800220a:	0019      	movs	r1, r3
 800220c:	183b      	adds	r3, r7, r0
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	4a0a      	ldr	r2, [pc, #40]	@ (800223c <LL_TIM_OC_DisablePreload+0x8c>)
 8002212:	5cd3      	ldrb	r3, [r2, r3]
 8002214:	18cb      	adds	r3, r1, r3
 8002216:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	183a      	adds	r2, r7, r0
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	4907      	ldr	r1, [pc, #28]	@ (8002240 <LL_TIM_OC_DisablePreload+0x90>)
 8002222:	5c8a      	ldrb	r2, [r1, r2]
 8002224:	0011      	movs	r1, r2
 8002226:	2208      	movs	r2, #8
 8002228:	408a      	lsls	r2, r1
 800222a:	43d2      	mvns	r2, r2
 800222c:	401a      	ands	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	601a      	str	r2, [r3, #0]
}
 8002232:	46c0      	nop			@ (mov r8, r8)
 8002234:	46bd      	mov	sp, r7
 8002236:	b004      	add	sp, #16
 8002238:	bd80      	pop	{r7, pc}
 800223a:	46c0      	nop			@ (mov r8, r8)
 800223c:	080096d0 	.word	0x080096d0
 8002240:	080096d8 	.word	0x080096d8

08002244 <TIM1_OEN_DT_CCEN_IEN_STRT>:

#include "UART_Debugging_Variables.h"
#include "UART_Debugging_Functions.h"

void TIM1_OEN_DT_CCEN_IEN_STRT()
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
	LL_TIM_OC_DisablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 8002248:	4b15      	ldr	r3, [pc, #84]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 800224a:	2110      	movs	r1, #16
 800224c:	0018      	movs	r0, r3
 800224e:	f7ff ffaf 	bl	80021b0 <LL_TIM_OC_DisablePreload>
	LL_TIM_OC_DisablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8002252:	2380      	movs	r3, #128	@ 0x80
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	4a12      	ldr	r2, [pc, #72]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002258:	0019      	movs	r1, r3
 800225a:	0010      	movs	r0, r2
 800225c:	f7ff ffa8 	bl	80021b0 <LL_TIM_OC_DisablePreload>

	TIM1->CCR2 = 0;
 8002260:	4b0f      	ldr	r3, [pc, #60]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002262:	2200      	movs	r2, #0
 8002264:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = 0;
 8002266:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002268:	2200      	movs	r2, #0
 800226a:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM1->CCER |= 0x0000;// To Enable Inverter PWM write |= 0x0550
 800226c:	4a0c      	ldr	r2, [pc, #48]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 800226e:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002270:	6a12      	ldr	r2, [r2, #32]
 8002272:	621a      	str	r2, [r3, #32]
	TIM1->SR &= ~(TIM_SR_UIF); // clear the update interrupt flag
 8002274:	4b0a      	ldr	r3, [pc, #40]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 800227a:	2101      	movs	r1, #1
 800227c:	438a      	bics	r2, r1
 800227e:	611a      	str	r2, [r3, #16]
	TIM1->DIER |= TIM_DIER_UIE;  //Update interrupt enable
 8002280:	4b07      	ldr	r3, [pc, #28]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002286:	2101      	movs	r1, #1
 8002288:	430a      	orrs	r2, r1
 800228a:	60da      	str	r2, [r3, #12]
	TIM1->CR1 |= TIM_CR1_CEN; // counter enable
 800228c:	4b04      	ldr	r3, [pc, #16]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	4b03      	ldr	r3, [pc, #12]	@ (80022a0 <TIM1_OEN_DT_CCEN_IEN_STRT+0x5c>)
 8002292:	2101      	movs	r1, #1
 8002294:	430a      	orrs	r2, r1
 8002296:	601a      	str	r2, [r3, #0]

}
 8002298:	46c0      	nop			@ (mov r8, r8)
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	46c0      	nop			@ (mov r8, r8)
 80022a0:	40012c00 	.word	0x40012c00

080022a4 <ADC_DMA_CH1_CONFIG>:

void ADC_DMA_CH1_CONFIG()
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
	DMA1_Channel1->CPAR = (uint32_t)(&(ADC1->DR));
 80022a8:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022aa:	4a09      	ldr	r2, [pc, #36]	@ (80022d0 <ADC_DMA_CH1_CONFIG+0x2c>)
 80022ac:	609a      	str	r2, [r3, #8]
	DMA1_Channel1->CMAR = (uint32_t)(&(ADC_Value));
 80022ae:	4b07      	ldr	r3, [pc, #28]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022b0:	4a08      	ldr	r2, [pc, #32]	@ (80022d4 <ADC_DMA_CH1_CONFIG+0x30>)
 80022b2:	60da      	str	r2, [r3, #12]
	DMA1_Channel1->CNDTR = 11;
 80022b4:	4b05      	ldr	r3, [pc, #20]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022b6:	220b      	movs	r2, #11
 80022b8:	605a      	str	r2, [r3, #4]
	DMA1_Channel1->CCR |= 0x0001;
 80022ba:	4b04      	ldr	r3, [pc, #16]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	4b03      	ldr	r3, [pc, #12]	@ (80022cc <ADC_DMA_CH1_CONFIG+0x28>)
 80022c0:	2101      	movs	r1, #1
 80022c2:	430a      	orrs	r2, r1
 80022c4:	601a      	str	r2, [r3, #0]
}
 80022c6:	46c0      	nop			@ (mov r8, r8)
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40020008 	.word	0x40020008
 80022d0:	40012440 	.word	0x40012440
 80022d4:	200005a0 	.word	0x200005a0

080022d8 <TIM3_CAPEN_IEN_STRT>:

void TIM3_CAPEN_IEN_STRT()
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
//	TIM3->CCER |= TIM_CCER_CC1E;//Capture enable
//	TIM3->DIER |= TIM_DIER_CC1IE | TIM_DIER_CC1DE; //DMA enable and capture CH1 interrupt enable
	TIM3->CR1 |= TIM_CR1_CEN;//Counter enable
 80022dc:	4b04      	ldr	r3, [pc, #16]	@ (80022f0 <TIM3_CAPEN_IEN_STRT+0x18>)
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	4b03      	ldr	r3, [pc, #12]	@ (80022f0 <TIM3_CAPEN_IEN_STRT+0x18>)
 80022e2:	2101      	movs	r1, #1
 80022e4:	430a      	orrs	r2, r1
 80022e6:	601a      	str	r2, [r3, #0]
}
 80022e8:	46c0      	nop			@ (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	40000400 	.word	0x40000400

080022f4 <TIM14_CH1_PWM_Config>:
	DMA1_Channel4->CNDTR = 1;
	DMA1_Channel4->CCR |= DMA_CCR_EN;
}

void TIM14_CH1_PWM_Config()
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	LL_TIM_OC_DisablePreload(TIM14, LL_TIM_CHANNEL_CH1);
 80022f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 80022fa:	2101      	movs	r1, #1
 80022fc:	0018      	movs	r0, r3
 80022fe:	f7ff ff57 	bl	80021b0 <LL_TIM_OC_DisablePreload>

	TIM14->CCER |= TIM_CCER_CC1E;
 8002302:	4b09      	ldr	r3, [pc, #36]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 8002304:	6a1a      	ldr	r2, [r3, #32]
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 8002308:	2101      	movs	r1, #1
 800230a:	430a      	orrs	r2, r1
 800230c:	621a      	str	r2, [r3, #32]
	TIM14->CCR1 = 300; //160V this is used for PV ref generation, the set voltage of PV will be 30V less than actual set voltage
 800230e:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 8002310:	2296      	movs	r2, #150	@ 0x96
 8002312:	0052      	lsls	r2, r2, #1
 8002314:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM14->CR1 |= TIM_CR1_CEN;
 8002316:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	4b03      	ldr	r3, [pc, #12]	@ (8002328 <TIM14_CH1_PWM_Config+0x34>)
 800231c:	2101      	movs	r1, #1
 800231e:	430a      	orrs	r2, r1
 8002320:	601a      	str	r2, [r3, #0]
}
 8002322:	46c0      	nop			@ (mov r8, r8)
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40002000 	.word	0x40002000

0800232c <Inverter_OFF>:

void Inverter_OFF()
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	if(TIM1->BDTR & TIM_BDTR_MOE)
 8002330:	4b1e      	ldr	r3, [pc, #120]	@ (80023ac <Inverter_OFF+0x80>)
 8002332:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002334:	2380      	movs	r3, #128	@ 0x80
 8002336:	021b      	lsls	r3, r3, #8
 8002338:	4013      	ands	r3, r2
 800233a:	d00a      	beq.n	8002352 <Inverter_OFF+0x26>
		{
			TIM1->BDTR&= ~TIM_BDTR_MOE;   // MOE disable
 800233c:	4b1b      	ldr	r3, [pc, #108]	@ (80023ac <Inverter_OFF+0x80>)
 800233e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002340:	4b1a      	ldr	r3, [pc, #104]	@ (80023ac <Inverter_OFF+0x80>)
 8002342:	491b      	ldr	r1, [pc, #108]	@ (80023b0 <Inverter_OFF+0x84>)
 8002344:	400a      	ands	r2, r1
 8002346:	645a      	str	r2, [r3, #68]	@ 0x44
			Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag=1;
 8002348:	4b1a      	ldr	r3, [pc, #104]	@ (80023b4 <Inverter_OFF+0x88>)
 800234a:	781a      	ldrb	r2, [r3, #0]
 800234c:	2120      	movs	r1, #32
 800234e:	430a      	orrs	r2, r1
 8002350:	701a      	strb	r2, [r3, #0]
		}

	if((TIM1->CCR2)||(TIM1->CCR3)||(TIM1->CCER&(~0xfaaf)))
 8002352:	4b16      	ldr	r3, [pc, #88]	@ (80023ac <Inverter_OFF+0x80>)
 8002354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002356:	2b00      	cmp	r3, #0
 8002358:	d108      	bne.n	800236c <Inverter_OFF+0x40>
 800235a:	4b14      	ldr	r3, [pc, #80]	@ (80023ac <Inverter_OFF+0x80>)
 800235c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800235e:	2b00      	cmp	r3, #0
 8002360:	d104      	bne.n	800236c <Inverter_OFF+0x40>
 8002362:	4b12      	ldr	r3, [pc, #72]	@ (80023ac <Inverter_OFF+0x80>)
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	4a14      	ldr	r2, [pc, #80]	@ (80023b8 <Inverter_OFF+0x8c>)
 8002368:	4013      	ands	r3, r2
 800236a:	d010      	beq.n	800238e <Inverter_OFF+0x62>
		{
			TIM1->CCR2 = 0;
 800236c:	4b0f      	ldr	r3, [pc, #60]	@ (80023ac <Inverter_OFF+0x80>)
 800236e:	2200      	movs	r2, #0
 8002370:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM1->CCR3 = 0;
 8002372:	4b0e      	ldr	r3, [pc, #56]	@ (80023ac <Inverter_OFF+0x80>)
 8002374:	2200      	movs	r2, #0
 8002376:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM1->CCER&= 0xfaaf;
 8002378:	4b0c      	ldr	r3, [pc, #48]	@ (80023ac <Inverter_OFF+0x80>)
 800237a:	6a1a      	ldr	r2, [r3, #32]
 800237c:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <Inverter_OFF+0x80>)
 800237e:	490f      	ldr	r1, [pc, #60]	@ (80023bc <Inverter_OFF+0x90>)
 8002380:	400a      	ands	r2, r1
 8002382:	621a      	str	r2, [r3, #32]
			Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag=1;
 8002384:	4b0b      	ldr	r3, [pc, #44]	@ (80023b4 <Inverter_OFF+0x88>)
 8002386:	781a      	ldrb	r2, [r3, #0]
 8002388:	2120      	movs	r1, #32
 800238a:	430a      	orrs	r2, r1
 800238c:	701a      	strb	r2, [r3, #0]
		}
	else
		{

		}
	if(Is_Mains_Relay_ON)
 800238e:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <Inverter_OFF+0x94>)
 8002390:	695a      	ldr	r2, [r3, #20]
 8002392:	2380      	movs	r3, #128	@ 0x80
 8002394:	019b      	lsls	r3, r3, #6
 8002396:	4013      	ands	r3, r2
 8002398:	d004      	beq.n	80023a4 <Inverter_OFF+0x78>
	{
		Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag=1;
 800239a:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <Inverter_OFF+0x88>)
 800239c:	781a      	ldrb	r2, [r3, #0]
 800239e:	2120      	movs	r1, #32
 80023a0:	430a      	orrs	r2, r1
 80023a2:	701a      	strb	r2, [r3, #0]
	}
}
 80023a4:	46c0      	nop			@ (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	46c0      	nop			@ (mov r8, r8)
 80023ac:	40012c00 	.word	0x40012c00
 80023b0:	ffff7fff 	.word	0xffff7fff
 80023b4:	200002b0 	.word	0x200002b0
 80023b8:	ffff0550 	.word	0xffff0550
 80023bc:	0000faaf 	.word	0x0000faaf
 80023c0:	48000800 	.word	0x48000800

080023c4 <Switch_Off_Mains_Relay>:

void Switch_Off_Mains_Relay()
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
	if((Cntr.Inv_Off_to_Mains_Relay_Off_Delay>=Half_Second_Count)&&(Is_Inv_Off))
 80023c8:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <Switch_Off_Mains_Relay+0x50>)
 80023ca:	69da      	ldr	r2, [r3, #28]
 80023cc:	2396      	movs	r3, #150	@ 0x96
 80023ce:	015b      	lsls	r3, r3, #5
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d31b      	bcc.n	800240c <Switch_Off_Mains_Relay+0x48>
 80023d4:	4b10      	ldr	r3, [pc, #64]	@ (8002418 <Switch_Off_Mains_Relay+0x54>)
 80023d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d117      	bne.n	800240c <Switch_Off_Mains_Relay+0x48>
 80023dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002418 <Switch_Off_Mains_Relay+0x54>)
 80023de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d113      	bne.n	800240c <Switch_Off_Mains_Relay+0x48>
 80023e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002418 <Switch_Off_Mains_Relay+0x54>)
 80023e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023e8:	2380      	movs	r3, #128	@ 0x80
 80023ea:	021b      	lsls	r3, r3, #8
 80023ec:	4013      	ands	r3, r2
 80023ee:	d10d      	bne.n	800240c <Switch_Off_Mains_Relay+0x48>
	{
		Mains_Relay_Off;
 80023f0:	4b0a      	ldr	r3, [pc, #40]	@ (800241c <Switch_Off_Mains_Relay+0x58>)
 80023f2:	695a      	ldr	r2, [r3, #20]
 80023f4:	4b09      	ldr	r3, [pc, #36]	@ (800241c <Switch_Off_Mains_Relay+0x58>)
 80023f6:	2110      	movs	r1, #16
 80023f8:	438a      	bics	r2, r1
 80023fa:	615a      	str	r2, [r3, #20]
		Cntr.Inv_Off_to_Mains_Relay_Off_Delay = 0;
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <Switch_Off_Mains_Relay+0x50>)
 80023fe:	2200      	movs	r2, #0
 8002400:	61da      	str	r2, [r3, #28]
		Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag=0;
 8002402:	4b07      	ldr	r3, [pc, #28]	@ (8002420 <Switch_Off_Mains_Relay+0x5c>)
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	2120      	movs	r1, #32
 8002408:	438a      	bics	r2, r1
 800240a:	701a      	strb	r2, [r3, #0]
	}
}
 800240c:	46c0      	nop			@ (mov r8, r8)
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	20000140 	.word	0x20000140
 8002418:	40012c00 	.word	0x40012c00
 800241c:	48001400 	.word	0x48001400
 8002420:	200002b0 	.word	0x200002b0

08002424 <Switch_On_Mains_Relay>:

void Switch_On_Mains_Relay()
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
	Mains_Relay_On;
 8002428:	4b04      	ldr	r3, [pc, #16]	@ (800243c <Switch_On_Mains_Relay+0x18>)
 800242a:	695a      	ldr	r2, [r3, #20]
 800242c:	4b03      	ldr	r3, [pc, #12]	@ (800243c <Switch_On_Mains_Relay+0x18>)
 800242e:	2110      	movs	r1, #16
 8002430:	430a      	orrs	r2, r1
 8002432:	615a      	str	r2, [r3, #20]
	//Mains_Relay_On_to_Inv_On_Delay_Flag = 1;
}
 8002434:	46c0      	nop			@ (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	46c0      	nop			@ (mov r8, r8)
 800243c:	48001400 	.word	0x48001400

08002440 <Inverter_ON>:

void Inverter_ON()
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
	//if((Cntr.Mains_Relay_On_to_Inv_On_Delay>=1000)&&(Is_Mains_Relay_ON))
	//{
	TIM1->CCER|=0x0550;  // MOE bit not enabled, only channels are enabled
 8002444:	4b04      	ldr	r3, [pc, #16]	@ (8002458 <Inverter_ON+0x18>)
 8002446:	6a1a      	ldr	r2, [r3, #32]
 8002448:	4b03      	ldr	r3, [pc, #12]	@ (8002458 <Inverter_ON+0x18>)
 800244a:	21aa      	movs	r1, #170	@ 0xaa
 800244c:	00c9      	lsls	r1, r1, #3
 800244e:	430a      	orrs	r2, r1
 8002450:	621a      	str	r2, [r3, #32]
	//Cntr.Mains_Relay_On_to_Inv_On_Delay=0;
	//}
}
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40012c00 	.word	0x40012c00

0800245c <MPPT_OFF>:

void MPPT_OFF()
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
	TIM14->CCER &= ~TIM_CCER_CC1E;
 8002460:	4b05      	ldr	r3, [pc, #20]	@ (8002478 <MPPT_OFF+0x1c>)
 8002462:	6a1a      	ldr	r2, [r3, #32]
 8002464:	4b04      	ldr	r3, [pc, #16]	@ (8002478 <MPPT_OFF+0x1c>)
 8002466:	2101      	movs	r1, #1
 8002468:	438a      	bics	r2, r1
 800246a:	621a      	str	r2, [r3, #32]
	TIM14->CCR1 = 0;
 800246c:	4b02      	ldr	r3, [pc, #8]	@ (8002478 <MPPT_OFF+0x1c>)
 800246e:	2200      	movs	r2, #0
 8002470:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40002000 	.word	0x40002000

0800247c <MPPT_ON>:

void MPPT_ON()
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
	TIM14->CCER |= TIM_CCER_CC1E;
 8002480:	4b04      	ldr	r3, [pc, #16]	@ (8002494 <MPPT_ON+0x18>)
 8002482:	6a1a      	ldr	r2, [r3, #32]
 8002484:	4b03      	ldr	r3, [pc, #12]	@ (8002494 <MPPT_ON+0x18>)
 8002486:	2101      	movs	r1, #1
 8002488:	430a      	orrs	r2, r1
 800248a:	621a      	str	r2, [r3, #32]
	//TIM14->BDTR |= TIM_BDTR_MOE; no bdtr register in timer 14
}
 800248c:	46c0      	nop			@ (mov r8, r8)
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	46c0      	nop			@ (mov r8, r8)
 8002494:	40002000 	.word	0x40002000

08002498 <ADC_Avg_And_RMS_Cal>:

void ADC_Avg_And_RMS_Cal()
{
 8002498:	b5b0      	push	{r4, r5, r7, lr}
 800249a:	b0a0      	sub	sp, #128	@ 0x80
 800249c:	af00      	add	r7, sp, #0
	/***************************Average calculation*********************************/

	 Norm_Avg.I_PV_Sum 		= Norm_Avg.I_PV_Sum + ((I_PV_ADC - Inv_Cntrl.I_Inv_Pri_Calib_Offset)<<1);         // using I_Add_Mppt to store sum of all current values of 32 values
 800249e:	4bc6      	ldr	r3, [pc, #792]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024a0:	6959      	ldr	r1, [r3, #20]
 80024a2:	4bc6      	ldr	r3, [pc, #792]	@ (80027bc <ADC_Avg_And_RMS_Cal+0x324>)
 80024a4:	885b      	ldrh	r3, [r3, #2]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	001a      	movs	r2, r3
 80024aa:	4bc5      	ldr	r3, [pc, #788]	@ (80027c0 <ADC_Avg_And_RMS_Cal+0x328>)
 80024ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	18ca      	adds	r2, r1, r3
 80024b4:	4bc0      	ldr	r3, [pc, #768]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024b6:	615a      	str	r2, [r3, #20]
	 Norm_Avg.V_PV_Sum 		= Norm_Avg.V_PV_Sum + V_PV_ADC;
 80024b8:	4bbf      	ldr	r3, [pc, #764]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	4bbf      	ldr	r3, [pc, #764]	@ (80027bc <ADC_Avg_And_RMS_Cal+0x324>)
 80024be:	88db      	ldrh	r3, [r3, #6]
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	18d2      	adds	r2, r2, r3
 80024c4:	4bbc      	ldr	r3, [pc, #752]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024c6:	611a      	str	r2, [r3, #16]
	 Norm_Avg.V_Batt_Sum 	= Norm_Avg.V_Batt_Sum + V_DC_Link_ADC;
 80024c8:	4bbb      	ldr	r3, [pc, #748]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024ca:	699a      	ldr	r2, [r3, #24]
 80024cc:	4bbb      	ldr	r3, [pc, #748]	@ (80027bc <ADC_Avg_And_RMS_Cal+0x324>)
 80024ce:	891b      	ldrh	r3, [r3, #8]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	18d2      	adds	r2, r2, r3
 80024d4:	4bb8      	ldr	r3, [pc, #736]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024d6:	619a      	str	r2, [r3, #24]

	 Cntr.ADC_Avg 			= Cntr.ADC_Avg+ 1;
 80024d8:	4bba      	ldr	r3, [pc, #744]	@ (80027c4 <ADC_Avg_And_RMS_Cal+0x32c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	1c5a      	adds	r2, r3, #1
 80024de:	4bb9      	ldr	r3, [pc, #740]	@ (80027c4 <ADC_Avg_And_RMS_Cal+0x32c>)
 80024e0:	601a      	str	r2, [r3, #0]



	 if(Cntr.ADC_Avg>Othr.Sine_Length)
 80024e2:	4bb8      	ldr	r3, [pc, #736]	@ (80027c4 <ADC_Avg_And_RMS_Cal+0x32c>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4bb8      	ldr	r3, [pc, #736]	@ (80027c8 <ADC_Avg_And_RMS_Cal+0x330>)
 80024e8:	791b      	ldrb	r3, [r3, #4]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d959      	bls.n	80025a4 <ADC_Avg_And_RMS_Cal+0x10c>
	 {
		 Norm_Avg.V_PV 		= ((Norm_Avg.V_PV_Sum*(Norm_Avg.Multiplier))>>18);
 80024f0:	4bb1      	ldr	r3, [pc, #708]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024f2:	691a      	ldr	r2, [r3, #16]
 80024f4:	4bb0      	ldr	r3, [pc, #704]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4353      	muls	r3, r2
 80024fa:	0c9a      	lsrs	r2, r3, #18
 80024fc:	4bae      	ldr	r3, [pc, #696]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80024fe:	601a      	str	r2, [r3, #0]
//		 Norm_Avg.V_PV 		= 1097;
		 Norm_Avg.V_PV 		= (Norm_Avg.V_PV * Calibration_Var.V_PV)>>11;
 8002500:	4bad      	ldr	r3, [pc, #692]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	4bb1      	ldr	r3, [pc, #708]	@ (80027cc <ADC_Avg_And_RMS_Cal+0x334>)
 8002506:	891b      	ldrh	r3, [r3, #8]
 8002508:	b29b      	uxth	r3, r3
 800250a:	4353      	muls	r3, r2
 800250c:	0ada      	lsrs	r2, r3, #11
 800250e:	4baa      	ldr	r3, [pc, #680]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002510:	601a      	str	r2, [r3, #0]
		 Norm_Avg.I_PV 		= ((Norm_Avg.I_PV_Sum*(Norm_Avg.Multiplier))>>18);            // this value can be used in the while function for reading current values
 8002512:	4ba9      	ldr	r3, [pc, #676]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	4ba8      	ldr	r3, [pc, #672]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	4353      	muls	r3, r2
 800251c:	0c9a      	lsrs	r2, r3, #18
 800251e:	4ba6      	ldr	r3, [pc, #664]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002520:	605a      	str	r2, [r3, #4]
//		 Norm_Avg.I_PV      = 435;
		 Norm_Avg.I_PV 		= (Norm_Avg.I_PV * Calibration_Var.I_PV)>>11;
 8002522:	4ba5      	ldr	r3, [pc, #660]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	4ba9      	ldr	r3, [pc, #676]	@ (80027cc <ADC_Avg_And_RMS_Cal+0x334>)
 8002528:	895b      	ldrh	r3, [r3, #10]
 800252a:	b29b      	uxth	r3, r3
 800252c:	4353      	muls	r3, r2
 800252e:	0ada      	lsrs	r2, r3, #11
 8002530:	4ba1      	ldr	r3, [pc, #644]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002532:	605a      	str	r2, [r3, #4]

//		 Norm_Avg.V_PV 		= 1097;
//		 Norm_Avg.I_PV      = 435;

		 Norm_Avg.V_Batt 	= ((Norm_Avg.V_Batt_Sum*(Norm_Avg.Multiplier))>>18);
 8002534:	4ba0      	ldr	r3, [pc, #640]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002536:	699a      	ldr	r2, [r3, #24]
 8002538:	4b9f      	ldr	r3, [pc, #636]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	4353      	muls	r3, r2
 800253e:	0c9a      	lsrs	r2, r3, #18
 8002540:	4b9d      	ldr	r3, [pc, #628]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002542:	609a      	str	r2, [r3, #8]
		 Norm_Avg.V_Batt 	= (Norm_Avg.V_Batt * Calibration_Var.V_Batt)>>11;
 8002544:	4b9c      	ldr	r3, [pc, #624]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	4ba0      	ldr	r3, [pc, #640]	@ (80027cc <ADC_Avg_And_RMS_Cal+0x334>)
 800254a:	885b      	ldrh	r3, [r3, #2]
 800254c:	b29b      	uxth	r3, r3
 800254e:	4353      	muls	r3, r2
 8002550:	0ada      	lsrs	r2, r3, #11
 8002552:	4b99      	ldr	r3, [pc, #612]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002554:	609a      	str	r2, [r3, #8]

		 if(Norm_Avg.V_PV > 4095)
 8002556:	4b98      	ldr	r3, [pc, #608]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	2380      	movs	r3, #128	@ 0x80
 800255c:	015b      	lsls	r3, r3, #5
 800255e:	429a      	cmp	r2, r3
 8002560:	d302      	bcc.n	8002568 <ADC_Avg_And_RMS_Cal+0xd0>
		 {
			 Norm_Avg.V_PV = 4095;
 8002562:	4a95      	ldr	r2, [pc, #596]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002564:	4b9a      	ldr	r3, [pc, #616]	@ (80027d0 <ADC_Avg_And_RMS_Cal+0x338>)
 8002566:	6013      	str	r3, [r2, #0]
		 }
		 if(Norm_Avg.I_PV > 4095)
 8002568:	4b93      	ldr	r3, [pc, #588]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	2380      	movs	r3, #128	@ 0x80
 800256e:	015b      	lsls	r3, r3, #5
 8002570:	429a      	cmp	r2, r3
 8002572:	d302      	bcc.n	800257a <ADC_Avg_And_RMS_Cal+0xe2>
		 {
			 Norm_Avg.I_PV = 4095;
 8002574:	4a90      	ldr	r2, [pc, #576]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002576:	4b96      	ldr	r3, [pc, #600]	@ (80027d0 <ADC_Avg_And_RMS_Cal+0x338>)
 8002578:	6053      	str	r3, [r2, #4]
		 }
		 if(Norm_Avg.V_Batt > 4095)
 800257a:	4b8f      	ldr	r3, [pc, #572]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	2380      	movs	r3, #128	@ 0x80
 8002580:	015b      	lsls	r3, r3, #5
 8002582:	429a      	cmp	r2, r3
 8002584:	d302      	bcc.n	800258c <ADC_Avg_And_RMS_Cal+0xf4>
		 {
			 Norm_Avg.V_Batt = 4095;
 8002586:	4a8c      	ldr	r2, [pc, #560]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002588:	4b91      	ldr	r3, [pc, #580]	@ (80027d0 <ADC_Avg_And_RMS_Cal+0x338>)
 800258a:	6093      	str	r3, [r2, #8]
		 }

		 Norm_Avg.I_PV_Sum=0;
 800258c:	4a8a      	ldr	r2, [pc, #552]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 800258e:	2300      	movs	r3, #0
 8002590:	6153      	str	r3, [r2, #20]
		 Norm_Avg.V_PV_Sum=0;
 8002592:	4a89      	ldr	r2, [pc, #548]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002594:	2300      	movs	r3, #0
 8002596:	6113      	str	r3, [r2, #16]
		 Norm_Avg.V_Batt_Sum=0;
 8002598:	4a87      	ldr	r2, [pc, #540]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 800259a:	2300      	movs	r3, #0
 800259c:	6193      	str	r3, [r2, #24]

		 Cntr.ADC_Avg=1;
 800259e:	4a89      	ldr	r2, [pc, #548]	@ (80027c4 <ADC_Avg_And_RMS_Cal+0x32c>)
 80025a0:	2301      	movs	r3, #1
 80025a2:	6013      	str	r3, [r2, #0]

	 }

	 /***************************RMS calculation*********************************/

	 Norm_ADC.V_Mains_AC 			= -((Mains_Volt_ADC-Inv_Cntrl.V_Mains_Calib_Offset)<<1);
 80025a4:	4b85      	ldr	r3, [pc, #532]	@ (80027bc <ADC_Avg_And_RMS_Cal+0x324>)
 80025a6:	895b      	ldrh	r3, [r3, #10]
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	0019      	movs	r1, r3
 80025ac:	4a84      	ldr	r2, [pc, #528]	@ (80027c0 <ADC_Avg_And_RMS_Cal+0x328>)
 80025ae:	23b2      	movs	r3, #178	@ 0xb2
 80025b0:	5ad3      	ldrh	r3, [r2, r3]
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	1acb      	subs	r3, r1, r3
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	425a      	negs	r2, r3
 80025ba:	4b86      	ldr	r3, [pc, #536]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 80025bc:	605a      	str	r2, [r3, #4]
	 Norm_ADC.I_Inv_Pri_AC 			= ((I_Inv_pri_ADC - Inv_Cntrl.I_Inv_Pri_Calib_Offset )<<1); // shifting the ADC values according to offset (500/4096)
 80025be:	4b7f      	ldr	r3, [pc, #508]	@ (80027bc <ADC_Avg_And_RMS_Cal+0x324>)
 80025c0:	889b      	ldrh	r3, [r3, #4]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	001a      	movs	r2, r3
 80025c6:	4b7e      	ldr	r3, [pc, #504]	@ (80027c0 <ADC_Avg_And_RMS_Cal+0x328>)
 80025c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	005a      	lsls	r2, r3, #1
 80025ce:	4b81      	ldr	r3, [pc, #516]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 80025d0:	601a      	str	r2, [r3, #0]
	 Norm_ADC.I_Mains_CT 			= ((I_Mains_CT_ADC - Inv_Cntrl.I_Inv_CT_Calib_Offset )<<1);
 80025d2:	4b7a      	ldr	r3, [pc, #488]	@ (80027bc <ADC_Avg_And_RMS_Cal+0x324>)
 80025d4:	8a5b      	ldrh	r3, [r3, #18]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	0019      	movs	r1, r3
 80025da:	4a79      	ldr	r2, [pc, #484]	@ (80027c0 <ADC_Avg_And_RMS_Cal+0x328>)
 80025dc:	2388      	movs	r3, #136	@ 0x88
 80025de:	58d3      	ldr	r3, [r2, r3]
 80025e0:	1acb      	subs	r3, r1, r3
 80025e2:	005a      	lsls	r2, r3, #1
 80025e4:	4b7b      	ldr	r3, [pc, #492]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 80025e6:	60da      	str	r2, [r3, #12]
	 Norm_ADC.Earth_Fault           = ((Earth_Fault_ADC - Inv_Cntrl.Earth_Fault_Calib_Offset)<<1);
 80025e8:	4b74      	ldr	r3, [pc, #464]	@ (80027bc <ADC_Avg_And_RMS_Cal+0x324>)
 80025ea:	89db      	ldrh	r3, [r3, #14]
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	0019      	movs	r1, r3
 80025f0:	4a73      	ldr	r2, [pc, #460]	@ (80027c0 <ADC_Avg_And_RMS_Cal+0x328>)
 80025f2:	23b8      	movs	r3, #184	@ 0xb8
 80025f4:	5ad3      	ldrh	r3, [r2, r3]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	1acb      	subs	r3, r1, r3
 80025fa:	005a      	lsls	r2, r3, #1
 80025fc:	4b75      	ldr	r3, [pc, #468]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 80025fe:	63da      	str	r2, [r3, #60]	@ 0x3c

//	 Norm_ADC.V_Mains_AC 		= 1097;
//	 Norm_ADC.I_Inv_Pri_AC      = 435;

	 Norm_ADC.Mains_Power_Sum 		= ( Norm_ADC.Mains_Power_Sum +(Norm_ADC.V_Mains_AC* Norm_ADC.I_Inv_Pri_AC));
 8002600:	4b74      	ldr	r3, [pc, #464]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 8002602:	6918      	ldr	r0, [r3, #16]
 8002604:	6959      	ldr	r1, [r3, #20]
 8002606:	4b73      	ldr	r3, [pc, #460]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	4b72      	ldr	r3, [pc, #456]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4353      	muls	r3, r2
 8002610:	653b      	str	r3, [r7, #80]	@ 0x50
 8002612:	17db      	asrs	r3, r3, #31
 8002614:	657b      	str	r3, [r7, #84]	@ 0x54
 8002616:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002618:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800261a:	1812      	adds	r2, r2, r0
 800261c:	414b      	adcs	r3, r1
 800261e:	496d      	ldr	r1, [pc, #436]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 8002620:	610a      	str	r2, [r1, #16]
 8002622:	614b      	str	r3, [r1, #20]

	 Norm_Rms.V_Mains_Sq_Sum 		= (Norm_Rms.V_Mains_Sq_Sum + (Norm_ADC.V_Mains_AC*Norm_ADC.V_Mains_AC));     // using Grid_V_Add we store sum of all voltage square values of  191 voltages
 8002624:	4b6c      	ldr	r3, [pc, #432]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 8002626:	6999      	ldr	r1, [r3, #24]
 8002628:	4b6a      	ldr	r3, [pc, #424]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	4b69      	ldr	r3, [pc, #420]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	4353      	muls	r3, r2
 8002632:	18ca      	adds	r2, r1, r3
 8002634:	4b68      	ldr	r3, [pc, #416]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 8002636:	619a      	str	r2, [r3, #24]
	 Norm_Rms.I_Inv_Pri_Sq_Sum 		= (Norm_Rms.I_Inv_Pri_Sq_Sum + (Norm_ADC.I_Inv_Pri_AC*Norm_ADC.I_Inv_Pri_AC));
 8002638:	4b67      	ldr	r3, [pc, #412]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 800263a:	6919      	ldr	r1, [r3, #16]
 800263c:	4b65      	ldr	r3, [pc, #404]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	4b64      	ldr	r3, [pc, #400]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4353      	muls	r3, r2
 8002646:	18ca      	adds	r2, r1, r3
 8002648:	4b63      	ldr	r3, [pc, #396]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 800264a:	611a      	str	r2, [r3, #16]
	 Norm_Rms.I_Mains_CT_Sq_Sum 	= (Norm_Rms.I_Mains_CT_Sq_Sum + (Norm_ADC.I_Mains_CT*Norm_ADC.I_Mains_CT));
 800264c:	4b62      	ldr	r3, [pc, #392]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 800264e:	6959      	ldr	r1, [r3, #20]
 8002650:	4b60      	ldr	r3, [pc, #384]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 8002652:	68da      	ldr	r2, [r3, #12]
 8002654:	4b5f      	ldr	r3, [pc, #380]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4353      	muls	r3, r2
 800265a:	18ca      	adds	r2, r1, r3
 800265c:	4b5e      	ldr	r3, [pc, #376]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 800265e:	615a      	str	r2, [r3, #20]
	 Norm_Rms.Earth_Fault_Sq_Sum    = (Norm_Rms.Earth_Fault_Sq_Sum + (Norm_ADC.Earth_Fault*Norm_ADC.Earth_Fault));
 8002660:	4b5d      	ldr	r3, [pc, #372]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 8002662:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002664:	4b5b      	ldr	r3, [pc, #364]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 8002666:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002668:	4b5a      	ldr	r3, [pc, #360]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 800266a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266c:	4353      	muls	r3, r2
 800266e:	18ca      	adds	r2, r1, r3
 8002670:	4b59      	ldr	r3, [pc, #356]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 8002672:	64da      	str	r2, [r3, #76]	@ 0x4c

	 Cntr.Mean_Sq_Sum 				= Cntr.Mean_Sq_Sum+1;
 8002674:	4b53      	ldr	r3, [pc, #332]	@ (80027c4 <ADC_Avg_And_RMS_Cal+0x32c>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	1c5a      	adds	r2, r3, #1
 800267a:	4b52      	ldr	r3, [pc, #328]	@ (80027c4 <ADC_Avg_And_RMS_Cal+0x32c>)
 800267c:	605a      	str	r2, [r3, #4]

	 if(Cntr.Mean_Sq_Sum>Othr.Sine_Length)
 800267e:	4b51      	ldr	r3, [pc, #324]	@ (80027c4 <ADC_Avg_And_RMS_Cal+0x32c>)
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	4b51      	ldr	r3, [pc, #324]	@ (80027c8 <ADC_Avg_And_RMS_Cal+0x330>)
 8002684:	791b      	ldrb	r3, [r3, #4]
 8002686:	b2db      	uxtb	r3, r3
 8002688:	429a      	cmp	r2, r3
 800268a:	d800      	bhi.n	800268e <ADC_Avg_And_RMS_Cal+0x1f6>
 800268c:	e0eb      	b.n	8002866 <ADC_Avg_And_RMS_Cal+0x3ce>
	 {
		 Norm_Rms.V_Mains_Mean_Sq 	= (((uint64_t)Norm_Rms.V_Mains_Sq_Sum*Norm_Avg.Multiplier))>>18;           // division by 192 has been shifted
 800268e:	4b52      	ldr	r3, [pc, #328]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002694:	2300      	movs	r3, #0
 8002696:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002698:	4b47      	ldr	r3, [pc, #284]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	643b      	str	r3, [r7, #64]	@ 0x40
 800269e:	2300      	movs	r3, #0
 80026a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80026a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80026a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026a6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80026a8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80026aa:	f7fd fdf3 	bl	8000294 <__aeabi_lmul>
 80026ae:	0002      	movs	r2, r0
 80026b0:	000b      	movs	r3, r1
 80026b2:	0399      	lsls	r1, r3, #14
 80026b4:	0c94      	lsrs	r4, r2, #18
 80026b6:	430c      	orrs	r4, r1
 80026b8:	0c9d      	lsrs	r5, r3, #18
 80026ba:	4b47      	ldr	r3, [pc, #284]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 80026bc:	631c      	str	r4, [r3, #48]	@ 0x30
 80026be:	635d      	str	r5, [r3, #52]	@ 0x34
		 Norm_Rms.I_Inv_Pri_Mean_Sq = (((uint64_t)Norm_Rms.I_Inv_Pri_Sq_Sum*Norm_Avg.Multiplier)>>18);
 80026c0:	4b45      	ldr	r3, [pc, #276]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 80026c2:	691b      	ldr	r3, [r3, #16]
 80026c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80026c6:	2300      	movs	r3, #0
 80026c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026ca:	4b3b      	ldr	r3, [pc, #236]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80026d0:	2300      	movs	r3, #0
 80026d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80026d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80026da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80026dc:	f7fd fdda 	bl	8000294 <__aeabi_lmul>
 80026e0:	0002      	movs	r2, r0
 80026e2:	000b      	movs	r3, r1
 80026e4:	0399      	lsls	r1, r3, #14
 80026e6:	0c90      	lsrs	r0, r2, #18
 80026e8:	67b8      	str	r0, [r7, #120]	@ 0x78
 80026ea:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80026ec:	4308      	orrs	r0, r1
 80026ee:	67b8      	str	r0, [r7, #120]	@ 0x78
 80026f0:	0c9b      	lsrs	r3, r3, #18
 80026f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026f4:	4b38      	ldr	r3, [pc, #224]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 80026f6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80026f8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80026fa:	6219      	str	r1, [r3, #32]
 80026fc:	625a      	str	r2, [r3, #36]	@ 0x24
		 Norm_Rms.I_Mains_CT_Mean_Sq = (((uint64_t)Norm_Rms.I_Mains_CT_Sq_Sum*Norm_Avg.Multiplier)>>18);
 80026fe:	4b36      	ldr	r3, [pc, #216]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002704:	2300      	movs	r3, #0
 8002706:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002708:	4b2b      	ldr	r3, [pc, #172]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 800270a:	6a1b      	ldr	r3, [r3, #32]
 800270c:	623b      	str	r3, [r7, #32]
 800270e:	2300      	movs	r3, #0
 8002710:	627b      	str	r3, [r7, #36]	@ 0x24
 8002712:	6a3a      	ldr	r2, [r7, #32]
 8002714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002716:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002718:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800271a:	f7fd fdbb 	bl	8000294 <__aeabi_lmul>
 800271e:	0002      	movs	r2, r0
 8002720:	000b      	movs	r3, r1
 8002722:	0399      	lsls	r1, r3, #14
 8002724:	0c90      	lsrs	r0, r2, #18
 8002726:	6738      	str	r0, [r7, #112]	@ 0x70
 8002728:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800272a:	4308      	orrs	r0, r1
 800272c:	6738      	str	r0, [r7, #112]	@ 0x70
 800272e:	0c9b      	lsrs	r3, r3, #18
 8002730:	677b      	str	r3, [r7, #116]	@ 0x74
 8002732:	4b29      	ldr	r3, [pc, #164]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 8002734:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8002736:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002738:	6299      	str	r1, [r3, #40]	@ 0x28
 800273a:	62da      	str	r2, [r3, #44]	@ 0x2c
		 Norm_Rms.Earth_Fault_Mean_Sq = (((uint64_t)Norm_Rms.Earth_Fault_Sq_Sum *Norm_Avg.Multiplier)>>18);
 800273c:	4b26      	ldr	r3, [pc, #152]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 800273e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002740:	61bb      	str	r3, [r7, #24]
 8002742:	2300      	movs	r3, #0
 8002744:	61fb      	str	r3, [r7, #28]
 8002746:	4b1c      	ldr	r3, [pc, #112]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	613b      	str	r3, [r7, #16]
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	69b8      	ldr	r0, [r7, #24]
 8002756:	69f9      	ldr	r1, [r7, #28]
 8002758:	f7fd fd9c 	bl	8000294 <__aeabi_lmul>
 800275c:	0002      	movs	r2, r0
 800275e:	000b      	movs	r3, r1
 8002760:	0399      	lsls	r1, r3, #14
 8002762:	0c90      	lsrs	r0, r2, #18
 8002764:	66b8      	str	r0, [r7, #104]	@ 0x68
 8002766:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002768:	4308      	orrs	r0, r1
 800276a:	66b8      	str	r0, [r7, #104]	@ 0x68
 800276c:	0c9b      	lsrs	r3, r3, #18
 800276e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002770:	4b19      	ldr	r3, [pc, #100]	@ (80027d8 <ADC_Avg_And_RMS_Cal+0x340>)
 8002772:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002774:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002776:	6519      	str	r1, [r3, #80]	@ 0x50
 8002778:	655a      	str	r2, [r3, #84]	@ 0x54

		 if(Norm_ADC.Mains_Power_Sum >= 0)
 800277a:	4b16      	ldr	r3, [pc, #88]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	695b      	ldr	r3, [r3, #20]
 8002780:	2b00      	cmp	r3, #0
 8002782:	db2b      	blt.n	80027dc <ADC_Avg_And_RMS_Cal+0x344>
		 {
			 Norm_ADC.Mains_Power_Mean= ((uint64_t)(Norm_ADC.Mains_Power_Sum*Norm_Avg.Multiplier))>>18; // for calculating the actual power consumed(KW)
 8002784:	4b13      	ldr	r3, [pc, #76]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 8002786:	6918      	ldr	r0, [r3, #16]
 8002788:	6959      	ldr	r1, [r3, #20]
 800278a:	4b0b      	ldr	r3, [pc, #44]	@ (80027b8 <ADC_Avg_And_RMS_Cal+0x320>)
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	2300      	movs	r3, #0
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	68ba      	ldr	r2, [r7, #8]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f7fd fd7c 	bl	8000294 <__aeabi_lmul>
 800279c:	0002      	movs	r2, r0
 800279e:	000b      	movs	r3, r1
 80027a0:	0399      	lsls	r1, r3, #14
 80027a2:	0c90      	lsrs	r0, r2, #18
 80027a4:	6638      	str	r0, [r7, #96]	@ 0x60
 80027a6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80027a8:	4308      	orrs	r0, r1
 80027aa:	6638      	str	r0, [r7, #96]	@ 0x60
 80027ac:	0c9b      	lsrs	r3, r3, #18
 80027ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80027b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80027b2:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <ADC_Avg_And_RMS_Cal+0x33c>)
 80027b4:	619a      	str	r2, [r3, #24]
 80027b6:	e038      	b.n	800282a <ADC_Avg_And_RMS_Cal+0x392>
 80027b8:	200000b8 	.word	0x200000b8
 80027bc:	200005a0 	.word	0x200005a0
 80027c0:	200002b0 	.word	0x200002b0
 80027c4:	20000140 	.word	0x20000140
 80027c8:	200001f4 	.word	0x200001f4
 80027cc:	20000580 	.word	0x20000580
 80027d0:	00000fff 	.word	0x00000fff
 80027d4:	20000078 	.word	0x20000078
 80027d8:	200000e8 	.word	0x200000e8
		 }
		 else
		 {
			 Norm_ADC.Mains_Power_Sum = -Norm_ADC.Mains_Power_Sum;
 80027dc:	4b24      	ldr	r3, [pc, #144]	@ (8002870 <ADC_Avg_And_RMS_Cal+0x3d8>)
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	2000      	movs	r0, #0
 80027e4:	2100      	movs	r1, #0
 80027e6:	1a80      	subs	r0, r0, r2
 80027e8:	4199      	sbcs	r1, r3
 80027ea:	0002      	movs	r2, r0
 80027ec:	000b      	movs	r3, r1
 80027ee:	4920      	ldr	r1, [pc, #128]	@ (8002870 <ADC_Avg_And_RMS_Cal+0x3d8>)
 80027f0:	610a      	str	r2, [r1, #16]
 80027f2:	614b      	str	r3, [r1, #20]
			 Norm_ADC.Mains_Power_Mean= -(((uint64_t)(Norm_ADC.Mains_Power_Sum*Norm_Avg.Multiplier))>>18); // for calculating the actual power consumed(KW)
 80027f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002870 <ADC_Avg_And_RMS_Cal+0x3d8>)
 80027f6:	6918      	ldr	r0, [r3, #16]
 80027f8:	6959      	ldr	r1, [r3, #20]
 80027fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002874 <ADC_Avg_And_RMS_Cal+0x3dc>)
 80027fc:	6a1b      	ldr	r3, [r3, #32]
 80027fe:	603b      	str	r3, [r7, #0]
 8002800:	2300      	movs	r3, #0
 8002802:	607b      	str	r3, [r7, #4]
 8002804:	683a      	ldr	r2, [r7, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f7fd fd44 	bl	8000294 <__aeabi_lmul>
 800280c:	0002      	movs	r2, r0
 800280e:	000b      	movs	r3, r1
 8002810:	0399      	lsls	r1, r3, #14
 8002812:	0c90      	lsrs	r0, r2, #18
 8002814:	65b8      	str	r0, [r7, #88]	@ 0x58
 8002816:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002818:	4308      	orrs	r0, r1
 800281a:	65b8      	str	r0, [r7, #88]	@ 0x58
 800281c:	0c9b      	lsrs	r3, r3, #18
 800281e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002820:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002822:	425b      	negs	r3, r3
 8002824:	001a      	movs	r2, r3
 8002826:	4b12      	ldr	r3, [pc, #72]	@ (8002870 <ADC_Avg_And_RMS_Cal+0x3d8>)
 8002828:	619a      	str	r2, [r3, #24]
//		 {
//			 Norm_ADC.Mains_Power_CT_Sum = -Norm_ADC.Mains_Power_CT_Sum;
//			 Norm_ADC.Mains_Power_CT_Mean= -(((uint64_t)(Norm_ADC.Mains_Power_CT_Sum*Norm_Avg.Multiplier))>>18); // for calculating the actual power consumed(KW)
//		 }

		 Norm_ADC.Mains_Power_Sum= 0;
 800282a:	4911      	ldr	r1, [pc, #68]	@ (8002870 <ADC_Avg_And_RMS_Cal+0x3d8>)
 800282c:	2200      	movs	r2, #0
 800282e:	2300      	movs	r3, #0
 8002830:	610a      	str	r2, [r1, #16]
 8002832:	614b      	str	r3, [r1, #20]
//		 Norm_ADC.Mains_Power_CT_Sum = 0;
         Norm_ADC.Inv_Power_Sum=0;
 8002834:	490e      	ldr	r1, [pc, #56]	@ (8002870 <ADC_Avg_And_RMS_Cal+0x3d8>)
 8002836:	2200      	movs	r2, #0
 8002838:	2300      	movs	r3, #0
 800283a:	630a      	str	r2, [r1, #48]	@ 0x30
 800283c:	634b      	str	r3, [r1, #52]	@ 0x34

		 Norm_Rms.V_Mains_Sq_Sum= 0;
 800283e:	4b0e      	ldr	r3, [pc, #56]	@ (8002878 <ADC_Avg_And_RMS_Cal+0x3e0>)
 8002840:	2200      	movs	r2, #0
 8002842:	619a      	str	r2, [r3, #24]
		 Norm_Rms.I_Inv_Pri_Sq_Sum = 0;
 8002844:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <ADC_Avg_And_RMS_Cal+0x3e0>)
 8002846:	2200      	movs	r2, #0
 8002848:	611a      	str	r2, [r3, #16]
		 Norm_Rms.I_Mains_CT_Sq_Sum = 0;
 800284a:	4b0b      	ldr	r3, [pc, #44]	@ (8002878 <ADC_Avg_And_RMS_Cal+0x3e0>)
 800284c:	2200      	movs	r2, #0
 800284e:	615a      	str	r2, [r3, #20]
		 Norm_Rms.Earth_Fault_Sq_Sum = 0;
 8002850:	4b09      	ldr	r3, [pc, #36]	@ (8002878 <ADC_Avg_And_RMS_Cal+0x3e0>)
 8002852:	2200      	movs	r2, #0
 8002854:	64da      	str	r2, [r3, #76]	@ 0x4c

		 Inv_Cntrl.RMS_Sqrt_Calc_Request=1;
 8002856:	4b09      	ldr	r3, [pc, #36]	@ (800287c <ADC_Avg_And_RMS_Cal+0x3e4>)
 8002858:	781a      	ldrb	r2, [r3, #0]
 800285a:	2101      	movs	r1, #1
 800285c:	430a      	orrs	r2, r1
 800285e:	701a      	strb	r2, [r3, #0]
		 Cntr.Mean_Sq_Sum=1;
 8002860:	4b07      	ldr	r3, [pc, #28]	@ (8002880 <ADC_Avg_And_RMS_Cal+0x3e8>)
 8002862:	2201      	movs	r2, #1
 8002864:	605a      	str	r2, [r3, #4]
	}
}
 8002866:	46c0      	nop			@ (mov r8, r8)
 8002868:	46bd      	mov	sp, r7
 800286a:	b020      	add	sp, #128	@ 0x80
 800286c:	bdb0      	pop	{r4, r5, r7, pc}
 800286e:	46c0      	nop			@ (mov r8, r8)
 8002870:	20000078 	.word	0x20000078
 8002874:	200000b8 	.word	0x200000b8
 8002878:	200000e8 	.word	0x200000e8
 800287c:	200002b0 	.word	0x200002b0
 8002880:	20000140 	.word	0x20000140

08002884 <PV_Duty_Dec_Code>:

void PV_Duty_Dec_Code()
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
	if(PV_Cntrl.Duty_Dec==1)
 8002888:	4b16      	ldr	r3, [pc, #88]	@ (80028e4 <PV_Duty_Dec_Code+0x60>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	079b      	lsls	r3, r3, #30
 800288e:	0fdb      	lsrs	r3, r3, #31
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b01      	cmp	r3, #1
 8002894:	d122      	bne.n	80028dc <PV_Duty_Dec_Code+0x58>
	{
//		PV_Cntrl.Delta_Duty = PV_Cntrl.Delta_Duty_Neg_Step;
		PV_Cntrl.Duty_Dec=0;
 8002896:	4b13      	ldr	r3, [pc, #76]	@ (80028e4 <PV_Duty_Dec_Code+0x60>)
 8002898:	781a      	ldrb	r2, [r3, #0]
 800289a:	2102      	movs	r1, #2
 800289c:	438a      	bics	r2, r1
 800289e:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.Duty_Inc=0;
 80028a0:	4b10      	ldr	r3, [pc, #64]	@ (80028e4 <PV_Duty_Dec_Code+0x60>)
 80028a2:	781a      	ldrb	r2, [r3, #0]
 80028a4:	2101      	movs	r1, #1
 80028a6:	438a      	bics	r2, r1
 80028a8:	701a      	strb	r2, [r3, #0]

		if(MPPT_PWM_Channel>=PV_Cntrl.Delta_Duty)               //  checking if TIM1_CCR1 has not gone below a user defined value
 80028aa:	4b0f      	ldr	r3, [pc, #60]	@ (80028e8 <PV_Duty_Dec_Code+0x64>)
 80028ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ae:	4a0d      	ldr	r2, [pc, #52]	@ (80028e4 <PV_Duty_Dec_Code+0x60>)
 80028b0:	89d2      	ldrh	r2, [r2, #14]
 80028b2:	b292      	uxth	r2, r2
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d309      	bcc.n	80028cc <PV_Duty_Dec_Code+0x48>
			{
				MPPT_PWM_Channel=((MPPT_PWM_Channel)-PV_Cntrl.Delta_Duty);
 80028b8:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <PV_Duty_Dec_Code+0x64>)
 80028ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028bc:	4b09      	ldr	r3, [pc, #36]	@ (80028e4 <PV_Duty_Dec_Code+0x60>)
 80028be:	89db      	ldrh	r3, [r3, #14]
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	0019      	movs	r1, r3
 80028c4:	4b08      	ldr	r3, [pc, #32]	@ (80028e8 <PV_Duty_Dec_Code+0x64>)
 80028c6:	1a52      	subs	r2, r2, r1
 80028c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80028ca:	e002      	b.n	80028d2 <PV_Duty_Dec_Code+0x4e>
			}
		else
			{
				MPPT_PWM_Channel=0;
 80028cc:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <PV_Duty_Dec_Code+0x64>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	635a      	str	r2, [r3, #52]	@ 0x34
			}
		PV_Cntrl.Duty_Sweep_Mode=0;        // since we have decremented duty cycle and intend to futher decrease the duty cycle
 80028d2:	4b04      	ldr	r3, [pc, #16]	@ (80028e4 <PV_Duty_Dec_Code+0x60>)
 80028d4:	781a      	ldrb	r2, [r3, #0]
 80028d6:	2104      	movs	r1, #4
 80028d8:	438a      	bics	r2, r1
 80028da:	701a      	strb	r2, [r3, #0]
	}
}
 80028dc:	46c0      	nop			@ (mov r8, r8)
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	46c0      	nop			@ (mov r8, r8)
 80028e4:	20000390 	.word	0x20000390
 80028e8:	40002000 	.word	0x40002000

080028ec <PV_Duty_Inc_Code>:

void PV_Duty_Inc_Code()
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
	if(PV_Cntrl.Duty_Inc==1)
 80028f0:	4b15      	ldr	r3, [pc, #84]	@ (8002948 <PV_Duty_Inc_Code+0x5c>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	07db      	lsls	r3, r3, #31
 80028f6:	0fdb      	lsrs	r3, r3, #31
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d121      	bne.n	8002942 <PV_Duty_Inc_Code+0x56>
	{
//		PV_Cntrl.Delta_Duty = PV_Cntrl.Delta_Duty_Pos_Step;
		if((MPPT_PWM_Channel)<=((MPPT_Time_Period) - PV_Cntrl.Delta_Duty))
 80028fe:	4b13      	ldr	r3, [pc, #76]	@ (800294c <PV_Duty_Inc_Code+0x60>)
 8002900:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002902:	4b12      	ldr	r3, [pc, #72]	@ (800294c <PV_Duty_Inc_Code+0x60>)
 8002904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002906:	4910      	ldr	r1, [pc, #64]	@ (8002948 <PV_Duty_Inc_Code+0x5c>)
 8002908:	89c9      	ldrh	r1, [r1, #14]
 800290a:	b289      	uxth	r1, r1
 800290c:	1a5b      	subs	r3, r3, r1
 800290e:	429a      	cmp	r2, r3
 8002910:	d80e      	bhi.n	8002930 <PV_Duty_Inc_Code+0x44>
			{
				MPPT_PWM_Channel = ((MPPT_PWM_Channel)+PV_Cntrl.Delta_Duty);
 8002912:	4b0e      	ldr	r3, [pc, #56]	@ (800294c <PV_Duty_Inc_Code+0x60>)
 8002914:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002916:	4b0c      	ldr	r3, [pc, #48]	@ (8002948 <PV_Duty_Inc_Code+0x5c>)
 8002918:	89db      	ldrh	r3, [r3, #14]
 800291a:	b29b      	uxth	r3, r3
 800291c:	0019      	movs	r1, r3
 800291e:	4b0b      	ldr	r3, [pc, #44]	@ (800294c <PV_Duty_Inc_Code+0x60>)
 8002920:	1852      	adds	r2, r2, r1
 8002922:	635a      	str	r2, [r3, #52]	@ 0x34
				PV_Cntrl.Duty_Inc=0;
 8002924:	4b08      	ldr	r3, [pc, #32]	@ (8002948 <PV_Duty_Inc_Code+0x5c>)
 8002926:	781a      	ldrb	r2, [r3, #0]
 8002928:	2101      	movs	r1, #1
 800292a:	438a      	bics	r2, r1
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	e003      	b.n	8002938 <PV_Duty_Inc_Code+0x4c>
			}
		else
			{
				MPPT_PWM_Channel = MPPT_Time_Period;
 8002930:	4a06      	ldr	r2, [pc, #24]	@ (800294c <PV_Duty_Inc_Code+0x60>)
 8002932:	4b06      	ldr	r3, [pc, #24]	@ (800294c <PV_Duty_Inc_Code+0x60>)
 8002934:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002936:	635a      	str	r2, [r3, #52]	@ 0x34
			}
		PV_Cntrl.Duty_Sweep_Mode=1;       // since we have incremented duty cycle and intend to futher increase the duty cycle
 8002938:	4b03      	ldr	r3, [pc, #12]	@ (8002948 <PV_Duty_Inc_Code+0x5c>)
 800293a:	781a      	ldrb	r2, [r3, #0]
 800293c:	2104      	movs	r1, #4
 800293e:	430a      	orrs	r2, r1
 8002940:	701a      	strb	r2, [r3, #0]
	}
}
 8002942:	46c0      	nop			@ (mov r8, r8)
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	20000390 	.word	0x20000390
 800294c:	40002000 	.word	0x40002000

08002950 <Update_Sine_Freq_To_Grid_Freq>:

void Update_Sine_Freq_To_Grid_Freq()
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
	if(Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag == 0)
 8002954:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <Update_Sine_Freq_To_Grid_Freq+0x38>)
 8002956:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002958:	079b      	lsls	r3, r3, #30
 800295a:	0fdb      	lsrs	r3, r3, #31
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10f      	bne.n	8002982 <Update_Sine_Freq_To_Grid_Freq+0x32>
	{

		Inv_Cntrl.Time_Period_Grid_Shifted = (Inv_Cntrl.Time_Period_Grid>>5)-1;
 8002962:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <Update_Sine_Freq_To_Grid_Freq+0x38>)
 8002964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002966:	b29b      	uxth	r3, r3
 8002968:	095b      	lsrs	r3, r3, #5
 800296a:	b29b      	uxth	r3, r3
 800296c:	3b01      	subs	r3, #1
 800296e:	b299      	uxth	r1, r3
 8002970:	4b05      	ldr	r3, [pc, #20]	@ (8002988 <Update_Sine_Freq_To_Grid_Freq+0x38>)
 8002972:	2240      	movs	r2, #64	@ 0x40
 8002974:	5299      	strh	r1, [r3, r2]
		TIM1->ARR = Inv_Cntrl.Time_Period_Grid_Shifted;   // setting the TIM1->ARR register according to the timeperiod grid for input capture
 8002976:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <Update_Sine_Freq_To_Grid_Freq+0x38>)
 8002978:	2240      	movs	r2, #64	@ 0x40
 800297a:	5a9b      	ldrh	r3, [r3, r2]
 800297c:	b29a      	uxth	r2, r3
 800297e:	4b03      	ldr	r3, [pc, #12]	@ (800298c <Update_Sine_Freq_To_Grid_Freq+0x3c>)
 8002980:	62da      	str	r2, [r3, #44]	@ 0x2c
	}
}
 8002982:	46c0      	nop			@ (mov r8, r8)
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	200002b0 	.word	0x200002b0
 800298c:	40012c00 	.word	0x40012c00

08002990 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq>:

void Anti_Islanding_Update_Sine_Freq_To_Grid_Freq()
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
	if(Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag == 0)
 8002994:	4b15      	ldr	r3, [pc, #84]	@ (80029ec <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 8002996:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002998:	079b      	lsls	r3, r3, #30
 800299a:	0fdb      	lsrs	r3, r3, #31
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d120      	bne.n	80029e4 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x54>
	{
		Inv_Cntrl.Time_Period_Grid_Shifted = (Inv_Cntrl.Time_Period_Grid>>5)-1;
 80029a2:	4b12      	ldr	r3, [pc, #72]	@ (80029ec <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 80029a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	095b      	lsrs	r3, r3, #5
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	3b01      	subs	r3, #1
 80029ae:	b299      	uxth	r1, r3
 80029b0:	4b0e      	ldr	r3, [pc, #56]	@ (80029ec <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 80029b2:	2240      	movs	r2, #64	@ 0x40
 80029b4:	5299      	strh	r1, [r3, r2]
		if((Inv_Cntrl.Time_Period_Grid_Shifted<1500)&&(Inv_Cntrl.Time_Period_Grid_Shifted>900))//this is always true
 80029b6:	4b0d      	ldr	r3, [pc, #52]	@ (80029ec <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 80029b8:	2240      	movs	r2, #64	@ 0x40
 80029ba:	5a9b      	ldrh	r3, [r3, r2]
 80029bc:	b29b      	uxth	r3, r3
 80029be:	4a0c      	ldr	r2, [pc, #48]	@ (80029f0 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x60>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d80f      	bhi.n	80029e4 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x54>
 80029c4:	4b09      	ldr	r3, [pc, #36]	@ (80029ec <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 80029c6:	2240      	movs	r2, #64	@ 0x40
 80029c8:	5a9b      	ldrh	r3, [r3, r2]
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	23e1      	movs	r3, #225	@ 0xe1
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d907      	bls.n	80029e4 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x54>
		{
			TIM1->ARR = Inv_Cntrl.Time_Period_Grid_Shifted + Delta_Time_Period; //1250 implies 20ms so 10 implies 0.16ms this is for AI
 80029d4:	4b05      	ldr	r3, [pc, #20]	@ (80029ec <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x5c>)
 80029d6:	2240      	movs	r2, #64	@ 0x40
 80029d8:	5a9b      	ldrh	r3, [r3, r2]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	3314      	adds	r3, #20
 80029de:	001a      	movs	r2, r3
 80029e0:	4b04      	ldr	r3, [pc, #16]	@ (80029f4 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq+0x64>)
 80029e2:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
}
 80029e4:	46c0      	nop			@ (mov r8, r8)
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	200002b0 	.word	0x200002b0
 80029f0:	000005db 	.word	0x000005db
 80029f4:	40012c00 	.word	0x40012c00

080029f8 <Cntrs_Incrmnt_Fn_for_100us_ISR>:

void Cntrs_Incrmnt_Fn_for_100us_ISR()
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0

	Othr.System_Off_Timer=Othr.System_Off_Timer+1;      //during development we put this off timer and share the hex file
 80029fc:	4bc1      	ldr	r3, [pc, #772]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	4bc0      	ldr	r3, [pc, #768]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a04:	60da      	str	r2, [r3, #12]
	if(Othr.System_Off_Timer >= Othr.System_Off_Timer_Limit)
 8002a06:	4bbf      	ldr	r3, [pc, #764]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	4bbe      	ldr	r3, [pc, #760]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d30e      	bcc.n	8002a30 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x38>
	{
		Othr.System_Off_Timer = 0;
 8002a12:	4bbc      	ldr	r3, [pc, #752]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	60da      	str	r2, [r3, #12]
		Othr.System_Off_Timer_Limit_Cycle_Count = Othr.System_Off_Timer_Limit_Cycle_Count+1;
 8002a18:	4bba      	ldr	r3, [pc, #744]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	1c5a      	adds	r2, r3, #1
 8002a1e:	4bb9      	ldr	r3, [pc, #740]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a20:	615a      	str	r2, [r3, #20]
		if(Othr.System_Off_Timer_Limit_Cycle_Count >= 7)
 8002a22:	4bb8      	ldr	r3, [pc, #736]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	2b06      	cmp	r3, #6
 8002a28:	d902      	bls.n	8002a30 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x38>
		{
			Othr.System_Off_Timer_Limit_Cycle_Count = 7;
 8002a2a:	4bb6      	ldr	r3, [pc, #728]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a2c:	2207      	movs	r2, #7
 8002a2e:	615a      	str	r2, [r3, #20]
		}
	}

	if(Othr.System_Off_Timer_Limit_Cycle_Count >= 7)
 8002a30:	4bb4      	ldr	r3, [pc, #720]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	2b06      	cmp	r3, #6
 8002a36:	d913      	bls.n	8002a60 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x68>
	{
		Inv_Cntrl.State = 0;   // go to state 0 and stay there
 8002a38:	4bb3      	ldr	r3, [pc, #716]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry = 1;
 8002a3e:	4bb2      	ldr	r3, [pc, #712]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002a40:	781a      	ldrb	r2, [r3, #0]
 8002a42:	2110      	movs	r1, #16
 8002a44:	430a      	orrs	r2, r1
 8002a46:	701a      	strb	r2, [r3, #0]
		Inverter_OFF();
 8002a48:	f7ff fc70 	bl	800232c <Inverter_OFF>
		MPPT_OFF();
 8002a4c:	f7ff fd06 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 8002a50:	4bae      	ldr	r3, [pc, #696]	@ (8002d0c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry = 1;
 8002a56:	4bad      	ldr	r3, [pc, #692]	@ (8002d0c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x314>)
 8002a58:	781a      	ldrb	r2, [r3, #0]
 8002a5a:	2120      	movs	r1, #32
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	701a      	strb	r2, [r3, #0]
	}

	Inv_Cntrl.Count = Inv_Cntrl.Count+1;      		// increment the count value
 8002a60:	4ba9      	ldr	r3, [pc, #676]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a64:	1c5a      	adds	r2, r3, #1
 8002a66:	4ba8      	ldr	r3, [pc, #672]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002a68:	629a      	str	r2, [r3, #40]	@ 0x28
	if(Inv_Cntrl.Count > Othr.Sine_Length) 					// if count is greater than 192 then it is reset to 1
 8002a6a:	4ba7      	ldr	r3, [pc, #668]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6e:	4aa5      	ldr	r2, [pc, #660]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002a70:	7912      	ldrb	r2, [r2, #4]
 8002a72:	b2d2      	uxtb	r2, r2
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d902      	bls.n	8002a7e <Cntrs_Incrmnt_Fn_for_100us_ISR+0x86>
	{
		Inv_Cntrl.Count = 1;
 8002a78:	4ba3      	ldr	r3, [pc, #652]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	Cntr.Mppt_Loop = Cntr.Mppt_Loop+1;         		//this count is used for executing MPPT algorithm after a fixed delay depending on Mppt_Loop_Time_Sec
 8002a7e:	4ba4      	ldr	r3, [pc, #656]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	1c5a      	adds	r2, r3, #1
 8002a84:	4ba2      	ldr	r3, [pc, #648]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002a86:	609a      	str	r2, [r3, #8]
	if(Cntr.Mppt_Loop > Two_Hundred_ms_Count)
 8002a88:	4ba1      	ldr	r3, [pc, #644]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002a8a:	689a      	ldr	r2, [r3, #8]
 8002a8c:	23f0      	movs	r3, #240	@ 0xf0
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d903      	bls.n	8002a9c <Cntrs_Incrmnt_Fn_for_100us_ISR+0xa4>
	{
		Cntr.Mppt_Loop = Two_Hundred_ms_Count;           // we are limiting Cntr.Mppt_Loop so that it does not overflow
 8002a94:	4b9e      	ldr	r3, [pc, #632]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002a96:	22f0      	movs	r2, #240	@ 0xf0
 8002a98:	00d2      	lsls	r2, r2, #3
 8002a9a:	609a      	str	r2, [r3, #8]
	}

	if(Inv_Cntrl.Start_Ov_Temp_Cnt_Request == 1)  // This counter is used for the delay for temperature signal
 8002a9c:	4b9a      	ldr	r3, [pc, #616]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	079b      	lsls	r3, r3, #30
 8002aa2:	0fdb      	lsrs	r3, r3, #31
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d10d      	bne.n	8002ac6 <Cntrs_Incrmnt_Fn_for_100us_ISR+0xce>
	{
		Cntr.Over_Temp  = Cntr.Over_Temp +1;
 8002aaa:	4b99      	ldr	r3, [pc, #612]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	1c5a      	adds	r2, r3, #1
 8002ab0:	4b97      	ldr	r3, [pc, #604]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002ab2:	615a      	str	r2, [r3, #20]
		if(Cntr.Over_Temp > Ten_Second_Count)
 8002ab4:	4b96      	ldr	r3, [pc, #600]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	4a96      	ldr	r2, [pc, #600]	@ (8002d14 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x31c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d906      	bls.n	8002acc <Cntrs_Incrmnt_Fn_for_100us_ISR+0xd4>
		{
			 Cntr.Over_Temp = Ten_Second_Count;
 8002abe:	4b94      	ldr	r3, [pc, #592]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002ac0:	4a94      	ldr	r2, [pc, #592]	@ (8002d14 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x31c>)
 8002ac2:	615a      	str	r2, [r3, #20]
 8002ac4:	e002      	b.n	8002acc <Cntrs_Incrmnt_Fn_for_100us_ISR+0xd4>
		}
	}
	else
	{
		Cntr.Over_Temp = 0;
 8002ac6:	4b92      	ldr	r3, [pc, #584]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	615a      	str	r2, [r3, #20]
	}

	if(Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag==1) // This counter is used for giving delay to relay after switching off the inverter
 8002acc:	4b8e      	ldr	r3, [pc, #568]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	069b      	lsls	r3, r3, #26
 8002ad2:	0fdb      	lsrs	r3, r3, #31
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d114      	bne.n	8002b04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x10c>
	{
		Cntr.Inv_Off_to_Mains_Relay_Off_Delay = Cntr.Inv_Off_to_Mains_Relay_Off_Delay+1;
 8002ada:	4b8d      	ldr	r3, [pc, #564]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	1c5a      	adds	r2, r3, #1
 8002ae0:	4b8b      	ldr	r3, [pc, #556]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002ae2:	61da      	str	r2, [r3, #28]
		if(Cntr.Inv_Off_to_Mains_Relay_Off_Delay >= Half_Second_Count)
 8002ae4:	4b8a      	ldr	r3, [pc, #552]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002ae6:	69da      	ldr	r2, [r3, #28]
 8002ae8:	2396      	movs	r3, #150	@ 0x96
 8002aea:	015b      	lsls	r3, r3, #5
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d30c      	bcc.n	8002b0a <Cntrs_Incrmnt_Fn_for_100us_ISR+0x112>
		{
			Cntr.Inv_Off_to_Mains_Relay_Off_Delay = Half_Second_Count;
 8002af0:	4b87      	ldr	r3, [pc, #540]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002af2:	2296      	movs	r2, #150	@ 0x96
 8002af4:	0152      	lsls	r2, r2, #5
 8002af6:	61da      	str	r2, [r3, #28]
			Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag = 0;
 8002af8:	4b83      	ldr	r3, [pc, #524]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002afa:	781a      	ldrb	r2, [r3, #0]
 8002afc:	2120      	movs	r1, #32
 8002afe:	438a      	bics	r2, r1
 8002b00:	701a      	strb	r2, [r3, #0]
 8002b02:	e002      	b.n	8002b0a <Cntrs_Incrmnt_Fn_for_100us_ISR+0x112>
		}
	}
	else
	{
		Cntr.Inv_Off_to_Mains_Relay_Off_Delay = 0;
 8002b04:	4b82      	ldr	r3, [pc, #520]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	61da      	str	r2, [r3, #28]
	}

	if(Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag == 1)  // This is for staying upto transients are suppressed after switching on relay
 8002b0a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b0e:	079b      	lsls	r3, r3, #30
 8002b10:	0fdb      	lsrs	r3, r3, #31
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d10d      	bne.n	8002b34 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x13c>
	{
		Cntr.ZCD_Diag_Delay = Cntr.ZCD_Diag_Delay+1; 							 // delay counter for ZCD delay
 8002b18:	4b7d      	ldr	r3, [pc, #500]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	1c5a      	adds	r2, r3, #1
 8002b1e:	4b7c      	ldr	r3, [pc, #496]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b20:	621a      	str	r2, [r3, #32]
		if(Cntr.ZCD_Diag_Delay >= Ten_Second_Count)   					 //  1 second delay
 8002b22:	4b7b      	ldr	r3, [pc, #492]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	4a7c      	ldr	r2, [pc, #496]	@ (8002d18 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x320>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d906      	bls.n	8002b3a <Cntrs_Incrmnt_Fn_for_100us_ISR+0x142>
		{
			Cntr.ZCD_Diag_Delay = Ten_Second_Count;
 8002b2c:	4b78      	ldr	r3, [pc, #480]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b2e:	4a79      	ldr	r2, [pc, #484]	@ (8002d14 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x31c>)
 8002b30:	621a      	str	r2, [r3, #32]
 8002b32:	e002      	b.n	8002b3a <Cntrs_Incrmnt_Fn_for_100us_ISR+0x142>
		}
	}
	else
	{
		Cntr.ZCD_Diag_Delay = 0;
 8002b34:	4b76      	ldr	r3, [pc, #472]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	621a      	str	r2, [r3, #32]
	}


	UART1_Send_Var.Count = UART1_Send_Var.Count+1;        // This is for send data through UART every 1ms
 8002b3a:	4b78      	ldr	r3, [pc, #480]	@ (8002d1c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x324>)
 8002b3c:	7b9b      	ldrb	r3, [r3, #14]
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	3301      	adds	r3, #1
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	4b75      	ldr	r3, [pc, #468]	@ (8002d1c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x324>)
 8002b46:	739a      	strb	r2, [r3, #14]
	if(UART1_Send_Var.Count >= 10)
 8002b48:	4b74      	ldr	r3, [pc, #464]	@ (8002d1c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x324>)
 8002b4a:	7b9b      	ldrb	r3, [r3, #14]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b09      	cmp	r3, #9
 8002b50:	d902      	bls.n	8002b58 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x160>
	{
		UART1_Send_Var.Count = 10;
 8002b52:	4b72      	ldr	r3, [pc, #456]	@ (8002d1c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x324>)
 8002b54:	220a      	movs	r2, #10
 8002b56:	739a      	strb	r2, [r3, #14]
	}
	UART2_Send_Var.Count = UART2_Send_Var.Count+1;        // This is for send data through UART every 1ms
 8002b58:	4b71      	ldr	r3, [pc, #452]	@ (8002d20 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x328>)
 8002b5a:	7b9b      	ldrb	r3, [r3, #14]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	3301      	adds	r3, #1
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	4b6f      	ldr	r3, [pc, #444]	@ (8002d20 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x328>)
 8002b64:	739a      	strb	r2, [r3, #14]
	if(UART2_Send_Var.Count >= 10)
 8002b66:	4b6e      	ldr	r3, [pc, #440]	@ (8002d20 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x328>)
 8002b68:	7b9b      	ldrb	r3, [r3, #14]
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b09      	cmp	r3, #9
 8002b6e:	d902      	bls.n	8002b76 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x17e>
	{
		UART2_Send_Var.Count = 10;
 8002b70:	4b6b      	ldr	r3, [pc, #428]	@ (8002d20 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x328>)
 8002b72:	220a      	movs	r2, #10
 8002b74:	739a      	strb	r2, [r3, #14]
	}

	Cntr.ZCD_Error = Cntr.ZCD_Error + 1;  										// this counter is used for detection of failure of grid
 8002b76:	4b66      	ldr	r3, [pc, #408]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7a:	1c5a      	adds	r2, r3, #1
 8002b7c:	4b64      	ldr	r3, [pc, #400]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b7e:	625a      	str	r2, [r3, #36]	@ 0x24
	if(Cntr.ZCD_Error >= 585)
 8002b80:	4b63      	ldr	r3, [pc, #396]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b84:	2392      	movs	r3, #146	@ 0x92
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d902      	bls.n	8002b92 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x19a>
	{
		Cntr.ZCD_Error = 585;
 8002b8c:	4b60      	ldr	r3, [pc, #384]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002b8e:	4a65      	ldr	r2, [pc, #404]	@ (8002d24 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x32c>)
 8002b90:	625a      	str	r2, [r3, #36]	@ 0x24
	}

	if(Inv_Cntrl.Diag_Delay == 1)                        // All diagnosis are delayed upto transients are suppressed
 8002b92:	4b5d      	ldr	r3, [pc, #372]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b96:	065b      	lsls	r3, r3, #25
 8002b98:	0fdb      	lsrs	r3, r3, #31
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d114      	bne.n	8002bca <Cntrs_Incrmnt_Fn_for_100us_ISR+0x1d2>
	{
		Cntr.Diag_delay = Cntr.Diag_delay + 1;
 8002ba0:	4b5b      	ldr	r3, [pc, #364]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba4:	1c5a      	adds	r2, r3, #1
 8002ba6:	4b5a      	ldr	r3, [pc, #360]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002ba8:	629a      	str	r2, [r3, #40]	@ 0x28
		if(Cntr.Diag_delay > 1920)
 8002baa:	4b59      	ldr	r3, [pc, #356]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002bac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bae:	23f0      	movs	r3, #240	@ 0xf0
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d90c      	bls.n	8002bd0 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x1d8>
		{
			Cntr.Diag_delay = 0;
 8002bb6:	4b56      	ldr	r3, [pc, #344]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	629a      	str	r2, [r3, #40]	@ 0x28
			Inv_Cntrl.Diag_Delay = 0;
 8002bbc:	4b52      	ldr	r3, [pc, #328]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002bbe:	2274      	movs	r2, #116	@ 0x74
 8002bc0:	5c99      	ldrb	r1, [r3, r2]
 8002bc2:	2040      	movs	r0, #64	@ 0x40
 8002bc4:	4381      	bics	r1, r0
 8002bc6:	5499      	strb	r1, [r3, r2]
 8002bc8:	e002      	b.n	8002bd0 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x1d8>
		}
	}
	else
	{
		Cntr.Diag_delay = 0;
 8002bca:	4b51      	ldr	r3, [pc, #324]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	629a      	str	r2, [r3, #40]	@ 0x28
	}


	if(Othr.Inv_Short_Ckt_Count!=0)
 8002bd0:	4b4c      	ldr	r3, [pc, #304]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bd2:	2296      	movs	r2, #150	@ 0x96
 8002bd4:	5a9b      	ldrh	r3, [r3, r2]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d010      	beq.n	8002bfe <Cntrs_Incrmnt_Fn_for_100us_ISR+0x206>
	{
		Cntr.Inv_Shortckt_Count_Reset_Counter = Cntr.Inv_Shortckt_Count_Reset_Counter+1;
 8002bdc:	4b4c      	ldr	r3, [pc, #304]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002bde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002be0:	1c5a      	adds	r2, r3, #1
 8002be2:	4b4b      	ldr	r3, [pc, #300]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002be4:	649a      	str	r2, [r3, #72]	@ 0x48
		if(Cntr.Inv_Shortckt_Count_Reset_Counter >= Fifteen_Minute_Count)
 8002be6:	4b4a      	ldr	r3, [pc, #296]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002be8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bea:	4a4f      	ldr	r2, [pc, #316]	@ (8002d28 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x330>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d906      	bls.n	8002bfe <Cntrs_Incrmnt_Fn_for_100us_ISR+0x206>
		{
			Othr.Inv_Short_Ckt_Count = 0;
 8002bf0:	4b44      	ldr	r3, [pc, #272]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002bf2:	2296      	movs	r2, #150	@ 0x96
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	5299      	strh	r1, [r3, r2]
			Cntr.Inv_Shortckt_Count_Reset_Counter = 0;
 8002bf8:	4b45      	ldr	r3, [pc, #276]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	649a      	str	r2, [r3, #72]	@ 0x48
		}
	}


	if(Othr.Inv_Fast_I_limit_Count!=0)
 8002bfe:	4b41      	ldr	r3, [pc, #260]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c00:	2298      	movs	r2, #152	@ 0x98
 8002c02:	5a9b      	ldrh	r3, [r3, r2]
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d010      	beq.n	8002c2c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x234>
	{
		Cntr.Inv_Fast_I_limit_Count_Reset_Counter = Cntr.Inv_Fast_I_limit_Count_Reset_Counter+1;
 8002c0a:	4b41      	ldr	r3, [pc, #260]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0e:	1c5a      	adds	r2, r3, #1
 8002c10:	4b3f      	ldr	r3, [pc, #252]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002c12:	64da      	str	r2, [r3, #76]	@ 0x4c
		if(Cntr.Inv_Fast_I_limit_Count_Reset_Counter >= Fifteen_Minute_Count)
 8002c14:	4b3e      	ldr	r3, [pc, #248]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c18:	4a43      	ldr	r2, [pc, #268]	@ (8002d28 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x330>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d906      	bls.n	8002c2c <Cntrs_Incrmnt_Fn_for_100us_ISR+0x234>
		{
			Othr.Inv_Fast_I_limit_Count = 0;
 8002c1e:	4b39      	ldr	r3, [pc, #228]	@ (8002d04 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x30c>)
 8002c20:	2298      	movs	r2, #152	@ 0x98
 8002c22:	2100      	movs	r1, #0
 8002c24:	5299      	strh	r1, [r3, r2]
			Cntr.Inv_Fast_I_limit_Count_Reset_Counter = 0;
 8002c26:	4b3a      	ldr	r3, [pc, #232]	@ (8002d10 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x318>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
	}

	if(Inv_Cntrl.State == 1)
 8002c2c:	4b36      	ldr	r3, [pc, #216]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c2e:	785b      	ldrb	r3, [r3, #1]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d111      	bne.n	8002c5a <Cntrs_Incrmnt_Fn_for_100us_ISR+0x262>
	{
		Inv_Cntrl.State_1_Counter = Inv_Cntrl.State_1_Counter+1;
 8002c36:	4b34      	ldr	r3, [pc, #208]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c38:	22d0      	movs	r2, #208	@ 0xd0
 8002c3a:	589b      	ldr	r3, [r3, r2]
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	4b32      	ldr	r3, [pc, #200]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c40:	21d0      	movs	r1, #208	@ 0xd0
 8002c42:	505a      	str	r2, [r3, r1]
		if(Inv_Cntrl.State_1_Counter >= Ten_Second_Count)
 8002c44:	4b30      	ldr	r3, [pc, #192]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c46:	22d0      	movs	r2, #208	@ 0xd0
 8002c48:	589b      	ldr	r3, [r3, r2]
 8002c4a:	4a33      	ldr	r2, [pc, #204]	@ (8002d18 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x320>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d908      	bls.n	8002c62 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x26a>
		{
			Inv_Cntrl.State_1_Counter = Ten_Second_Count;
 8002c50:	4b2d      	ldr	r3, [pc, #180]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c52:	22d0      	movs	r2, #208	@ 0xd0
 8002c54:	492f      	ldr	r1, [pc, #188]	@ (8002d14 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x31c>)
 8002c56:	5099      	str	r1, [r3, r2]
 8002c58:	e003      	b.n	8002c62 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x26a>
		}
	}
	else
	{
		Inv_Cntrl.State_1_Counter = 0;
 8002c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c5c:	22d0      	movs	r2, #208	@ 0xd0
 8002c5e:	2100      	movs	r1, #0
 8002c60:	5099      	str	r1, [r3, r2]
	}

	if((Inv_Cntrl.State==1)&&(Inv_Cntrl.First_Time_State_Entry == 0)&&(Inv_Cntrl.Count == 1))
 8002c62:	4b29      	ldr	r3, [pc, #164]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c64:	785b      	ldrb	r3, [r3, #1]
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d138      	bne.n	8002cde <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2e6>
 8002c6c:	4b26      	ldr	r3, [pc, #152]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	06db      	lsls	r3, r3, #27
 8002c72:	0fdb      	lsrs	r3, r3, #31
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d131      	bne.n	8002cde <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2e6>
 8002c7a:	4b23      	ldr	r3, [pc, #140]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d12d      	bne.n	8002cde <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2e6>
	{
		Inv_Cntrl.Inv_Export_Ipeak_limit = Inv_Cntrl.Inv_Export_Ipeak_limit + 2;
 8002c82:	4b21      	ldr	r3, [pc, #132]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c84:	2242      	movs	r2, #66	@ 0x42
 8002c86:	5a9b      	ldrh	r3, [r3, r2]
 8002c88:	b21b      	sxth	r3, r3
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	3302      	adds	r3, #2
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	b219      	sxth	r1, r3
 8002c92:	4b1d      	ldr	r3, [pc, #116]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c94:	2242      	movs	r2, #66	@ 0x42
 8002c96:	5299      	strh	r1, [r3, r2]
		if(Inv_Cntrl.Inv_Export_Ipeak_limit >= I_Export_Limit_10A_Peak)
 8002c98:	4b1b      	ldr	r3, [pc, #108]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002c9a:	2242      	movs	r2, #66	@ 0x42
 8002c9c:	5a9b      	ldrh	r3, [r3, r2]
 8002c9e:	b21a      	sxth	r2, r3
 8002ca0:	2396      	movs	r3, #150	@ 0x96
 8002ca2:	00db      	lsls	r3, r3, #3
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	db04      	blt.n	8002cb2 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x2ba>
		{
			Inv_Cntrl.Inv_Export_Ipeak_limit = I_Export_Limit_10A_Peak;
 8002ca8:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002caa:	2242      	movs	r2, #66	@ 0x42
 8002cac:	2196      	movs	r1, #150	@ 0x96
 8002cae:	00c9      	lsls	r1, r1, #3
 8002cb0:	5299      	strh	r1, [r3, r2]
		}

		Inv_Cntrl.Inv_Import_Ipeak_limit = Inv_Cntrl.Inv_Import_Ipeak_limit + 2;
 8002cb2:	4b15      	ldr	r3, [pc, #84]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002cb4:	2244      	movs	r2, #68	@ 0x44
 8002cb6:	5a9b      	ldrh	r3, [r3, r2]
 8002cb8:	b21b      	sxth	r3, r3
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	3302      	adds	r3, #2
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	b219      	sxth	r1, r3
 8002cc2:	4b11      	ldr	r3, [pc, #68]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002cc4:	2244      	movs	r2, #68	@ 0x44
 8002cc6:	5299      	strh	r1, [r3, r2]
		if(Inv_Cntrl.Inv_Import_Ipeak_limit >= I_Import_Limit_10A_Peak)
 8002cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002cca:	2244      	movs	r2, #68	@ 0x44
 8002ccc:	5a9b      	ldrh	r3, [r3, r2]
 8002cce:	b21b      	sxth	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	db11      	blt.n	8002cf8 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x300>
		{
			Inv_Cntrl.Inv_Import_Ipeak_limit = I_Import_Limit_10A_Peak;
 8002cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002cd6:	2244      	movs	r2, #68	@ 0x44
 8002cd8:	2100      	movs	r1, #0
 8002cda:	5299      	strh	r1, [r3, r2]
		if(Inv_Cntrl.Inv_Import_Ipeak_limit >= I_Import_Limit_10A_Peak)
 8002cdc:	e00c      	b.n	8002cf8 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x300>
		}
	}
	else if(Inv_Cntrl.State == 0)
 8002cde:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002ce0:	785b      	ldrb	r3, [r3, #1]
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d107      	bne.n	8002cf8 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x300>
	{
		Inv_Cntrl.Inv_Import_Ipeak_limit = 0;
 8002ce8:	4b07      	ldr	r3, [pc, #28]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002cea:	2244      	movs	r2, #68	@ 0x44
 8002cec:	2100      	movs	r1, #0
 8002cee:	5299      	strh	r1, [r3, r2]
		Inv_Cntrl.Inv_Export_Ipeak_limit = 0;
 8002cf0:	4b05      	ldr	r3, [pc, #20]	@ (8002d08 <Cntrs_Incrmnt_Fn_for_100us_ISR+0x310>)
 8002cf2:	2242      	movs	r2, #66	@ 0x42
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	5299      	strh	r1, [r3, r2]
	}

	Zero_Crossing_Detection_Counter_Fn();
 8002cf8:	f000 f818 	bl	8002d2c <Zero_Crossing_Detection_Counter_Fn>
}
 8002cfc:	46c0      	nop			@ (mov r8, r8)
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	46c0      	nop			@ (mov r8, r8)
 8002d04:	200001f4 	.word	0x200001f4
 8002d08:	200002b0 	.word	0x200002b0
 8002d0c:	20000390 	.word	0x20000390
 8002d10:	20000140 	.word	0x20000140
 8002d14:	00017700 	.word	0x00017700
 8002d18:	000176ff 	.word	0x000176ff
 8002d1c:	2000071c 	.word	0x2000071c
 8002d20:	20000750 	.word	0x20000750
 8002d24:	00000249 	.word	0x00000249
 8002d28:	0083d5ff 	.word	0x0083d5ff

08002d2c <Zero_Crossing_Detection_Counter_Fn>:

void Zero_Crossing_Detection_Counter_Fn()
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
//	Othr.ZCD_Counter = Othr.ZCD_Counter + 1;
	if(ZCD_Pin_is_Low)
 8002d30:	4b2c      	ldr	r3, [pc, #176]	@ (8002de4 <Zero_Crossing_Detection_Counter_Fn+0xb8>)
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	2240      	movs	r2, #64	@ 0x40
 8002d36:	4013      	ands	r3, r2
 8002d38:	d104      	bne.n	8002d44 <Zero_Crossing_Detection_Counter_Fn+0x18>
	{
		Othr.ZCD_Present_State = 1;
 8002d3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d3c:	22a6      	movs	r2, #166	@ 0xa6
 8002d3e:	2101      	movs	r1, #1
 8002d40:	5299      	strh	r1, [r3, r2]
 8002d42:	e003      	b.n	8002d4c <Zero_Crossing_Detection_Counter_Fn+0x20>
//		GPIOC->ODR |= GPIO_ODR_5;
	}
	else
	{
		Othr.ZCD_Present_State = 0;
 8002d44:	4b28      	ldr	r3, [pc, #160]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d46:	22a6      	movs	r2, #166	@ 0xa6
 8002d48:	2100      	movs	r1, #0
 8002d4a:	5299      	strh	r1, [r3, r2]
//		GPIOC->ODR &= ~GPIO_ODR_5;
	}

	if((Othr.ZCD_Prev_State == 1)&&(Othr.ZCD_Present_State == 0))
 8002d4c:	4b26      	ldr	r3, [pc, #152]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d4e:	22a8      	movs	r2, #168	@ 0xa8
 8002d50:	5a9b      	ldrh	r3, [r3, r2]
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d13a      	bne.n	8002dce <Zero_Crossing_Detection_Counter_Fn+0xa2>
 8002d58:	4b23      	ldr	r3, [pc, #140]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d5a:	22a6      	movs	r2, #166	@ 0xa6
 8002d5c:	5a9b      	ldrh	r3, [r3, r2]
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d134      	bne.n	8002dce <Zero_Crossing_Detection_Counter_Fn+0xa2>
	{
		Othr.ZCD_Value_From_Timer = TIM3->CNT;
 8002d64:	4b21      	ldr	r3, [pc, #132]	@ (8002dec <Zero_Crossing_Detection_Counter_Fn+0xc0>)
 8002d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d68:	b299      	uxth	r1, r3
 8002d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d6c:	22ac      	movs	r2, #172	@ 0xac
 8002d6e:	5299      	strh	r1, [r3, r2]

		TIM3->CNT = 0;
 8002d70:	4b1e      	ldr	r3, [pc, #120]	@ (8002dec <Zero_Crossing_Detection_Counter_Fn+0xc0>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	625a      	str	r2, [r3, #36]	@ 0x24

		Cntr.ZCD_Error 		= 0;
 8002d76:	4b1e      	ldr	r3, [pc, #120]	@ (8002df0 <Zero_Crossing_Detection_Counter_Fn+0xc4>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	625a      	str	r2, [r3, #36]	@ 0x24
//			Inv_Cntrl.Count 	= 4;
//			Inv_Cntrl.ZCD 		= 0;
//		}
//		Othr.ZCD_Counter 	= 0;

		if((Othr.ZCD_Value_From_Timer > 9000)&&(Othr.ZCD_Value_From_Timer < 11111)) //if the freq between 45Hz and 55Hz, for 50Hz it is 10000
 8002d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d7e:	22ac      	movs	r2, #172	@ 0xac
 8002d80:	5a9b      	ldrh	r3, [r3, r2]
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	4a1b      	ldr	r2, [pc, #108]	@ (8002df4 <Zero_Crossing_Detection_Counter_Fn+0xc8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d921      	bls.n	8002dce <Zero_Crossing_Detection_Counter_Fn+0xa2>
 8002d8a:	4b17      	ldr	r3, [pc, #92]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d8c:	22ac      	movs	r2, #172	@ 0xac
 8002d8e:	5a9b      	ldrh	r3, [r3, r2]
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	4a19      	ldr	r2, [pc, #100]	@ (8002df8 <Zero_Crossing_Detection_Counter_Fn+0xcc>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d81a      	bhi.n	8002dce <Zero_Crossing_Detection_Counter_Fn+0xa2>
		{
			TIM1->ARR 					= (Othr.ZCD_Value_From_Timer>>3);
 8002d98:	4b13      	ldr	r3, [pc, #76]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002d9a:	22ac      	movs	r2, #172	@ 0xac
 8002d9c:	5a9b      	ldrh	r3, [r3, r2]
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	08db      	lsrs	r3, r3, #3
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	4b15      	ldr	r3, [pc, #84]	@ (8002dfc <Zero_Crossing_Detection_Counter_Fn+0xd0>)
 8002da6:	62da      	str	r2, [r3, #44]	@ 0x2c
			Inv_Cntrl.Time_Period_Grid 	= (Othr.ZCD_Value_From_Timer<<2);
 8002da8:	4b0f      	ldr	r3, [pc, #60]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002daa:	22ac      	movs	r2, #172	@ 0xac
 8002dac:	5a9b      	ldrh	r3, [r3, r2]
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	4b12      	ldr	r3, [pc, #72]	@ (8002e00 <Zero_Crossing_Detection_Counter_Fn+0xd4>)
 8002db6:	87da      	strh	r2, [r3, #62]	@ 0x3e
			Inv_Cntrl.Count 			= 4;
 8002db8:	4b11      	ldr	r3, [pc, #68]	@ (8002e00 <Zero_Crossing_Detection_Counter_Fn+0xd4>)
 8002dba:	2204      	movs	r2, #4
 8002dbc:	629a      	str	r2, [r3, #40]	@ 0x28
			Cntr.ZCD_Error 				= 0;
 8002dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002df0 <Zero_Crossing_Detection_Counter_Fn+0xc4>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	625a      	str	r2, [r3, #36]	@ 0x24
			Inv_Cntrl.ZCD 				= 0; // if this is one then it is used for anti-islanding code
 8002dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002e00 <Zero_Crossing_Detection_Counter_Fn+0xd4>)
 8002dc6:	781a      	ldrb	r2, [r3, #0]
 8002dc8:	2108      	movs	r1, #8
 8002dca:	438a      	bics	r2, r1
 8002dcc:	701a      	strb	r2, [r3, #0]
//	if(Othr.ZCD_Counter >= 2000)
//	{
//		Othr.ZCD_Counter = 0;
//	}

	Othr.ZCD_Prev_State = Othr.ZCD_Present_State;
 8002dce:	4b06      	ldr	r3, [pc, #24]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002dd0:	22a6      	movs	r2, #166	@ 0xa6
 8002dd2:	5a9b      	ldrh	r3, [r3, r2]
 8002dd4:	b299      	uxth	r1, r3
 8002dd6:	4b04      	ldr	r3, [pc, #16]	@ (8002de8 <Zero_Crossing_Detection_Counter_Fn+0xbc>)
 8002dd8:	22a8      	movs	r2, #168	@ 0xa8
 8002dda:	5299      	strh	r1, [r3, r2]
//	if(Freq_In_limits)
//	{
//		Inv_Cntrl.Time_Period_Grid_Shifted = Inv_Cntrl.Time_Period_Grid>>5;
//		TIM1->ARR = Inv_Cntrl.Time_Period_Grid_Shifted;// + Delta_Time_Period;
//	}
}
 8002ddc:	46c0      	nop			@ (mov r8, r8)
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	46c0      	nop			@ (mov r8, r8)
 8002de4:	48000800 	.word	0x48000800
 8002de8:	200001f4 	.word	0x200001f4
 8002dec:	40000400 	.word	0x40000400
 8002df0:	20000140 	.word	0x20000140
 8002df4:	00002328 	.word	0x00002328
 8002df8:	00002b66 	.word	0x00002b66
 8002dfc:	40012c00 	.word	0x40012c00
 8002e00:	200002b0 	.word	0x200002b0

08002e04 <Batt_V_Err_Integ_Saturator_Code>:

void Batt_V_Err_Integ_Saturator_Code()
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0

	if(Inv_Cntrl.V_Batt_Err_Integ > (Inv_Cntrl.Inv_Export_Ipeak_limit<<12))
 8002e08:	4b28      	ldr	r3, [pc, #160]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e0a:	69da      	ldr	r2, [r3, #28]
 8002e0c:	4b27      	ldr	r3, [pc, #156]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e0e:	2142      	movs	r1, #66	@ 0x42
 8002e10:	5a5b      	ldrh	r3, [r3, r1]
 8002e12:	b21b      	sxth	r3, r3
 8002e14:	031b      	lsls	r3, r3, #12
 8002e16:	429a      	cmp	r2, r3
 8002e18:	dd06      	ble.n	8002e28 <Batt_V_Err_Integ_Saturator_Code+0x24>
	{
		Inv_Cntrl.V_Batt_Err_Integ = (Inv_Cntrl.Inv_Export_Ipeak_limit<<12);
 8002e1a:	4b24      	ldr	r3, [pc, #144]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e1c:	2242      	movs	r2, #66	@ 0x42
 8002e1e:	5a9b      	ldrh	r3, [r3, r2]
 8002e20:	b21b      	sxth	r3, r3
 8002e22:	031a      	lsls	r2, r3, #12
 8002e24:	4b21      	ldr	r3, [pc, #132]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e26:	61da      	str	r2, [r3, #28]
	}

	if(Inv_Cntrl.V_Batt_Err_Integ < -((Inv_Cntrl.Inv_Import_Ipeak_limit<<12)))
 8002e28:	4b20      	ldr	r3, [pc, #128]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e2a:	69da      	ldr	r2, [r3, #28]
 8002e2c:	4b1f      	ldr	r3, [pc, #124]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e2e:	2144      	movs	r1, #68	@ 0x44
 8002e30:	5a5b      	ldrh	r3, [r3, r1]
 8002e32:	b21b      	sxth	r3, r3
 8002e34:	031b      	lsls	r3, r3, #12
 8002e36:	425b      	negs	r3, r3
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	da07      	bge.n	8002e4c <Batt_V_Err_Integ_Saturator_Code+0x48>
	{
		Inv_Cntrl.V_Batt_Err_Integ = -(Inv_Cntrl.Inv_Import_Ipeak_limit<<12);
 8002e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e3e:	2244      	movs	r2, #68	@ 0x44
 8002e40:	5a9b      	ldrh	r3, [r3, r2]
 8002e42:	b21b      	sxth	r3, r3
 8002e44:	031b      	lsls	r3, r3, #12
 8002e46:	425a      	negs	r2, r3
 8002e48:	4b18      	ldr	r3, [pc, #96]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e4a:	61da      	str	r2, [r3, #28]
	}

	Inv_Cntrl.V_Batt_Err_Prop_Integ = Inv_Cntrl.V_Loop_Proportional_OP + (Inv_Cntrl.V_Batt_Err_Integ>>12);
 8002e4c:	4b17      	ldr	r3, [pc, #92]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e4e:	22c4      	movs	r2, #196	@ 0xc4
 8002e50:	589a      	ldr	r2, [r3, r2]
 8002e52:	4b16      	ldr	r3, [pc, #88]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	131b      	asrs	r3, r3, #12
 8002e58:	18d2      	adds	r2, r2, r3
 8002e5a:	4b14      	ldr	r3, [pc, #80]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e5c:	21c8      	movs	r1, #200	@ 0xc8
 8002e5e:	505a      	str	r2, [r3, r1]

	if(Inv_Cntrl.V_Batt_Err_Prop_Integ > Inv_Cntrl.Inv_Export_Ipeak_limit)
 8002e60:	4b12      	ldr	r3, [pc, #72]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e62:	22c8      	movs	r2, #200	@ 0xc8
 8002e64:	589b      	ldr	r3, [r3, r2]
 8002e66:	4a11      	ldr	r2, [pc, #68]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e68:	2142      	movs	r1, #66	@ 0x42
 8002e6a:	5a52      	ldrh	r2, [r2, r1]
 8002e6c:	b212      	sxth	r2, r2
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	dd07      	ble.n	8002e82 <Batt_V_Err_Integ_Saturator_Code+0x7e>
	{
		Inv_Cntrl.V_Batt_Err_Prop_Integ = Inv_Cntrl.Inv_Export_Ipeak_limit;
 8002e72:	4b0e      	ldr	r3, [pc, #56]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e74:	2242      	movs	r2, #66	@ 0x42
 8002e76:	5a9b      	ldrh	r3, [r3, r2]
 8002e78:	b21b      	sxth	r3, r3
 8002e7a:	0019      	movs	r1, r3
 8002e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e7e:	22c8      	movs	r2, #200	@ 0xc8
 8002e80:	5099      	str	r1, [r3, r2]
	}

	if(Inv_Cntrl.V_Batt_Err_Prop_Integ < -(Inv_Cntrl.Inv_Import_Ipeak_limit))
 8002e82:	4b0a      	ldr	r3, [pc, #40]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e84:	22c8      	movs	r2, #200	@ 0xc8
 8002e86:	589a      	ldr	r2, [r3, r2]
 8002e88:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e8a:	2144      	movs	r1, #68	@ 0x44
 8002e8c:	5a5b      	ldrh	r3, [r3, r1]
 8002e8e:	b21b      	sxth	r3, r3
 8002e90:	425b      	negs	r3, r3
 8002e92:	429a      	cmp	r2, r3
 8002e94:	da07      	bge.n	8002ea6 <Batt_V_Err_Integ_Saturator_Code+0xa2>
	{
		Inv_Cntrl.V_Batt_Err_Prop_Integ = -Inv_Cntrl.Inv_Import_Ipeak_limit;
 8002e96:	4b05      	ldr	r3, [pc, #20]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002e98:	2244      	movs	r2, #68	@ 0x44
 8002e9a:	5a9b      	ldrh	r3, [r3, r2]
 8002e9c:	b21b      	sxth	r3, r3
 8002e9e:	425a      	negs	r2, r3
 8002ea0:	4b02      	ldr	r3, [pc, #8]	@ (8002eac <Batt_V_Err_Integ_Saturator_Code+0xa8>)
 8002ea2:	21c8      	movs	r1, #200	@ 0xc8
 8002ea4:	505a      	str	r2, [r3, r1]
	}
}
 8002ea6:	46c0      	nop			@ (mov r8, r8)
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	200002b0 	.word	0x200002b0

08002eb0 <V_Generate_Saturator_Code>:

void V_Generate_Saturator_Code()
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
	if (Inv_Cntrl.V_Generate>=625)
 8002eb4:	4b09      	ldr	r3, [pc, #36]	@ (8002edc <V_Generate_Saturator_Code+0x2c>)
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	239c      	movs	r3, #156	@ 0x9c
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	dd02      	ble.n	8002ec6 <V_Generate_Saturator_Code+0x16>
	{
		Inv_Cntrl.V_Generate = 625;
 8002ec0:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <V_Generate_Saturator_Code+0x2c>)
 8002ec2:	4a07      	ldr	r2, [pc, #28]	@ (8002ee0 <V_Generate_Saturator_Code+0x30>)
 8002ec4:	605a      	str	r2, [r3, #4]
	}

	if (Inv_Cntrl.V_Generate<-625)
 8002ec6:	4b05      	ldr	r3, [pc, #20]	@ (8002edc <V_Generate_Saturator_Code+0x2c>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	4a06      	ldr	r2, [pc, #24]	@ (8002ee4 <V_Generate_Saturator_Code+0x34>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	da02      	bge.n	8002ed6 <V_Generate_Saturator_Code+0x26>
	{
		Inv_Cntrl.V_Generate = -625;
 8002ed0:	4b02      	ldr	r3, [pc, #8]	@ (8002edc <V_Generate_Saturator_Code+0x2c>)
 8002ed2:	4a04      	ldr	r2, [pc, #16]	@ (8002ee4 <V_Generate_Saturator_Code+0x34>)
 8002ed4:	605a      	str	r2, [r3, #4]
	}
}
 8002ed6:	46c0      	nop			@ (mov r8, r8)
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	200002b0 	.word	0x200002b0
 8002ee0:	00000271 	.word	0x00000271
 8002ee4:	fffffd8f 	.word	0xfffffd8f

08002ee8 <V_Delta_Generate_Saturator_Code>:

void V_Delta_Generate_Saturator_Code()
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
	if (Inv_Cntrl.V_Delta_Generate>=1170)
 8002eec:	4b09      	ldr	r3, [pc, #36]	@ (8002f14 <V_Delta_Generate_Saturator_Code+0x2c>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	4a09      	ldr	r2, [pc, #36]	@ (8002f18 <V_Delta_Generate_Saturator_Code+0x30>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	dd03      	ble.n	8002efe <V_Delta_Generate_Saturator_Code+0x16>
	{
		Inv_Cntrl.V_Delta_Generate = 1170;
 8002ef6:	4b07      	ldr	r3, [pc, #28]	@ (8002f14 <V_Delta_Generate_Saturator_Code+0x2c>)
 8002ef8:	4a08      	ldr	r2, [pc, #32]	@ (8002f1c <V_Delta_Generate_Saturator_Code+0x34>)
 8002efa:	609a      	str	r2, [r3, #8]

	else if (Inv_Cntrl.V_Delta_Generate<-1170)
	{
		Inv_Cntrl.V_Delta_Generate = -1170;
	}
}
 8002efc:	e007      	b.n	8002f0e <V_Delta_Generate_Saturator_Code+0x26>
	else if (Inv_Cntrl.V_Delta_Generate<-1170)
 8002efe:	4b05      	ldr	r3, [pc, #20]	@ (8002f14 <V_Delta_Generate_Saturator_Code+0x2c>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	4a07      	ldr	r2, [pc, #28]	@ (8002f20 <V_Delta_Generate_Saturator_Code+0x38>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	da02      	bge.n	8002f0e <V_Delta_Generate_Saturator_Code+0x26>
		Inv_Cntrl.V_Delta_Generate = -1170;
 8002f08:	4b02      	ldr	r3, [pc, #8]	@ (8002f14 <V_Delta_Generate_Saturator_Code+0x2c>)
 8002f0a:	4a05      	ldr	r2, [pc, #20]	@ (8002f20 <V_Delta_Generate_Saturator_Code+0x38>)
 8002f0c:	609a      	str	r2, [r3, #8]
}
 8002f0e:	46c0      	nop			@ (mov r8, r8)
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	200002b0 	.word	0x200002b0
 8002f18:	00000491 	.word	0x00000491
 8002f1c:	00000492 	.word	0x00000492
 8002f20:	fffffb6e 	.word	0xfffffb6e

08002f24 <Fast_Diagnostics>:

void Fast_Diagnostics()
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
	if (V_Batt_Outof_Fast_Limits)
 8002f28:	4bcf      	ldr	r3, [pc, #828]	@ (8003268 <Fast_Diagnostics+0x344>)
 8002f2a:	891b      	ldrh	r3, [r3, #8]
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	4bcf      	ldr	r3, [pc, #828]	@ (800326c <Fast_Diagnostics+0x348>)
 8002f30:	89db      	ldrh	r3, [r3, #14]
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d807      	bhi.n	8002f48 <Fast_Diagnostics+0x24>
 8002f38:	4bcb      	ldr	r3, [pc, #812]	@ (8003268 <Fast_Diagnostics+0x344>)
 8002f3a:	891b      	ldrh	r3, [r3, #8]
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	4bcb      	ldr	r3, [pc, #812]	@ (800326c <Fast_Diagnostics+0x348>)
 8002f40:	8a1b      	ldrh	r3, [r3, #16]
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d233      	bcs.n	8002fb0 <Fast_Diagnostics+0x8c>
	{
		if(Inv_Cntrl.State == 1)
 8002f48:	4bc9      	ldr	r3, [pc, #804]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8002f4a:	785b      	ldrb	r3, [r3, #1]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d107      	bne.n	8002f62 <Fast_Diagnostics+0x3e>
		{
			Debug_Fast.A |= 0x1U;
 8002f52:	4bc8      	ldr	r3, [pc, #800]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002f54:	881b      	ldrh	r3, [r3, #0]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	2201      	movs	r2, #1
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	4bc5      	ldr	r3, [pc, #788]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002f60:	801a      	strh	r2, [r3, #0]
		}

		Debug_Fast.B |= 0x1U;
 8002f62:	4bc4      	ldr	r3, [pc, #784]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002f64:	885b      	ldrh	r3, [r3, #2]
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	2201      	movs	r2, #1
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	4bc1      	ldr	r3, [pc, #772]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002f70:	805a      	strh	r2, [r3, #2]

		Fast_Limit_Flags.V_Batt = 1;
 8002f72:	4bc1      	ldr	r3, [pc, #772]	@ (8003278 <Fast_Diagnostics+0x354>)
 8002f74:	881a      	ldrh	r2, [r3, #0]
 8002f76:	2120      	movs	r1, #32
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	801a      	strh	r2, [r3, #0]
		Avg_Limit_Flags.V_Batt = 1;
 8002f7c:	4bbf      	ldr	r3, [pc, #764]	@ (800327c <Fast_Diagnostics+0x358>)
 8002f7e:	881a      	ldrh	r2, [r3, #0]
 8002f80:	2120      	movs	r1, #32
 8002f82:	430a      	orrs	r2, r1
 8002f84:	801a      	strh	r2, [r3, #0]

		Inverter_OFF();
 8002f86:	f7ff f9d1 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 8002f8a:	4bb9      	ldr	r3, [pc, #740]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 8002f90:	4bb7      	ldr	r3, [pc, #732]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8002f92:	781a      	ldrb	r2, [r3, #0]
 8002f94:	2110      	movs	r1, #16
 8002f96:	430a      	orrs	r2, r1
 8002f98:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 8002f9a:	f7ff fa5f 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 8002f9e:	4bb8      	ldr	r3, [pc, #736]	@ (8003280 <Fast_Diagnostics+0x35c>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 8002fa4:	4bb6      	ldr	r3, [pc, #728]	@ (8003280 <Fast_Diagnostics+0x35c>)
 8002fa6:	781a      	ldrb	r2, [r3, #0]
 8002fa8:	2120      	movs	r1, #32
 8002faa:	430a      	orrs	r2, r1
 8002fac:	701a      	strb	r2, [r3, #0]
 8002fae:	e007      	b.n	8002fc0 <Fast_Diagnostics+0x9c>

	}
	else
	{
		Debug_Fast.B &= ~(0x1U);
 8002fb0:	4bb0      	ldr	r3, [pc, #704]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002fb2:	885b      	ldrh	r3, [r3, #2]
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	4393      	bics	r3, r2
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	4bad      	ldr	r3, [pc, #692]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002fbe:	805a      	strh	r2, [r3, #2]
	}

	if(I_Inv_Pri_AC_Outof_Fast_Limits)
 8002fc0:	4bb0      	ldr	r3, [pc, #704]	@ (8003284 <Fast_Diagnostics+0x360>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4aa9      	ldr	r2, [pc, #676]	@ (800326c <Fast_Diagnostics+0x348>)
 8002fc6:	8812      	ldrh	r2, [r2, #0]
 8002fc8:	b212      	sxth	r2, r2
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	dc06      	bgt.n	8002fdc <Fast_Diagnostics+0xb8>
 8002fce:	4bad      	ldr	r3, [pc, #692]	@ (8003284 <Fast_Diagnostics+0x360>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4aa6      	ldr	r2, [pc, #664]	@ (800326c <Fast_Diagnostics+0x348>)
 8002fd4:	8852      	ldrh	r2, [r2, #2]
 8002fd6:	b212      	sxth	r2, r2
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	da24      	bge.n	8003026 <Fast_Diagnostics+0x102>
	{
		if(Inv_Cntrl.State == 1)
 8002fdc:	4ba4      	ldr	r3, [pc, #656]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8002fde:	785b      	ldrb	r3, [r3, #1]
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d10c      	bne.n	8003000 <Fast_Diagnostics+0xdc>
		{
			Debug_Fast.A |= (0x1U<<1);
 8002fe6:	4ba3      	ldr	r3, [pc, #652]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002fe8:	881b      	ldrh	r3, [r3, #0]
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	2202      	movs	r2, #2
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	4ba0      	ldr	r3, [pc, #640]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002ff4:	801a      	strh	r2, [r3, #0]
			Debug_Fast.D = Norm_ADC.I_Inv_Pri_AC;
 8002ff6:	4ba3      	ldr	r3, [pc, #652]	@ (8003284 <Fast_Diagnostics+0x360>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	b29a      	uxth	r2, r3
 8002ffc:	4b9d      	ldr	r3, [pc, #628]	@ (8003274 <Fast_Diagnostics+0x350>)
 8002ffe:	80da      	strh	r2, [r3, #6]
		}

		Debug_Fast.B |= (0x1U<<1);
 8003000:	4b9c      	ldr	r3, [pc, #624]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003002:	885b      	ldrh	r3, [r3, #2]
 8003004:	b29b      	uxth	r3, r3
 8003006:	2202      	movs	r2, #2
 8003008:	4313      	orrs	r3, r2
 800300a:	b29a      	uxth	r2, r3
 800300c:	4b99      	ldr	r3, [pc, #612]	@ (8003274 <Fast_Diagnostics+0x350>)
 800300e:	805a      	strh	r2, [r3, #2]
		Inverter_OFF();
 8003010:	f7ff f98c 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 8003014:	4b96      	ldr	r3, [pc, #600]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8003016:	2200      	movs	r2, #0
 8003018:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 800301a:	4b95      	ldr	r3, [pc, #596]	@ (8003270 <Fast_Diagnostics+0x34c>)
 800301c:	781a      	ldrb	r2, [r3, #0]
 800301e:	2110      	movs	r1, #16
 8003020:	430a      	orrs	r2, r1
 8003022:	701a      	strb	r2, [r3, #0]
 8003024:	e007      	b.n	8003036 <Fast_Diagnostics+0x112>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<1);
 8003026:	4b93      	ldr	r3, [pc, #588]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003028:	885b      	ldrh	r3, [r3, #2]
 800302a:	b29b      	uxth	r3, r3
 800302c:	2202      	movs	r2, #2
 800302e:	4393      	bics	r3, r2
 8003030:	b29a      	uxth	r2, r3
 8003032:	4b90      	ldr	r3, [pc, #576]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003034:	805a      	strh	r2, [r3, #2]
	}

	if(Cntr.ZCD_Error>=585) //585 refers to 3 cycles
 8003036:	4b94      	ldr	r3, [pc, #592]	@ (8003288 <Fast_Diagnostics+0x364>)
 8003038:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800303a:	2392      	movs	r3, #146	@ 0x92
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	429a      	cmp	r2, r3
 8003040:	d941      	bls.n	80030c6 <Fast_Diagnostics+0x1a2>
	{
		if(Inv_Cntrl.State == 1)
 8003042:	4b8b      	ldr	r3, [pc, #556]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8003044:	785b      	ldrb	r3, [r3, #1]
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b01      	cmp	r3, #1
 800304a:	d107      	bne.n	800305c <Fast_Diagnostics+0x138>
		{
			Debug_Fast.A |= (0x1U<<2);
 800304c:	4b89      	ldr	r3, [pc, #548]	@ (8003274 <Fast_Diagnostics+0x350>)
 800304e:	881b      	ldrh	r3, [r3, #0]
 8003050:	b29b      	uxth	r3, r3
 8003052:	2204      	movs	r2, #4
 8003054:	4313      	orrs	r3, r2
 8003056:	b29a      	uxth	r2, r3
 8003058:	4b86      	ldr	r3, [pc, #536]	@ (8003274 <Fast_Diagnostics+0x350>)
 800305a:	801a      	strh	r2, [r3, #0]
		}

		if(Inv_Cntrl.State == 1)
 800305c:	4b84      	ldr	r3, [pc, #528]	@ (8003270 <Fast_Diagnostics+0x34c>)
 800305e:	785b      	ldrb	r3, [r3, #1]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b01      	cmp	r3, #1
 8003064:	d105      	bne.n	8003072 <Fast_Diagnostics+0x14e>
		{
			Othr.Inv_Off_Latch=1;
 8003066:	4b89      	ldr	r3, [pc, #548]	@ (800328c <Fast_Diagnostics+0x368>)
 8003068:	227c      	movs	r2, #124	@ 0x7c
 800306a:	5c99      	ldrb	r1, [r3, r2]
 800306c:	2001      	movs	r0, #1
 800306e:	4301      	orrs	r1, r0
 8003070:	5499      	strb	r1, [r3, r2]
		}

		Debug_Fast.B |= (0x1U<<2);
 8003072:	4b80      	ldr	r3, [pc, #512]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003074:	885b      	ldrh	r3, [r3, #2]
 8003076:	b29b      	uxth	r3, r3
 8003078:	2204      	movs	r2, #4
 800307a:	4313      	orrs	r3, r2
 800307c:	b29a      	uxth	r2, r3
 800307e:	4b7d      	ldr	r3, [pc, #500]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003080:	805a      	strh	r2, [r3, #2]
		Inv_Cntrl.Time_Period_Grid =Inv_Cntrl.Time_Period_Grid_UL+10;// we use this for generating freq flags
 8003082:	4b7b      	ldr	r3, [pc, #492]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8003084:	2246      	movs	r2, #70	@ 0x46
 8003086:	5a9b      	ldrh	r3, [r3, r2]
 8003088:	b29b      	uxth	r3, r3
 800308a:	330a      	adds	r3, #10
 800308c:	b29a      	uxth	r2, r3
 800308e:	4b78      	ldr	r3, [pc, #480]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8003090:	87da      	strh	r2, [r3, #62]	@ 0x3e
		Fast_Limit_Flags.Freq = 1;
 8003092:	4b79      	ldr	r3, [pc, #484]	@ (8003278 <Fast_Diagnostics+0x354>)
 8003094:	881a      	ldrh	r2, [r3, #0]
 8003096:	2104      	movs	r1, #4
 8003098:	430a      	orrs	r2, r1
 800309a:	801a      	strh	r2, [r3, #0]

		Inverter_OFF();
 800309c:	f7ff f946 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 80030a0:	4b73      	ldr	r3, [pc, #460]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 80030a6:	4b72      	ldr	r3, [pc, #456]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80030a8:	781a      	ldrb	r2, [r3, #0]
 80030aa:	2110      	movs	r1, #16
 80030ac:	430a      	orrs	r2, r1
 80030ae:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 80030b0:	f7ff f9d4 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 80030b4:	4b72      	ldr	r3, [pc, #456]	@ (8003280 <Fast_Diagnostics+0x35c>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 80030ba:	4b71      	ldr	r3, [pc, #452]	@ (8003280 <Fast_Diagnostics+0x35c>)
 80030bc:	781a      	ldrb	r2, [r3, #0]
 80030be:	2120      	movs	r1, #32
 80030c0:	430a      	orrs	r2, r1
 80030c2:	701a      	strb	r2, [r3, #0]
 80030c4:	e007      	b.n	80030d6 <Fast_Diagnostics+0x1b2>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<2);
 80030c6:	4b6b      	ldr	r3, [pc, #428]	@ (8003274 <Fast_Diagnostics+0x350>)
 80030c8:	885b      	ldrh	r3, [r3, #2]
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	2204      	movs	r2, #4
 80030ce:	4393      	bics	r3, r2
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	4b68      	ldr	r3, [pc, #416]	@ (8003274 <Fast_Diagnostics+0x350>)
 80030d4:	805a      	strh	r2, [r3, #2]
	}

	if((Freq_Out_Of_limits)&&(Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag==0))
 80030d6:	4b66      	ldr	r3, [pc, #408]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80030d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030da:	b29a      	uxth	r2, r3
 80030dc:	4b64      	ldr	r3, [pc, #400]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80030de:	2146      	movs	r1, #70	@ 0x46
 80030e0:	5a5b      	ldrh	r3, [r3, r1]
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d808      	bhi.n	80030fa <Fast_Diagnostics+0x1d6>
 80030e8:	4b61      	ldr	r3, [pc, #388]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80030ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	4b60      	ldr	r3, [pc, #384]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80030f0:	2148      	movs	r1, #72	@ 0x48
 80030f2:	5a5b      	ldrh	r3, [r3, r1]
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d238      	bcs.n	800316c <Fast_Diagnostics+0x248>
 80030fa:	4b5d      	ldr	r3, [pc, #372]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80030fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030fe:	079b      	lsls	r3, r3, #30
 8003100:	0fdb      	lsrs	r3, r3, #31
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d131      	bne.n	800316c <Fast_Diagnostics+0x248>
//		if(Inv_Cntrl.State == 1)
//		{
//			Othr.Inv_Off_Latch=1;
//		}

		if(Inv_Cntrl.State == 1)
 8003108:	4b59      	ldr	r3, [pc, #356]	@ (8003270 <Fast_Diagnostics+0x34c>)
 800310a:	785b      	ldrb	r3, [r3, #1]
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b01      	cmp	r3, #1
 8003110:	d107      	bne.n	8003122 <Fast_Diagnostics+0x1fe>
		{
			Debug_Fast.A |= (0x1U<<3);
 8003112:	4b58      	ldr	r3, [pc, #352]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	b29b      	uxth	r3, r3
 8003118:	2208      	movs	r2, #8
 800311a:	4313      	orrs	r3, r2
 800311c:	b29a      	uxth	r2, r3
 800311e:	4b55      	ldr	r3, [pc, #340]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003120:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<3);
 8003122:	4b54      	ldr	r3, [pc, #336]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003124:	885b      	ldrh	r3, [r3, #2]
 8003126:	b29b      	uxth	r3, r3
 8003128:	2208      	movs	r2, #8
 800312a:	4313      	orrs	r3, r2
 800312c:	b29a      	uxth	r2, r3
 800312e:	4b51      	ldr	r3, [pc, #324]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003130:	805a      	strh	r2, [r3, #2]
		Inverter_OFF();
 8003132:	f7ff f8fb 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 8003136:	4b4e      	ldr	r3, [pc, #312]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8003138:	2200      	movs	r2, #0
 800313a:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 800313c:	4b4c      	ldr	r3, [pc, #304]	@ (8003270 <Fast_Diagnostics+0x34c>)
 800313e:	781a      	ldrb	r2, [r3, #0]
 8003140:	2110      	movs	r1, #16
 8003142:	430a      	orrs	r2, r1
 8003144:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 8003146:	f7ff f989 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 800314a:	4b4d      	ldr	r3, [pc, #308]	@ (8003280 <Fast_Diagnostics+0x35c>)
 800314c:	2200      	movs	r2, #0
 800314e:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 8003150:	4b4b      	ldr	r3, [pc, #300]	@ (8003280 <Fast_Diagnostics+0x35c>)
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	2120      	movs	r1, #32
 8003156:	430a      	orrs	r2, r1
 8003158:	701a      	strb	r2, [r3, #0]

		Fast_Limit_Flags.Freq = 1;
 800315a:	4b47      	ldr	r3, [pc, #284]	@ (8003278 <Fast_Diagnostics+0x354>)
 800315c:	881a      	ldrh	r2, [r3, #0]
 800315e:	2104      	movs	r1, #4
 8003160:	430a      	orrs	r2, r1
 8003162:	801a      	strh	r2, [r3, #0]
		Debug_Fast.C = 1;
 8003164:	4b43      	ldr	r3, [pc, #268]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003166:	2201      	movs	r2, #1
 8003168:	809a      	strh	r2, [r3, #4]
 800316a:	e007      	b.n	800317c <Fast_Diagnostics+0x258>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<3);
 800316c:	4b41      	ldr	r3, [pc, #260]	@ (8003274 <Fast_Diagnostics+0x350>)
 800316e:	885b      	ldrh	r3, [r3, #2]
 8003170:	b29b      	uxth	r3, r3
 8003172:	2208      	movs	r2, #8
 8003174:	4393      	bics	r3, r2
 8003176:	b29a      	uxth	r2, r3
 8003178:	4b3e      	ldr	r3, [pc, #248]	@ (8003274 <Fast_Diagnostics+0x350>)
 800317a:	805a      	strh	r2, [r3, #2]
	}

	if((Norm_ADC.V_Mains_AC>Norm_ADC_Limits.V_Mains_AC_UL)||(Norm_ADC.V_Mains_AC<Norm_ADC_Limits.V_Mains_AC_LL))  // if the voltage upper limit is crossed then switch off the inverter immediately
 800317c:	4b41      	ldr	r3, [pc, #260]	@ (8003284 <Fast_Diagnostics+0x360>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	4a3a      	ldr	r2, [pc, #232]	@ (800326c <Fast_Diagnostics+0x348>)
 8003182:	8892      	ldrh	r2, [r2, #4]
 8003184:	b212      	sxth	r2, r2
 8003186:	4293      	cmp	r3, r2
 8003188:	dc06      	bgt.n	8003198 <Fast_Diagnostics+0x274>
 800318a:	4b3e      	ldr	r3, [pc, #248]	@ (8003284 <Fast_Diagnostics+0x360>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4a37      	ldr	r2, [pc, #220]	@ (800326c <Fast_Diagnostics+0x348>)
 8003190:	88d2      	ldrh	r2, [r2, #6]
 8003192:	b212      	sxth	r2, r2
 8003194:	4293      	cmp	r3, r2
 8003196:	da2e      	bge.n	80031f6 <Fast_Diagnostics+0x2d2>
	{
		if(Inv_Cntrl.State == 1)
 8003198:	4b35      	ldr	r3, [pc, #212]	@ (8003270 <Fast_Diagnostics+0x34c>)
 800319a:	785b      	ldrb	r3, [r3, #1]
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d107      	bne.n	80031b2 <Fast_Diagnostics+0x28e>
		{
			Debug_Fast.A |= (0x1U<<4);
 80031a2:	4b34      	ldr	r3, [pc, #208]	@ (8003274 <Fast_Diagnostics+0x350>)
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	2210      	movs	r2, #16
 80031aa:	4313      	orrs	r3, r2
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	4b31      	ldr	r3, [pc, #196]	@ (8003274 <Fast_Diagnostics+0x350>)
 80031b0:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<4);
 80031b2:	4b30      	ldr	r3, [pc, #192]	@ (8003274 <Fast_Diagnostics+0x350>)
 80031b4:	885b      	ldrh	r3, [r3, #2]
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	2210      	movs	r2, #16
 80031ba:	4313      	orrs	r3, r2
 80031bc:	b29a      	uxth	r2, r3
 80031be:	4b2d      	ldr	r3, [pc, #180]	@ (8003274 <Fast_Diagnostics+0x350>)
 80031c0:	805a      	strh	r2, [r3, #2]
		Fast_Limit_Flags.V_Mains = 1;
 80031c2:	4b2d      	ldr	r3, [pc, #180]	@ (8003278 <Fast_Diagnostics+0x354>)
 80031c4:	881a      	ldrh	r2, [r3, #0]
 80031c6:	2102      	movs	r1, #2
 80031c8:	430a      	orrs	r2, r1
 80031ca:	801a      	strh	r2, [r3, #0]

		Inverter_OFF();
 80031cc:	f7ff f8ae 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 80031d0:	4b27      	ldr	r3, [pc, #156]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 80031d6:	4b26      	ldr	r3, [pc, #152]	@ (8003270 <Fast_Diagnostics+0x34c>)
 80031d8:	781a      	ldrb	r2, [r3, #0]
 80031da:	2110      	movs	r1, #16
 80031dc:	430a      	orrs	r2, r1
 80031de:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 80031e0:	f7ff f93c 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 80031e4:	4b26      	ldr	r3, [pc, #152]	@ (8003280 <Fast_Diagnostics+0x35c>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 80031ea:	4b25      	ldr	r3, [pc, #148]	@ (8003280 <Fast_Diagnostics+0x35c>)
 80031ec:	781a      	ldrb	r2, [r3, #0]
 80031ee:	2120      	movs	r1, #32
 80031f0:	430a      	orrs	r2, r1
 80031f2:	701a      	strb	r2, [r3, #0]
 80031f4:	e007      	b.n	8003206 <Fast_Diagnostics+0x2e2>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<4);
 80031f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003274 <Fast_Diagnostics+0x350>)
 80031f8:	885b      	ldrh	r3, [r3, #2]
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	2210      	movs	r2, #16
 80031fe:	4393      	bics	r3, r2
 8003200:	b29a      	uxth	r2, r3
 8003202:	4b1c      	ldr	r3, [pc, #112]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003204:	805a      	strh	r2, [r3, #2]
	}

	if((Switch_Is_OFF))  // if the switch is turned off then system is shut down
 8003206:	2390      	movs	r3, #144	@ 0x90
 8003208:	05db      	lsls	r3, r3, #23
 800320a:	691a      	ldr	r2, [r3, #16]
 800320c:	2380      	movs	r3, #128	@ 0x80
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	4013      	ands	r3, r2
 8003212:	d13f      	bne.n	8003294 <Fast_Diagnostics+0x370>
	{
		if(Inv_Cntrl.State == 1)
 8003214:	4b16      	ldr	r3, [pc, #88]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8003216:	785b      	ldrb	r3, [r3, #1]
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b01      	cmp	r3, #1
 800321c:	d107      	bne.n	800322e <Fast_Diagnostics+0x30a>
		{
			Debug_Fast.A |= (0x1U<<5);
 800321e:	4b15      	ldr	r3, [pc, #84]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	b29b      	uxth	r3, r3
 8003224:	2220      	movs	r2, #32
 8003226:	4313      	orrs	r3, r2
 8003228:	b29a      	uxth	r2, r3
 800322a:	4b12      	ldr	r3, [pc, #72]	@ (8003274 <Fast_Diagnostics+0x350>)
 800322c:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<5);
 800322e:	4b11      	ldr	r3, [pc, #68]	@ (8003274 <Fast_Diagnostics+0x350>)
 8003230:	885b      	ldrh	r3, [r3, #2]
 8003232:	b29b      	uxth	r3, r3
 8003234:	2220      	movs	r2, #32
 8003236:	4313      	orrs	r3, r2
 8003238:	b29a      	uxth	r2, r3
 800323a:	4b0e      	ldr	r3, [pc, #56]	@ (8003274 <Fast_Diagnostics+0x350>)
 800323c:	805a      	strh	r2, [r3, #2]
		Inverter_OFF();
 800323e:	f7ff f875 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State=0;   // go to state 0 and stay there
 8003242:	4b0b      	ldr	r3, [pc, #44]	@ (8003270 <Fast_Diagnostics+0x34c>)
 8003244:	2200      	movs	r2, #0
 8003246:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 8003248:	4b09      	ldr	r3, [pc, #36]	@ (8003270 <Fast_Diagnostics+0x34c>)
 800324a:	781a      	ldrb	r2, [r3, #0]
 800324c:	2110      	movs	r1, #16
 800324e:	430a      	orrs	r2, r1
 8003250:	701a      	strb	r2, [r3, #0]

		TIM3->CCR2 = 0;
 8003252:	4b0f      	ldr	r3, [pc, #60]	@ (8003290 <Fast_Diagnostics+0x36c>)
 8003254:	2200      	movs	r2, #0
 8003256:	639a      	str	r2, [r3, #56]	@ 0x38

		Othr.Previous_Switch_State = 0;
 8003258:	4b0c      	ldr	r3, [pc, #48]	@ (800328c <Fast_Diagnostics+0x368>)
 800325a:	2288      	movs	r2, #136	@ 0x88
 800325c:	5c99      	ldrb	r1, [r3, r2]
 800325e:	2001      	movs	r0, #1
 8003260:	4381      	bics	r1, r0
 8003262:	5499      	strb	r1, [r3, r2]
 8003264:	e01e      	b.n	80032a4 <Fast_Diagnostics+0x380>
 8003266:	46c0      	nop			@ (mov r8, r8)
 8003268:	200005a0 	.word	0x200005a0
 800326c:	200001ac 	.word	0x200001ac
 8003270:	200002b0 	.word	0x200002b0
 8003274:	200003b0 	.word	0x200003b0
 8003278:	200002a4 	.word	0x200002a4
 800327c:	200002ac 	.word	0x200002ac
 8003280:	20000390 	.word	0x20000390
 8003284:	20000078 	.word	0x20000078
 8003288:	20000140 	.word	0x20000140
 800328c:	200001f4 	.word	0x200001f4
 8003290:	40000400 	.word	0x40000400
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<5);
 8003294:	4b15      	ldr	r3, [pc, #84]	@ (80032ec <Fast_Diagnostics+0x3c8>)
 8003296:	885b      	ldrh	r3, [r3, #2]
 8003298:	b29b      	uxth	r3, r3
 800329a:	2220      	movs	r2, #32
 800329c:	4393      	bics	r3, r2
 800329e:	b29a      	uxth	r2, r3
 80032a0:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <Fast_Diagnostics+0x3c8>)
 80032a2:	805a      	strh	r2, [r3, #2]
	}

	if(Switch_Is_ON)
 80032a4:	2390      	movs	r3, #144	@ 0x90
 80032a6:	05db      	lsls	r3, r3, #23
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	2380      	movs	r3, #128	@ 0x80
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	4013      	ands	r3, r2
 80032b0:	d018      	beq.n	80032e4 <Fast_Diagnostics+0x3c0>
	{
		if(Othr.Previous_Switch_State==0)
 80032b2:	4b0f      	ldr	r3, [pc, #60]	@ (80032f0 <Fast_Diagnostics+0x3cc>)
 80032b4:	2288      	movs	r2, #136	@ 0x88
 80032b6:	589b      	ldr	r3, [r3, r2]
 80032b8:	07db      	lsls	r3, r3, #31
 80032ba:	0fdb      	lsrs	r3, r3, #31
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10a      	bne.n	80032d8 <Fast_Diagnostics+0x3b4>
		{
			Othr.Inv_Off_Latch=0;
 80032c2:	4b0b      	ldr	r3, [pc, #44]	@ (80032f0 <Fast_Diagnostics+0x3cc>)
 80032c4:	227c      	movs	r2, #124	@ 0x7c
 80032c6:	5c99      	ldrb	r1, [r3, r2]
 80032c8:	2001      	movs	r0, #1
 80032ca:	4381      	bics	r1, r0
 80032cc:	5499      	strb	r1, [r3, r2]

			Fast_Limit_Flags.DC_insulation = 0;
 80032ce:	4b09      	ldr	r3, [pc, #36]	@ (80032f4 <Fast_Diagnostics+0x3d0>)
 80032d0:	881a      	ldrh	r2, [r3, #0]
 80032d2:	4909      	ldr	r1, [pc, #36]	@ (80032f8 <Fast_Diagnostics+0x3d4>)
 80032d4:	400a      	ands	r2, r1
 80032d6:	801a      	strh	r2, [r3, #0]
		}
		Othr.Previous_Switch_State=1;
 80032d8:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <Fast_Diagnostics+0x3cc>)
 80032da:	2288      	movs	r2, #136	@ 0x88
 80032dc:	5c99      	ldrb	r1, [r3, r2]
 80032de:	2001      	movs	r0, #1
 80032e0:	4301      	orrs	r1, r0
 80032e2:	5499      	strb	r1, [r3, r2]
//			Othr.Inv_Off_Latch=0;
////			Inverter_Relay_OFF;
//		}
//		Othr.Previous_Switch_State=1;
//	}
}
 80032e4:	46c0      	nop			@ (mov r8, r8)
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	46c0      	nop			@ (mov r8, r8)
 80032ec:	200003b0 	.word	0x200003b0
 80032f0:	200001f4 	.word	0x200001f4
 80032f4:	200002a4 	.word	0x200002a4
 80032f8:	ffffdfff 	.word	0xffffdfff

080032fc <Avg_Diagnostics>:

void Avg_Diagnostics()
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
//
//				Fast_Limit_Flags.DC_insulation = 1;
//			}
//		}
//	}
}
 8003300:	46c0      	nop			@ (mov r8, r8)
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
	...

08003308 <RMS_Diagnostics>:

void RMS_Diagnostics()
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
	/********************   Diagnosis for State 1   *********************/

	if(V_Mains_Outof_RMS_Limits_Cutoff)
 800330c:	4b3d      	ldr	r3, [pc, #244]	@ (8003404 <RMS_Diagnostics+0xfc>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	4a3d      	ldr	r2, [pc, #244]	@ (8003408 <RMS_Diagnostics+0x100>)
 8003312:	8892      	ldrh	r2, [r2, #4]
 8003314:	b292      	uxth	r2, r2
 8003316:	4293      	cmp	r3, r2
 8003318:	dc06      	bgt.n	8003328 <RMS_Diagnostics+0x20>
 800331a:	4b3a      	ldr	r3, [pc, #232]	@ (8003404 <RMS_Diagnostics+0xfc>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	4a3a      	ldr	r2, [pc, #232]	@ (8003408 <RMS_Diagnostics+0x100>)
 8003320:	8912      	ldrh	r2, [r2, #8]
 8003322:	b292      	uxth	r2, r2
 8003324:	4293      	cmp	r3, r2
 8003326:	da30      	bge.n	800338a <RMS_Diagnostics+0x82>
	{
		if(Inv_Cntrl.State == 1)
 8003328:	4b38      	ldr	r3, [pc, #224]	@ (800340c <RMS_Diagnostics+0x104>)
 800332a:	785b      	ldrb	r3, [r3, #1]
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b01      	cmp	r3, #1
 8003330:	d108      	bne.n	8003344 <RMS_Diagnostics+0x3c>
		{
			Debug_Fast.A |= (0x1U<<8);
 8003332:	4b37      	ldr	r3, [pc, #220]	@ (8003410 <RMS_Diagnostics+0x108>)
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	b29b      	uxth	r3, r3
 8003338:	2280      	movs	r2, #128	@ 0x80
 800333a:	0052      	lsls	r2, r2, #1
 800333c:	4313      	orrs	r3, r2
 800333e:	b29a      	uxth	r2, r3
 8003340:	4b33      	ldr	r3, [pc, #204]	@ (8003410 <RMS_Diagnostics+0x108>)
 8003342:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<8);
 8003344:	4b32      	ldr	r3, [pc, #200]	@ (8003410 <RMS_Diagnostics+0x108>)
 8003346:	885b      	ldrh	r3, [r3, #2]
 8003348:	b29b      	uxth	r3, r3
 800334a:	2280      	movs	r2, #128	@ 0x80
 800334c:	0052      	lsls	r2, r2, #1
 800334e:	4313      	orrs	r3, r2
 8003350:	b29a      	uxth	r2, r3
 8003352:	4b2f      	ldr	r3, [pc, #188]	@ (8003410 <RMS_Diagnostics+0x108>)
 8003354:	805a      	strh	r2, [r3, #2]
		RMS_Limit_Flags.V_Mains=1;
 8003356:	4b2f      	ldr	r3, [pc, #188]	@ (8003414 <RMS_Diagnostics+0x10c>)
 8003358:	881a      	ldrh	r2, [r3, #0]
 800335a:	2102      	movs	r1, #2
 800335c:	430a      	orrs	r2, r1
 800335e:	801a      	strh	r2, [r3, #0]

		Inverter_OFF();
 8003360:	f7fe ffe4 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 8003364:	4b29      	ldr	r3, [pc, #164]	@ (800340c <RMS_Diagnostics+0x104>)
 8003366:	2200      	movs	r2, #0
 8003368:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 800336a:	4b28      	ldr	r3, [pc, #160]	@ (800340c <RMS_Diagnostics+0x104>)
 800336c:	781a      	ldrb	r2, [r3, #0]
 800336e:	2110      	movs	r1, #16
 8003370:	430a      	orrs	r2, r1
 8003372:	701a      	strb	r2, [r3, #0]

		MPPT_OFF();
 8003374:	f7ff f872 	bl	800245c <MPPT_OFF>
		PV_Cntrl.State = 0;
 8003378:	4b27      	ldr	r3, [pc, #156]	@ (8003418 <RMS_Diagnostics+0x110>)
 800337a:	2200      	movs	r2, #0
 800337c:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.First_Time_State_Entry=1;
 800337e:	4b26      	ldr	r3, [pc, #152]	@ (8003418 <RMS_Diagnostics+0x110>)
 8003380:	781a      	ldrb	r2, [r3, #0]
 8003382:	2120      	movs	r1, #32
 8003384:	430a      	orrs	r2, r1
 8003386:	701a      	strb	r2, [r3, #0]
 8003388:	e007      	b.n	800339a <RMS_Diagnostics+0x92>
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<8);
 800338a:	4b21      	ldr	r3, [pc, #132]	@ (8003410 <RMS_Diagnostics+0x108>)
 800338c:	885b      	ldrh	r3, [r3, #2]
 800338e:	b29b      	uxth	r3, r3
 8003390:	4a22      	ldr	r2, [pc, #136]	@ (800341c <RMS_Diagnostics+0x114>)
 8003392:	4013      	ands	r3, r2
 8003394:	b29a      	uxth	r2, r3
 8003396:	4b1e      	ldr	r3, [pc, #120]	@ (8003410 <RMS_Diagnostics+0x108>)
 8003398:	805a      	strh	r2, [r3, #2]
	}

	if(I_Inv_Pri_Outof_RMS_Limits_UL)
 800339a:	4b1a      	ldr	r3, [pc, #104]	@ (8003404 <RMS_Diagnostics+0xfc>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a1a      	ldr	r2, [pc, #104]	@ (8003408 <RMS_Diagnostics+0x100>)
 80033a0:	8812      	ldrh	r2, [r2, #0]
 80033a2:	b292      	uxth	r2, r2
 80033a4:	4293      	cmp	r3, r2
 80033a6:	dd21      	ble.n	80033ec <RMS_Diagnostics+0xe4>
	{
		if(Inv_Cntrl.State == 1)
 80033a8:	4b18      	ldr	r3, [pc, #96]	@ (800340c <RMS_Diagnostics+0x104>)
 80033aa:	785b      	ldrb	r3, [r3, #1]
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d108      	bne.n	80033c4 <RMS_Diagnostics+0xbc>
		{
			Debug_Fast.A |= (0x1U<<9);
 80033b2:	4b17      	ldr	r3, [pc, #92]	@ (8003410 <RMS_Diagnostics+0x108>)
 80033b4:	881b      	ldrh	r3, [r3, #0]
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	2280      	movs	r2, #128	@ 0x80
 80033ba:	0092      	lsls	r2, r2, #2
 80033bc:	4313      	orrs	r3, r2
 80033be:	b29a      	uxth	r2, r3
 80033c0:	4b13      	ldr	r3, [pc, #76]	@ (8003410 <RMS_Diagnostics+0x108>)
 80033c2:	801a      	strh	r2, [r3, #0]
		}
		Debug_Fast.B |= (0x1U<<9);
 80033c4:	4b12      	ldr	r3, [pc, #72]	@ (8003410 <RMS_Diagnostics+0x108>)
 80033c6:	885b      	ldrh	r3, [r3, #2]
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	2280      	movs	r2, #128	@ 0x80
 80033cc:	0092      	lsls	r2, r2, #2
 80033ce:	4313      	orrs	r3, r2
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003410 <RMS_Diagnostics+0x108>)
 80033d4:	805a      	strh	r2, [r3, #2]
		Inverter_OFF();
 80033d6:	f7fe ffa9 	bl	800232c <Inverter_OFF>
		Inv_Cntrl.State = 0;
 80033da:	4b0c      	ldr	r3, [pc, #48]	@ (800340c <RMS_Diagnostics+0x104>)
 80033dc:	2200      	movs	r2, #0
 80033de:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 80033e0:	4b0a      	ldr	r3, [pc, #40]	@ (800340c <RMS_Diagnostics+0x104>)
 80033e2:	781a      	ldrb	r2, [r3, #0]
 80033e4:	2110      	movs	r1, #16
 80033e6:	430a      	orrs	r2, r1
 80033e8:	701a      	strb	r2, [r3, #0]
	else
	{
		Debug_Fast.B &= ~(0x1U<<9);
	}

}
 80033ea:	e007      	b.n	80033fc <RMS_Diagnostics+0xf4>
		Debug_Fast.B &= ~(0x1U<<9);
 80033ec:	4b08      	ldr	r3, [pc, #32]	@ (8003410 <RMS_Diagnostics+0x108>)
 80033ee:	885b      	ldrh	r3, [r3, #2]
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	4a0b      	ldr	r2, [pc, #44]	@ (8003420 <RMS_Diagnostics+0x118>)
 80033f4:	4013      	ands	r3, r2
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	4b05      	ldr	r3, [pc, #20]	@ (8003410 <RMS_Diagnostics+0x108>)
 80033fa:	805a      	strh	r2, [r3, #2]
}
 80033fc:	46c0      	nop			@ (mov r8, r8)
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	46c0      	nop			@ (mov r8, r8)
 8003404:	200000e8 	.word	0x200000e8
 8003408:	200001dc 	.word	0x200001dc
 800340c:	200002b0 	.word	0x200002b0
 8003410:	200003b0 	.word	0x200003b0
 8003414:	200002a8 	.word	0x200002a8
 8003418:	20000390 	.word	0x20000390
 800341c:	fffffeff 	.word	0xfffffeff
 8003420:	fffffdff 	.word	0xfffffdff

08003424 <Energy_Calculation>:
		}
	}
}

void Energy_Calculation()
{
 8003424:	b5b0      	push	{r4, r5, r7, lr}
 8003426:	af00      	add	r7, sp, #0
	if(Norm_ADC.Mains_Power_Mean>=0)
 8003428:	4b2a      	ldr	r3, [pc, #168]	@ (80034d4 <Energy_Calculation+0xb0>)
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	2b00      	cmp	r3, #0
 800342e:	db0d      	blt.n	800344c <Energy_Calculation+0x28>
	{
		Metering.Export_Energy = Metering.Export_Energy + Norm_ADC.Mains_Power_Mean;
 8003430:	4b29      	ldr	r3, [pc, #164]	@ (80034d8 <Energy_Calculation+0xb4>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	4927      	ldr	r1, [pc, #156]	@ (80034d4 <Energy_Calculation+0xb0>)
 8003438:	6989      	ldr	r1, [r1, #24]
 800343a:	000c      	movs	r4, r1
 800343c:	17c9      	asrs	r1, r1, #31
 800343e:	000d      	movs	r5, r1
 8003440:	1912      	adds	r2, r2, r4
 8003442:	416b      	adcs	r3, r5
 8003444:	4924      	ldr	r1, [pc, #144]	@ (80034d8 <Energy_Calculation+0xb4>)
 8003446:	600a      	str	r2, [r1, #0]
 8003448:	604b      	str	r3, [r1, #4]
 800344a:	e01d      	b.n	8003488 <Energy_Calculation+0x64>
	}
	else
	{
		Metering.Import_Energy = Metering.Import_Energy - Norm_ADC.Mains_Power_Mean;
 800344c:	4b22      	ldr	r3, [pc, #136]	@ (80034d8 <Energy_Calculation+0xb4>)
 800344e:	699a      	ldr	r2, [r3, #24]
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	4c20      	ldr	r4, [pc, #128]	@ (80034d4 <Energy_Calculation+0xb0>)
 8003454:	69a4      	ldr	r4, [r4, #24]
 8003456:	0020      	movs	r0, r4
 8003458:	17e4      	asrs	r4, r4, #31
 800345a:	0021      	movs	r1, r4
 800345c:	1a12      	subs	r2, r2, r0
 800345e:	418b      	sbcs	r3, r1
 8003460:	491d      	ldr	r1, [pc, #116]	@ (80034d8 <Energy_Calculation+0xb4>)
 8003462:	618a      	str	r2, [r1, #24]
 8003464:	61cb      	str	r3, [r1, #28]
 	 *
 	 * therefore
 	 * Point_01_E_for_1KWHr = E / 100
 	 *
 	 */
	while(Metering.Export_Energy > Point_01_E_for_1KWHr)
 8003466:	e00f      	b.n	8003488 <Energy_Calculation+0x64>
	{
		Metering.Export_Energy = Metering.Export_Energy - Point_01_E_for_1KWHr;
 8003468:	4b1b      	ldr	r3, [pc, #108]	@ (80034d8 <Energy_Calculation+0xb4>)
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	481b      	ldr	r0, [pc, #108]	@ (80034dc <Energy_Calculation+0xb8>)
 8003470:	2101      	movs	r1, #1
 8003472:	4249      	negs	r1, r1
 8003474:	1812      	adds	r2, r2, r0
 8003476:	414b      	adcs	r3, r1
 8003478:	4917      	ldr	r1, [pc, #92]	@ (80034d8 <Energy_Calculation+0xb4>)
 800347a:	600a      	str	r2, [r1, #0]
 800347c:	604b      	str	r3, [r1, #4]
		Metering.Export_KWH = Metering.Export_KWH +1;
 800347e:	4b16      	ldr	r3, [pc, #88]	@ (80034d8 <Energy_Calculation+0xb4>)
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	1c5a      	adds	r2, r3, #1
 8003484:	4b14      	ldr	r3, [pc, #80]	@ (80034d8 <Energy_Calculation+0xb4>)
 8003486:	611a      	str	r2, [r3, #16]
	while(Metering.Export_Energy > Point_01_E_for_1KWHr)
 8003488:	4b13      	ldr	r3, [pc, #76]	@ (80034d8 <Energy_Calculation+0xb4>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1ea      	bne.n	8003468 <Energy_Calculation+0x44>
 8003492:	d113      	bne.n	80034bc <Energy_Calculation+0x98>
 8003494:	4912      	ldr	r1, [pc, #72]	@ (80034e0 <Energy_Calculation+0xbc>)
 8003496:	428a      	cmp	r2, r1
 8003498:	d8e6      	bhi.n	8003468 <Energy_Calculation+0x44>
	}

	while(Metering.Import_Energy > Point_01_E_for_1KWHr)
 800349a:	e00f      	b.n	80034bc <Energy_Calculation+0x98>
	{
		Metering.Import_Energy = Metering.Import_Energy - Point_01_E_for_1KWHr;
 800349c:	4b0e      	ldr	r3, [pc, #56]	@ (80034d8 <Energy_Calculation+0xb4>)
 800349e:	699a      	ldr	r2, [r3, #24]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	480e      	ldr	r0, [pc, #56]	@ (80034dc <Energy_Calculation+0xb8>)
 80034a4:	2101      	movs	r1, #1
 80034a6:	4249      	negs	r1, r1
 80034a8:	1812      	adds	r2, r2, r0
 80034aa:	414b      	adcs	r3, r1
 80034ac:	490a      	ldr	r1, [pc, #40]	@ (80034d8 <Energy_Calculation+0xb4>)
 80034ae:	618a      	str	r2, [r1, #24]
 80034b0:	61cb      	str	r3, [r1, #28]
		Metering.Import_KWH = Metering.Import_KWH +1;
 80034b2:	4b09      	ldr	r3, [pc, #36]	@ (80034d8 <Energy_Calculation+0xb4>)
 80034b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b6:	1c5a      	adds	r2, r3, #1
 80034b8:	4b07      	ldr	r3, [pc, #28]	@ (80034d8 <Energy_Calculation+0xb4>)
 80034ba:	629a      	str	r2, [r3, #40]	@ 0x28
	while(Metering.Import_Energy > Point_01_E_for_1KWHr)
 80034bc:	4b06      	ldr	r3, [pc, #24]	@ (80034d8 <Energy_Calculation+0xb4>)
 80034be:	699a      	ldr	r2, [r3, #24]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1ea      	bne.n	800349c <Energy_Calculation+0x78>
 80034c6:	d102      	bne.n	80034ce <Energy_Calculation+0xaa>
 80034c8:	4905      	ldr	r1, [pc, #20]	@ (80034e0 <Energy_Calculation+0xbc>)
 80034ca:	428a      	cmp	r2, r1
 80034cc:	d8e6      	bhi.n	800349c <Energy_Calculation+0x78>
	}
}
 80034ce:	46c0      	nop			@ (mov r8, r8)
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bdb0      	pop	{r4, r5, r7, pc}
 80034d4:	20000078 	.word	0x20000078
 80034d8:	200004e8 	.word	0x200004e8
 80034dc:	d8ccfda2 	.word	0xd8ccfda2
 80034e0:	2733025e 	.word	0x2733025e

080034e4 <Energy_Calculation_With_Mains_CT>:

void Energy_Calculation_With_Mains_CT()
{
 80034e4:	b5b0      	push	{r4, r5, r7, lr}
 80034e6:	af00      	add	r7, sp, #0
	if(Norm_ADC.Mains_Power_CT_Mean>=0)
 80034e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003594 <Energy_Calculation_With_Mains_CT+0xb0>)
 80034ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	db0d      	blt.n	800350c <Energy_Calculation_With_Mains_CT+0x28>
	{
		Metering.Export_Energy_CT = Metering.Export_Energy_CT + Norm_ADC.Mains_Power_CT_Mean;
 80034f0:	4b29      	ldr	r3, [pc, #164]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	4927      	ldr	r1, [pc, #156]	@ (8003594 <Energy_Calculation_With_Mains_CT+0xb0>)
 80034f8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80034fa:	000c      	movs	r4, r1
 80034fc:	17c9      	asrs	r1, r1, #31
 80034fe:	000d      	movs	r5, r1
 8003500:	1912      	adds	r2, r2, r4
 8003502:	416b      	adcs	r3, r5
 8003504:	4924      	ldr	r1, [pc, #144]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 8003506:	608a      	str	r2, [r1, #8]
 8003508:	60cb      	str	r3, [r1, #12]
 800350a:	e01d      	b.n	8003548 <Energy_Calculation_With_Mains_CT+0x64>
	}
	else
	{
		Metering.Import_Energy_CT = Metering.Import_Energy_CT - Norm_ADC.Mains_Power_CT_Mean;
 800350c:	4b22      	ldr	r3, [pc, #136]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 800350e:	6a1a      	ldr	r2, [r3, #32]
 8003510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003512:	4c20      	ldr	r4, [pc, #128]	@ (8003594 <Energy_Calculation_With_Mains_CT+0xb0>)
 8003514:	6aa4      	ldr	r4, [r4, #40]	@ 0x28
 8003516:	0020      	movs	r0, r4
 8003518:	17e4      	asrs	r4, r4, #31
 800351a:	0021      	movs	r1, r4
 800351c:	1a12      	subs	r2, r2, r0
 800351e:	418b      	sbcs	r3, r1
 8003520:	491d      	ldr	r1, [pc, #116]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 8003522:	620a      	str	r2, [r1, #32]
 8003524:	624b      	str	r3, [r1, #36]	@ 0x24
 	 *
 	 * therefore
 	 *
 	 * Point_01_E_for_1KWHr_Mains_CT = E / 100
 	 */
	while(Metering.Export_Energy_CT > Point_01_E_for_1KWHr_Mains_CT)
 8003526:	e00f      	b.n	8003548 <Energy_Calculation_With_Mains_CT+0x64>
	{
		Metering.Export_Energy_CT = Metering.Export_Energy_CT - Point_01_E_for_1KWHr_Mains_CT;
 8003528:	4b1b      	ldr	r3, [pc, #108]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 800352a:	689a      	ldr	r2, [r3, #8]
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	481b      	ldr	r0, [pc, #108]	@ (800359c <Energy_Calculation_With_Mains_CT+0xb8>)
 8003530:	2101      	movs	r1, #1
 8003532:	4249      	negs	r1, r1
 8003534:	1812      	adds	r2, r2, r0
 8003536:	414b      	adcs	r3, r1
 8003538:	4917      	ldr	r1, [pc, #92]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 800353a:	608a      	str	r2, [r1, #8]
 800353c:	60cb      	str	r3, [r1, #12]
		Metering.Export_KWH_CT = Metering.Export_KWH_CT +1;
 800353e:	4b16      	ldr	r3, [pc, #88]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	1c5a      	adds	r2, r3, #1
 8003544:	4b14      	ldr	r3, [pc, #80]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 8003546:	615a      	str	r2, [r3, #20]
	while(Metering.Export_Energy_CT > Point_01_E_for_1KWHr_Mains_CT)
 8003548:	4b13      	ldr	r3, [pc, #76]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ea      	bne.n	8003528 <Energy_Calculation_With_Mains_CT+0x44>
 8003552:	d113      	bne.n	800357c <Energy_Calculation_With_Mains_CT+0x98>
 8003554:	4912      	ldr	r1, [pc, #72]	@ (80035a0 <Energy_Calculation_With_Mains_CT+0xbc>)
 8003556:	428a      	cmp	r2, r1
 8003558:	d8e6      	bhi.n	8003528 <Energy_Calculation_With_Mains_CT+0x44>
	}

	while(Metering.Import_Energy_CT > Point_01_E_for_1KWHr_Mains_CT)
 800355a:	e00f      	b.n	800357c <Energy_Calculation_With_Mains_CT+0x98>
	{
		Metering.Import_Energy_CT = Metering.Import_Energy_CT - Point_01_E_for_1KWHr_Mains_CT;
 800355c:	4b0e      	ldr	r3, [pc, #56]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 800355e:	6a1a      	ldr	r2, [r3, #32]
 8003560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003562:	480e      	ldr	r0, [pc, #56]	@ (800359c <Energy_Calculation_With_Mains_CT+0xb8>)
 8003564:	2101      	movs	r1, #1
 8003566:	4249      	negs	r1, r1
 8003568:	1812      	adds	r2, r2, r0
 800356a:	414b      	adcs	r3, r1
 800356c:	490a      	ldr	r1, [pc, #40]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 800356e:	620a      	str	r2, [r1, #32]
 8003570:	624b      	str	r3, [r1, #36]	@ 0x24
		Metering.Import_KWH_CT = Metering.Import_KWH_CT +1;
 8003572:	4b09      	ldr	r3, [pc, #36]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 8003574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	4b07      	ldr	r3, [pc, #28]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 800357a:	62da      	str	r2, [r3, #44]	@ 0x2c
	while(Metering.Import_Energy_CT > Point_01_E_for_1KWHr_Mains_CT)
 800357c:	4b06      	ldr	r3, [pc, #24]	@ (8003598 <Energy_Calculation_With_Mains_CT+0xb4>)
 800357e:	6a1a      	ldr	r2, [r3, #32]
 8003580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1ea      	bne.n	800355c <Energy_Calculation_With_Mains_CT+0x78>
 8003586:	d102      	bne.n	800358e <Energy_Calculation_With_Mains_CT+0xaa>
 8003588:	4905      	ldr	r1, [pc, #20]	@ (80035a0 <Energy_Calculation_With_Mains_CT+0xbc>)
 800358a:	428a      	cmp	r2, r1
 800358c:	d8e6      	bhi.n	800355c <Energy_Calculation_With_Mains_CT+0x78>
	}

}
 800358e:	46c0      	nop			@ (mov r8, r8)
 8003590:	46bd      	mov	sp, r7
 8003592:	bdb0      	pop	{r4, r5, r7, pc}
 8003594:	20000078 	.word	0x20000078
 8003598:	200004e8 	.word	0x200004e8
 800359c:	a0f0d263 	.word	0xa0f0d263
 80035a0:	5f0f2d9d 	.word	0x5f0f2d9d

080035a4 <PV_KWhr_Calculation>:
	}
}


void PV_KWhr_Calculation()
{
 80035a4:	b5b0      	push	{r4, r5, r7, lr}
 80035a6:	af00      	add	r7, sp, #0
	Metering.PV_KWH_Sum = Metering.PV_KWH_Sum + (Norm_Avg.I_PV * Norm_Avg.V_PV);
 80035a8:	4b16      	ldr	r3, [pc, #88]	@ (8003604 <PV_KWhr_Calculation+0x60>)
 80035aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ae:	4c16      	ldr	r4, [pc, #88]	@ (8003608 <PV_KWhr_Calculation+0x64>)
 80035b0:	6865      	ldr	r5, [r4, #4]
 80035b2:	4c15      	ldr	r4, [pc, #84]	@ (8003608 <PV_KWhr_Calculation+0x64>)
 80035b4:	6824      	ldr	r4, [r4, #0]
 80035b6:	436c      	muls	r4, r5
 80035b8:	0020      	movs	r0, r4
 80035ba:	2400      	movs	r4, #0
 80035bc:	0021      	movs	r1, r4
 80035be:	1812      	adds	r2, r2, r0
 80035c0:	414b      	adcs	r3, r1
 80035c2:	4910      	ldr	r1, [pc, #64]	@ (8003604 <PV_KWhr_Calculation+0x60>)
 80035c4:	650a      	str	r2, [r1, #80]	@ 0x50
 80035c6:	654b      	str	r3, [r1, #84]	@ 0x54
 	  As per request from STATCON(Niranjan) we will be sending 0.01 KWH
 	 *
 	 * therefore
 	 * 0.01 KWHr = (60*60*1000*1000)/(x * y *20)*(1/100)
 	 */
	if(Metering.PV_KWH_Sum > P_01_PV_E_For_1KWHr)
 80035c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003604 <PV_KWhr_Calculation+0x60>)
 80035ca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d104      	bne.n	80035dc <PV_KWhr_Calculation+0x38>
 80035d2:	d113      	bne.n	80035fc <PV_KWhr_Calculation+0x58>
 80035d4:	490d      	ldr	r1, [pc, #52]	@ (800360c <PV_KWhr_Calculation+0x68>)
 80035d6:	428a      	cmp	r2, r1
 80035d8:	d800      	bhi.n	80035dc <PV_KWhr_Calculation+0x38>
	{
		Metering.PV_KWH_Sum = Metering.PV_KWH_Sum - P_01_PV_E_For_1KWHr;
		Metering.PV_KWH = Metering.PV_KWH + 1;
	}

}
 80035da:	e00f      	b.n	80035fc <PV_KWhr_Calculation+0x58>
		Metering.PV_KWH_Sum = Metering.PV_KWH_Sum - P_01_PV_E_For_1KWHr;
 80035dc:	4b09      	ldr	r3, [pc, #36]	@ (8003604 <PV_KWhr_Calculation+0x60>)
 80035de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035e2:	480b      	ldr	r0, [pc, #44]	@ (8003610 <PV_KWhr_Calculation+0x6c>)
 80035e4:	2101      	movs	r1, #1
 80035e6:	4249      	negs	r1, r1
 80035e8:	1812      	adds	r2, r2, r0
 80035ea:	414b      	adcs	r3, r1
 80035ec:	4905      	ldr	r1, [pc, #20]	@ (8003604 <PV_KWhr_Calculation+0x60>)
 80035ee:	650a      	str	r2, [r1, #80]	@ 0x50
 80035f0:	654b      	str	r3, [r1, #84]	@ 0x54
		Metering.PV_KWH = Metering.PV_KWH + 1;
 80035f2:	4b04      	ldr	r3, [pc, #16]	@ (8003604 <PV_KWhr_Calculation+0x60>)
 80035f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	4b02      	ldr	r3, [pc, #8]	@ (8003604 <PV_KWhr_Calculation+0x60>)
 80035fa:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80035fc:	46c0      	nop			@ (mov r8, r8)
 80035fe:	46bd      	mov	sp, r7
 8003600:	bdb0      	pop	{r4, r5, r7, pc}
 8003602:	46c0      	nop			@ (mov r8, r8)
 8003604:	200004e8 	.word	0x200004e8
 8003608:	200000b8 	.word	0x200000b8
 800360c:	199745f8 	.word	0x199745f8
 8003610:	e668ba08 	.word	0xe668ba08

08003614 <Variable_Init>:
	}

}

void Variable_Init()
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
	Norm_ADC.I_Inv_Pri_AC 		= 0;
 8003618:	4bf4      	ldr	r3, [pc, #976]	@ (80039ec <Variable_Init+0x3d8>)
 800361a:	2200      	movs	r2, #0
 800361c:	601a      	str	r2, [r3, #0]
	Norm_ADC.V_Mains_AC 		= 0;
 800361e:	4bf3      	ldr	r3, [pc, #972]	@ (80039ec <Variable_Init+0x3d8>)
 8003620:	2200      	movs	r2, #0
 8003622:	605a      	str	r2, [r3, #4]
	Norm_ADC.Mains_Power_Sum	= 0;
 8003624:	49f1      	ldr	r1, [pc, #964]	@ (80039ec <Variable_Init+0x3d8>)
 8003626:	2200      	movs	r2, #0
 8003628:	2300      	movs	r3, #0
 800362a:	610a      	str	r2, [r1, #16]
 800362c:	614b      	str	r3, [r1, #20]
	Norm_ADC.Mains_Power_CT_Sum	= 0;
 800362e:	49ef      	ldr	r1, [pc, #956]	@ (80039ec <Variable_Init+0x3d8>)
 8003630:	2200      	movs	r2, #0
 8003632:	2300      	movs	r3, #0
 8003634:	620a      	str	r2, [r1, #32]
 8003636:	624b      	str	r3, [r1, #36]	@ 0x24
	Norm_ADC.Inv_Power_Sum		= 0;
 8003638:	49ec      	ldr	r1, [pc, #944]	@ (80039ec <Variable_Init+0x3d8>)
 800363a:	2200      	movs	r2, #0
 800363c:	2300      	movs	r3, #0
 800363e:	630a      	str	r2, [r1, #48]	@ 0x30
 8003640:	634b      	str	r3, [r1, #52]	@ 0x34
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	Norm_Avg.I_Batt 			= 0;
 8003642:	4beb      	ldr	r3, [pc, #940]	@ (80039f0 <Variable_Init+0x3dc>)
 8003644:	2200      	movs	r2, #0
 8003646:	60da      	str	r2, [r3, #12]
	Norm_Avg.I_Batt_Sum 		= 0;
 8003648:	4be9      	ldr	r3, [pc, #932]	@ (80039f0 <Variable_Init+0x3dc>)
 800364a:	2200      	movs	r2, #0
 800364c:	61da      	str	r2, [r3, #28]
	Norm_Avg.I_PV 				= 0;
 800364e:	4be8      	ldr	r3, [pc, #928]	@ (80039f0 <Variable_Init+0x3dc>)
 8003650:	2200      	movs	r2, #0
 8003652:	605a      	str	r2, [r3, #4]
	Norm_Avg.I_PV_Sum 			= 0;
 8003654:	4be6      	ldr	r3, [pc, #920]	@ (80039f0 <Variable_Init+0x3dc>)
 8003656:	2200      	movs	r2, #0
 8003658:	615a      	str	r2, [r3, #20]
	Norm_Avg.V_Batt 			= 0;
 800365a:	4be5      	ldr	r3, [pc, #916]	@ (80039f0 <Variable_Init+0x3dc>)
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
	Norm_Avg.V_Batt_Sum 		= 0;
 8003660:	4be3      	ldr	r3, [pc, #908]	@ (80039f0 <Variable_Init+0x3dc>)
 8003662:	2200      	movs	r2, #0
 8003664:	619a      	str	r2, [r3, #24]
	Norm_Avg.V_PV 				= 0;
 8003666:	4be2      	ldr	r3, [pc, #904]	@ (80039f0 <Variable_Init+0x3dc>)
 8003668:	2200      	movs	r2, #0
 800366a:	601a      	str	r2, [r3, #0]
	Norm_Avg.V_PV_Sum 			= 0;
 800366c:	4be0      	ldr	r3, [pc, #896]	@ (80039f0 <Variable_Init+0x3dc>)
 800366e:	2200      	movs	r2, #0
 8003670:	611a      	str	r2, [r3, #16]
	Norm_Avg.Multiplier 		= 1365; //(1/192)<<18
 8003672:	4bdf      	ldr	r3, [pc, #892]	@ (80039f0 <Variable_Init+0x3dc>)
 8003674:	4adf      	ldr	r2, [pc, #892]	@ (80039f4 <Variable_Init+0x3e0>)
 8003676:	621a      	str	r2, [r3, #32]
	Norm_Avg.Power_Multiplier 	= 2730; // (1/96)<< 18
 8003678:	4bdd      	ldr	r3, [pc, #884]	@ (80039f0 <Variable_Init+0x3dc>)
 800367a:	4adf      	ldr	r2, [pc, #892]	@ (80039f8 <Variable_Init+0x3e4>)
 800367c:	625a      	str	r2, [r3, #36]	@ 0x24
	Norm_Avg.Batt_Temperature 	= 0;
 800367e:	4bdc      	ldr	r3, [pc, #880]	@ (80039f0 <Variable_Init+0x3dc>)
 8003680:	2200      	movs	r2, #0
 8003682:	851a      	strh	r2, [r3, #40]	@ 0x28

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Norm_Rms.I_Inv_Pri 			= 0;
 8003684:	4bdd      	ldr	r3, [pc, #884]	@ (80039fc <Variable_Init+0x3e8>)
 8003686:	2200      	movs	r2, #0
 8003688:	601a      	str	r2, [r3, #0]
	Norm_Rms.I_Inv_Pri_Mean_Sq 	= 0;
 800368a:	49dc      	ldr	r1, [pc, #880]	@ (80039fc <Variable_Init+0x3e8>)
 800368c:	2200      	movs	r2, #0
 800368e:	2300      	movs	r3, #0
 8003690:	620a      	str	r2, [r1, #32]
 8003692:	624b      	str	r3, [r1, #36]	@ 0x24
	Norm_Rms.I_Inv_Pri_Sq_Sum 	= 0;
 8003694:	4bd9      	ldr	r3, [pc, #868]	@ (80039fc <Variable_Init+0x3e8>)
 8003696:	2200      	movs	r2, #0
 8003698:	611a      	str	r2, [r3, #16]
	Norm_Rms.V_Mains 			= 0;
 800369a:	4bd8      	ldr	r3, [pc, #864]	@ (80039fc <Variable_Init+0x3e8>)
 800369c:	2200      	movs	r2, #0
 800369e:	605a      	str	r2, [r3, #4]
	Norm_Rms.V_Mains_Mean_Sq 	= 0;
 80036a0:	49d6      	ldr	r1, [pc, #856]	@ (80039fc <Variable_Init+0x3e8>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	2300      	movs	r3, #0
 80036a6:	630a      	str	r2, [r1, #48]	@ 0x30
 80036a8:	634b      	str	r3, [r1, #52]	@ 0x34
	Norm_Rms.V_Mains_Sq_Sum 	= 0;
 80036aa:	4bd4      	ldr	r3, [pc, #848]	@ (80039fc <Variable_Init+0x3e8>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	619a      	str	r2, [r3, #24]
	Norm_Rms.I_Mains_CT 		= 0;
 80036b0:	4bd2      	ldr	r3, [pc, #840]	@ (80039fc <Variable_Init+0x3e8>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	60da      	str	r2, [r3, #12]
	Norm_Rms.I_Mains_CT_Mean_Sq = 0;
 80036b6:	49d1      	ldr	r1, [pc, #836]	@ (80039fc <Variable_Init+0x3e8>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	2300      	movs	r3, #0
 80036bc:	628a      	str	r2, [r1, #40]	@ 0x28
 80036be:	62cb      	str	r3, [r1, #44]	@ 0x2c
	Norm_Rms.I_Mains_CT_Sq_Sum 	= 0;
 80036c0:	4bce      	ldr	r3, [pc, #824]	@ (80039fc <Variable_Init+0x3e8>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	615a      	str	r2, [r3, #20]
	Norm_Rms.Earth_Fault_Mean_Sq= 0;
 80036c6:	49cd      	ldr	r1, [pc, #820]	@ (80039fc <Variable_Init+0x3e8>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	2300      	movs	r3, #0
 80036cc:	650a      	str	r2, [r1, #80]	@ 0x50
 80036ce:	654b      	str	r3, [r1, #84]	@ 0x54

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Cntr.ADC_Avg 				= 0;
 80036d0:	4bcb      	ldr	r3, [pc, #812]	@ (8003a00 <Variable_Init+0x3ec>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
	Cntr.Inv_EOS0_1  			= 0;
 80036d6:	4bca      	ldr	r3, [pc, #808]	@ (8003a00 <Variable_Init+0x3ec>)
 80036d8:	2200      	movs	r2, #0
 80036da:	60da      	str	r2, [r3, #12]
	Cntr.Inv_Soft_Start 		= 0;
 80036dc:	4bc8      	ldr	r3, [pc, #800]	@ (8003a00 <Variable_Init+0x3ec>)
 80036de:	2200      	movs	r2, #0
 80036e0:	619a      	str	r2, [r3, #24]
	Cntr.Mean_Sq_Sum 			= 0;
 80036e2:	4bc7      	ldr	r3, [pc, #796]	@ (8003a00 <Variable_Init+0x3ec>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	605a      	str	r2, [r3, #4]
	Cntr.Mppt_Loop 				= 0;
 80036e8:	4bc5      	ldr	r3, [pc, #788]	@ (8003a00 <Variable_Init+0x3ec>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	609a      	str	r2, [r3, #8]
	Cntr.Over_Temp 				= 0;
 80036ee:	4bc4      	ldr	r3, [pc, #784]	@ (8003a00 <Variable_Init+0x3ec>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	615a      	str	r2, [r3, #20]
	Cntr.PV_EOS0 				= 0;
 80036f4:	4bc2      	ldr	r3, [pc, #776]	@ (8003a00 <Variable_Init+0x3ec>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	611a      	str	r2, [r3, #16]
	Cntr.Inv_Off_to_Mains_Relay_Off_Delay = 0;
 80036fa:	4bc1      	ldr	r3, [pc, #772]	@ (8003a00 <Variable_Init+0x3ec>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	61da      	str	r2, [r3, #28]
	Cntr.ZCD_Error 				= 0;
 8003700:	4bbf      	ldr	r3, [pc, #764]	@ (8003a00 <Variable_Init+0x3ec>)
 8003702:	2200      	movs	r2, #0
 8003704:	625a      	str	r2, [r3, #36]	@ 0x24
	Cntr.Watt_Hour 				= 0;
 8003706:	4bbe      	ldr	r3, [pc, #760]	@ (8003a00 <Variable_Init+0x3ec>)
 8003708:	2200      	movs	r2, #0
 800370a:	639a      	str	r2, [r3, #56]	@ 0x38
	Cntr.Watt_Min 				= 0;
 800370c:	4bbc      	ldr	r3, [pc, #752]	@ (8003a00 <Variable_Init+0x3ec>)
 800370e:	2200      	movs	r2, #0
 8003710:	635a      	str	r2, [r3, #52]	@ 0x34
	Cntr.Watt_Sec 				= 0;
 8003712:	4bbb      	ldr	r3, [pc, #748]	@ (8003a00 <Variable_Init+0x3ec>)
 8003714:	2200      	movs	r2, #0
 8003716:	631a      	str	r2, [r3, #48]	@ 0x30
	Cntr.Watt_mSec  			= 0;
 8003718:	4bb9      	ldr	r3, [pc, #740]	@ (8003a00 <Variable_Init+0x3ec>)
 800371a:	2200      	movs	r2, #0
 800371c:	62da      	str	r2, [r3, #44]	@ 0x2c
	Cntr.Calibration_Avg 		= 0;
 800371e:	4bb8      	ldr	r3, [pc, #736]	@ (8003a00 <Variable_Init+0x3ec>)
 8003720:	2200      	movs	r2, #0
 8003722:	63da      	str	r2, [r3, #60]	@ 0x3c
	Cntr.Grid_To_Inv_Off_Delay  = 0;
 8003724:	4bb6      	ldr	r3, [pc, #728]	@ (8003a00 <Variable_Init+0x3ec>)
 8003726:	2200      	movs	r2, #0
 8003728:	641a      	str	r2, [r3, #64]	@ 0x40
	Cntr.Tfr_Saturation_Detect  = 0;
 800372a:	4bb5      	ldr	r3, [pc, #724]	@ (8003a00 <Variable_Init+0x3ec>)
 800372c:	2244      	movs	r2, #68	@ 0x44
 800372e:	2100      	movs	r1, #0
 8003730:	5299      	strh	r1, [r3, r2]
	Cntr.PV_Absent 				= 0;
 8003732:	4bb3      	ldr	r3, [pc, #716]	@ (8003a00 <Variable_Init+0x3ec>)
 8003734:	2246      	movs	r2, #70	@ 0x46
 8003736:	2100      	movs	r1, #0
 8003738:	5299      	strh	r1, [r3, r2]
	Cntr.Inv_Shortckt_Count_Reset_Counter=0;
 800373a:	4bb1      	ldr	r3, [pc, #708]	@ (8003a00 <Variable_Init+0x3ec>)
 800373c:	2200      	movs	r2, #0
 800373e:	649a      	str	r2, [r3, #72]	@ 0x48
	Cntr.Relay_Activation_Delay = 0;
 8003740:	4baf      	ldr	r3, [pc, #700]	@ (8003a00 <Variable_Init+0x3ec>)
 8003742:	2250      	movs	r2, #80	@ 0x50
 8003744:	2100      	movs	r1, #0
 8003746:	5299      	strh	r1, [r3, r2]
	Cntr.Grid_Failure_Detection = 0;
 8003748:	4bad      	ldr	r3, [pc, #692]	@ (8003a00 <Variable_Init+0x3ec>)
 800374a:	2252      	movs	r2, #82	@ 0x52
 800374c:	2100      	movs	r1, #0
 800374e:	5299      	strh	r1, [r3, r2]

	Cntr.Noload_Detect 			= 0;
 8003750:	4bab      	ldr	r3, [pc, #684]	@ (8003a00 <Variable_Init+0x3ec>)
 8003752:	2200      	movs	r2, #0
 8003754:	655a      	str	r2, [r3, #84]	@ 0x54
	Cntr.Noload_Turnoff_to_Turnon_Delay = 0;
 8003756:	4baa      	ldr	r3, [pc, #680]	@ (8003a00 <Variable_Init+0x3ec>)
 8003758:	2200      	movs	r2, #0
 800375a:	659a      	str	r2, [r3, #88]	@ 0x58
	Cntr.Calibration_Rqst 		= 0;
 800375c:	4ba8      	ldr	r3, [pc, #672]	@ (8003a00 <Variable_Init+0x3ec>)
 800375e:	225c      	movs	r2, #92	@ 0x5c
 8003760:	2100      	movs	r1, #0
 8003762:	5299      	strh	r1, [r3, r2]

	Cntr.V_Mains_Offset_Calib_Avg = 0;
 8003764:	4ba6      	ldr	r3, [pc, #664]	@ (8003a00 <Variable_Init+0x3ec>)
 8003766:	225e      	movs	r2, #94	@ 0x5e
 8003768:	2100      	movs	r1, #0
 800376a:	5299      	strh	r1, [r3, r2]
	Cntr.V_Mains_Offset_Calib_Rqst = 0;
 800376c:	4ba4      	ldr	r3, [pc, #656]	@ (8003a00 <Variable_Init+0x3ec>)
 800376e:	2260      	movs	r2, #96	@ 0x60
 8003770:	2100      	movs	r1, #0
 8003772:	5299      	strh	r1, [r3, r2]

	Cntr.PV_Ref_Soft 			= 0;
 8003774:	4ba2      	ldr	r3, [pc, #648]	@ (8003a00 <Variable_Init+0x3ec>)
 8003776:	2200      	movs	r2, #0
 8003778:	669a      	str	r2, [r3, #104]	@ 0x68
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Norm_ADC_Limits.I_PV_UL 				= 3905; //2403=40A
 800377a:	4ba2      	ldr	r3, [pc, #648]	@ (8003a04 <Variable_Init+0x3f0>)
 800377c:	4aa2      	ldr	r2, [pc, #648]	@ (8003a08 <Variable_Init+0x3f4>)
 800377e:	819a      	strh	r2, [r3, #12]
	Norm_ADC_Limits.V_Batt_LL 				= 1027; //250V
 8003780:	4ba0      	ldr	r3, [pc, #640]	@ (8003a04 <Variable_Init+0x3f0>)
 8003782:	4aa2      	ldr	r2, [pc, #648]	@ (8003a0c <Variable_Init+0x3f8>)
 8003784:	821a      	strh	r2, [r3, #16]
	Norm_ADC_Limits.V_Batt_UL 				= 1960; //480V
 8003786:	4b9f      	ldr	r3, [pc, #636]	@ (8003a04 <Variable_Init+0x3f0>)
 8003788:	22f5      	movs	r2, #245	@ 0xf5
 800378a:	00d2      	lsls	r2, r2, #3
 800378c:	81da      	strh	r2, [r3, #14]
	Norm_ADC_Limits.V_PV_LL 				= 0;
 800378e:	4b9d      	ldr	r3, [pc, #628]	@ (8003a04 <Variable_Init+0x3f0>)
 8003790:	2200      	movs	r2, #0
 8003792:	815a      	strh	r2, [r3, #10]
	Norm_ADC_Limits.V_PV_UL 				= 4000; //150V
 8003794:	4b9b      	ldr	r3, [pc, #620]	@ (8003a04 <Variable_Init+0x3f0>)
 8003796:	22fa      	movs	r2, #250	@ 0xfa
 8003798:	0112      	lsls	r2, r2, #4
 800379a:	811a      	strh	r2, [r3, #8]
	Norm_ADC_Limits.V_Mains_AC_LL 			= -3500;//415
 800379c:	4b99      	ldr	r3, [pc, #612]	@ (8003a04 <Variable_Init+0x3f0>)
 800379e:	4a9c      	ldr	r2, [pc, #624]	@ (8003a10 <Variable_Init+0x3fc>)
 80037a0:	80da      	strh	r2, [r3, #6]
	Norm_ADC_Limits.V_Mains_AC_UL 			= 3500; //415
 80037a2:	4b98      	ldr	r3, [pc, #608]	@ (8003a04 <Variable_Init+0x3f0>)
 80037a4:	4a9b      	ldr	r2, [pc, #620]	@ (8003a14 <Variable_Init+0x400>)
 80037a6:	809a      	strh	r2, [r3, #4]
	Norm_ADC_Limits.I_Inv_Pri_AC_LL 		= -2000;//22A peak
 80037a8:	4b96      	ldr	r3, [pc, #600]	@ (8003a04 <Variable_Init+0x3f0>)
 80037aa:	4a9b      	ldr	r2, [pc, #620]	@ (8003a18 <Variable_Init+0x404>)
 80037ac:	805a      	strh	r2, [r3, #2]
	Norm_ADC_Limits.I_Inv_Pri_AC_UL 		= 2000; //22A peak
 80037ae:	4b95      	ldr	r3, [pc, #596]	@ (8003a04 <Variable_Init+0x3f0>)
 80037b0:	22fa      	movs	r2, #250	@ 0xfa
 80037b2:	00d2      	lsls	r2, r2, #3
 80037b4:	801a      	strh	r2, [r3, #0]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Norm_Avg_Limits.I_PV_UL 				= 1622; //27A
 80037b6:	4b99      	ldr	r3, [pc, #612]	@ (8003a1c <Variable_Init+0x408>)
 80037b8:	4a99      	ldr	r2, [pc, #612]	@ (8003a20 <Variable_Init+0x40c>)
 80037ba:	811a      	strh	r2, [r3, #8]
	Norm_Avg_Limits.V_Batt_LL_H_Cut_In 		= 1190; //290V
 80037bc:	4b97      	ldr	r3, [pc, #604]	@ (8003a1c <Variable_Init+0x408>)
 80037be:	4a99      	ldr	r2, [pc, #612]	@ (8003a24 <Variable_Init+0x410>)
 80037c0:	821a      	strh	r2, [r3, #16]
	Norm_Avg_Limits.V_Batt_LL_L_Cut_Off 	= 1150; //280V
 80037c2:	4b96      	ldr	r3, [pc, #600]	@ (8003a1c <Variable_Init+0x408>)
 80037c4:	4a98      	ldr	r2, [pc, #608]	@ (8003a28 <Variable_Init+0x414>)
 80037c6:	81da      	strh	r2, [r3, #14]
	Norm_Avg_Limits.V_Batt_UL_H_Cut_Off 	= 1850; //450V
 80037c8:	4b94      	ldr	r3, [pc, #592]	@ (8003a1c <Variable_Init+0x408>)
 80037ca:	4a98      	ldr	r2, [pc, #608]	@ (8003a2c <Variable_Init+0x418>)
 80037cc:	815a      	strh	r2, [r3, #10]
	Norm_Avg_Limits.V_Batt_UL_L_Cut_In 		= 1808; //440V
 80037ce:	4b93      	ldr	r3, [pc, #588]	@ (8003a1c <Variable_Init+0x408>)
 80037d0:	22e2      	movs	r2, #226	@ 0xe2
 80037d2:	00d2      	lsls	r2, r2, #3
 80037d4:	819a      	strh	r2, [r3, #12]

	Norm_Avg_Limits.V_PV_LL_H_Cut_In 		= 603;  //110V
 80037d6:	4b91      	ldr	r3, [pc, #580]	@ (8003a1c <Variable_Init+0x408>)
 80037d8:	4a95      	ldr	r2, [pc, #596]	@ (8003a30 <Variable_Init+0x41c>)
 80037da:	80da      	strh	r2, [r3, #6]
	Norm_Avg_Limits.V_PV_LL_L_Cut_Off 		= 550;  //100V
 80037dc:	4b8f      	ldr	r3, [pc, #572]	@ (8003a1c <Variable_Init+0x408>)
 80037de:	4a95      	ldr	r2, [pc, #596]	@ (8003a34 <Variable_Init+0x420>)
 80037e0:	809a      	strh	r2, [r3, #4]
	Norm_Avg_Limits.V_PV_UL_H_Cut_Off 		= 2621; //460V
 80037e2:	4b8e      	ldr	r3, [pc, #568]	@ (8003a1c <Variable_Init+0x408>)
 80037e4:	4a94      	ldr	r2, [pc, #592]	@ (8003a38 <Variable_Init+0x424>)
 80037e6:	801a      	strh	r2, [r3, #0]
	Norm_Avg_Limits.V_PV_UL_L_Cut_In 		= 2507; //440V
 80037e8:	4b8c      	ldr	r3, [pc, #560]	@ (8003a1c <Variable_Init+0x408>)
 80037ea:	4a94      	ldr	r2, [pc, #592]	@ (8003a3c <Variable_Init+0x428>)
 80037ec:	805a      	strh	r2, [r3, #2]

	Norm_Avg_Limits.Batt_Temp_LL_H_Cut_In 	= 0;
 80037ee:	4b8b      	ldr	r3, [pc, #556]	@ (8003a1c <Variable_Init+0x408>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	831a      	strh	r2, [r3, #24]
	Norm_Avg_Limits.Batt_Temp_LL_L_Cut_Off 	= 0;
 80037f4:	4b89      	ldr	r3, [pc, #548]	@ (8003a1c <Variable_Init+0x408>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	82da      	strh	r2, [r3, #22]
	Norm_Avg_Limits.Batt_Temp_UL_H_Cut_Off 	= 4096;
 80037fa:	4b88      	ldr	r3, [pc, #544]	@ (8003a1c <Variable_Init+0x408>)
 80037fc:	2280      	movs	r2, #128	@ 0x80
 80037fe:	0152      	lsls	r2, r2, #5
 8003800:	825a      	strh	r2, [r3, #18]
	Norm_Avg_Limits.Batt_Temp_UL_L_Cut_In 	= 4096;
 8003802:	4b86      	ldr	r3, [pc, #536]	@ (8003a1c <Variable_Init+0x408>)
 8003804:	2280      	movs	r2, #128	@ 0x80
 8003806:	0152      	lsls	r2, r2, #5
 8003808:	829a      	strh	r2, [r3, #20]

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Norm_RMS_Limits.I_Inv_Pri_AC_LL 		= 0;
 800380a:	4b8d      	ldr	r3, [pc, #564]	@ (8003a40 <Variable_Init+0x42c>)
 800380c:	2200      	movs	r2, #0
 800380e:	805a      	strh	r2, [r3, #2]
	Norm_RMS_Limits.I_Inv_Pri_AC_UL 		= 1075; //12.5A RMS //set to 1075 for 100A RMS
 8003810:	4b8b      	ldr	r3, [pc, #556]	@ (8003a40 <Variable_Init+0x42c>)
 8003812:	4a8c      	ldr	r2, [pc, #560]	@ (8003a44 <Variable_Init+0x430>)
 8003814:	801a      	strh	r2, [r3, #0]

	Norm_RMS_Limits.V_Mains_AC_LL_H_Cut_In 	= 1530;//180 V
 8003816:	4b8a      	ldr	r3, [pc, #552]	@ (8003a40 <Variable_Init+0x42c>)
 8003818:	4a8b      	ldr	r2, [pc, #556]	@ (8003a48 <Variable_Init+0x434>)
 800381a:	815a      	strh	r2, [r3, #10]
	Norm_RMS_Limits.V_Mains_AC_LL_L_Cut_Off = 1448;//170 V
 800381c:	4b88      	ldr	r3, [pc, #544]	@ (8003a40 <Variable_Init+0x42c>)
 800381e:	22b5      	movs	r2, #181	@ 0xb5
 8003820:	00d2      	lsls	r2, r2, #3
 8003822:	811a      	strh	r2, [r3, #8]
	Norm_RMS_Limits.V_Mains_AC_UL_H_Cut_Off = 2358;//280 V
 8003824:	4b86      	ldr	r3, [pc, #536]	@ (8003a40 <Variable_Init+0x42c>)
 8003826:	4a89      	ldr	r2, [pc, #548]	@ (8003a4c <Variable_Init+0x438>)
 8003828:	809a      	strh	r2, [r3, #4]
	Norm_RMS_Limits.V_Mains_AC_UL_L_Cut_In 	= 2275;//270 V
 800382a:	4b85      	ldr	r3, [pc, #532]	@ (8003a40 <Variable_Init+0x42c>)
 800382c:	4a88      	ldr	r2, [pc, #544]	@ (8003a50 <Variable_Init+0x43c>)
 800382e:	80da      	strh	r2, [r3, #6]

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Fast_Limit_Flags.Freq 					= 1;
 8003830:	4b88      	ldr	r3, [pc, #544]	@ (8003a54 <Variable_Init+0x440>)
 8003832:	881a      	ldrh	r2, [r3, #0]
 8003834:	2104      	movs	r1, #4
 8003836:	430a      	orrs	r2, r1
 8003838:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.I_Inv 					= 1;
 800383a:	4b86      	ldr	r3, [pc, #536]	@ (8003a54 <Variable_Init+0x440>)
 800383c:	881a      	ldrh	r2, [r3, #0]
 800383e:	2101      	movs	r1, #1
 8003840:	430a      	orrs	r2, r1
 8003842:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.I_PV 					= 1;
 8003844:	4b83      	ldr	r3, [pc, #524]	@ (8003a54 <Variable_Init+0x440>)
 8003846:	881a      	ldrh	r2, [r3, #0]
 8003848:	2110      	movs	r1, #16
 800384a:	430a      	orrs	r2, r1
 800384c:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.V_Batt 				= 1;
 800384e:	4b81      	ldr	r3, [pc, #516]	@ (8003a54 <Variable_Init+0x440>)
 8003850:	881a      	ldrh	r2, [r3, #0]
 8003852:	2120      	movs	r1, #32
 8003854:	430a      	orrs	r2, r1
 8003856:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.V_Mains 				= 1;
 8003858:	4b7e      	ldr	r3, [pc, #504]	@ (8003a54 <Variable_Init+0x440>)
 800385a:	881a      	ldrh	r2, [r3, #0]
 800385c:	2102      	movs	r1, #2
 800385e:	430a      	orrs	r2, r1
 8003860:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.V_PV 					= 1;
 8003862:	4b7c      	ldr	r3, [pc, #496]	@ (8003a54 <Variable_Init+0x440>)
 8003864:	881a      	ldrh	r2, [r3, #0]
 8003866:	2108      	movs	r1, #8
 8003868:	430a      	orrs	r2, r1
 800386a:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.Grid_Failure 			= 1;
 800386c:	4b79      	ldr	r3, [pc, #484]	@ (8003a54 <Variable_Init+0x440>)
 800386e:	881a      	ldrh	r2, [r3, #0]
 8003870:	2180      	movs	r1, #128	@ 0x80
 8003872:	0109      	lsls	r1, r1, #4
 8003874:	430a      	orrs	r2, r1
 8003876:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.V_Batt_For_PV 			= 1;
 8003878:	4b76      	ldr	r3, [pc, #472]	@ (8003a54 <Variable_Init+0x440>)
 800387a:	881a      	ldrh	r2, [r3, #0]
 800387c:	2180      	movs	r1, #128	@ 0x80
 800387e:	0149      	lsls	r1, r1, #5
 8003880:	430a      	orrs	r2, r1
 8003882:	801a      	strh	r2, [r3, #0]
	Fast_Limit_Flags.Short_Circuit 			= 1;
 8003884:	4b73      	ldr	r3, [pc, #460]	@ (8003a54 <Variable_Init+0x440>)
 8003886:	881a      	ldrh	r2, [r3, #0]
 8003888:	2180      	movs	r1, #128	@ 0x80
 800388a:	01c9      	lsls	r1, r1, #7
 800388c:	430a      	orrs	r2, r1
 800388e:	801a      	strh	r2, [r3, #0]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	RMS_Limit_Flags.I_Inv 					= 1;
 8003890:	4b71      	ldr	r3, [pc, #452]	@ (8003a58 <Variable_Init+0x444>)
 8003892:	881a      	ldrh	r2, [r3, #0]
 8003894:	2101      	movs	r1, #1
 8003896:	430a      	orrs	r2, r1
 8003898:	801a      	strh	r2, [r3, #0]
	RMS_Limit_Flags.V_Mains 				= 1;
 800389a:	4b6f      	ldr	r3, [pc, #444]	@ (8003a58 <Variable_Init+0x444>)
 800389c:	881a      	ldrh	r2, [r3, #0]
 800389e:	2102      	movs	r1, #2
 80038a0:	430a      	orrs	r2, r1
 80038a2:	801a      	strh	r2, [r3, #0]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Avg_Limit_Flags.Batt_Over_Temp 			= 1;
 80038a4:	4b6d      	ldr	r3, [pc, #436]	@ (8003a5c <Variable_Init+0x448>)
 80038a6:	881a      	ldrh	r2, [r3, #0]
 80038a8:	2140      	movs	r1, #64	@ 0x40
 80038aa:	430a      	orrs	r2, r1
 80038ac:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.I_PV 					= 1;
 80038ae:	4b6b      	ldr	r3, [pc, #428]	@ (8003a5c <Variable_Init+0x448>)
 80038b0:	881a      	ldrh	r2, [r3, #0]
 80038b2:	2110      	movs	r1, #16
 80038b4:	430a      	orrs	r2, r1
 80038b6:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.Inv_Over_Temp 			= 1;
 80038b8:	4b68      	ldr	r3, [pc, #416]	@ (8003a5c <Variable_Init+0x448>)
 80038ba:	881a      	ldrh	r2, [r3, #0]
 80038bc:	2180      	movs	r1, #128	@ 0x80
 80038be:	430a      	orrs	r2, r1
 80038c0:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.V_Batt 					= 1;
 80038c2:	4b66      	ldr	r3, [pc, #408]	@ (8003a5c <Variable_Init+0x448>)
 80038c4:	881a      	ldrh	r2, [r3, #0]
 80038c6:	2120      	movs	r1, #32
 80038c8:	430a      	orrs	r2, r1
 80038ca:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.V_PV 					= 1;
 80038cc:	4b63      	ldr	r3, [pc, #396]	@ (8003a5c <Variable_Init+0x448>)
 80038ce:	881a      	ldrh	r2, [r3, #0]
 80038d0:	2108      	movs	r1, #8
 80038d2:	430a      	orrs	r2, r1
 80038d4:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.V_Batt_For_PV 			= 1;
 80038d6:	4b61      	ldr	r3, [pc, #388]	@ (8003a5c <Variable_Init+0x448>)
 80038d8:	881a      	ldrh	r2, [r3, #0]
 80038da:	2180      	movs	r1, #128	@ 0x80
 80038dc:	0149      	lsls	r1, r1, #5
 80038de:	430a      	orrs	r2, r1
 80038e0:	801a      	strh	r2, [r3, #0]
	Avg_Limit_Flags.V_Mains_Offset_Calib_Failure = 1;
 80038e2:	4b5e      	ldr	r3, [pc, #376]	@ (8003a5c <Variable_Init+0x448>)
 80038e4:	881a      	ldrh	r2, [r3, #0]
 80038e6:	495e      	ldr	r1, [pc, #376]	@ (8003a60 <Variable_Init+0x44c>)
 80038e8:	430a      	orrs	r2, r1
 80038ea:	801a      	strh	r2, [r3, #0]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Inv_Cntrl.Count 						= 1;
 80038ec:	4b5d      	ldr	r3, [pc, #372]	@ (8003a64 <Variable_Init+0x450>)
 80038ee:	2201      	movs	r2, #1
 80038f0:	629a      	str	r2, [r3, #40]	@ 0x28
	Inv_Cntrl.Duty_Cycle_1 					= 0;
 80038f2:	4b5c      	ldr	r3, [pc, #368]	@ (8003a64 <Variable_Init+0x450>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
	Inv_Cntrl.Duty_Cycle_2 					= 0;
 80038f8:	4b5a      	ldr	r3, [pc, #360]	@ (8003a64 <Variable_Init+0x450>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	85da      	strh	r2, [r3, #46]	@ 0x2e
	Inv_Cntrl.EOS0_Cntr_Request 			= 0;
 80038fe:	4b59      	ldr	r3, [pc, #356]	@ (8003a64 <Variable_Init+0x450>)
 8003900:	781a      	ldrb	r2, [r3, #0]
 8003902:	2104      	movs	r1, #4
 8003904:	438a      	bics	r2, r1
 8003906:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.I_Peak_Ref 					= 0;
 8003908:	4b56      	ldr	r3, [pc, #344]	@ (8003a64 <Variable_Init+0x450>)
 800390a:	2200      	movs	r2, #0
 800390c:	60da      	str	r2, [r3, #12]
	Inv_Cntrl.I_Error_Inv 					= 0;
 800390e:	4b55      	ldr	r3, [pc, #340]	@ (8003a64 <Variable_Init+0x450>)
 8003910:	2200      	movs	r2, #0
 8003912:	615a      	str	r2, [r3, #20]
	Inv_Cntrl.I_Ref 						= 0;
 8003914:	4b53      	ldr	r3, [pc, #332]	@ (8003a64 <Variable_Init+0x450>)
 8003916:	2200      	movs	r2, #0
 8003918:	611a      	str	r2, [r3, #16]
	Inv_Cntrl.Ki_V_Batt 					= 0 ;
 800391a:	4b52      	ldr	r3, [pc, #328]	@ (8003a64 <Variable_Init+0x450>)
 800391c:	2200      	movs	r2, #0
 800391e:	631a      	str	r2, [r3, #48]	@ 0x30
	Inv_Cntrl.Kp_I_Inv_Loop 				= 16384;    //1.5<<12 = 6144
 8003920:	4b50      	ldr	r3, [pc, #320]	@ (8003a64 <Variable_Init+0x450>)
 8003922:	2280      	movs	r2, #128	@ 0x80
 8003924:	01d2      	lsls	r2, r2, #7
 8003926:	635a      	str	r2, [r3, #52]	@ 0x34
	Inv_Cntrl.PerUnit 						= 4096;
 8003928:	4b4e      	ldr	r3, [pc, #312]	@ (8003a64 <Variable_Init+0x450>)
 800392a:	2280      	movs	r2, #128	@ 0x80
 800392c:	0152      	lsls	r2, r2, #5
 800392e:	879a      	strh	r2, [r3, #60]	@ 0x3c
	Inv_Cntrl.RMS_Sqrt_Calc_Request 		= 0;
 8003930:	4b4c      	ldr	r3, [pc, #304]	@ (8003a64 <Variable_Init+0x450>)
 8003932:	781a      	ldrb	r2, [r3, #0]
 8003934:	2101      	movs	r1, #1
 8003936:	438a      	bics	r2, r1
 8003938:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.Soft_Start_Var 				= 0;
 800393a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a64 <Variable_Init+0x450>)
 800393c:	2200      	movs	r2, #0
 800393e:	639a      	str	r2, [r3, #56]	@ 0x38
	Inv_Cntrl.Start_Ov_Temp_Cnt_Request 	= 0;
 8003940:	4b48      	ldr	r3, [pc, #288]	@ (8003a64 <Variable_Init+0x450>)
 8003942:	781a      	ldrb	r2, [r3, #0]
 8003944:	2102      	movs	r1, #2
 8003946:	438a      	bics	r2, r1
 8003948:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.State 						= 0;
 800394a:	4b46      	ldr	r3, [pc, #280]	@ (8003a64 <Variable_Init+0x450>)
 800394c:	2200      	movs	r2, #0
 800394e:	705a      	strb	r2, [r3, #1]
	Inv_Cntrl.Time_Period_Grid 				= 0;
 8003950:	4b44      	ldr	r3, [pc, #272]	@ (8003a64 <Variable_Init+0x450>)
 8003952:	2200      	movs	r2, #0
 8003954:	87da      	strh	r2, [r3, #62]	@ 0x3e
	Inv_Cntrl.Time_Period_Grid_Shifted 		= 0;
 8003956:	4b43      	ldr	r3, [pc, #268]	@ (8003a64 <Variable_Init+0x450>)
 8003958:	2240      	movs	r2, #64	@ 0x40
 800395a:	2100      	movs	r1, #0
 800395c:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.V_Batt_Err 					= 0;
 800395e:	4b41      	ldr	r3, [pc, #260]	@ (8003a64 <Variable_Init+0x450>)
 8003960:	2200      	movs	r2, #0
 8003962:	619a      	str	r2, [r3, #24]
	Inv_Cntrl.V_Batt_Err_Integ 				= 0;
 8003964:	4b3f      	ldr	r3, [pc, #252]	@ (8003a64 <Variable_Init+0x450>)
 8003966:	2200      	movs	r2, #0
 8003968:	61da      	str	r2, [r3, #28]
	Inv_Cntrl.V_Batt_ref 					= 1920;     //2765; //55V    //set to 2262 for 45V
 800396a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a64 <Variable_Init+0x450>)
 800396c:	22f0      	movs	r2, #240	@ 0xf0
 800396e:	00d2      	lsls	r2, r2, #3
 8003970:	621a      	str	r2, [r3, #32]
	Inv_Cntrl.V_Delta_Generate 				= 0;
 8003972:	4b3c      	ldr	r3, [pc, #240]	@ (8003a64 <Variable_Init+0x450>)
 8003974:	2200      	movs	r2, #0
 8003976:	609a      	str	r2, [r3, #8]
	Inv_Cntrl.V_Generate 					= 0;
 8003978:	4b3a      	ldr	r3, [pc, #232]	@ (8003a64 <Variable_Init+0x450>)
 800397a:	2200      	movs	r2, #0
 800397c:	605a      	str	r2, [r3, #4]
	Inv_Cntrl.ZCD 							= 0;
 800397e:	4b39      	ldr	r3, [pc, #228]	@ (8003a64 <Variable_Init+0x450>)
 8003980:	781a      	ldrb	r2, [r3, #0]
 8003982:	2108      	movs	r1, #8
 8003984:	438a      	bics	r2, r1
 8003986:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.First_Time_State_Entry 		= 1;
 8003988:	4b36      	ldr	r3, [pc, #216]	@ (8003a64 <Variable_Init+0x450>)
 800398a:	781a      	ldrb	r2, [r3, #0]
 800398c:	2110      	movs	r1, #16
 800398e:	430a      	orrs	r2, r1
 8003990:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.Inv_Export_Ipeak_limit 		= 2317;//2151; //set to 600 for 56.56 A peak(40A RMS)
 8003992:	4b34      	ldr	r3, [pc, #208]	@ (8003a64 <Variable_Init+0x450>)
 8003994:	2242      	movs	r2, #66	@ 0x42
 8003996:	4934      	ldr	r1, [pc, #208]	@ (8003a68 <Variable_Init+0x454>)
 8003998:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Inv_Import_Ipeak_limit 		= 2317;//2151; //set to 600 for 56.56 A peak(40A RMS)
 800399a:	4b32      	ldr	r3, [pc, #200]	@ (8003a64 <Variable_Init+0x450>)
 800399c:	2244      	movs	r2, #68	@ 0x44
 800399e:	4932      	ldr	r1, [pc, #200]	@ (8003a68 <Variable_Init+0x454>)
 80039a0:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Time_Period_Grid_LL 			= 36363; //55Hz
 80039a2:	4b30      	ldr	r3, [pc, #192]	@ (8003a64 <Variable_Init+0x450>)
 80039a4:	2248      	movs	r2, #72	@ 0x48
 80039a6:	4931      	ldr	r1, [pc, #196]	@ (8003a6c <Variable_Init+0x458>)
 80039a8:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Time_Period_Grid_UL 			= 44444; //45Hz
 80039aa:	4b2e      	ldr	r3, [pc, #184]	@ (8003a64 <Variable_Init+0x450>)
 80039ac:	2246      	movs	r2, #70	@ 0x46
 80039ae:	4930      	ldr	r1, [pc, #192]	@ (8003a70 <Variable_Init+0x45c>)
 80039b0:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Inv_Off_to_Mains_Relay_Off_Delay_Flag = 0;
 80039b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003a64 <Variable_Init+0x450>)
 80039b4:	781a      	ldrb	r2, [r3, #0]
 80039b6:	2120      	movs	r1, #32
 80039b8:	438a      	bics	r2, r1
 80039ba:	701a      	strb	r2, [r3, #0]
	Inv_Cntrl.V_Mains_FF 					= 0;
 80039bc:	4929      	ldr	r1, [pc, #164]	@ (8003a64 <Variable_Init+0x450>)
 80039be:	2200      	movs	r2, #0
 80039c0:	2300      	movs	r3, #0
 80039c2:	650a      	str	r2, [r1, #80]	@ 0x50
 80039c4:	654b      	str	r3, [r1, #84]	@ 0x54
	Inv_Cntrl.V_Mains_Adjstr 				= 0;
 80039c6:	4b27      	ldr	r3, [pc, #156]	@ (8003a64 <Variable_Init+0x450>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	659a      	str	r2, [r3, #88]	@ 0x58
	Inv_Cntrl.V_Batt_For_Mains_Adjst 		= 0;
 80039cc:	4b25      	ldr	r3, [pc, #148]	@ (8003a64 <Variable_Init+0x450>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 	Inv_Cntrl.Inverter_ON_Delay 			= 0;
 80039d2:	4b24      	ldr	r3, [pc, #144]	@ (8003a64 <Variable_Init+0x450>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	661a      	str	r2, [r3, #96]	@ 0x60
	Inv_Cntrl.Inverter_ON_Delay_Rqst 		= 0;
 80039d8:	4b22      	ldr	r3, [pc, #136]	@ (8003a64 <Variable_Init+0x450>)
 80039da:	2274      	movs	r2, #116	@ 0x74
 80039dc:	5c99      	ldrb	r1, [r3, r2]
 80039de:	2001      	movs	r0, #1
 80039e0:	4381      	bics	r1, r0
 80039e2:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.Over_Load_Cntr 				= 0;
 80039e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003a64 <Variable_Init+0x450>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	669a      	str	r2, [r3, #104]	@ 0x68
 80039ea:	e043      	b.n	8003a74 <Variable_Init+0x460>
 80039ec:	20000078 	.word	0x20000078
 80039f0:	200000b8 	.word	0x200000b8
 80039f4:	00000555 	.word	0x00000555
 80039f8:	00000aaa 	.word	0x00000aaa
 80039fc:	200000e8 	.word	0x200000e8
 8003a00:	20000140 	.word	0x20000140
 8003a04:	200001ac 	.word	0x200001ac
 8003a08:	00000f41 	.word	0x00000f41
 8003a0c:	00000403 	.word	0x00000403
 8003a10:	fffff254 	.word	0xfffff254
 8003a14:	00000dac 	.word	0x00000dac
 8003a18:	fffff830 	.word	0xfffff830
 8003a1c:	200001c0 	.word	0x200001c0
 8003a20:	00000656 	.word	0x00000656
 8003a24:	000004a6 	.word	0x000004a6
 8003a28:	0000047e 	.word	0x0000047e
 8003a2c:	0000073a 	.word	0x0000073a
 8003a30:	0000025b 	.word	0x0000025b
 8003a34:	00000226 	.word	0x00000226
 8003a38:	00000a3d 	.word	0x00000a3d
 8003a3c:	000009cb 	.word	0x000009cb
 8003a40:	200001dc 	.word	0x200001dc
 8003a44:	00000433 	.word	0x00000433
 8003a48:	000005fa 	.word	0x000005fa
 8003a4c:	00000936 	.word	0x00000936
 8003a50:	000008e3 	.word	0x000008e3
 8003a54:	200002a4 	.word	0x200002a4
 8003a58:	200002a8 	.word	0x200002a8
 8003a5c:	200002ac 	.word	0x200002ac
 8003a60:	ffff8000 	.word	0xffff8000
 8003a64:	200002b0 	.word	0x200002b0
 8003a68:	0000090d 	.word	0x0000090d
 8003a6c:	ffff8e0b 	.word	0xffff8e0b
 8003a70:	ffffad9c 	.word	0xffffad9c
	Inv_Cntrl.Over_Load_Cntr_Rqst 			= 0;
 8003a74:	4bf3      	ldr	r3, [pc, #972]	@ (8003e44 <Variable_Init+0x830>)
 8003a76:	2274      	movs	r2, #116	@ 0x74
 8003a78:	5c99      	ldrb	r1, [r3, r2]
 8003a7a:	2008      	movs	r0, #8
 8003a7c:	4381      	bics	r1, r0
 8003a7e:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.Grid_Disconnected_Flag 		= 0;
 8003a80:	4bf0      	ldr	r3, [pc, #960]	@ (8003e44 <Variable_Init+0x830>)
 8003a82:	2274      	movs	r2, #116	@ 0x74
 8003a84:	5c99      	ldrb	r1, [r3, r2]
 8003a86:	2010      	movs	r0, #16
 8003a88:	4381      	bics	r1, r0
 8003a8a:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.Direct_State_Entry 			= 0;
 8003a8c:	4bed      	ldr	r3, [pc, #948]	@ (8003e44 <Variable_Init+0x830>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	671a      	str	r2, [r3, #112]	@ 0x70
	Inv_Cntrl.I_Inv_Pri_Calib_Offset 		= 2010;
 8003a92:	4bec      	ldr	r3, [pc, #944]	@ (8003e44 <Variable_Init+0x830>)
 8003a94:	4aec      	ldr	r2, [pc, #944]	@ (8003e48 <Variable_Init+0x834>)
 8003a96:	679a      	str	r2, [r3, #120]	@ 0x78
	Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum 	= 0;
 8003a98:	4bea      	ldr	r3, [pc, #936]	@ (8003e44 <Variable_Init+0x830>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	67da      	str	r2, [r3, #124]	@ 0x7c
	Inv_Cntrl.Calib_Successful_Flag 		= 0;
 8003a9e:	4be9      	ldr	r3, [pc, #932]	@ (8003e44 <Variable_Init+0x830>)
 8003aa0:	2290      	movs	r2, #144	@ 0x90
 8003aa2:	5c99      	ldrb	r1, [r3, r2]
 8003aa4:	2001      	movs	r0, #1
 8003aa6:	4381      	bics	r1, r0
 8003aa8:	5499      	strb	r1, [r3, r2]

	Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag=0;  // newly added
 8003aaa:	4be6      	ldr	r3, [pc, #920]	@ (8003e44 <Variable_Init+0x830>)
 8003aac:	2274      	movs	r2, #116	@ 0x74
 8003aae:	5c99      	ldrb	r1, [r3, r2]
 8003ab0:	2002      	movs	r0, #2
 8003ab2:	4381      	bics	r1, r0
 8003ab4:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.In_Transition_to_Inv_Mode 	= 0;
 8003ab6:	4be3      	ldr	r3, [pc, #908]	@ (8003e44 <Variable_Init+0x830>)
 8003ab8:	2274      	movs	r2, #116	@ 0x74
 8003aba:	5c99      	ldrb	r1, [r3, r2]
 8003abc:	207f      	movs	r0, #127	@ 0x7f
 8003abe:	4001      	ands	r1, r0
 8003ac0:	5499      	strb	r1, [r3, r2]

	Inv_Cntrl.Integral_For_Sat_Detect 		= 0;
 8003ac2:	4be0      	ldr	r3, [pc, #896]	@ (8003e44 <Variable_Init+0x830>)
 8003ac4:	2298      	movs	r2, #152	@ 0x98
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	5099      	str	r1, [r3, r2]
	Inv_Cntrl.Local_Load_Compensation 		= 0;
 8003aca:	4bde      	ldr	r3, [pc, #888]	@ (8003e44 <Variable_Init+0x830>)
 8003acc:	229c      	movs	r2, #156	@ 0x9c
 8003ace:	2100      	movs	r1, #0
 8003ad0:	5299      	strh	r1, [r3, r2]

	Inv_Cntrl.Inverter_Rating 				= 3; // #KW
 8003ad2:	4bdc      	ldr	r3, [pc, #880]	@ (8003e44 <Variable_Init+0x830>)
 8003ad4:	229e      	movs	r2, #158	@ 0x9e
 8003ad6:	2103      	movs	r1, #3
 8003ad8:	5299      	strh	r1, [r3, r2]

	Inv_Cntrl.Wave_Shift_Count 				= 5;
 8003ada:	4bda      	ldr	r3, [pc, #872]	@ (8003e44 <Variable_Init+0x830>)
 8003adc:	22a0      	movs	r2, #160	@ 0xa0
 8003ade:	2105      	movs	r1, #5
 8003ae0:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Half_Wave_Symm_Count 			= 100;
 8003ae2:	4bd8      	ldr	r3, [pc, #864]	@ (8003e44 <Variable_Init+0x830>)
 8003ae4:	22a2      	movs	r2, #162	@ 0xa2
 8003ae6:	2164      	movs	r1, #100	@ 0x64
 8003ae8:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.Half_Wave_Symm_Adjst 			= 100;
 8003aea:	4bd6      	ldr	r3, [pc, #856]	@ (8003e44 <Variable_Init+0x830>)
 8003aec:	22a4      	movs	r2, #164	@ 0xa4
 8003aee:	2164      	movs	r1, #100	@ 0x64
 8003af0:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.PV_Absent 					= 0;
 8003af2:	4bd4      	ldr	r3, [pc, #848]	@ (8003e44 <Variable_Init+0x830>)
 8003af4:	22a6      	movs	r2, #166	@ 0xa6
 8003af6:	5c99      	ldrb	r1, [r3, r2]
 8003af8:	2001      	movs	r0, #1
 8003afa:	4381      	bics	r1, r0
 8003afc:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.Relay_Activation_Delay_Rqst 	= 0;
 8003afe:	4bd1      	ldr	r3, [pc, #836]	@ (8003e44 <Variable_Init+0x830>)
 8003b00:	22a6      	movs	r2, #166	@ 0xa6
 8003b02:	5c99      	ldrb	r1, [r3, r2]
 8003b04:	2002      	movs	r0, #2
 8003b06:	4381      	bics	r1, r0
 8003b08:	5499      	strb	r1, [r3, r2]
	Inv_Cntrl.V_Mains_Failure_Band_LL 		= -1130; // -116V (V_Mains_LL_Cut_Off*1.414/2)
 8003b0a:	4bce      	ldr	r3, [pc, #824]	@ (8003e44 <Variable_Init+0x830>)
 8003b0c:	22ac      	movs	r2, #172	@ 0xac
 8003b0e:	49cf      	ldr	r1, [pc, #828]	@ (8003e4c <Variable_Init+0x838>)
 8003b10:	5099      	str	r1, [r3, r2]
	Inv_Cntrl.V_Mains_Failure_Band_UL 		= 1130; // 116V
 8003b12:	4bcc      	ldr	r3, [pc, #816]	@ (8003e44 <Variable_Init+0x830>)
 8003b14:	22a8      	movs	r2, #168	@ 0xa8
 8003b16:	49ce      	ldr	r1, [pc, #824]	@ (8003e50 <Variable_Init+0x83c>)
 8003b18:	5099      	str	r1, [r3, r2]
	Inv_Cntrl.Inv_Off_Dueto_Low_V_Batt 		= 0;
 8003b1a:	4bca      	ldr	r3, [pc, #808]	@ (8003e44 <Variable_Init+0x830>)
 8003b1c:	22b0      	movs	r2, #176	@ 0xb0
 8003b1e:	5c99      	ldrb	r1, [r3, r2]
 8003b20:	2001      	movs	r0, #1
 8003b22:	4381      	bics	r1, r0
 8003b24:	5499      	strb	r1, [r3, r2]

	Inv_Cntrl.V_Mains_Calib_Offset 			= 1950;
 8003b26:	4bc7      	ldr	r3, [pc, #796]	@ (8003e44 <Variable_Init+0x830>)
 8003b28:	22b2      	movs	r2, #178	@ 0xb2
 8003b2a:	49ca      	ldr	r1, [pc, #808]	@ (8003e54 <Variable_Init+0x840>)
 8003b2c:	5299      	strh	r1, [r3, r2]
	Inv_Cntrl.V_Mains_Calib_Offset_Sum 		= 0;
 8003b2e:	4bc5      	ldr	r3, [pc, #788]	@ (8003e44 <Variable_Init+0x830>)
 8003b30:	22b4      	movs	r2, #180	@ 0xb4
 8003b32:	2100      	movs	r1, #0
 8003b34:	5099      	str	r1, [r3, r2]

	Inv_Cntrl.Kp_V_DC_Link_Loop 			= 43008;//7<<12 = 28672
 8003b36:	4bc3      	ldr	r3, [pc, #780]	@ (8003e44 <Variable_Init+0x830>)
 8003b38:	21bc      	movs	r1, #188	@ 0xbc
 8003b3a:	22a8      	movs	r2, #168	@ 0xa8
 8003b3c:	0212      	lsls	r2, r2, #8
 8003b3e:	505a      	str	r2, [r3, r1]
	Inv_Cntrl.Ki_V_DC_Link_Loop 			= 4096;//1<<12 = 4096
 8003b40:	4bc0      	ldr	r3, [pc, #768]	@ (8003e44 <Variable_Init+0x830>)
 8003b42:	21c0      	movs	r1, #192	@ 0xc0
 8003b44:	2280      	movs	r2, #128	@ 0x80
 8003b46:	0152      	lsls	r2, r2, #5
 8003b48:	505a      	str	r2, [r3, r1]

	Inv_Cntrl.Divide_1_By_5P3 				= 761; // 1/5.36->0.186 ->0.001000110111 <<12
 8003b4a:	4bbe      	ldr	r3, [pc, #760]	@ (8003e44 <Variable_Init+0x830>)
 8003b4c:	22cc      	movs	r2, #204	@ 0xcc
 8003b4e:	49c2      	ldr	r1, [pc, #776]	@ (8003e58 <Variable_Init+0x844>)
 8003b50:	5099      	str	r1, [r3, r2]
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	//othr settings have to be below Norm_Avg_Setting initialization

	Othr.Batt_Temp50 						= 4096;
 8003b52:	4bc2      	ldr	r3, [pc, #776]	@ (8003e5c <Variable_Init+0x848>)
 8003b54:	2280      	movs	r2, #128	@ 0x80
 8003b56:	0152      	lsls	r2, r2, #5
 8003b58:	801a      	strh	r2, [r3, #0]
	Othr.Batt_Temp80 						= 4096;
 8003b5a:	4bc0      	ldr	r3, [pc, #768]	@ (8003e5c <Variable_Init+0x848>)
 8003b5c:	2280      	movs	r2, #128	@ 0x80
 8003b5e:	0152      	lsls	r2, r2, #5
 8003b60:	805a      	strh	r2, [r3, #2]

	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Othr.Sine_Length 						= 192;
 8003b62:	4bbe      	ldr	r3, [pc, #760]	@ (8003e5c <Variable_Init+0x848>)
 8003b64:	22c0      	movs	r2, #192	@ 0xc0
 8003b66:	711a      	strb	r2, [r3, #4]
	Othr.Half_Sine_Length 					= 96;
 8003b68:	4bbc      	ldr	r3, [pc, #752]	@ (8003e5c <Variable_Init+0x848>)
 8003b6a:	2260      	movs	r2, #96	@ 0x60
 8003b6c:	715a      	strb	r2, [r3, #5]
	Othr.Fault_Reg_1 						= 0;
 8003b6e:	4bbb      	ldr	r3, [pc, #748]	@ (8003e5c <Variable_Init+0x848>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	80da      	strh	r2, [r3, #6]
	Othr.Recieved_Settings_Error 			= 1;
 8003b74:	4bb9      	ldr	r3, [pc, #740]	@ (8003e5c <Variable_Init+0x848>)
 8003b76:	7a9a      	ldrb	r2, [r3, #10]
 8003b78:	2102      	movs	r1, #2
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	729a      	strb	r2, [r3, #10]
	Othr.Recieved_Settings_Ok 				= 0;
 8003b7e:	4bb7      	ldr	r3, [pc, #732]	@ (8003e5c <Variable_Init+0x848>)
 8003b80:	7a9a      	ldrb	r2, [r3, #10]
 8003b82:	2101      	movs	r1, #1
 8003b84:	438a      	bics	r2, r1
 8003b86:	729a      	strb	r2, [r3, #10]

	Othr.System_Off_Timer 					= 0;
 8003b88:	4bb4      	ldr	r3, [pc, #720]	@ (8003e5c <Variable_Init+0x848>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	60da      	str	r2, [r3, #12]
	Othr.System_Off_Timer_Limit 			= 60000000;//X 100us
 8003b8e:	4bb3      	ldr	r3, [pc, #716]	@ (8003e5c <Variable_Init+0x848>)
 8003b90:	4ab3      	ldr	r2, [pc, #716]	@ (8003e60 <Variable_Init+0x84c>)
 8003b92:	611a      	str	r2, [r3, #16]
	Othr.System_Off_Timer_Limit_Cycle_Count = 0;
 8003b94:	4bb1      	ldr	r3, [pc, #708]	@ (8003e5c <Variable_Init+0x848>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	615a      	str	r2, [r3, #20]

	Othr.V_Batt_Boost_Ref 					= 2614;     //2765; //55V    //set to 2262 for 45V;
 8003b9a:	4bb0      	ldr	r3, [pc, #704]	@ (8003e5c <Variable_Init+0x848>)
 8003b9c:	4ab1      	ldr	r2, [pc, #708]	@ (8003e64 <Variable_Init+0x850>)
 8003b9e:	835a      	strh	r2, [r3, #26]
	Othr.V_Batt_Equaliz_Ref 				= 2614;     //2765; //55V    //set to 2262 for 45V;
 8003ba0:	4bae      	ldr	r3, [pc, #696]	@ (8003e5c <Variable_Init+0x848>)
 8003ba2:	4ab0      	ldr	r2, [pc, #704]	@ (8003e64 <Variable_Init+0x850>)
 8003ba4:	839a      	strh	r2, [r3, #28]
	Othr.V_Batt_Float_Ref 					= 2614;     //2765; //55V    //set to 2262 for 45V;
 8003ba6:	4bad      	ldr	r3, [pc, #692]	@ (8003e5c <Variable_Init+0x848>)
 8003ba8:	4aae      	ldr	r2, [pc, #696]	@ (8003e64 <Variable_Init+0x850>)
 8003baa:	831a      	strh	r2, [r3, #24]
	Othr.Batt_Chg_Mode 						= 2;
 8003bac:	4bab      	ldr	r3, [pc, #684]	@ (8003e5c <Variable_Init+0x848>)
 8003bae:	222c      	movs	r2, #44	@ 0x2c
 8003bb0:	2102      	movs	r1, #2
 8003bb2:	5499      	strb	r1, [r3, r2]
	Othr.Batt_Chg_Prev_Mode 				= 1;
 8003bb4:	4ba9      	ldr	r3, [pc, #676]	@ (8003e5c <Variable_Init+0x848>)
 8003bb6:	222d      	movs	r2, #45	@ 0x2d
 8003bb8:	2101      	movs	r1, #1
 8003bba:	5499      	strb	r1, [r3, r2]

	Othr.Inv_Off_Latch 						= 0;
 8003bbc:	4ba7      	ldr	r3, [pc, #668]	@ (8003e5c <Variable_Init+0x848>)
 8003bbe:	227c      	movs	r2, #124	@ 0x7c
 8003bc0:	5c99      	ldrb	r1, [r3, r2]
 8003bc2:	2001      	movs	r0, #1
 8003bc4:	4381      	bics	r1, r0
 8003bc6:	5499      	strb	r1, [r3, r2]
	Othr.Overload_110_percent_Count 		= 0;
 8003bc8:	4ba4      	ldr	r3, [pc, #656]	@ (8003e5c <Variable_Init+0x848>)
 8003bca:	227d      	movs	r2, #125	@ 0x7d
 8003bcc:	2100      	movs	r1, #0
 8003bce:	5499      	strb	r1, [r3, r2]
	Othr.Overload_125_percent_Count 		= 0;
 8003bd0:	4ba2      	ldr	r3, [pc, #648]	@ (8003e5c <Variable_Init+0x848>)
 8003bd2:	227e      	movs	r2, #126	@ 0x7e
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	5499      	strb	r1, [r3, r2]
	Othr.Overload_150_percent_Count 		= 0;
 8003bd8:	4ba0      	ldr	r3, [pc, #640]	@ (8003e5c <Variable_Init+0x848>)
 8003bda:	227f      	movs	r2, #127	@ 0x7f
 8003bdc:	2100      	movs	r1, #0
 8003bde:	5499      	strb	r1, [r3, r2]
	Othr.Overload_Count_Reset_Timer 		= 0;
 8003be0:	4b9e      	ldr	r3, [pc, #632]	@ (8003e5c <Variable_Init+0x848>)
 8003be2:	2280      	movs	r2, #128	@ 0x80
 8003be4:	2100      	movs	r1, #0
 8003be6:	5099      	str	r1, [r3, r2]
	Othr.Overload_Count_Reset_Timer_Limit 	= 36000000;
 8003be8:	4b9c      	ldr	r3, [pc, #624]	@ (8003e5c <Variable_Init+0x848>)
 8003bea:	2284      	movs	r2, #132	@ 0x84
 8003bec:	499e      	ldr	r1, [pc, #632]	@ (8003e68 <Variable_Init+0x854>)
 8003bee:	5099      	str	r1, [r3, r2]
	Othr.V_RMS_Inv_OV_Shutdown_Count 		= 0;
 8003bf0:	4b9a      	ldr	r3, [pc, #616]	@ (8003e5c <Variable_Init+0x848>)
 8003bf2:	2289      	movs	r2, #137	@ 0x89
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	5499      	strb	r1, [r3, r2]
	Othr.Batt_Temp_Comp_Factor 				= 4095;
 8003bf8:	4b98      	ldr	r3, [pc, #608]	@ (8003e5c <Variable_Init+0x848>)
 8003bfa:	228c      	movs	r2, #140	@ 0x8c
 8003bfc:	499b      	ldr	r1, [pc, #620]	@ (8003e6c <Variable_Init+0x858>)
 8003bfe:	5099      	str	r1, [r3, r2]
	Othr.Batt_Temp_Outof_Bounds_Flag 		= 0;
 8003c00:	4b96      	ldr	r3, [pc, #600]	@ (8003e5c <Variable_Init+0x848>)
 8003c02:	2290      	movs	r2, #144	@ 0x90
 8003c04:	5c99      	ldrb	r1, [r3, r2]
 8003c06:	2001      	movs	r0, #1
 8003c08:	4381      	bics	r1, r0
 8003c0a:	5499      	strb	r1, [r3, r2]

	Othr.GPRS_On_Off_Command 				= 1;
 8003c0c:	4b93      	ldr	r3, [pc, #588]	@ (8003e5c <Variable_Init+0x848>)
 8003c0e:	2274      	movs	r2, #116	@ 0x74
 8003c10:	5c99      	ldrb	r1, [r3, r2]
 8003c12:	2001      	movs	r0, #1
 8003c14:	4301      	orrs	r1, r0
 8003c16:	5499      	strb	r1, [r3, r2]

	Othr.Relay_OFF_Delay_Time 				= 200;
 8003c18:	4b90      	ldr	r3, [pc, #576]	@ (8003e5c <Variable_Init+0x848>)
 8003c1a:	2292      	movs	r2, #146	@ 0x92
 8003c1c:	21c8      	movs	r1, #200	@ 0xc8
 8003c1e:	5299      	strh	r1, [r3, r2]
//		Othr.Relay_ON_Delay_Time=100;
	Othr.Relay_Activation_Delay 			= 100;
 8003c20:	4b8e      	ldr	r3, [pc, #568]	@ (8003e5c <Variable_Init+0x848>)
 8003c22:	2294      	movs	r2, #148	@ 0x94
 8003c24:	2164      	movs	r1, #100	@ 0x64
 8003c26:	5299      	strh	r1, [r3, r2]
	Othr.Inv_Short_Ckt_Count 				= 0;
 8003c28:	4b8c      	ldr	r3, [pc, #560]	@ (8003e5c <Variable_Init+0x848>)
 8003c2a:	2296      	movs	r2, #150	@ 0x96
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	5299      	strh	r1, [r3, r2]
	Othr.Inv_Fast_I_limit_Count 			= 0;
 8003c30:	4b8a      	ldr	r3, [pc, #552]	@ (8003e5c <Variable_Init+0x848>)
 8003c32:	2298      	movs	r2, #152	@ 0x98
 8003c34:	2100      	movs	r1, #0
 8003c36:	5299      	strh	r1, [r3, r2]

	Othr.Noload_Shutdown_Activate 			= 0;
 8003c38:	4b88      	ldr	r3, [pc, #544]	@ (8003e5c <Variable_Init+0x848>)
 8003c3a:	229a      	movs	r2, #154	@ 0x9a
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	5299      	strh	r1, [r3, r2]
	Othr.I_Load_CT_NoLoad_Detect_RMS_Limit 	= 0;
 8003c40:	4b86      	ldr	r3, [pc, #536]	@ (8003e5c <Variable_Init+0x848>)
 8003c42:	229c      	movs	r2, #156	@ 0x9c
 8003c44:	2100      	movs	r1, #0
 8003c46:	5299      	strh	r1, [r3, r2]

	Othr.Noload_Detect_Cntr_Rqst 			= 0;
 8003c48:	4b84      	ldr	r3, [pc, #528]	@ (8003e5c <Variable_Init+0x848>)
 8003c4a:	229e      	movs	r2, #158	@ 0x9e
 8003c4c:	5c99      	ldrb	r1, [r3, r2]
 8003c4e:	2001      	movs	r0, #1
 8003c50:	4381      	bics	r1, r0
 8003c52:	5499      	strb	r1, [r3, r2]
	Othr.Noload_Turnoff_to_Turnon_Delay_Cntr_Rqst = 0;
 8003c54:	4b81      	ldr	r3, [pc, #516]	@ (8003e5c <Variable_Init+0x848>)
 8003c56:	229e      	movs	r2, #158	@ 0x9e
 8003c58:	5c99      	ldrb	r1, [r3, r2]
 8003c5a:	2002      	movs	r0, #2
 8003c5c:	4381      	bics	r1, r0
 8003c5e:	5499      	strb	r1, [r3, r2]
	Othr.Noload_Shutdown_Flag 				= 0;
 8003c60:	4b7e      	ldr	r3, [pc, #504]	@ (8003e5c <Variable_Init+0x848>)
 8003c62:	229e      	movs	r2, #158	@ 0x9e
 8003c64:	5c99      	ldrb	r1, [r3, r2]
 8003c66:	2004      	movs	r0, #4
 8003c68:	4381      	bics	r1, r0
 8003c6a:	5499      	strb	r1, [r3, r2]
	Othr.Previous_PowerON_Status_VbattS2 	= 0;
 8003c6c:	4b7b      	ldr	r3, [pc, #492]	@ (8003e5c <Variable_Init+0x848>)
 8003c6e:	229e      	movs	r2, #158	@ 0x9e
 8003c70:	5c99      	ldrb	r1, [r3, r2]
 8003c72:	2008      	movs	r0, #8
 8003c74:	4381      	bics	r1, r0
 8003c76:	5499      	strb	r1, [r3, r2]

	Othr.V_Mains_Offset_Calib_Rqst 			= 0;
 8003c78:	4b78      	ldr	r3, [pc, #480]	@ (8003e5c <Variable_Init+0x848>)
 8003c7a:	22a0      	movs	r2, #160	@ 0xa0
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	5299      	strh	r1, [r3, r2]
	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	PV_Cntrl.Delta_Duty 					= 5;// 10 implies 0.5%
 8003c80:	4b7b      	ldr	r3, [pc, #492]	@ (8003e70 <Variable_Init+0x85c>)
 8003c82:	2205      	movs	r2, #5
 8003c84:	81da      	strh	r2, [r3, #14]
	PV_Cntrl.Duty_Cycle 					= 0;
 8003c86:	4b7a      	ldr	r3, [pc, #488]	@ (8003e70 <Variable_Init+0x85c>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	819a      	strh	r2, [r3, #12]
	PV_Cntrl.Duty_Dec 						= 0;
 8003c8c:	4b78      	ldr	r3, [pc, #480]	@ (8003e70 <Variable_Init+0x85c>)
 8003c8e:	781a      	ldrb	r2, [r3, #0]
 8003c90:	2102      	movs	r1, #2
 8003c92:	438a      	bics	r2, r1
 8003c94:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.Duty_Inc 						= 0;
 8003c96:	4b76      	ldr	r3, [pc, #472]	@ (8003e70 <Variable_Init+0x85c>)
 8003c98:	781a      	ldrb	r2, [r3, #0]
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	438a      	bics	r2, r1
 8003c9e:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.Duty_Sweep_Mode 				= 1;
 8003ca0:	4b73      	ldr	r3, [pc, #460]	@ (8003e70 <Variable_Init+0x85c>)
 8003ca2:	781a      	ldrb	r2, [r3, #0]
 8003ca4:	2104      	movs	r1, #4
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.Power_New 						= 0;
 8003caa:	4b71      	ldr	r3, [pc, #452]	@ (8003e70 <Variable_Init+0x85c>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	609a      	str	r2, [r3, #8]
	PV_Cntrl.Power_Old 						= 0;
 8003cb0:	4b6f      	ldr	r3, [pc, #444]	@ (8003e70 <Variable_Init+0x85c>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	605a      	str	r2, [r3, #4]
	PV_Cntrl.State 							= 0;
 8003cb6:	4b6e      	ldr	r3, [pc, #440]	@ (8003e70 <Variable_Init+0x85c>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	705a      	strb	r2, [r3, #1]
	PV_Cntrl.I_PV_Soft_Limit_Flag 			= 0;
 8003cbc:	4b6c      	ldr	r3, [pc, #432]	@ (8003e70 <Variable_Init+0x85c>)
 8003cbe:	781a      	ldrb	r2, [r3, #0]
 8003cc0:	2108      	movs	r1, #8
 8003cc2:	438a      	bics	r2, r1
 8003cc4:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.Mppt_Loop_Time 				= 48000;  //in terms of timer interrupt count
 8003cc6:	4b6a      	ldr	r3, [pc, #424]	@ (8003e70 <Variable_Init+0x85c>)
 8003cc8:	4a6a      	ldr	r2, [pc, #424]	@ (8003e74 <Variable_Init+0x860>)
 8003cca:	611a      	str	r2, [r3, #16]
	PV_Cntrl.V_PV_Soft_Limit 				= 2386;  //exceeding this limit will make the duty cycle decrease in PV loop
 8003ccc:	4b68      	ldr	r3, [pc, #416]	@ (8003e70 <Variable_Init+0x85c>)
 8003cce:	4a6a      	ldr	r2, [pc, #424]	@ (8003e78 <Variable_Init+0x864>)
 8003cd0:	829a      	strh	r2, [r3, #20]
	PV_Cntrl.I_PV_Soft_Limit				= 2403;
 8003cd2:	4b67      	ldr	r3, [pc, #412]	@ (8003e70 <Variable_Init+0x85c>)
 8003cd4:	4a69      	ldr	r2, [pc, #420]	@ (8003e7c <Variable_Init+0x868>)
 8003cd6:	82da      	strh	r2, [r3, #22]
	PV_Cntrl.First_Time_State_Entry 		= 1;
 8003cd8:	4b65      	ldr	r3, [pc, #404]	@ (8003e70 <Variable_Init+0x85c>)
 8003cda:	781a      	ldrb	r2, [r3, #0]
 8003cdc:	2120      	movs	r1, #32
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	701a      	strb	r2, [r3, #0]
	PV_Cntrl.V_Batt_ref 					= 2941;//58.5V     //2765; //55V    //set to 2262 for 45V
 8003ce2:	4b63      	ldr	r3, [pc, #396]	@ (8003e70 <Variable_Init+0x85c>)
 8003ce4:	4a66      	ldr	r2, [pc, #408]	@ (8003e80 <Variable_Init+0x86c>)
 8003ce6:	831a      	strh	r2, [r3, #24]

	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Metering.Batt_AH_In 					= 0;
 8003ce8:	4b66      	ldr	r3, [pc, #408]	@ (8003e84 <Variable_Init+0x870>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	649a      	str	r2, [r3, #72]	@ 0x48
	Metering.Batt_AH_Out 					= 0;
 8003cee:	4b65      	ldr	r3, [pc, #404]	@ (8003e84 <Variable_Init+0x870>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	639a      	str	r2, [r3, #56]	@ 0x38
	Metering.Batt_Ampere_In_Sum 			= 0;
 8003cf4:	4963      	ldr	r1, [pc, #396]	@ (8003e84 <Variable_Init+0x870>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	640a      	str	r2, [r1, #64]	@ 0x40
 8003cfc:	644b      	str	r3, [r1, #68]	@ 0x44
	Metering.Batt_Ampere_Out_Sum 			= 0;
 8003cfe:	4961      	ldr	r1, [pc, #388]	@ (8003e84 <Variable_Init+0x870>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	2300      	movs	r3, #0
 8003d04:	630a      	str	r2, [r1, #48]	@ 0x30
 8003d06:	634b      	str	r3, [r1, #52]	@ 0x34
	Metering.Export_Energy 					= 0;
 8003d08:	495e      	ldr	r1, [pc, #376]	@ (8003e84 <Variable_Init+0x870>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	600a      	str	r2, [r1, #0]
 8003d10:	604b      	str	r3, [r1, #4]
	Metering.Export_KWH 					= 0;
 8003d12:	4b5c      	ldr	r3, [pc, #368]	@ (8003e84 <Variable_Init+0x870>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	611a      	str	r2, [r3, #16]
	Metering.Import_Energy 					= 0;
 8003d18:	495a      	ldr	r1, [pc, #360]	@ (8003e84 <Variable_Init+0x870>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	618a      	str	r2, [r1, #24]
 8003d20:	61cb      	str	r3, [r1, #28]
	Metering.Import_KWH 					= 0;
 8003d22:	4b58      	ldr	r3, [pc, #352]	@ (8003e84 <Variable_Init+0x870>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	629a      	str	r2, [r3, #40]	@ 0x28

	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Debug.A = 0;
 8003d28:	4b57      	ldr	r3, [pc, #348]	@ (8003e88 <Variable_Init+0x874>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	801a      	strh	r2, [r3, #0]
	Debug.B = 0;
 8003d2e:	4b56      	ldr	r3, [pc, #344]	@ (8003e88 <Variable_Init+0x874>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	805a      	strh	r2, [r3, #2]
	Debug.C = 0;
 8003d34:	4b54      	ldr	r3, [pc, #336]	@ (8003e88 <Variable_Init+0x874>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	809a      	strh	r2, [r3, #4]
	Debug.D = 0;
 8003d3a:	4b53      	ldr	r3, [pc, #332]	@ (8003e88 <Variable_Init+0x874>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	80da      	strh	r2, [r3, #6]
	Debug.E = 0;
 8003d40:	4b51      	ldr	r3, [pc, #324]	@ (8003e88 <Variable_Init+0x874>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	811a      	strh	r2, [r3, #8]
	Debug.F = 0;
 8003d46:	4b50      	ldr	r3, [pc, #320]	@ (8003e88 <Variable_Init+0x874>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	815a      	strh	r2, [r3, #10]
	Debug.G = 0;
 8003d4c:	4b4e      	ldr	r3, [pc, #312]	@ (8003e88 <Variable_Init+0x874>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	819a      	strh	r2, [r3, #12]
	Debug.H = 0;
 8003d52:	4b4d      	ldr	r3, [pc, #308]	@ (8003e88 <Variable_Init+0x874>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	81da      	strh	r2, [r3, #14]
	Debug.I = 0;
 8003d58:	4b4b      	ldr	r3, [pc, #300]	@ (8003e88 <Variable_Init+0x874>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	821a      	strh	r2, [r3, #16]
	Debug.J = 0;
 8003d5e:	4b4a      	ldr	r3, [pc, #296]	@ (8003e88 <Variable_Init+0x874>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	825a      	strh	r2, [r3, #18]

	Debug.I_Batt_ADC_Dummy_ADC 		= 0;
 8003d64:	4b48      	ldr	r3, [pc, #288]	@ (8003e88 <Variable_Init+0x874>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	84da      	strh	r2, [r3, #38]	@ 0x26
	Debug.Batt_Temp_Dummy_ADC 		= 0;
 8003d6a:	4b47      	ldr	r3, [pc, #284]	@ (8003e88 <Variable_Init+0x874>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	85da      	strh	r2, [r3, #46]	@ 0x2e
	Debug.I_Inv_CT_ADC_Dummy_ADC 	= 2048;
 8003d70:	4b45      	ldr	r3, [pc, #276]	@ (8003e88 <Variable_Init+0x874>)
 8003d72:	2280      	movs	r2, #128	@ 0x80
 8003d74:	0112      	lsls	r2, r2, #4
 8003d76:	83da      	strh	r2, [r3, #30]
	Debug.I_Inv_pri_ADC_Dummy_ADC	= 2048;
 8003d78:	4b43      	ldr	r3, [pc, #268]	@ (8003e88 <Variable_Init+0x874>)
 8003d7a:	2280      	movs	r2, #128	@ 0x80
 8003d7c:	0112      	lsls	r2, r2, #4
 8003d7e:	845a      	strh	r2, [r3, #34]	@ 0x22
	Debug.I_Mains_CT_ADC_Dummy_ADC	= 2048;
 8003d80:	4b41      	ldr	r3, [pc, #260]	@ (8003e88 <Variable_Init+0x874>)
 8003d82:	2280      	movs	r2, #128	@ 0x80
 8003d84:	0112      	lsls	r2, r2, #4
 8003d86:	841a      	strh	r2, [r3, #32]
	Debug.Mains_Volt_ADC_Dummy_ADC	= 3148;
 8003d88:	4b3f      	ldr	r3, [pc, #252]	@ (8003e88 <Variable_Init+0x874>)
 8003d8a:	4a40      	ldr	r2, [pc, #256]	@ (8003e8c <Variable_Init+0x878>)
 8003d8c:	849a      	strh	r2, [r3, #36]	@ 0x24
	Debug.V_Batt_ADC_Dummy_ADC		= 2815;
 8003d8e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e88 <Variable_Init+0x874>)
 8003d90:	4a3f      	ldr	r2, [pc, #252]	@ (8003e90 <Variable_Init+0x87c>)
 8003d92:	859a      	strh	r2, [r3, #44]	@ 0x2c
	Debug.V_Inv_ADC_Dummy_ADC		= 2048;
 8003d94:	4b3c      	ldr	r3, [pc, #240]	@ (8003e88 <Variable_Init+0x874>)
 8003d96:	2280      	movs	r2, #128	@ 0x80
 8003d98:	0112      	lsls	r2, r2, #4
 8003d9a:	861a      	strh	r2, [r3, #48]	@ 0x30
	Debug.V_PV_ADC_Dummy_ADC		= 2359;
 8003d9c:	4b3a      	ldr	r3, [pc, #232]	@ (8003e88 <Variable_Init+0x874>)
 8003d9e:	4a3d      	ldr	r2, [pc, #244]	@ (8003e94 <Variable_Init+0x880>)
 8003da0:	855a      	strh	r2, [r3, #42]	@ 0x2a
	Debug.I_PV_ADC_Dummy_ADC		= 0;
 8003da2:	4b39      	ldr	r3, [pc, #228]	@ (8003e88 <Variable_Init+0x874>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	851a      	strh	r2, [r3, #40]	@ 0x28

	//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Calibration_Temp.I_Batt 		= 2048;
 8003da8:	4b3b      	ldr	r3, [pc, #236]	@ (8003e98 <Variable_Init+0x884>)
 8003daa:	2280      	movs	r2, #128	@ 0x80
 8003dac:	0112      	lsls	r2, r2, #4
 8003dae:	80da      	strh	r2, [r3, #6]
	Calibration_Temp.I_Inv 			= 2048;
 8003db0:	4b39      	ldr	r3, [pc, #228]	@ (8003e98 <Variable_Init+0x884>)
 8003db2:	2280      	movs	r2, #128	@ 0x80
 8003db4:	0112      	lsls	r2, r2, #4
 8003db6:	809a      	strh	r2, [r3, #4]
	Calibration_Temp.I_PV 			= 2048;
 8003db8:	4b37      	ldr	r3, [pc, #220]	@ (8003e98 <Variable_Init+0x884>)
 8003dba:	2280      	movs	r2, #128	@ 0x80
 8003dbc:	0112      	lsls	r2, r2, #4
 8003dbe:	815a      	strh	r2, [r3, #10]
	Calibration_Temp.V_Batt 		= 2048;
 8003dc0:	4b35      	ldr	r3, [pc, #212]	@ (8003e98 <Variable_Init+0x884>)
 8003dc2:	2280      	movs	r2, #128	@ 0x80
 8003dc4:	0112      	lsls	r2, r2, #4
 8003dc6:	805a      	strh	r2, [r3, #2]
	Calibration_Temp.V_Inv 			= 2048;
 8003dc8:	4b33      	ldr	r3, [pc, #204]	@ (8003e98 <Variable_Init+0x884>)
 8003dca:	2280      	movs	r2, #128	@ 0x80
 8003dcc:	0112      	lsls	r2, r2, #4
 8003dce:	801a      	strh	r2, [r3, #0]
	Calibration_Temp.V_Mains 		= 2048;
 8003dd0:	4b31      	ldr	r3, [pc, #196]	@ (8003e98 <Variable_Init+0x884>)
 8003dd2:	2280      	movs	r2, #128	@ 0x80
 8003dd4:	0112      	lsls	r2, r2, #4
 8003dd6:	819a      	strh	r2, [r3, #12]
	Calibration_Temp.V_PV 			= 2048;
 8003dd8:	4b2f      	ldr	r3, [pc, #188]	@ (8003e98 <Variable_Init+0x884>)
 8003dda:	2280      	movs	r2, #128	@ 0x80
 8003ddc:	0112      	lsls	r2, r2, #4
 8003dde:	811a      	strh	r2, [r3, #8]
	Calibration_Temp.I_Mains_CT 	= 2048;
 8003de0:	4b2d      	ldr	r3, [pc, #180]	@ (8003e98 <Variable_Init+0x884>)
 8003de2:	2280      	movs	r2, #128	@ 0x80
 8003de4:	0112      	lsls	r2, r2, #4
 8003de6:	81da      	strh	r2, [r3, #14]
	Calibration_Temp.I_Inv_CT 		= 2048;
 8003de8:	4b2b      	ldr	r3, [pc, #172]	@ (8003e98 <Variable_Init+0x884>)
 8003dea:	2280      	movs	r2, #128	@ 0x80
 8003dec:	0112      	lsls	r2, r2, #4
 8003dee:	821a      	strh	r2, [r3, #16]

	Calibration_Var.I_Batt 			= 2050;
 8003df0:	4b2a      	ldr	r3, [pc, #168]	@ (8003e9c <Variable_Init+0x888>)
 8003df2:	4a2b      	ldr	r2, [pc, #172]	@ (8003ea0 <Variable_Init+0x88c>)
 8003df4:	80da      	strh	r2, [r3, #6]
	Calibration_Var.I_Inv 			= 2051;
 8003df6:	4b29      	ldr	r3, [pc, #164]	@ (8003e9c <Variable_Init+0x888>)
 8003df8:	4a2a      	ldr	r2, [pc, #168]	@ (8003ea4 <Variable_Init+0x890>)
 8003dfa:	809a      	strh	r2, [r3, #4]
	Calibration_Var.I_PV 			= 2052;
 8003dfc:	4b27      	ldr	r3, [pc, #156]	@ (8003e9c <Variable_Init+0x888>)
 8003dfe:	4a2a      	ldr	r2, [pc, #168]	@ (8003ea8 <Variable_Init+0x894>)
 8003e00:	815a      	strh	r2, [r3, #10]
	Calibration_Var.V_Batt 			= 1912;// Due to request from statcon (kushal) 2048*56/60
 8003e02:	4b26      	ldr	r3, [pc, #152]	@ (8003e9c <Variable_Init+0x888>)
 8003e04:	22ef      	movs	r2, #239	@ 0xef
 8003e06:	00d2      	lsls	r2, r2, #3
 8003e08:	805a      	strh	r2, [r3, #2]
	Calibration_Var.V_Inv 			= 2053;
 8003e0a:	4b24      	ldr	r3, [pc, #144]	@ (8003e9c <Variable_Init+0x888>)
 8003e0c:	4a27      	ldr	r2, [pc, #156]	@ (8003eac <Variable_Init+0x898>)
 8003e0e:	801a      	strh	r2, [r3, #0]
	Calibration_Var.V_Mains 		= 2054;
 8003e10:	4b22      	ldr	r3, [pc, #136]	@ (8003e9c <Variable_Init+0x888>)
 8003e12:	4a27      	ldr	r2, [pc, #156]	@ (8003eb0 <Variable_Init+0x89c>)
 8003e14:	819a      	strh	r2, [r3, #12]
	Calibration_Var.V_PV 			= 2055;
 8003e16:	4b21      	ldr	r3, [pc, #132]	@ (8003e9c <Variable_Init+0x888>)
 8003e18:	4a26      	ldr	r2, [pc, #152]	@ (8003eb4 <Variable_Init+0x8a0>)
 8003e1a:	811a      	strh	r2, [r3, #8]
	Calibration_Var.I_Mains_CT 		= 2048;
 8003e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8003e9c <Variable_Init+0x888>)
 8003e1e:	2280      	movs	r2, #128	@ 0x80
 8003e20:	0112      	lsls	r2, r2, #4
 8003e22:	81da      	strh	r2, [r3, #14]
	Calibration_Var.I_Inv_CT 		= 2048;
 8003e24:	4b1d      	ldr	r3, [pc, #116]	@ (8003e9c <Variable_Init+0x888>)
 8003e26:	2280      	movs	r2, #128	@ 0x80
 8003e28:	0112      	lsls	r2, r2, #4
 8003e2a:	821a      	strh	r2, [r3, #16]
	Calibration_Var.Earth_Fault     = 2048;
 8003e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003e9c <Variable_Init+0x888>)
 8003e2e:	2280      	movs	r2, #128	@ 0x80
 8003e30:	0112      	lsls	r2, r2, #4
 8003e32:	825a      	strh	r2, [r3, #18]

	Calibration_Var.Copy_To_Flash_Rqst_V_Mains_Offset=0;
 8003e34:	4b19      	ldr	r3, [pc, #100]	@ (8003e9c <Variable_Init+0x888>)
 8003e36:	7f1a      	ldrb	r2, [r3, #28]
 8003e38:	2101      	movs	r1, #1
 8003e3a:	438a      	bics	r2, r1
 8003e3c:	771a      	strb	r2, [r3, #28]


}
 8003e3e:	46c0      	nop			@ (mov r8, r8)
 8003e40:	46bd      	mov	sp, r7
 8003e42:	e039      	b.n	8003eb8 <Variable_Init+0x8a4>
 8003e44:	200002b0 	.word	0x200002b0
 8003e48:	000007da 	.word	0x000007da
 8003e4c:	fffffb96 	.word	0xfffffb96
 8003e50:	0000046a 	.word	0x0000046a
 8003e54:	0000079e 	.word	0x0000079e
 8003e58:	000002f9 	.word	0x000002f9
 8003e5c:	200001f4 	.word	0x200001f4
 8003e60:	03938700 	.word	0x03938700
 8003e64:	00000a36 	.word	0x00000a36
 8003e68:	02255100 	.word	0x02255100
 8003e6c:	00000fff 	.word	0x00000fff
 8003e70:	20000390 	.word	0x20000390
 8003e74:	0000bb80 	.word	0x0000bb80
 8003e78:	00000952 	.word	0x00000952
 8003e7c:	00000963 	.word	0x00000963
 8003e80:	00000b7d 	.word	0x00000b7d
 8003e84:	200004e8 	.word	0x200004e8
 8003e88:	2000044c 	.word	0x2000044c
 8003e8c:	00000c4c 	.word	0x00000c4c
 8003e90:	00000aff 	.word	0x00000aff
 8003e94:	00000937 	.word	0x00000937
 8003e98:	20000560 	.word	0x20000560
 8003e9c:	20000580 	.word	0x20000580
 8003ea0:	00000802 	.word	0x00000802
 8003ea4:	00000803 	.word	0x00000803
 8003ea8:	00000804 	.word	0x00000804
 8003eac:	00000805 	.word	0x00000805
 8003eb0:	00000806 	.word	0x00000806
 8003eb4:	00000807 	.word	0x00000807
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	46c0      	nop			@ (mov r8, r8)

08003ebc <Generate_Fault_Data_For_Metering>:

}


void Generate_Fault_Data_For_Metering()
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
	// Flags_fault.pv_uv
	if(Norm_Avg.V_PV<Norm_Avg_Limits.V_PV_LL_H_Cut_In)
 8003ec0:	4bc3      	ldr	r3, [pc, #780]	@ (80041d0 <Generate_Fault_Data_For_Metering+0x314>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4ac3      	ldr	r2, [pc, #780]	@ (80041d4 <Generate_Fault_Data_For_Metering+0x318>)
 8003ec6:	88d2      	ldrh	r2, [r2, #6]
 8003ec8:	b292      	uxth	r2, r2
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d208      	bcs.n	8003ee0 <Generate_Fault_Data_For_Metering+0x24>
	{
	Othr.Fault_Reg_1|=0x1U;
 8003ece:	4bc2      	ldr	r3, [pc, #776]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ed0:	88db      	ldrh	r3, [r3, #6]
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	4bbf      	ldr	r3, [pc, #764]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003edc:	80da      	strh	r2, [r3, #6]
 8003ede:	e007      	b.n	8003ef0 <Generate_Fault_Data_For_Metering+0x34>
	}
	else
	{
	Othr.Fault_Reg_1 &=~0x1U;
 8003ee0:	4bbd      	ldr	r3, [pc, #756]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ee2:	88db      	ldrh	r3, [r3, #6]
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	4393      	bics	r3, r2
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	4bba      	ldr	r3, [pc, #744]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003eee:	80da      	strh	r2, [r3, #6]
	}

	//  Flags_fault.pv_ov
	if(Norm_Avg.V_PV>Norm_Avg_Limits.V_PV_UL_L_Cut_In)
 8003ef0:	4bb7      	ldr	r3, [pc, #732]	@ (80041d0 <Generate_Fault_Data_For_Metering+0x314>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4ab7      	ldr	r2, [pc, #732]	@ (80041d4 <Generate_Fault_Data_For_Metering+0x318>)
 8003ef6:	8852      	ldrh	r2, [r2, #2]
 8003ef8:	b292      	uxth	r2, r2
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d908      	bls.n	8003f10 <Generate_Fault_Data_For_Metering+0x54>
	{
	Othr.Fault_Reg_1 |=(0x1U<<1);
 8003efe:	4bb6      	ldr	r3, [pc, #728]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f00:	88db      	ldrh	r3, [r3, #6]
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	2202      	movs	r2, #2
 8003f06:	4313      	orrs	r3, r2
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	4bb3      	ldr	r3, [pc, #716]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f0c:	80da      	strh	r2, [r3, #6]
 8003f0e:	e007      	b.n	8003f20 <Generate_Fault_Data_For_Metering+0x64>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<1);
 8003f10:	4bb1      	ldr	r3, [pc, #708]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f12:	88db      	ldrh	r3, [r3, #6]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2202      	movs	r2, #2
 8003f18:	4393      	bics	r3, r2
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	4bae      	ldr	r3, [pc, #696]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f1e:	80da      	strh	r2, [r3, #6]
	}

	//  F_Flags.System_switched_off

	if(!Switch_Is_ON)
 8003f20:	2390      	movs	r3, #144	@ 0x90
 8003f22:	05db      	lsls	r3, r3, #23
 8003f24:	691a      	ldr	r2, [r3, #16]
 8003f26:	2380      	movs	r3, #128	@ 0x80
 8003f28:	011b      	lsls	r3, r3, #4
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d108      	bne.n	8003f40 <Generate_Fault_Data_For_Metering+0x84>
	{
	 Othr.Fault_Reg_1 |=(0x1U<<2);
 8003f2e:	4baa      	ldr	r3, [pc, #680]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f30:	88db      	ldrh	r3, [r3, #6]
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	2204      	movs	r2, #4
 8003f36:	4313      	orrs	r3, r2
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	4ba7      	ldr	r3, [pc, #668]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f3c:	80da      	strh	r2, [r3, #6]
 8003f3e:	e007      	b.n	8003f50 <Generate_Fault_Data_For_Metering+0x94>
	}
	else
	{
	Othr.Fault_Reg_1 &=~(0x1U<<2);
 8003f40:	4ba5      	ldr	r3, [pc, #660]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f42:	88db      	ldrh	r3, [r3, #6]
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	2204      	movs	r2, #4
 8003f48:	4393      	bics	r3, r2
 8003f4a:	b29a      	uxth	r2, r3
 8003f4c:	4ba2      	ldr	r3, [pc, #648]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f4e:	80da      	strh	r2, [r3, #6]
	}


	//  F_Flags.Sleep_mode
	if(!Switch_Is_ON)
 8003f50:	2390      	movs	r3, #144	@ 0x90
 8003f52:	05db      	lsls	r3, r3, #23
 8003f54:	691a      	ldr	r2, [r3, #16]
 8003f56:	2380      	movs	r3, #128	@ 0x80
 8003f58:	011b      	lsls	r3, r3, #4
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d108      	bne.n	8003f70 <Generate_Fault_Data_For_Metering+0xb4>
	{
	 Othr.Fault_Reg_1 |=(0x1U<<3);
 8003f5e:	4b9e      	ldr	r3, [pc, #632]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f60:	88db      	ldrh	r3, [r3, #6]
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	2208      	movs	r2, #8
 8003f66:	4313      	orrs	r3, r2
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	4b9b      	ldr	r3, [pc, #620]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f6c:	80da      	strh	r2, [r3, #6]
 8003f6e:	e007      	b.n	8003f80 <Generate_Fault_Data_For_Metering+0xc4>
	}
	else
	{
	Othr.Fault_Reg_1 &=~(0x1U<<3);
 8003f70:	4b99      	ldr	r3, [pc, #612]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f72:	88db      	ldrh	r3, [r3, #6]
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	2208      	movs	r2, #8
 8003f78:	4393      	bics	r3, r2
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	4b96      	ldr	r3, [pc, #600]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f7e:	80da      	strh	r2, [r3, #6]
	}

	//  Flags.boost_flag /Float Flag
	if(Othr.Batt_Chg_Mode==1)
 8003f80:	4b95      	ldr	r3, [pc, #596]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f82:	222c      	movs	r2, #44	@ 0x2c
 8003f84:	5c9b      	ldrb	r3, [r3, r2]
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d108      	bne.n	8003f9e <Generate_Fault_Data_For_Metering+0xe2>
	{
	Othr.Fault_Reg_1 |=(0x1U<<4);
 8003f8c:	4b92      	ldr	r3, [pc, #584]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f8e:	88db      	ldrh	r3, [r3, #6]
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	2210      	movs	r2, #16
 8003f94:	4313      	orrs	r3, r2
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	4b8f      	ldr	r3, [pc, #572]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003f9a:	80da      	strh	r2, [r3, #6]
 8003f9c:	e007      	b.n	8003fae <Generate_Fault_Data_For_Metering+0xf2>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<4);
 8003f9e:	4b8e      	ldr	r3, [pc, #568]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fa0:	88db      	ldrh	r3, [r3, #6]
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	2210      	movs	r2, #16
 8003fa6:	4393      	bics	r3, r2
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	4b8b      	ldr	r3, [pc, #556]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fac:	80da      	strh	r2, [r3, #6]
	}


	if(Othr.Batt_Chg_Mode==2)
 8003fae:	4b8a      	ldr	r3, [pc, #552]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fb0:	222c      	movs	r2, #44	@ 0x2c
 8003fb2:	5c9b      	ldrb	r3, [r3, r2]
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d108      	bne.n	8003fcc <Generate_Fault_Data_For_Metering+0x110>
	{
	Othr.Fault_Reg_1 |=(0x1U<<5);
 8003fba:	4b87      	ldr	r3, [pc, #540]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fbc:	88db      	ldrh	r3, [r3, #6]
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2220      	movs	r2, #32
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	4b84      	ldr	r3, [pc, #528]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fc8:	80da      	strh	r2, [r3, #6]
 8003fca:	e007      	b.n	8003fdc <Generate_Fault_Data_For_Metering+0x120>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<5);
 8003fcc:	4b82      	ldr	r3, [pc, #520]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fce:	88db      	ldrh	r3, [r3, #6]
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	4393      	bics	r3, r2
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	4b7f      	ldr	r3, [pc, #508]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fda:	80da      	strh	r2, [r3, #6]
	}


	if(Othr.Batt_Chg_Mode==3)
 8003fdc:	4b7e      	ldr	r3, [pc, #504]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fde:	222c      	movs	r2, #44	@ 0x2c
 8003fe0:	5c9b      	ldrb	r3, [r3, r2]
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	2b03      	cmp	r3, #3
 8003fe6:	d108      	bne.n	8003ffa <Generate_Fault_Data_For_Metering+0x13e>
	{
	Othr.Fault_Reg_1 |=(0x1U<<6);
 8003fe8:	4b7b      	ldr	r3, [pc, #492]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003fea:	88db      	ldrh	r3, [r3, #6]
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2240      	movs	r2, #64	@ 0x40
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	4b78      	ldr	r3, [pc, #480]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ff6:	80da      	strh	r2, [r3, #6]
 8003ff8:	e007      	b.n	800400a <Generate_Fault_Data_For_Metering+0x14e>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<6);
 8003ffa:	4b77      	ldr	r3, [pc, #476]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8003ffc:	88db      	ldrh	r3, [r3, #6]
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	2240      	movs	r2, #64	@ 0x40
 8004002:	4393      	bics	r3, r2
 8004004:	b29a      	uxth	r2, r3
 8004006:	4b74      	ldr	r3, [pc, #464]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004008:	80da      	strh	r2, [r3, #6]

*/


	//  Flags_fault.mains_OV
	if(Norm_Rms.V_Mains>Norm_RMS_Limits.V_Mains_AC_UL_L_Cut_In)
 800400a:	4b74      	ldr	r3, [pc, #464]	@ (80041dc <Generate_Fault_Data_For_Metering+0x320>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	4a74      	ldr	r2, [pc, #464]	@ (80041e0 <Generate_Fault_Data_For_Metering+0x324>)
 8004010:	88d2      	ldrh	r2, [r2, #6]
 8004012:	b292      	uxth	r2, r2
 8004014:	4293      	cmp	r3, r2
 8004016:	dd09      	ble.n	800402c <Generate_Fault_Data_For_Metering+0x170>
	{
	Othr.Fault_Reg_1 |=(0x1U<<8);
 8004018:	4b6f      	ldr	r3, [pc, #444]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800401a:	88db      	ldrh	r3, [r3, #6]
 800401c:	b29b      	uxth	r3, r3
 800401e:	2280      	movs	r2, #128	@ 0x80
 8004020:	0052      	lsls	r2, r2, #1
 8004022:	4313      	orrs	r3, r2
 8004024:	b29a      	uxth	r2, r3
 8004026:	4b6c      	ldr	r3, [pc, #432]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004028:	80da      	strh	r2, [r3, #6]
 800402a:	e007      	b.n	800403c <Generate_Fault_Data_For_Metering+0x180>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<8);
 800402c:	4b6a      	ldr	r3, [pc, #424]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800402e:	88db      	ldrh	r3, [r3, #6]
 8004030:	b29b      	uxth	r3, r3
 8004032:	4a6c      	ldr	r2, [pc, #432]	@ (80041e4 <Generate_Fault_Data_For_Metering+0x328>)
 8004034:	4013      	ands	r3, r2
 8004036:	b29a      	uxth	r2, r3
 8004038:	4b67      	ldr	r3, [pc, #412]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800403a:	80da      	strh	r2, [r3, #6]
	}

	//  F_Flags.mains_UF
	if(Norm_Rms.V_Mains<Norm_RMS_Limits.V_Mains_AC_LL_H_Cut_In)
 800403c:	4b67      	ldr	r3, [pc, #412]	@ (80041dc <Generate_Fault_Data_For_Metering+0x320>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	4a67      	ldr	r2, [pc, #412]	@ (80041e0 <Generate_Fault_Data_For_Metering+0x324>)
 8004042:	8952      	ldrh	r2, [r2, #10]
 8004044:	b292      	uxth	r2, r2
 8004046:	4293      	cmp	r3, r2
 8004048:	da09      	bge.n	800405e <Generate_Fault_Data_For_Metering+0x1a2>
	{
	Othr.Fault_Reg_1 |=(0x1U<<9);
 800404a:	4b63      	ldr	r3, [pc, #396]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800404c:	88db      	ldrh	r3, [r3, #6]
 800404e:	b29b      	uxth	r3, r3
 8004050:	2280      	movs	r2, #128	@ 0x80
 8004052:	0092      	lsls	r2, r2, #2
 8004054:	4313      	orrs	r3, r2
 8004056:	b29a      	uxth	r2, r3
 8004058:	4b5f      	ldr	r3, [pc, #380]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800405a:	80da      	strh	r2, [r3, #6]
 800405c:	e007      	b.n	800406e <Generate_Fault_Data_For_Metering+0x1b2>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<9);
 800405e:	4b5e      	ldr	r3, [pc, #376]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004060:	88db      	ldrh	r3, [r3, #6]
 8004062:	b29b      	uxth	r3, r3
 8004064:	4a60      	ldr	r2, [pc, #384]	@ (80041e8 <Generate_Fault_Data_For_Metering+0x32c>)
 8004066:	4013      	ands	r3, r2
 8004068:	b29a      	uxth	r2, r3
 800406a:	4b5b      	ldr	r3, [pc, #364]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800406c:	80da      	strh	r2, [r3, #6]



	//  F_F_Flags.System_UNDER_Ovrload

	if(Othr.Fault_Indication_Time_Extended_I_Inv)
 800406e:	4b5a      	ldr	r3, [pc, #360]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004070:	22a0      	movs	r2, #160	@ 0xa0
 8004072:	589b      	ldr	r3, [r3, r2]
 8004074:	039b      	lsls	r3, r3, #14
 8004076:	0fdb      	lsrs	r3, r3, #31
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d009      	beq.n	8004092 <Generate_Fault_Data_For_Metering+0x1d6>
	{
	Othr.Fault_Reg_1 |=(0x1U<<11);
 800407e:	4b56      	ldr	r3, [pc, #344]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004080:	88db      	ldrh	r3, [r3, #6]
 8004082:	b29b      	uxth	r3, r3
 8004084:	2280      	movs	r2, #128	@ 0x80
 8004086:	0112      	lsls	r2, r2, #4
 8004088:	4313      	orrs	r3, r2
 800408a:	b29a      	uxth	r2, r3
 800408c:	4b52      	ldr	r3, [pc, #328]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800408e:	80da      	strh	r2, [r3, #6]
 8004090:	e007      	b.n	80040a2 <Generate_Fault_Data_For_Metering+0x1e6>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<11);
 8004092:	4b51      	ldr	r3, [pc, #324]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004094:	88db      	ldrh	r3, [r3, #6]
 8004096:	b29b      	uxth	r3, r3
 8004098:	4a54      	ldr	r2, [pc, #336]	@ (80041ec <Generate_Fault_Data_For_Metering+0x330>)
 800409a:	4013      	ands	r3, r2
 800409c:	b29a      	uxth	r2, r3
 800409e:	4b4e      	ldr	r3, [pc, #312]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80040a0:	80da      	strh	r2, [r3, #6]
	}

	//  F_Flags.PV_CHG_OL
	if(I_PV_Outof_Avg_Limits_UL)
 80040a2:	4b4b      	ldr	r3, [pc, #300]	@ (80041d0 <Generate_Fault_Data_For_Metering+0x314>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	4a4b      	ldr	r2, [pc, #300]	@ (80041d4 <Generate_Fault_Data_For_Metering+0x318>)
 80040a8:	8912      	ldrh	r2, [r2, #8]
 80040aa:	b292      	uxth	r2, r2
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d909      	bls.n	80040c4 <Generate_Fault_Data_For_Metering+0x208>
	{
	Othr.Fault_Reg_1 |=(0x1U<<12);
 80040b0:	4b49      	ldr	r3, [pc, #292]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80040b2:	88db      	ldrh	r3, [r3, #6]
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	2280      	movs	r2, #128	@ 0x80
 80040b8:	0152      	lsls	r2, r2, #5
 80040ba:	4313      	orrs	r3, r2
 80040bc:	b29a      	uxth	r2, r3
 80040be:	4b46      	ldr	r3, [pc, #280]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80040c0:	80da      	strh	r2, [r3, #6]
 80040c2:	e007      	b.n	80040d4 <Generate_Fault_Data_For_Metering+0x218>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<12);
 80040c4:	4b44      	ldr	r3, [pc, #272]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80040c6:	88db      	ldrh	r3, [r3, #6]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	4a49      	ldr	r2, [pc, #292]	@ (80041f0 <Generate_Fault_Data_For_Metering+0x334>)
 80040cc:	4013      	ands	r3, r2
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	4b41      	ldr	r3, [pc, #260]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80040d2:	80da      	strh	r2, [r3, #6]
	}

	//  Flags_fault.temp_c_fail

	//  Flags_fault.Batt_Temp_error
	if((Inv_Temp_ADC <= 176)||(Inv_Temp_ADC  >= 3084))//<4 deg or >70 deg
 80040d4:	4b47      	ldr	r3, [pc, #284]	@ (80041f4 <Generate_Fault_Data_For_Metering+0x338>)
 80040d6:	899b      	ldrh	r3, [r3, #12]
 80040d8:	b29b      	uxth	r3, r3
 80040da:	2bb0      	cmp	r3, #176	@ 0xb0
 80040dc:	d905      	bls.n	80040ea <Generate_Fault_Data_For_Metering+0x22e>
 80040de:	4b45      	ldr	r3, [pc, #276]	@ (80041f4 <Generate_Fault_Data_For_Metering+0x338>)
 80040e0:	899b      	ldrh	r3, [r3, #12]
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	4a44      	ldr	r2, [pc, #272]	@ (80041f8 <Generate_Fault_Data_For_Metering+0x33c>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d909      	bls.n	80040fe <Generate_Fault_Data_For_Metering+0x242>
	{
	Othr.Fault_Reg_1 |=(0x1U<<14);
 80040ea:	4b3b      	ldr	r3, [pc, #236]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80040ec:	88db      	ldrh	r3, [r3, #6]
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2280      	movs	r2, #128	@ 0x80
 80040f2:	01d2      	lsls	r2, r2, #7
 80040f4:	4313      	orrs	r3, r2
 80040f6:	b29a      	uxth	r2, r3
 80040f8:	4b37      	ldr	r3, [pc, #220]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80040fa:	80da      	strh	r2, [r3, #6]
 80040fc:	e007      	b.n	800410e <Generate_Fault_Data_For_Metering+0x252>
	}
	else
	{
		Othr.Fault_Reg_1 &=~(0x1U<<14);
 80040fe:	4b36      	ldr	r3, [pc, #216]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004100:	88db      	ldrh	r3, [r3, #6]
 8004102:	b29b      	uxth	r3, r3
 8004104:	4a3d      	ldr	r2, [pc, #244]	@ (80041fc <Generate_Fault_Data_For_Metering+0x340>)
 8004106:	4013      	ands	r3, r2
 8004108:	b29a      	uxth	r2, r3
 800410a:	4b33      	ldr	r3, [pc, #204]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800410c:	80da      	strh	r2, [r3, #6]
	}

	  //Flags_fault.batt_ov
	if(Norm_Avg.V_Batt>Norm_Avg_Limits.V_Batt_UL_L_Cut_In)
 800410e:	4b30      	ldr	r3, [pc, #192]	@ (80041d0 <Generate_Fault_Data_For_Metering+0x314>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	4a30      	ldr	r2, [pc, #192]	@ (80041d4 <Generate_Fault_Data_For_Metering+0x318>)
 8004114:	8992      	ldrh	r2, [r2, #12]
 8004116:	b292      	uxth	r2, r2
 8004118:	4293      	cmp	r3, r2
 800411a:	d908      	bls.n	800412e <Generate_Fault_Data_For_Metering+0x272>
	{
	Othr.Fault_Reg_2 |=(0x1U);
 800411c:	4b2e      	ldr	r3, [pc, #184]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800411e:	891b      	ldrh	r3, [r3, #8]
 8004120:	b29b      	uxth	r3, r3
 8004122:	2201      	movs	r2, #1
 8004124:	4313      	orrs	r3, r2
 8004126:	b29a      	uxth	r2, r3
 8004128:	4b2b      	ldr	r3, [pc, #172]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800412a:	811a      	strh	r2, [r3, #8]
 800412c:	e007      	b.n	800413e <Generate_Fault_Data_For_Metering+0x282>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U);
 800412e:	4b2a      	ldr	r3, [pc, #168]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004130:	891b      	ldrh	r3, [r3, #8]
 8004132:	b29b      	uxth	r3, r3
 8004134:	2201      	movs	r2, #1
 8004136:	4393      	bics	r3, r2
 8004138:	b29a      	uxth	r2, r3
 800413a:	4b27      	ldr	r3, [pc, #156]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800413c:	811a      	strh	r2, [r3, #8]
	}


	//  Flags_fault.batt_uv
	if(Norm_Avg.V_Batt<Norm_Avg_Limits.V_Batt_LL_H_Cut_In)
 800413e:	4b24      	ldr	r3, [pc, #144]	@ (80041d0 <Generate_Fault_Data_For_Metering+0x314>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	4a24      	ldr	r2, [pc, #144]	@ (80041d4 <Generate_Fault_Data_For_Metering+0x318>)
 8004144:	8a12      	ldrh	r2, [r2, #16]
 8004146:	b292      	uxth	r2, r2
 8004148:	4293      	cmp	r3, r2
 800414a:	d208      	bcs.n	800415e <Generate_Fault_Data_For_Metering+0x2a2>
	{
	Othr.Fault_Reg_2 |=(0x1U<<1);
 800414c:	4b22      	ldr	r3, [pc, #136]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800414e:	891b      	ldrh	r3, [r3, #8]
 8004150:	b29b      	uxth	r3, r3
 8004152:	2202      	movs	r2, #2
 8004154:	4313      	orrs	r3, r2
 8004156:	b29a      	uxth	r2, r3
 8004158:	4b1f      	ldr	r3, [pc, #124]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800415a:	811a      	strh	r2, [r3, #8]
 800415c:	e007      	b.n	800416e <Generate_Fault_Data_For_Metering+0x2b2>
	}
	else
	{
		Othr.Fault_Reg_2 &= ~(0x1U<<1);
 800415e:	4b1e      	ldr	r3, [pc, #120]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004160:	891b      	ldrh	r3, [r3, #8]
 8004162:	b29b      	uxth	r3, r3
 8004164:	2202      	movs	r2, #2
 8004166:	4393      	bics	r3, r2
 8004168:	b29a      	uxth	r2, r3
 800416a:	4b1b      	ldr	r3, [pc, #108]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800416c:	811a      	strh	r2, [r3, #8]

	//Flags.op_uv


		//Grid_Export_Flag
	if((Inv_Cntrl.State == 1)&&(Norm_ADC.Mains_Power_CT_Mean>=0))//Norm_ADC.Mains_Power_CT_Mean>>12
 800416e:	4b24      	ldr	r3, [pc, #144]	@ (8004200 <Generate_Fault_Data_For_Metering+0x344>)
 8004170:	785b      	ldrb	r3, [r3, #1]
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b01      	cmp	r3, #1
 8004176:	d10c      	bne.n	8004192 <Generate_Fault_Data_For_Metering+0x2d6>
 8004178:	4b22      	ldr	r3, [pc, #136]	@ (8004204 <Generate_Fault_Data_For_Metering+0x348>)
 800417a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417c:	2b00      	cmp	r3, #0
 800417e:	db08      	blt.n	8004192 <Generate_Fault_Data_For_Metering+0x2d6>
	{
		Othr.Fault_Reg_2 |=(0x1U<<4);
 8004180:	4b15      	ldr	r3, [pc, #84]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004182:	891b      	ldrh	r3, [r3, #8]
 8004184:	b29b      	uxth	r3, r3
 8004186:	2210      	movs	r2, #16
 8004188:	4313      	orrs	r3, r2
 800418a:	b29a      	uxth	r2, r3
 800418c:	4b12      	ldr	r3, [pc, #72]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 800418e:	811a      	strh	r2, [r3, #8]
 8004190:	e007      	b.n	80041a2 <Generate_Fault_Data_For_Metering+0x2e6>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<4);
 8004192:	4b11      	ldr	r3, [pc, #68]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 8004194:	891b      	ldrh	r3, [r3, #8]
 8004196:	b29b      	uxth	r3, r3
 8004198:	2210      	movs	r2, #16
 800419a:	4393      	bics	r3, r2
 800419c:	b29a      	uxth	r2, r3
 800419e:	4b0e      	ldr	r3, [pc, #56]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80041a0:	811a      	strh	r2, [r3, #8]
	}

		//Grid_Import_Flag
	if(((Inv_Cntrl.State == 1)||(Inv_Cntrl.State == 3))&&(Norm_ADC.Mains_Power_CT_Mean<0))
 80041a2:	4b17      	ldr	r3, [pc, #92]	@ (8004200 <Generate_Fault_Data_For_Metering+0x344>)
 80041a4:	785b      	ldrb	r3, [r3, #1]
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d004      	beq.n	80041b6 <Generate_Fault_Data_For_Metering+0x2fa>
 80041ac:	4b14      	ldr	r3, [pc, #80]	@ (8004200 <Generate_Fault_Data_For_Metering+0x344>)
 80041ae:	785b      	ldrb	r3, [r3, #1]
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b03      	cmp	r3, #3
 80041b4:	d128      	bne.n	8004208 <Generate_Fault_Data_For_Metering+0x34c>
 80041b6:	4b13      	ldr	r3, [pc, #76]	@ (8004204 <Generate_Fault_Data_For_Metering+0x348>)
 80041b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	da24      	bge.n	8004208 <Generate_Fault_Data_For_Metering+0x34c>
	{
		Othr.Fault_Reg_2 |=(0x1U<<5);
 80041be:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80041c0:	891b      	ldrh	r3, [r3, #8]
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	2220      	movs	r2, #32
 80041c6:	4313      	orrs	r3, r2
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	4b03      	ldr	r3, [pc, #12]	@ (80041d8 <Generate_Fault_Data_For_Metering+0x31c>)
 80041cc:	811a      	strh	r2, [r3, #8]
 80041ce:	e023      	b.n	8004218 <Generate_Fault_Data_For_Metering+0x35c>
 80041d0:	200000b8 	.word	0x200000b8
 80041d4:	200001c0 	.word	0x200001c0
 80041d8:	200001f4 	.word	0x200001f4
 80041dc:	200000e8 	.word	0x200000e8
 80041e0:	200001dc 	.word	0x200001dc
 80041e4:	fffffeff 	.word	0xfffffeff
 80041e8:	fffffdff 	.word	0xfffffdff
 80041ec:	fffff7ff 	.word	0xfffff7ff
 80041f0:	ffffefff 	.word	0xffffefff
 80041f4:	200005a0 	.word	0x200005a0
 80041f8:	00000c0b 	.word	0x00000c0b
 80041fc:	ffffbfff 	.word	0xffffbfff
 8004200:	200002b0 	.word	0x200002b0
 8004204:	20000078 	.word	0x20000078
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<5);
 8004208:	4b73      	ldr	r3, [pc, #460]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800420a:	891b      	ldrh	r3, [r3, #8]
 800420c:	b29b      	uxth	r3, r3
 800420e:	2220      	movs	r2, #32
 8004210:	4393      	bics	r3, r2
 8004212:	b29a      	uxth	r2, r3
 8004214:	4b70      	ldr	r3, [pc, #448]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004216:	811a      	strh	r2, [r3, #8]
	}

	//Flags.trip
	if(Inv_Cntrl.State == 0)
 8004218:	4b70      	ldr	r3, [pc, #448]	@ (80043dc <Generate_Fault_Data_For_Metering+0x520>)
 800421a:	785b      	ldrb	r3, [r3, #1]
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d108      	bne.n	8004234 <Generate_Fault_Data_For_Metering+0x378>
	{
		Othr.Fault_Reg_2 |=(0x1U<<6);
 8004222:	4b6d      	ldr	r3, [pc, #436]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004224:	891b      	ldrh	r3, [r3, #8]
 8004226:	b29b      	uxth	r3, r3
 8004228:	2240      	movs	r2, #64	@ 0x40
 800422a:	4313      	orrs	r3, r2
 800422c:	b29a      	uxth	r2, r3
 800422e:	4b6a      	ldr	r3, [pc, #424]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004230:	811a      	strh	r2, [r3, #8]
 8004232:	e007      	b.n	8004244 <Generate_Fault_Data_For_Metering+0x388>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<6);
 8004234:	4b68      	ldr	r3, [pc, #416]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004236:	891b      	ldrh	r3, [r3, #8]
 8004238:	b29b      	uxth	r3, r3
 800423a:	2240      	movs	r2, #64	@ 0x40
 800423c:	4393      	bics	r3, r2
 800423e:	b29a      	uxth	r2, r3
 8004240:	4b65      	ldr	r3, [pc, #404]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004242:	811a      	strh	r2, [r3, #8]
	}

//	Grid_Mode_on
	if(Inv_Cntrl.State == 1)
 8004244:	4b65      	ldr	r3, [pc, #404]	@ (80043dc <Generate_Fault_Data_For_Metering+0x520>)
 8004246:	785b      	ldrb	r3, [r3, #1]
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b01      	cmp	r3, #1
 800424c:	d108      	bne.n	8004260 <Generate_Fault_Data_For_Metering+0x3a4>
	{
		Othr.Fault_Reg_2 |=(0x1U<<7);
 800424e:	4b62      	ldr	r3, [pc, #392]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004250:	891b      	ldrh	r3, [r3, #8]
 8004252:	b29b      	uxth	r3, r3
 8004254:	2280      	movs	r2, #128	@ 0x80
 8004256:	4313      	orrs	r3, r2
 8004258:	b29a      	uxth	r2, r3
 800425a:	4b5f      	ldr	r3, [pc, #380]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800425c:	811a      	strh	r2, [r3, #8]
 800425e:	e007      	b.n	8004270 <Generate_Fault_Data_For_Metering+0x3b4>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<7);
 8004260:	4b5d      	ldr	r3, [pc, #372]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004262:	891b      	ldrh	r3, [r3, #8]
 8004264:	b29b      	uxth	r3, r3
 8004266:	2280      	movs	r2, #128	@ 0x80
 8004268:	4393      	bics	r3, r2
 800426a:	b29a      	uxth	r2, r3
 800426c:	4b5a      	ldr	r3, [pc, #360]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800426e:	811a      	strh	r2, [r3, #8]
	}
	//	Inv_Mode_on

	if(Inv_Cntrl.State == 2)
 8004270:	4b5a      	ldr	r3, [pc, #360]	@ (80043dc <Generate_Fault_Data_For_Metering+0x520>)
 8004272:	785b      	ldrb	r3, [r3, #1]
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d109      	bne.n	800428e <Generate_Fault_Data_For_Metering+0x3d2>
	{
		Othr.Fault_Reg_2 |=(0x1U<<8);
 800427a:	4b57      	ldr	r3, [pc, #348]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800427c:	891b      	ldrh	r3, [r3, #8]
 800427e:	b29b      	uxth	r3, r3
 8004280:	2280      	movs	r2, #128	@ 0x80
 8004282:	0052      	lsls	r2, r2, #1
 8004284:	4313      	orrs	r3, r2
 8004286:	b29a      	uxth	r2, r3
 8004288:	4b53      	ldr	r3, [pc, #332]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800428a:	811a      	strh	r2, [r3, #8]
 800428c:	e007      	b.n	800429e <Generate_Fault_Data_For_Metering+0x3e2>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<8);
 800428e:	4b52      	ldr	r3, [pc, #328]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004290:	891b      	ldrh	r3, [r3, #8]
 8004292:	b29b      	uxth	r3, r3
 8004294:	4a52      	ldr	r2, [pc, #328]	@ (80043e0 <Generate_Fault_Data_For_Metering+0x524>)
 8004296:	4013      	ands	r3, r2
 8004298:	b29a      	uxth	r2, r3
 800429a:	4b4f      	ldr	r3, [pc, #316]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800429c:	811a      	strh	r2, [r3, #8]
	}

	//Grid_Export_Flag
	if((Inv_Cntrl.State == 1)&&(Inv_Cntrl.I_Peak_Ref>=0))
 800429e:	4b4f      	ldr	r3, [pc, #316]	@ (80043dc <Generate_Fault_Data_For_Metering+0x520>)
 80042a0:	785b      	ldrb	r3, [r3, #1]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d10d      	bne.n	80042c4 <Generate_Fault_Data_For_Metering+0x408>
 80042a8:	4b4c      	ldr	r3, [pc, #304]	@ (80043dc <Generate_Fault_Data_For_Metering+0x520>)
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	db09      	blt.n	80042c4 <Generate_Fault_Data_For_Metering+0x408>
	{
		Othr.Fault_Reg_2 |=(0x1U<<9);
 80042b0:	4b49      	ldr	r3, [pc, #292]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80042b2:	891b      	ldrh	r3, [r3, #8]
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2280      	movs	r2, #128	@ 0x80
 80042b8:	0092      	lsls	r2, r2, #2
 80042ba:	4313      	orrs	r3, r2
 80042bc:	b29a      	uxth	r2, r3
 80042be:	4b46      	ldr	r3, [pc, #280]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80042c0:	811a      	strh	r2, [r3, #8]
 80042c2:	e007      	b.n	80042d4 <Generate_Fault_Data_For_Metering+0x418>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<9);
 80042c4:	4b44      	ldr	r3, [pc, #272]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80042c6:	891b      	ldrh	r3, [r3, #8]
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	4a46      	ldr	r2, [pc, #280]	@ (80043e4 <Generate_Fault_Data_For_Metering+0x528>)
 80042cc:	4013      	ands	r3, r2
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	4b41      	ldr	r3, [pc, #260]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80042d2:	811a      	strh	r2, [r3, #8]
	}

	//Grid_Import_Flag
	if((Inv_Cntrl.State == 1)&&(Inv_Cntrl.I_Peak_Ref<0))
 80042d4:	4b41      	ldr	r3, [pc, #260]	@ (80043dc <Generate_Fault_Data_For_Metering+0x520>)
 80042d6:	785b      	ldrb	r3, [r3, #1]
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d10d      	bne.n	80042fa <Generate_Fault_Data_For_Metering+0x43e>
 80042de:	4b3f      	ldr	r3, [pc, #252]	@ (80043dc <Generate_Fault_Data_For_Metering+0x520>)
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	da09      	bge.n	80042fa <Generate_Fault_Data_For_Metering+0x43e>
	{
		Othr.Fault_Reg_2 |=(0x1U<<10);
 80042e6:	4b3c      	ldr	r3, [pc, #240]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80042e8:	891b      	ldrh	r3, [r3, #8]
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	2280      	movs	r2, #128	@ 0x80
 80042ee:	00d2      	lsls	r2, r2, #3
 80042f0:	4313      	orrs	r3, r2
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	4b38      	ldr	r3, [pc, #224]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80042f6:	811a      	strh	r2, [r3, #8]
 80042f8:	e007      	b.n	800430a <Generate_Fault_Data_For_Metering+0x44e>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<10);
 80042fa:	4b37      	ldr	r3, [pc, #220]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80042fc:	891b      	ldrh	r3, [r3, #8]
 80042fe:	b29b      	uxth	r3, r3
 8004300:	4a39      	ldr	r2, [pc, #228]	@ (80043e8 <Generate_Fault_Data_For_Metering+0x52c>)
 8004302:	4013      	ands	r3, r2
 8004304:	b29a      	uxth	r2, r3
 8004306:	4b34      	ldr	r3, [pc, #208]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004308:	811a      	strh	r2, [r3, #8]
	}

	if(Othr.Noload_Shutdown_Flag)
 800430a:	4b33      	ldr	r3, [pc, #204]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800430c:	229c      	movs	r2, #156	@ 0x9c
 800430e:	589b      	ldr	r3, [r3, r2]
 8004310:	035b      	lsls	r3, r3, #13
 8004312:	0fdb      	lsrs	r3, r3, #31
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d009      	beq.n	800432e <Generate_Fault_Data_For_Metering+0x472>
	{
		Othr.Fault_Reg_2 |=(0x1U<<11);
 800431a:	4b2f      	ldr	r3, [pc, #188]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800431c:	891b      	ldrh	r3, [r3, #8]
 800431e:	b29b      	uxth	r3, r3
 8004320:	2280      	movs	r2, #128	@ 0x80
 8004322:	0112      	lsls	r2, r2, #4
 8004324:	4313      	orrs	r3, r2
 8004326:	b29a      	uxth	r2, r3
 8004328:	4b2b      	ldr	r3, [pc, #172]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800432a:	811a      	strh	r2, [r3, #8]
 800432c:	e007      	b.n	800433e <Generate_Fault_Data_For_Metering+0x482>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<11);
 800432e:	4b2a      	ldr	r3, [pc, #168]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004330:	891b      	ldrh	r3, [r3, #8]
 8004332:	b29b      	uxth	r3, r3
 8004334:	4a2d      	ldr	r2, [pc, #180]	@ (80043ec <Generate_Fault_Data_For_Metering+0x530>)
 8004336:	4013      	ands	r3, r2
 8004338:	b29a      	uxth	r2, r3
 800433a:	4b27      	ldr	r3, [pc, #156]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800433c:	811a      	strh	r2, [r3, #8]
	}

	if(Othr.GPRS_On_Off_Command==0)//if inv off signal from GPRS
 800433e:	4b26      	ldr	r3, [pc, #152]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004340:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004342:	07db      	lsls	r3, r3, #31
 8004344:	0fdb      	lsrs	r3, r3, #31
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d109      	bne.n	8004360 <Generate_Fault_Data_For_Metering+0x4a4>
	{
		Othr.Fault_Reg_2 |=(0x1U<<12);
 800434c:	4b22      	ldr	r3, [pc, #136]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800434e:	891b      	ldrh	r3, [r3, #8]
 8004350:	b29b      	uxth	r3, r3
 8004352:	2280      	movs	r2, #128	@ 0x80
 8004354:	0152      	lsls	r2, r2, #5
 8004356:	4313      	orrs	r3, r2
 8004358:	b29a      	uxth	r2, r3
 800435a:	4b1f      	ldr	r3, [pc, #124]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800435c:	811a      	strh	r2, [r3, #8]
 800435e:	e007      	b.n	8004370 <Generate_Fault_Data_For_Metering+0x4b4>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<12);
 8004360:	4b1d      	ldr	r3, [pc, #116]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004362:	891b      	ldrh	r3, [r3, #8]
 8004364:	b29b      	uxth	r3, r3
 8004366:	4a22      	ldr	r2, [pc, #136]	@ (80043f0 <Generate_Fault_Data_For_Metering+0x534>)
 8004368:	4013      	ands	r3, r2
 800436a:	b29a      	uxth	r2, r3
 800436c:	4b1a      	ldr	r3, [pc, #104]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 800436e:	811a      	strh	r2, [r3, #8]
	}
	if(Othr.Fault_Indication_Time_Extended_Short_Circuit==1)//if inv off signal from GPRS
 8004370:	4b19      	ldr	r3, [pc, #100]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004372:	22a0      	movs	r2, #160	@ 0xa0
 8004374:	589b      	ldr	r3, [r3, r2]
 8004376:	035b      	lsls	r3, r3, #13
 8004378:	0fdb      	lsrs	r3, r3, #31
 800437a:	b2db      	uxtb	r3, r3
 800437c:	2b01      	cmp	r3, #1
 800437e:	d109      	bne.n	8004394 <Generate_Fault_Data_For_Metering+0x4d8>
	{
		Othr.Fault_Reg_2 |=(0x1U<<13);
 8004380:	4b15      	ldr	r3, [pc, #84]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004382:	891b      	ldrh	r3, [r3, #8]
 8004384:	b29b      	uxth	r3, r3
 8004386:	2280      	movs	r2, #128	@ 0x80
 8004388:	0192      	lsls	r2, r2, #6
 800438a:	4313      	orrs	r3, r2
 800438c:	b29a      	uxth	r2, r3
 800438e:	4b12      	ldr	r3, [pc, #72]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004390:	811a      	strh	r2, [r3, #8]
 8004392:	e007      	b.n	80043a4 <Generate_Fault_Data_For_Metering+0x4e8>
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<13);
 8004394:	4b10      	ldr	r3, [pc, #64]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 8004396:	891b      	ldrh	r3, [r3, #8]
 8004398:	b29b      	uxth	r3, r3
 800439a:	4a16      	ldr	r2, [pc, #88]	@ (80043f4 <Generate_Fault_Data_For_Metering+0x538>)
 800439c:	4013      	ands	r3, r2
 800439e:	b29a      	uxth	r2, r3
 80043a0:	4b0d      	ldr	r3, [pc, #52]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80043a2:	811a      	strh	r2, [r3, #8]
	}
	if((Othr.Fault_Indication_Time_Extended_Fast_I_Inv ==1)||(Othr.Fault_Indication_Time_Extended_I_Inv == 1))//if inv off signal from GPRS
 80043a4:	4b0c      	ldr	r3, [pc, #48]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80043a6:	22a0      	movs	r2, #160	@ 0xa0
 80043a8:	589b      	ldr	r3, [r3, r2]
 80043aa:	031b      	lsls	r3, r3, #12
 80043ac:	0fdb      	lsrs	r3, r3, #31
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d007      	beq.n	80043c4 <Generate_Fault_Data_For_Metering+0x508>
 80043b4:	4b08      	ldr	r3, [pc, #32]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80043b6:	22a0      	movs	r2, #160	@ 0xa0
 80043b8:	589b      	ldr	r3, [r3, r2]
 80043ba:	039b      	lsls	r3, r3, #14
 80043bc:	0fdb      	lsrs	r3, r3, #31
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d119      	bne.n	80043f8 <Generate_Fault_Data_For_Metering+0x53c>
	{
		Othr.Fault_Reg_2 |=(0x1U<<14);
 80043c4:	4b04      	ldr	r3, [pc, #16]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80043c6:	891b      	ldrh	r3, [r3, #8]
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	2280      	movs	r2, #128	@ 0x80
 80043cc:	01d2      	lsls	r2, r2, #7
 80043ce:	4313      	orrs	r3, r2
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	4b01      	ldr	r3, [pc, #4]	@ (80043d8 <Generate_Fault_Data_For_Metering+0x51c>)
 80043d4:	811a      	strh	r2, [r3, #8]
 80043d6:	e017      	b.n	8004408 <Generate_Fault_Data_For_Metering+0x54c>
 80043d8:	200001f4 	.word	0x200001f4
 80043dc:	200002b0 	.word	0x200002b0
 80043e0:	fffffeff 	.word	0xfffffeff
 80043e4:	fffffdff 	.word	0xfffffdff
 80043e8:	fffffbff 	.word	0xfffffbff
 80043ec:	fffff7ff 	.word	0xfffff7ff
 80043f0:	ffffefff 	.word	0xffffefff
 80043f4:	ffffdfff 	.word	0xffffdfff
	}
	else
	{
		Othr.Fault_Reg_2 &=~(0x1U<<14);
 80043f8:	4bd9      	ldr	r3, [pc, #868]	@ (8004760 <Generate_Fault_Data_For_Metering+0x8a4>)
 80043fa:	891b      	ldrh	r3, [r3, #8]
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	4ad9      	ldr	r2, [pc, #868]	@ (8004764 <Generate_Fault_Data_For_Metering+0x8a8>)
 8004400:	4013      	ands	r3, r2
 8004402:	b29a      	uxth	r2, r3
 8004404:	4bd6      	ldr	r3, [pc, #856]	@ (8004760 <Generate_Fault_Data_For_Metering+0x8a4>)
 8004406:	811a      	strh	r2, [r3, #8]
	}

		//////////////////////////////////Debug_Information
		Debug_Fast.Overall=0;
 8004408:	4bd7      	ldr	r3, [pc, #860]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 800440a:	2200      	movs	r2, #0
 800440c:	839a      	strh	r2, [r3, #28]
		Debug_Fast.Overall |= (Debug_Fast.A)|(Debug_Fast.B<<1)|(Debug_Fast.C<<2)|(Debug_Fast.D<<3)|(Debug_Fast.E<<4);
 800440e:	4bd6      	ldr	r3, [pc, #856]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004410:	881b      	ldrh	r3, [r3, #0]
 8004412:	b29b      	uxth	r3, r3
 8004414:	001a      	movs	r2, r3
 8004416:	4bd4      	ldr	r3, [pc, #848]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004418:	885b      	ldrh	r3, [r3, #2]
 800441a:	b29b      	uxth	r3, r3
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	431a      	orrs	r2, r3
 8004420:	4bd1      	ldr	r3, [pc, #836]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004422:	889b      	ldrh	r3, [r3, #4]
 8004424:	b29b      	uxth	r3, r3
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	431a      	orrs	r2, r3
 800442a:	4bcf      	ldr	r3, [pc, #828]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 800442c:	88db      	ldrh	r3, [r3, #6]
 800442e:	b29b      	uxth	r3, r3
 8004430:	00db      	lsls	r3, r3, #3
 8004432:	431a      	orrs	r2, r3
 8004434:	4bcc      	ldr	r3, [pc, #816]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004436:	891b      	ldrh	r3, [r3, #8]
 8004438:	b29b      	uxth	r3, r3
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	431a      	orrs	r2, r3
 800443e:	0011      	movs	r1, r2
 8004440:	4bc9      	ldr	r3, [pc, #804]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004442:	8b9b      	ldrh	r3, [r3, #28]
 8004444:	b29b      	uxth	r3, r3
 8004446:	b21a      	sxth	r2, r3
 8004448:	b20b      	sxth	r3, r1
 800444a:	4313      	orrs	r3, r2
 800444c:	b21b      	sxth	r3, r3
 800444e:	b29a      	uxth	r2, r3
 8004450:	4bc5      	ldr	r3, [pc, #788]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004452:	839a      	strh	r2, [r3, #28]
		Debug_Fast.Overall |= (Debug_Fast.F<<5)|(Debug_Fast.G<<6)|(Debug_Fast.H<<7)|(Debug_Fast.I<<8)|(Debug_Fast.J<<9);
 8004454:	4bc4      	ldr	r3, [pc, #784]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004456:	895b      	ldrh	r3, [r3, #10]
 8004458:	b29b      	uxth	r3, r3
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	4bc2      	ldr	r3, [pc, #776]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 800445e:	899b      	ldrh	r3, [r3, #12]
 8004460:	b29b      	uxth	r3, r3
 8004462:	019b      	lsls	r3, r3, #6
 8004464:	431a      	orrs	r2, r3
 8004466:	4bc0      	ldr	r3, [pc, #768]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004468:	89db      	ldrh	r3, [r3, #14]
 800446a:	b29b      	uxth	r3, r3
 800446c:	01db      	lsls	r3, r3, #7
 800446e:	431a      	orrs	r2, r3
 8004470:	4bbd      	ldr	r3, [pc, #756]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004472:	8a1b      	ldrh	r3, [r3, #16]
 8004474:	b29b      	uxth	r3, r3
 8004476:	021b      	lsls	r3, r3, #8
 8004478:	431a      	orrs	r2, r3
 800447a:	4bbb      	ldr	r3, [pc, #748]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 800447c:	8a5b      	ldrh	r3, [r3, #18]
 800447e:	b29b      	uxth	r3, r3
 8004480:	025b      	lsls	r3, r3, #9
 8004482:	431a      	orrs	r2, r3
 8004484:	0011      	movs	r1, r2
 8004486:	4bb8      	ldr	r3, [pc, #736]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004488:	8b9b      	ldrh	r3, [r3, #28]
 800448a:	b29b      	uxth	r3, r3
 800448c:	b21a      	sxth	r2, r3
 800448e:	b20b      	sxth	r3, r1
 8004490:	4313      	orrs	r3, r2
 8004492:	b21b      	sxth	r3, r3
 8004494:	b29a      	uxth	r2, r3
 8004496:	4bb4      	ldr	r3, [pc, #720]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 8004498:	839a      	strh	r2, [r3, #28]
		Debug_Fast.Overall |= (Debug_Fast.K<<10)|(Debug_Fast.L<<11)|(Debug_Fast.M<<12)|(Debug_Fast.M<<13)|(Debug_Fast.N<<14);
 800449a:	4bb3      	ldr	r3, [pc, #716]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 800449c:	8a9b      	ldrh	r3, [r3, #20]
 800449e:	b29b      	uxth	r3, r3
 80044a0:	029a      	lsls	r2, r3, #10
 80044a2:	4bb1      	ldr	r3, [pc, #708]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 80044a4:	8adb      	ldrh	r3, [r3, #22]
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	02db      	lsls	r3, r3, #11
 80044aa:	431a      	orrs	r2, r3
 80044ac:	4bae      	ldr	r3, [pc, #696]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 80044ae:	8b1b      	ldrh	r3, [r3, #24]
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	031b      	lsls	r3, r3, #12
 80044b4:	431a      	orrs	r2, r3
 80044b6:	4bac      	ldr	r3, [pc, #688]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 80044b8:	8b1b      	ldrh	r3, [r3, #24]
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	035b      	lsls	r3, r3, #13
 80044be:	431a      	orrs	r2, r3
 80044c0:	4ba9      	ldr	r3, [pc, #676]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 80044c2:	8b5b      	ldrh	r3, [r3, #26]
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	039b      	lsls	r3, r3, #14
 80044c8:	431a      	orrs	r2, r3
 80044ca:	0011      	movs	r1, r2
 80044cc:	4ba6      	ldr	r3, [pc, #664]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 80044ce:	8b9b      	ldrh	r3, [r3, #28]
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	b21a      	sxth	r2, r3
 80044d4:	b20b      	sxth	r3, r1
 80044d6:	4313      	orrs	r3, r2
 80044d8:	b21b      	sxth	r3, r3
 80044da:	b29a      	uxth	r2, r3
 80044dc:	4ba2      	ldr	r3, [pc, #648]	@ (8004768 <Generate_Fault_Data_For_Metering+0x8ac>)
 80044de:	839a      	strh	r2, [r3, #28]

		Debug_Avg.Overall=0;
 80044e0:	4ba2      	ldr	r3, [pc, #648]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	839a      	strh	r2, [r3, #28]
		Debug_Avg.Overall |= (Debug_Avg.A)|(Debug_Avg.B<<1)|(Debug_Avg.C<<2)|(Debug_Avg.D<<3)|(Debug_Avg.E<<4);
 80044e6:	4ba1      	ldr	r3, [pc, #644]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 80044e8:	881b      	ldrh	r3, [r3, #0]
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	001a      	movs	r2, r3
 80044ee:	4b9f      	ldr	r3, [pc, #636]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 80044f0:	885b      	ldrh	r3, [r3, #2]
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	431a      	orrs	r2, r3
 80044f8:	4b9c      	ldr	r3, [pc, #624]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 80044fa:	889b      	ldrh	r3, [r3, #4]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	431a      	orrs	r2, r3
 8004502:	4b9a      	ldr	r3, [pc, #616]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004504:	88db      	ldrh	r3, [r3, #6]
 8004506:	b29b      	uxth	r3, r3
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	431a      	orrs	r2, r3
 800450c:	4b97      	ldr	r3, [pc, #604]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 800450e:	891b      	ldrh	r3, [r3, #8]
 8004510:	b29b      	uxth	r3, r3
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	431a      	orrs	r2, r3
 8004516:	0011      	movs	r1, r2
 8004518:	4b94      	ldr	r3, [pc, #592]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 800451a:	8b9b      	ldrh	r3, [r3, #28]
 800451c:	b29b      	uxth	r3, r3
 800451e:	b21a      	sxth	r2, r3
 8004520:	b20b      	sxth	r3, r1
 8004522:	4313      	orrs	r3, r2
 8004524:	b21b      	sxth	r3, r3
 8004526:	b29a      	uxth	r2, r3
 8004528:	4b90      	ldr	r3, [pc, #576]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 800452a:	839a      	strh	r2, [r3, #28]
		Debug_Avg.Overall |= (Debug_Avg.F<<5)|(Debug_Avg.G<<6)|(Debug_Avg.H<<7)|(Debug_Avg.I<<8)|(Debug_Avg.J<<9);
 800452c:	4b8f      	ldr	r3, [pc, #572]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 800452e:	895b      	ldrh	r3, [r3, #10]
 8004530:	b29b      	uxth	r3, r3
 8004532:	015a      	lsls	r2, r3, #5
 8004534:	4b8d      	ldr	r3, [pc, #564]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004536:	899b      	ldrh	r3, [r3, #12]
 8004538:	b29b      	uxth	r3, r3
 800453a:	019b      	lsls	r3, r3, #6
 800453c:	431a      	orrs	r2, r3
 800453e:	4b8b      	ldr	r3, [pc, #556]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004540:	89db      	ldrh	r3, [r3, #14]
 8004542:	b29b      	uxth	r3, r3
 8004544:	01db      	lsls	r3, r3, #7
 8004546:	431a      	orrs	r2, r3
 8004548:	4b88      	ldr	r3, [pc, #544]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 800454a:	8a1b      	ldrh	r3, [r3, #16]
 800454c:	b29b      	uxth	r3, r3
 800454e:	021b      	lsls	r3, r3, #8
 8004550:	431a      	orrs	r2, r3
 8004552:	4b86      	ldr	r3, [pc, #536]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004554:	8a5b      	ldrh	r3, [r3, #18]
 8004556:	b29b      	uxth	r3, r3
 8004558:	025b      	lsls	r3, r3, #9
 800455a:	431a      	orrs	r2, r3
 800455c:	0011      	movs	r1, r2
 800455e:	4b83      	ldr	r3, [pc, #524]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004560:	8b9b      	ldrh	r3, [r3, #28]
 8004562:	b29b      	uxth	r3, r3
 8004564:	b21a      	sxth	r2, r3
 8004566:	b20b      	sxth	r3, r1
 8004568:	4313      	orrs	r3, r2
 800456a:	b21b      	sxth	r3, r3
 800456c:	b29a      	uxth	r2, r3
 800456e:	4b7f      	ldr	r3, [pc, #508]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004570:	839a      	strh	r2, [r3, #28]
		Debug_Avg.Overall |= (Debug_Avg.K<<10)|(Debug_Avg.L<<11)|(Debug_Avg.M<<12)|(Debug_Avg.M<<13)|(Debug_Avg.N<<14);
 8004572:	4b7e      	ldr	r3, [pc, #504]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004574:	8a9b      	ldrh	r3, [r3, #20]
 8004576:	b29b      	uxth	r3, r3
 8004578:	029a      	lsls	r2, r3, #10
 800457a:	4b7c      	ldr	r3, [pc, #496]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 800457c:	8adb      	ldrh	r3, [r3, #22]
 800457e:	b29b      	uxth	r3, r3
 8004580:	02db      	lsls	r3, r3, #11
 8004582:	431a      	orrs	r2, r3
 8004584:	4b79      	ldr	r3, [pc, #484]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004586:	8b1b      	ldrh	r3, [r3, #24]
 8004588:	b29b      	uxth	r3, r3
 800458a:	031b      	lsls	r3, r3, #12
 800458c:	431a      	orrs	r2, r3
 800458e:	4b77      	ldr	r3, [pc, #476]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 8004590:	8b1b      	ldrh	r3, [r3, #24]
 8004592:	b29b      	uxth	r3, r3
 8004594:	035b      	lsls	r3, r3, #13
 8004596:	431a      	orrs	r2, r3
 8004598:	4b74      	ldr	r3, [pc, #464]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 800459a:	8b5b      	ldrh	r3, [r3, #26]
 800459c:	b29b      	uxth	r3, r3
 800459e:	039b      	lsls	r3, r3, #14
 80045a0:	431a      	orrs	r2, r3
 80045a2:	0011      	movs	r1, r2
 80045a4:	4b71      	ldr	r3, [pc, #452]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 80045a6:	8b9b      	ldrh	r3, [r3, #28]
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	b21a      	sxth	r2, r3
 80045ac:	b20b      	sxth	r3, r1
 80045ae:	4313      	orrs	r3, r2
 80045b0:	b21b      	sxth	r3, r3
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	4b6d      	ldr	r3, [pc, #436]	@ (800476c <Generate_Fault_Data_For_Metering+0x8b0>)
 80045b6:	839a      	strh	r2, [r3, #28]


		Debug_Rms.Overall=0;
 80045b8:	4b6d      	ldr	r3, [pc, #436]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	839a      	strh	r2, [r3, #28]
		Debug_Rms.Overall |= (Debug_Rms.A)|(Debug_Rms.B<<1)|(Debug_Rms.C<<2)|(Debug_Rms.D<<3)|(Debug_Rms.E<<4);
 80045be:	4b6c      	ldr	r3, [pc, #432]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045c0:	881b      	ldrh	r3, [r3, #0]
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	001a      	movs	r2, r3
 80045c6:	4b6a      	ldr	r3, [pc, #424]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045c8:	885b      	ldrh	r3, [r3, #2]
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	431a      	orrs	r2, r3
 80045d0:	4b67      	ldr	r3, [pc, #412]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045d2:	889b      	ldrh	r3, [r3, #4]
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	431a      	orrs	r2, r3
 80045da:	4b65      	ldr	r3, [pc, #404]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045dc:	88db      	ldrh	r3, [r3, #6]
 80045de:	b29b      	uxth	r3, r3
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	431a      	orrs	r2, r3
 80045e4:	4b62      	ldr	r3, [pc, #392]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045e6:	891b      	ldrh	r3, [r3, #8]
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	011b      	lsls	r3, r3, #4
 80045ec:	431a      	orrs	r2, r3
 80045ee:	0011      	movs	r1, r2
 80045f0:	4b5f      	ldr	r3, [pc, #380]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 80045f2:	8b9b      	ldrh	r3, [r3, #28]
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	b21a      	sxth	r2, r3
 80045f8:	b20b      	sxth	r3, r1
 80045fa:	4313      	orrs	r3, r2
 80045fc:	b21b      	sxth	r3, r3
 80045fe:	b29a      	uxth	r2, r3
 8004600:	4b5b      	ldr	r3, [pc, #364]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004602:	839a      	strh	r2, [r3, #28]
		Debug_Rms.Overall |= (Debug_Rms.F<<5)|(Debug_Rms.G<<6)|(Debug_Rms.H<<7)|(Debug_Rms.I<<8)|(Debug_Rms.J<<9);
 8004604:	4b5a      	ldr	r3, [pc, #360]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004606:	895b      	ldrh	r3, [r3, #10]
 8004608:	b29b      	uxth	r3, r3
 800460a:	015a      	lsls	r2, r3, #5
 800460c:	4b58      	ldr	r3, [pc, #352]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 800460e:	899b      	ldrh	r3, [r3, #12]
 8004610:	b29b      	uxth	r3, r3
 8004612:	019b      	lsls	r3, r3, #6
 8004614:	431a      	orrs	r2, r3
 8004616:	4b56      	ldr	r3, [pc, #344]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004618:	89db      	ldrh	r3, [r3, #14]
 800461a:	b29b      	uxth	r3, r3
 800461c:	01db      	lsls	r3, r3, #7
 800461e:	431a      	orrs	r2, r3
 8004620:	4b53      	ldr	r3, [pc, #332]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004622:	8a1b      	ldrh	r3, [r3, #16]
 8004624:	b29b      	uxth	r3, r3
 8004626:	021b      	lsls	r3, r3, #8
 8004628:	431a      	orrs	r2, r3
 800462a:	4b51      	ldr	r3, [pc, #324]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 800462c:	8a5b      	ldrh	r3, [r3, #18]
 800462e:	b29b      	uxth	r3, r3
 8004630:	025b      	lsls	r3, r3, #9
 8004632:	431a      	orrs	r2, r3
 8004634:	0011      	movs	r1, r2
 8004636:	4b4e      	ldr	r3, [pc, #312]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004638:	8b9b      	ldrh	r3, [r3, #28]
 800463a:	b29b      	uxth	r3, r3
 800463c:	b21a      	sxth	r2, r3
 800463e:	b20b      	sxth	r3, r1
 8004640:	4313      	orrs	r3, r2
 8004642:	b21b      	sxth	r3, r3
 8004644:	b29a      	uxth	r2, r3
 8004646:	4b4a      	ldr	r3, [pc, #296]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004648:	839a      	strh	r2, [r3, #28]
		Debug_Rms.Overall |= (Debug_Rms.K<<10)|(Debug_Rms.L<<11)|(Debug_Rms.M<<12)|(Debug_Rms.M<<13)|(Debug_Rms.N<<14);
 800464a:	4b49      	ldr	r3, [pc, #292]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 800464c:	8a9b      	ldrh	r3, [r3, #20]
 800464e:	b29b      	uxth	r3, r3
 8004650:	029a      	lsls	r2, r3, #10
 8004652:	4b47      	ldr	r3, [pc, #284]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004654:	8adb      	ldrh	r3, [r3, #22]
 8004656:	b29b      	uxth	r3, r3
 8004658:	02db      	lsls	r3, r3, #11
 800465a:	431a      	orrs	r2, r3
 800465c:	4b44      	ldr	r3, [pc, #272]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 800465e:	8b1b      	ldrh	r3, [r3, #24]
 8004660:	b29b      	uxth	r3, r3
 8004662:	031b      	lsls	r3, r3, #12
 8004664:	431a      	orrs	r2, r3
 8004666:	4b42      	ldr	r3, [pc, #264]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004668:	8b1b      	ldrh	r3, [r3, #24]
 800466a:	b29b      	uxth	r3, r3
 800466c:	035b      	lsls	r3, r3, #13
 800466e:	431a      	orrs	r2, r3
 8004670:	4b3f      	ldr	r3, [pc, #252]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 8004672:	8b5b      	ldrh	r3, [r3, #26]
 8004674:	b29b      	uxth	r3, r3
 8004676:	039b      	lsls	r3, r3, #14
 8004678:	431a      	orrs	r2, r3
 800467a:	0011      	movs	r1, r2
 800467c:	4b3c      	ldr	r3, [pc, #240]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 800467e:	8b9b      	ldrh	r3, [r3, #28]
 8004680:	b29b      	uxth	r3, r3
 8004682:	b21a      	sxth	r2, r3
 8004684:	b20b      	sxth	r3, r1
 8004686:	4313      	orrs	r3, r2
 8004688:	b21b      	sxth	r3, r3
 800468a:	b29a      	uxth	r2, r3
 800468c:	4b38      	ldr	r3, [pc, #224]	@ (8004770 <Generate_Fault_Data_For_Metering+0x8b4>)
 800468e:	839a      	strh	r2, [r3, #28]

		Debug_State.Overall=0;
 8004690:	4b38      	ldr	r3, [pc, #224]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004692:	2200      	movs	r2, #0
 8004694:	839a      	strh	r2, [r3, #28]
		Debug_State.Overall |= (Debug_State.A)|(Debug_State.B<<1)|(Debug_State.C<<2)|(Debug_State.D<<3)|(Debug_State.E<<4);
 8004696:	4b37      	ldr	r3, [pc, #220]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004698:	881b      	ldrh	r3, [r3, #0]
 800469a:	b29b      	uxth	r3, r3
 800469c:	001a      	movs	r2, r3
 800469e:	4b35      	ldr	r3, [pc, #212]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046a0:	885b      	ldrh	r3, [r3, #2]
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	431a      	orrs	r2, r3
 80046a8:	4b32      	ldr	r3, [pc, #200]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046aa:	889b      	ldrh	r3, [r3, #4]
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	431a      	orrs	r2, r3
 80046b2:	4b30      	ldr	r3, [pc, #192]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046b4:	88db      	ldrh	r3, [r3, #6]
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	431a      	orrs	r2, r3
 80046bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046be:	891b      	ldrh	r3, [r3, #8]
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	431a      	orrs	r2, r3
 80046c6:	0011      	movs	r1, r2
 80046c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046ca:	8b9b      	ldrh	r3, [r3, #28]
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	b21a      	sxth	r2, r3
 80046d0:	b20b      	sxth	r3, r1
 80046d2:	4313      	orrs	r3, r2
 80046d4:	b21b      	sxth	r3, r3
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	4b26      	ldr	r3, [pc, #152]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046da:	839a      	strh	r2, [r3, #28]
		Debug_State.Overall |= (Debug_State.F<<5)|(Debug_State.G<<6)|(Debug_State.H<<7)|(Debug_State.I<<8)|(Debug_State.J<<9);
 80046dc:	4b25      	ldr	r3, [pc, #148]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046de:	895b      	ldrh	r3, [r3, #10]
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	015a      	lsls	r2, r3, #5
 80046e4:	4b23      	ldr	r3, [pc, #140]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046e6:	899b      	ldrh	r3, [r3, #12]
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	019b      	lsls	r3, r3, #6
 80046ec:	431a      	orrs	r2, r3
 80046ee:	4b21      	ldr	r3, [pc, #132]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046f0:	89db      	ldrh	r3, [r3, #14]
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	01db      	lsls	r3, r3, #7
 80046f6:	431a      	orrs	r2, r3
 80046f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 80046fa:	8a1b      	ldrh	r3, [r3, #16]
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	021b      	lsls	r3, r3, #8
 8004700:	431a      	orrs	r2, r3
 8004702:	4b1c      	ldr	r3, [pc, #112]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004704:	8a5b      	ldrh	r3, [r3, #18]
 8004706:	b29b      	uxth	r3, r3
 8004708:	025b      	lsls	r3, r3, #9
 800470a:	431a      	orrs	r2, r3
 800470c:	0011      	movs	r1, r2
 800470e:	4b19      	ldr	r3, [pc, #100]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004710:	8b9b      	ldrh	r3, [r3, #28]
 8004712:	b29b      	uxth	r3, r3
 8004714:	b21a      	sxth	r2, r3
 8004716:	b20b      	sxth	r3, r1
 8004718:	4313      	orrs	r3, r2
 800471a:	b21b      	sxth	r3, r3
 800471c:	b29a      	uxth	r2, r3
 800471e:	4b15      	ldr	r3, [pc, #84]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004720:	839a      	strh	r2, [r3, #28]
		Debug_State.Overall |= (Debug_State.K<<10)|(Debug_State.L<<11)|(Debug_State.M<<12)|(Debug_State.M<<13)|(Debug_State.N<<14);
 8004722:	4b14      	ldr	r3, [pc, #80]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004724:	8a9b      	ldrh	r3, [r3, #20]
 8004726:	b29b      	uxth	r3, r3
 8004728:	029a      	lsls	r2, r3, #10
 800472a:	4b12      	ldr	r3, [pc, #72]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 800472c:	8adb      	ldrh	r3, [r3, #22]
 800472e:	b29b      	uxth	r3, r3
 8004730:	02db      	lsls	r3, r3, #11
 8004732:	431a      	orrs	r2, r3
 8004734:	4b0f      	ldr	r3, [pc, #60]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004736:	8b1b      	ldrh	r3, [r3, #24]
 8004738:	b29b      	uxth	r3, r3
 800473a:	031b      	lsls	r3, r3, #12
 800473c:	431a      	orrs	r2, r3
 800473e:	4b0d      	ldr	r3, [pc, #52]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004740:	8b1b      	ldrh	r3, [r3, #24]
 8004742:	b29b      	uxth	r3, r3
 8004744:	035b      	lsls	r3, r3, #13
 8004746:	431a      	orrs	r2, r3
 8004748:	4b0a      	ldr	r3, [pc, #40]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 800474a:	8b5b      	ldrh	r3, [r3, #26]
 800474c:	b29b      	uxth	r3, r3
 800474e:	039b      	lsls	r3, r3, #14
 8004750:	431a      	orrs	r2, r3
 8004752:	0011      	movs	r1, r2
 8004754:	4b07      	ldr	r3, [pc, #28]	@ (8004774 <Generate_Fault_Data_For_Metering+0x8b8>)
 8004756:	8b9b      	ldrh	r3, [r3, #28]
 8004758:	b29b      	uxth	r3, r3
 800475a:	b21a      	sxth	r2, r3
 800475c:	b20b      	sxth	r3, r1
 800475e:	e00b      	b.n	8004778 <Generate_Fault_Data_For_Metering+0x8bc>
 8004760:	200001f4 	.word	0x200001f4
 8004764:	ffffbfff 	.word	0xffffbfff
 8004768:	200003b0 	.word	0x200003b0
 800476c:	200003e4 	.word	0x200003e4
 8004770:	20000418 	.word	0x20000418
 8004774:	20000480 	.word	0x20000480
 8004778:	4313      	orrs	r3, r2
 800477a:	b21b      	sxth	r3, r3
 800477c:	b29a      	uxth	r2, r3
 800477e:	4b02      	ldr	r3, [pc, #8]	@ (8004788 <Generate_Fault_Data_For_Metering+0x8cc>)
 8004780:	839a      	strh	r2, [r3, #28]
}
 8004782:	46c0      	nop			@ (mov r8, r8)
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	20000480 	.word	0x20000480

0800478c <Inv_State_0_Int_Cntrl>:
#include "New_Struct_Variables.h"
#include "UART2_Slave_Variables.h"
#include "UART2_Slave_Functions.h"

void Inv_State_0_Int_Cntrl()
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
	if (Inv_Cntrl.First_Time_State_Entry != 0)
 8004790:	4bda      	ldr	r3, [pc, #872]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	06db      	lsls	r3, r3, #27
 8004796:	0fdb      	lsrs	r3, r3, #31
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d100      	bne.n	80047a0 <Inv_State_0_Int_Cntrl+0x14>
 800479e:	e084      	b.n	80048aa <Inv_State_0_Int_Cntrl+0x11e>
	{
		Cntr.Relay_Activation_Delay 			= 0;
 80047a0:	4bd7      	ldr	r3, [pc, #860]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 80047a2:	2250      	movs	r2, #80	@ 0x50
 80047a4:	2100      	movs	r1, #0
 80047a6:	5299      	strh	r1, [r3, r2]
		Inv_Cntrl.Relay_Activation_Delay_Rqst 	= 0;
 80047a8:	4bd4      	ldr	r3, [pc, #848]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047aa:	22a6      	movs	r2, #166	@ 0xa6
 80047ac:	5c99      	ldrb	r1, [r3, r2]
 80047ae:	2002      	movs	r0, #2
 80047b0:	4381      	bics	r1, r0
 80047b2:	5499      	strb	r1, [r3, r2]

		Inv_Cntrl.Count 						= 1;
 80047b4:	4bd1      	ldr	r3, [pc, #836]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047b6:	2201      	movs	r2, #1
 80047b8:	629a      	str	r2, [r3, #40]	@ 0x28
		Inv_Cntrl.Duty_Cycle_1 					= 0;
 80047ba:	4bd0      	ldr	r3, [pc, #832]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047bc:	2200      	movs	r2, #0
 80047be:	859a      	strh	r2, [r3, #44]	@ 0x2c
		Inv_Cntrl.Duty_Cycle_2 					= 0;
 80047c0:	4bce      	ldr	r3, [pc, #824]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
		Inv_Cntrl.I_Error_Inv 					= 0;
 80047c6:	4bcd      	ldr	r3, [pc, #820]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	615a      	str	r2, [r3, #20]
		Inv_Cntrl.I_Peak_Ref 					= 0;
 80047cc:	4bcb      	ldr	r3, [pc, #812]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	60da      	str	r2, [r3, #12]
		Inv_Cntrl.I_Ref 						= 0;
 80047d2:	4bca      	ldr	r3, [pc, #808]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	611a      	str	r2, [r3, #16]
		Inv_Cntrl.Soft_Start_Var 				= 0;
 80047d8:	4bc8      	ldr	r3, [pc, #800]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047da:	2200      	movs	r2, #0
 80047dc:	639a      	str	r2, [r3, #56]	@ 0x38
		Inv_Cntrl.State 						= 0;
 80047de:	4bc7      	ldr	r3, [pc, #796]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.V_Batt_Err 					= 0;
 80047e4:	4bc5      	ldr	r3, [pc, #788]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	619a      	str	r2, [r3, #24]
		Inv_Cntrl.V_Batt_Err_Integ 				= 0;
 80047ea:	4bc4      	ldr	r3, [pc, #784]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	61da      	str	r2, [r3, #28]
		Inv_Cntrl.V_Delta_Generate 				= 0;
 80047f0:	4bc2      	ldr	r3, [pc, #776]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	609a      	str	r2, [r3, #8]
		Inv_Cntrl.V_Generate 					= 0;
 80047f6:	4bc1      	ldr	r3, [pc, #772]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	605a      	str	r2, [r3, #4]
		Inv_Cntrl.Time_Period_Grid_Shifted 		= 1249;
 80047fc:	4bbf      	ldr	r3, [pc, #764]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80047fe:	2240      	movs	r2, #64	@ 0x40
 8004800:	49c0      	ldr	r1, [pc, #768]	@ (8004b04 <Inv_State_0_Int_Cntrl+0x378>)
 8004802:	5299      	strh	r1, [r3, r2]
		TIM1->ARR 								= 1249;
 8004804:	4bc0      	ldr	r3, [pc, #768]	@ (8004b08 <Inv_State_0_Int_Cntrl+0x37c>)
 8004806:	4abf      	ldr	r2, [pc, #764]	@ (8004b04 <Inv_State_0_Int_Cntrl+0x378>)
 8004808:	62da      	str	r2, [r3, #44]	@ 0x2c
		Inv_Cntrl.Synchronizing_Var 			= 0;
 800480a:	4bbc      	ldr	r3, [pc, #752]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 800480c:	2274      	movs	r2, #116	@ 0x74
 800480e:	5c99      	ldrb	r1, [r3, r2]
 8004810:	2020      	movs	r0, #32
 8004812:	4381      	bics	r1, r0
 8004814:	5499      	strb	r1, [r3, r2]

		Inv_Cntrl.V_Batt_ref 					= 1920; //400V
 8004816:	4bb9      	ldr	r3, [pc, #740]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004818:	22f0      	movs	r2, #240	@ 0xf0
 800481a:	00d2      	lsls	r2, r2, #3
 800481c:	621a      	str	r2, [r3, #32]
		Inv_Cntrl.Kp_V_DC_Link_Loop 			= 28672;//7<<12 = 28672
 800481e:	4bb7      	ldr	r3, [pc, #732]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004820:	21bc      	movs	r1, #188	@ 0xbc
 8004822:	22e0      	movs	r2, #224	@ 0xe0
 8004824:	01d2      	lsls	r2, r2, #7
 8004826:	505a      	str	r2, [r3, r1]
		Inv_Cntrl.Ki_V_DC_Link_Loop 			= 4;//1<<12 = 4096
 8004828:	4bb4      	ldr	r3, [pc, #720]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 800482a:	22c0      	movs	r2, #192	@ 0xc0
 800482c:	2104      	movs	r1, #4
 800482e:	5099      	str	r1, [r3, r2]
		Inv_Cntrl.I_Inv_Pri_Calib_Offset 		= 2010;
 8004830:	4bb2      	ldr	r3, [pc, #712]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004832:	4ab6      	ldr	r2, [pc, #728]	@ (8004b0c <Inv_State_0_Int_Cntrl+0x380>)
 8004834:	679a      	str	r2, [r3, #120]	@ 0x78
		Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum 	= 0;
 8004836:	4bb1      	ldr	r3, [pc, #708]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004838:	2200      	movs	r2, #0
 800483a:	67da      	str	r2, [r3, #124]	@ 0x7c

		Inv_Cntrl.I_Mains_CT_Calib_Offset 		= 2048;
 800483c:	4baf      	ldr	r3, [pc, #700]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 800483e:	2180      	movs	r1, #128	@ 0x80
 8004840:	2280      	movs	r2, #128	@ 0x80
 8004842:	0112      	lsls	r2, r2, #4
 8004844:	505a      	str	r2, [r3, r1]
		Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum 	= 0;
 8004846:	4bad      	ldr	r3, [pc, #692]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004848:	2284      	movs	r2, #132	@ 0x84
 800484a:	2100      	movs	r1, #0
 800484c:	5099      	str	r1, [r3, r2]

		Inv_Cntrl.I_Inv_CT_Calib_Offset 		= 2048;
 800484e:	4bab      	ldr	r3, [pc, #684]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004850:	2188      	movs	r1, #136	@ 0x88
 8004852:	2280      	movs	r2, #128	@ 0x80
 8004854:	0112      	lsls	r2, r2, #4
 8004856:	505a      	str	r2, [r3, r1]
		Inv_Cntrl.I_Inv_CT_Calib_Offset_Sum 	= 0;
 8004858:	4ba8      	ldr	r3, [pc, #672]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 800485a:	228c      	movs	r2, #140	@ 0x8c
 800485c:	2100      	movs	r1, #0
 800485e:	5099      	str	r1, [r3, r2]
		Inv_Cntrl.V_Mains_Calib_Offset 			= 2048;
 8004860:	4ba6      	ldr	r3, [pc, #664]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004862:	22b2      	movs	r2, #178	@ 0xb2
 8004864:	2180      	movs	r1, #128	@ 0x80
 8004866:	0109      	lsls	r1, r1, #4
 8004868:	5299      	strh	r1, [r3, r2]

		Inv_Cntrl.Earth_Fault_Calib_Offset      = 2048;
 800486a:	4ba4      	ldr	r3, [pc, #656]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 800486c:	22b8      	movs	r2, #184	@ 0xb8
 800486e:	2180      	movs	r1, #128	@ 0x80
 8004870:	0109      	lsls	r1, r1, #4
 8004872:	5299      	strh	r1, [r3, r2]

		Cntr.Inv_EOS0_1 						= 0;
 8004874:	4ba2      	ldr	r3, [pc, #648]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004876:	2200      	movs	r2, #0
 8004878:	60da      	str	r2, [r3, #12]
		Cntr.ZCD_Diag_Delay 					= 0;
 800487a:	4ba1      	ldr	r3, [pc, #644]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 800487c:	2200      	movs	r2, #0
 800487e:	621a      	str	r2, [r3, #32]
		Cntr.Diag_delay 						= 0;
 8004880:	4b9f      	ldr	r3, [pc, #636]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004882:	2200      	movs	r2, #0
 8004884:	629a      	str	r2, [r3, #40]	@ 0x28
		Cntr.ZCD_Error 							= 0;
 8004886:	4b9e      	ldr	r3, [pc, #632]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004888:	2200      	movs	r2, #0
 800488a:	625a      	str	r2, [r3, #36]	@ 0x24
		Cntr.Calibration_Avg 					= 0;
 800488c:	4b9c      	ldr	r3, [pc, #624]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 800488e:	2200      	movs	r2, #0
 8004890:	63da      	str	r2, [r3, #60]	@ 0x3c
		Cntr.Calibration_Rqst 					= 0;
 8004892:	4b9b      	ldr	r3, [pc, #620]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004894:	225c      	movs	r2, #92	@ 0x5c
 8004896:	2100      	movs	r1, #0
 8004898:	5299      	strh	r1, [r3, r2]

		Inv_Cntrl.First_Time_State_Entry 		= 0;
 800489a:	4b98      	ldr	r3, [pc, #608]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 800489c:	781a      	ldrb	r2, [r3, #0]
 800489e:	2110      	movs	r1, #16
 80048a0:	438a      	bics	r2, r1
 80048a2:	701a      	strb	r2, [r3, #0]
		Inv_Cntrl.Direct_State_Entry 			= 0;
 80048a4:	4b95      	ldr	r3, [pc, #596]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	671a      	str	r2, [r3, #112]	@ 0x70

	}

	Inverter_OFF();
 80048aa:	f7fd fd3f 	bl	800232c <Inverter_OFF>
	//MPPT_OFF();
	Switch_Off_Mains_Relay();
 80048ae:	f7fd fd89 	bl	80023c4 <Switch_Off_Mains_Relay>
	Mains_Relay_Off;
 80048b2:	4b97      	ldr	r3, [pc, #604]	@ (8004b10 <Inv_State_0_Int_Cntrl+0x384>)
 80048b4:	695a      	ldr	r2, [r3, #20]
 80048b6:	4b96      	ldr	r3, [pc, #600]	@ (8004b10 <Inv_State_0_Int_Cntrl+0x384>)
 80048b8:	2110      	movs	r1, #16
 80048ba:	438a      	bics	r2, r1
 80048bc:	615a      	str	r2, [r3, #20]

	if (V_Batt_Inside_Avg_Limits_Cutin)
 80048be:	4b95      	ldr	r3, [pc, #596]	@ (8004b14 <Inv_State_0_Int_Cntrl+0x388>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	4a95      	ldr	r2, [pc, #596]	@ (8004b18 <Inv_State_0_Int_Cntrl+0x38c>)
 80048c4:	8992      	ldrh	r2, [r2, #12]
 80048c6:	b292      	uxth	r2, r2
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d214      	bcs.n	80048f6 <Inv_State_0_Int_Cntrl+0x16a>
 80048cc:	4b91      	ldr	r3, [pc, #580]	@ (8004b14 <Inv_State_0_Int_Cntrl+0x388>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	4a91      	ldr	r2, [pc, #580]	@ (8004b18 <Inv_State_0_Int_Cntrl+0x38c>)
 80048d2:	8a12      	ldrh	r2, [r2, #16]
 80048d4:	b292      	uxth	r2, r2
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d90d      	bls.n	80048f6 <Inv_State_0_Int_Cntrl+0x16a>
	{
		Fast_Limit_Flags.V_Batt = 0;
 80048da:	4b90      	ldr	r3, [pc, #576]	@ (8004b1c <Inv_State_0_Int_Cntrl+0x390>)
 80048dc:	881a      	ldrh	r2, [r3, #0]
 80048de:	2120      	movs	r1, #32
 80048e0:	438a      	bics	r2, r1
 80048e2:	801a      	strh	r2, [r3, #0]
		Avg_Limit_Flags.V_Batt = 0;
 80048e4:	4b8e      	ldr	r3, [pc, #568]	@ (8004b20 <Inv_State_0_Int_Cntrl+0x394>)
 80048e6:	881a      	ldrh	r2, [r3, #0]
 80048e8:	2120      	movs	r1, #32
 80048ea:	438a      	bics	r2, r1
 80048ec:	801a      	strh	r2, [r3, #0]
		Debug_Grid_Tie.B = 0;
 80048ee:	4b8d      	ldr	r3, [pc, #564]	@ (8004b24 <Inv_State_0_Int_Cntrl+0x398>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	805a      	strh	r2, [r3, #2]
 80048f4:	e002      	b.n	80048fc <Inv_State_0_Int_Cntrl+0x170>
	}
	else
	{
		Debug_Grid_Tie.B = 1;
 80048f6:	4b8b      	ldr	r3, [pc, #556]	@ (8004b24 <Inv_State_0_Int_Cntrl+0x398>)
 80048f8:	2201      	movs	r2, #1
 80048fa:	805a      	strh	r2, [r3, #2]
	}

	if (V_Mains_Inside_RMS_Limits_Cutin) //  this if statement checks if Mains_Ok signal and Voltage is in limit then mainsvolt_limit_flag is set to zero other wise set to 1
 80048fc:	4b8a      	ldr	r3, [pc, #552]	@ (8004b28 <Inv_State_0_Int_Cntrl+0x39c>)
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	4a8a      	ldr	r2, [pc, #552]	@ (8004b2c <Inv_State_0_Int_Cntrl+0x3a0>)
 8004902:	88d2      	ldrh	r2, [r2, #6]
 8004904:	b292      	uxth	r2, r2
 8004906:	4293      	cmp	r3, r2
 8004908:	da19      	bge.n	800493e <Inv_State_0_Int_Cntrl+0x1b2>
 800490a:	4b87      	ldr	r3, [pc, #540]	@ (8004b28 <Inv_State_0_Int_Cntrl+0x39c>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	4a87      	ldr	r2, [pc, #540]	@ (8004b2c <Inv_State_0_Int_Cntrl+0x3a0>)
 8004910:	8952      	ldrh	r2, [r2, #10]
 8004912:	b292      	uxth	r2, r2
 8004914:	4293      	cmp	r3, r2
 8004916:	dd12      	ble.n	800493e <Inv_State_0_Int_Cntrl+0x1b2>
	{
		Fast_Limit_Flags.V_Mains = 0;
 8004918:	4b80      	ldr	r3, [pc, #512]	@ (8004b1c <Inv_State_0_Int_Cntrl+0x390>)
 800491a:	881a      	ldrh	r2, [r3, #0]
 800491c:	2102      	movs	r1, #2
 800491e:	438a      	bics	r2, r1
 8004920:	801a      	strh	r2, [r3, #0]
		Fast_Limit_Flags.Grid_Failure = 0;
 8004922:	4b7e      	ldr	r3, [pc, #504]	@ (8004b1c <Inv_State_0_Int_Cntrl+0x390>)
 8004924:	881a      	ldrh	r2, [r3, #0]
 8004926:	4982      	ldr	r1, [pc, #520]	@ (8004b30 <Inv_State_0_Int_Cntrl+0x3a4>)
 8004928:	400a      	ands	r2, r1
 800492a:	801a      	strh	r2, [r3, #0]
		RMS_Limit_Flags.V_Mains = 0;
 800492c:	4b81      	ldr	r3, [pc, #516]	@ (8004b34 <Inv_State_0_Int_Cntrl+0x3a8>)
 800492e:	881a      	ldrh	r2, [r3, #0]
 8004930:	2102      	movs	r1, #2
 8004932:	438a      	bics	r2, r1
 8004934:	801a      	strh	r2, [r3, #0]
		Debug_Grid_Tie.C = 0;
 8004936:	4b7b      	ldr	r3, [pc, #492]	@ (8004b24 <Inv_State_0_Int_Cntrl+0x398>)
 8004938:	2200      	movs	r2, #0
 800493a:	809a      	strh	r2, [r3, #4]
 800493c:	e002      	b.n	8004944 <Inv_State_0_Int_Cntrl+0x1b8>
	}
	else
	{
		Debug_Grid_Tie.C = 1;
 800493e:	4b79      	ldr	r3, [pc, #484]	@ (8004b24 <Inv_State_0_Int_Cntrl+0x398>)
 8004940:	2201      	movs	r2, #1
 8004942:	809a      	strh	r2, [r3, #4]
	}

	if (Freq_In_limits)
 8004944:	4b6d      	ldr	r3, [pc, #436]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004946:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004948:	b29a      	uxth	r2, r3
 800494a:	4b6c      	ldr	r3, [pc, #432]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 800494c:	2146      	movs	r1, #70	@ 0x46
 800494e:	5a5b      	ldrh	r3, [r3, r1]
 8004950:	b29b      	uxth	r3, r3
 8004952:	429a      	cmp	r2, r3
 8004954:	d214      	bcs.n	8004980 <Inv_State_0_Int_Cntrl+0x1f4>
 8004956:	4b69      	ldr	r3, [pc, #420]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004958:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800495a:	b29a      	uxth	r2, r3
 800495c:	4b67      	ldr	r3, [pc, #412]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 800495e:	2148      	movs	r1, #72	@ 0x48
 8004960:	5a5b      	ldrh	r3, [r3, r1]
 8004962:	b29b      	uxth	r3, r3
 8004964:	429a      	cmp	r2, r3
 8004966:	d90b      	bls.n	8004980 <Inv_State_0_Int_Cntrl+0x1f4>
	{
		Fast_Limit_Flags.Freq = 0;
 8004968:	4b6c      	ldr	r3, [pc, #432]	@ (8004b1c <Inv_State_0_Int_Cntrl+0x390>)
 800496a:	881a      	ldrh	r2, [r3, #0]
 800496c:	2104      	movs	r1, #4
 800496e:	438a      	bics	r2, r1
 8004970:	801a      	strh	r2, [r3, #0]
		Debug.B = 0;
 8004972:	4b71      	ldr	r3, [pc, #452]	@ (8004b38 <Inv_State_0_Int_Cntrl+0x3ac>)
 8004974:	2200      	movs	r2, #0
 8004976:	805a      	strh	r2, [r3, #2]
		Debug_Grid_Tie.D = 0;
 8004978:	4b6a      	ldr	r3, [pc, #424]	@ (8004b24 <Inv_State_0_Int_Cntrl+0x398>)
 800497a:	2200      	movs	r2, #0
 800497c:	80da      	strh	r2, [r3, #6]
 800497e:	e002      	b.n	8004986 <Inv_State_0_Int_Cntrl+0x1fa>
	}
	else
	{
		Debug_Grid_Tie.D = 1;
 8004980:	4b68      	ldr	r3, [pc, #416]	@ (8004b24 <Inv_State_0_Int_Cntrl+0x398>)
 8004982:	2201      	movs	r2, #1
 8004984:	80da      	strh	r2, [r3, #6]
//		}
//	}

//	current calibration starts here

	Cntr.Calibration_Rqst = Cntr.Calibration_Rqst + 1;
 8004986:	4b5e      	ldr	r3, [pc, #376]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004988:	225c      	movs	r2, #92	@ 0x5c
 800498a:	5a9b      	ldrh	r3, [r3, r2]
 800498c:	b29b      	uxth	r3, r3
 800498e:	3301      	adds	r3, #1
 8004990:	b299      	uxth	r1, r3
 8004992:	4b5b      	ldr	r3, [pc, #364]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004994:	225c      	movs	r2, #92	@ 0x5c
 8004996:	5299      	strh	r1, [r3, r2]
	if(Cntr.Calibration_Rqst >= One_Second_Count)
 8004998:	4b59      	ldr	r3, [pc, #356]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 800499a:	225c      	movs	r2, #92	@ 0x5c
 800499c:	5a9b      	ldrh	r3, [r3, r2]
 800499e:	b29a      	uxth	r2, r3
 80049a0:	2396      	movs	r3, #150	@ 0x96
 80049a2:	019b      	lsls	r3, r3, #6
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d304      	bcc.n	80049b2 <Inv_State_0_Int_Cntrl+0x226>
	{
		Cntr.Calibration_Rqst = One_Second_Count;
 80049a8:	4b55      	ldr	r3, [pc, #340]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 80049aa:	225c      	movs	r2, #92	@ 0x5c
 80049ac:	2196      	movs	r1, #150	@ 0x96
 80049ae:	0189      	lsls	r1, r1, #6
 80049b0:	5299      	strh	r1, [r3, r2]
	}

	if(Cntr.Calibration_Rqst >=One_Second_Count)
 80049b2:	4b53      	ldr	r3, [pc, #332]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 80049b4:	225c      	movs	r2, #92	@ 0x5c
 80049b6:	5a9b      	ldrh	r3, [r3, r2]
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	2396      	movs	r3, #150	@ 0x96
 80049bc:	019b      	lsls	r3, r3, #6
 80049be:	429a      	cmp	r2, r3
 80049c0:	d34b      	bcc.n	8004a5a <Inv_State_0_Int_Cntrl+0x2ce>
	{
		if(((I_Inv_pri_ADC > 1800)&&(I_Inv_pri_ADC < 2200))/*&&((I_Mains_CT_ADC > 1900)&&(I_Mains_CT_ADC < 2200))*/)
 80049c2:	4b5e      	ldr	r3, [pc, #376]	@ (8004b3c <Inv_State_0_Int_Cntrl+0x3b0>)
 80049c4:	889b      	ldrh	r3, [r3, #4]
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	23e1      	movs	r3, #225	@ 0xe1
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d933      	bls.n	8004a38 <Inv_State_0_Int_Cntrl+0x2ac>
 80049d0:	4b5a      	ldr	r3, [pc, #360]	@ (8004b3c <Inv_State_0_Int_Cntrl+0x3b0>)
 80049d2:	889b      	ldrh	r3, [r3, #4]
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	4a5a      	ldr	r2, [pc, #360]	@ (8004b40 <Inv_State_0_Int_Cntrl+0x3b4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d82d      	bhi.n	8004a38 <Inv_State_0_Int_Cntrl+0x2ac>
		{
			Cntr.Calibration_Avg = Cntr.Calibration_Avg + 1;
 80049dc:	4b48      	ldr	r3, [pc, #288]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 80049de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	4b47      	ldr	r3, [pc, #284]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 80049e4:	63da      	str	r2, [r3, #60]	@ 0x3c
			Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum = Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum + I_Inv_pri_ADC;
 80049e6:	4b45      	ldr	r3, [pc, #276]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80049e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049ea:	4a54      	ldr	r2, [pc, #336]	@ (8004b3c <Inv_State_0_Int_Cntrl+0x3b0>)
 80049ec:	8892      	ldrh	r2, [r2, #4]
 80049ee:	b292      	uxth	r2, r2
 80049f0:	189a      	adds	r2, r3, r2
 80049f2:	4b42      	ldr	r3, [pc, #264]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 80049f4:	67da      	str	r2, [r3, #124]	@ 0x7c
//			Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum = Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum + I_Mains_CT_ADC;

			if(Cntr.Calibration_Avg >= 16)
 80049f6:	4b42      	ldr	r3, [pc, #264]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 80049f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049fa:	2b0f      	cmp	r3, #15
 80049fc:	d92d      	bls.n	8004a5a <Inv_State_0_Int_Cntrl+0x2ce>
			{
				Inv_Cntrl.I_Inv_Pri_Calib_Offset = Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum>>4;
 80049fe:	4b3f      	ldr	r3, [pc, #252]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004a00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a02:	091a      	lsrs	r2, r3, #4
 8004a04:	4b3d      	ldr	r3, [pc, #244]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004a06:	679a      	str	r2, [r3, #120]	@ 0x78

//				Inv_Cntrl.I_Mains_CT_Calib_Offset = Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum>>4;

				Inv_Cntrl.Calib_Successful_Flag = 1;
 8004a08:	4b3c      	ldr	r3, [pc, #240]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004a0a:	2290      	movs	r2, #144	@ 0x90
 8004a0c:	5c99      	ldrb	r1, [r3, r2]
 8004a0e:	2001      	movs	r0, #1
 8004a10:	4301      	orrs	r1, r0
 8004a12:	5499      	strb	r1, [r3, r2]

				Cntr.Calibration_Avg = 0;
 8004a14:	4b3a      	ldr	r3, [pc, #232]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004a16:	2200      	movs	r2, #0
 8004a18:	63da      	str	r2, [r3, #60]	@ 0x3c
				Cntr.Calibration_Rqst = 0;
 8004a1a:	4b39      	ldr	r3, [pc, #228]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004a1c:	225c      	movs	r2, #92	@ 0x5c
 8004a1e:	2100      	movs	r1, #0
 8004a20:	5299      	strh	r1, [r3, r2]
				Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum = 0;
 8004a22:	4b36      	ldr	r3, [pc, #216]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	67da      	str	r2, [r3, #124]	@ 0x7c
				Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum = 0;
 8004a28:	4b34      	ldr	r3, [pc, #208]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004a2a:	2284      	movs	r2, #132	@ 0x84
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	5099      	str	r1, [r3, r2]
				Debug_Grid_Tie.E = 0;
 8004a30:	4b3c      	ldr	r3, [pc, #240]	@ (8004b24 <Inv_State_0_Int_Cntrl+0x398>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	811a      	strh	r2, [r3, #8]
			if(Cntr.Calibration_Avg >= 16)
 8004a36:	e010      	b.n	8004a5a <Inv_State_0_Int_Cntrl+0x2ce>
			}
		}
		else
		{
			Cntr.Calibration_Avg = 0;
 8004a38:	4b31      	ldr	r3, [pc, #196]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	63da      	str	r2, [r3, #60]	@ 0x3c
			Cntr.Calibration_Rqst = 0;
 8004a3e:	4b30      	ldr	r3, [pc, #192]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004a40:	225c      	movs	r2, #92	@ 0x5c
 8004a42:	2100      	movs	r1, #0
 8004a44:	5299      	strh	r1, [r3, r2]
			Inv_Cntrl.I_Inv_Pri_Calib_Offset_Sum = 0;
 8004a46:	4b2d      	ldr	r3, [pc, #180]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004a48:	2200      	movs	r2, #0
 8004a4a:	67da      	str	r2, [r3, #124]	@ 0x7c
			Inv_Cntrl.I_Mains_CT_Calib_Offset_Sum = 0;
 8004a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004a4e:	2284      	movs	r2, #132	@ 0x84
 8004a50:	2100      	movs	r1, #0
 8004a52:	5099      	str	r1, [r3, r2]
			Debug_Grid_Tie.E = 1;
 8004a54:	4b33      	ldr	r3, [pc, #204]	@ (8004b24 <Inv_State_0_Int_Cntrl+0x398>)
 8004a56:	2201      	movs	r2, #1
 8004a58:	811a      	strh	r2, [r3, #8]
	}


	///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	/***************************State changing code*****************************/
	if ((!Fast_Limit_Flags.V_Mains)
 8004a5a:	4b30      	ldr	r3, [pc, #192]	@ (8004b1c <Inv_State_0_Int_Cntrl+0x390>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	079b      	lsls	r3, r3, #30
 8004a60:	0fdb      	lsrs	r3, r3, #31
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d000      	beq.n	8004a6a <Inv_State_0_Int_Cntrl+0x2de>
 8004a68:	e06e      	b.n	8004b48 <Inv_State_0_Int_Cntrl+0x3bc>
	&& (!RMS_Limit_Flags.V_Mains)
 8004a6a:	4b32      	ldr	r3, [pc, #200]	@ (8004b34 <Inv_State_0_Int_Cntrl+0x3a8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	079b      	lsls	r3, r3, #30
 8004a70:	0fdb      	lsrs	r3, r3, #31
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d167      	bne.n	8004b48 <Inv_State_0_Int_Cntrl+0x3bc>
	&& (!Fast_Limit_Flags.Freq)
 8004a78:	4b28      	ldr	r3, [pc, #160]	@ (8004b1c <Inv_State_0_Int_Cntrl+0x390>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	075b      	lsls	r3, r3, #29
 8004a7e:	0fdb      	lsrs	r3, r3, #31
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d160      	bne.n	8004b48 <Inv_State_0_Int_Cntrl+0x3bc>
	&& (Othr.Inv_Off_Latch==0)
 8004a86:	4b2f      	ldr	r3, [pc, #188]	@ (8004b44 <Inv_State_0_Int_Cntrl+0x3b8>)
 8004a88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a8a:	07db      	lsls	r3, r3, #31
 8004a8c:	0fdb      	lsrs	r3, r3, #31
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d159      	bne.n	8004b48 <Inv_State_0_Int_Cntrl+0x3bc>
	&& (!Fast_Limit_Flags.V_Batt)
 8004a94:	4b21      	ldr	r3, [pc, #132]	@ (8004b1c <Inv_State_0_Int_Cntrl+0x390>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	069b      	lsls	r3, r3, #26
 8004a9a:	0fdb      	lsrs	r3, r3, #31
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d152      	bne.n	8004b48 <Inv_State_0_Int_Cntrl+0x3bc>
	&& (!Avg_Limit_Flags.V_Batt)
 8004aa2:	4b1f      	ldr	r3, [pc, #124]	@ (8004b20 <Inv_State_0_Int_Cntrl+0x394>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	069b      	lsls	r3, r3, #26
 8004aa8:	0fdb      	lsrs	r3, r3, #31
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d14b      	bne.n	8004b48 <Inv_State_0_Int_Cntrl+0x3bc>
	&& (Inv_Cntrl.Calib_Successful_Flag))
 8004ab0:	4b12      	ldr	r3, [pc, #72]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004ab2:	2290      	movs	r2, #144	@ 0x90
 8004ab4:	589b      	ldr	r3, [r3, r2]
 8004ab6:	07db      	lsls	r3, r3, #31
 8004ab8:	0fdb      	lsrs	r3, r3, #31
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d043      	beq.n	8004b48 <Inv_State_0_Int_Cntrl+0x3bc>
	{
		Cntr.Inv_EOS0_1 = Cntr.Inv_EOS0_1 + 1;              // end of state 0 to 1 counter
 8004ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004ac8:	60da      	str	r2, [r3, #12]
		if (Cntr.Inv_EOS0_1 >= One_Second_Count) // this counter introduces 5 seconds delay before going to state 1
 8004aca:	4b0d      	ldr	r3, [pc, #52]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	2396      	movs	r3, #150	@ 0x96
 8004ad0:	019b      	lsls	r3, r3, #6
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d33b      	bcc.n	8004b4e <Inv_State_0_Int_Cntrl+0x3c2>
		{

			Inv_Cntrl.State = 1;
 8004ad6:	4b09      	ldr	r3, [pc, #36]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004ad8:	2201      	movs	r2, #1
 8004ada:	705a      	strb	r2, [r3, #1]
			Inv_Cntrl.First_Time_State_Entry = 1;
 8004adc:	4b07      	ldr	r3, [pc, #28]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004ade:	781a      	ldrb	r2, [r3, #0]
 8004ae0:	2110      	movs	r1, #16
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	701a      	strb	r2, [r3, #0]
			Cntr.Inv_EOS0_1 = 0;
 8004ae6:	4b06      	ldr	r3, [pc, #24]	@ (8004b00 <Inv_State_0_Int_Cntrl+0x374>)
 8004ae8:	2200      	movs	r2, #0
 8004aea:	60da      	str	r2, [r3, #12]
			Inv_Cntrl.Calib_Successful_Flag = 0;
 8004aec:	4b03      	ldr	r3, [pc, #12]	@ (8004afc <Inv_State_0_Int_Cntrl+0x370>)
 8004aee:	2290      	movs	r2, #144	@ 0x90
 8004af0:	5c99      	ldrb	r1, [r3, r2]
 8004af2:	2001      	movs	r0, #1
 8004af4:	4381      	bics	r1, r0
 8004af6:	5499      	strb	r1, [r3, r2]
		if (Cntr.Inv_EOS0_1 >= One_Second_Count) // this counter introduces 5 seconds delay before going to state 1
 8004af8:	e029      	b.n	8004b4e <Inv_State_0_Int_Cntrl+0x3c2>
 8004afa:	46c0      	nop			@ (mov r8, r8)
 8004afc:	200002b0 	.word	0x200002b0
 8004b00:	20000140 	.word	0x20000140
 8004b04:	000004e1 	.word	0x000004e1
 8004b08:	40012c00 	.word	0x40012c00
 8004b0c:	000007da 	.word	0x000007da
 8004b10:	48001400 	.word	0x48001400
 8004b14:	200000b8 	.word	0x200000b8
 8004b18:	200001c0 	.word	0x200001c0
 8004b1c:	200002a4 	.word	0x200002a4
 8004b20:	200002ac 	.word	0x200002ac
 8004b24:	200004b4 	.word	0x200004b4
 8004b28:	200000e8 	.word	0x200000e8
 8004b2c:	200001dc 	.word	0x200001dc
 8004b30:	fffff7ff 	.word	0xfffff7ff
 8004b34:	200002a8 	.word	0x200002a8
 8004b38:	2000044c 	.word	0x2000044c
 8004b3c:	200005a0 	.word	0x200005a0
 8004b40:	00000897 	.word	0x00000897
 8004b44:	200001f4 	.word	0x200001f4
		}
	}

	else
	{
		Cntr.Inv_EOS0_1 = 0;
 8004b48:	4b10      	ldr	r3, [pc, #64]	@ (8004b8c <Inv_State_0_Int_Cntrl+0x400>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	60da      	str	r2, [r3, #12]
	}

	if ((Inv_Cntrl.ZCD == 1)&&(Fast_Limit_Flags.Freq==0)) // Initializing the count to zero at every zero crossing  wr Zero_cross_value
 8004b4e:	4b10      	ldr	r3, [pc, #64]	@ (8004b90 <Inv_State_0_Int_Cntrl+0x404>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	071b      	lsls	r3, r3, #28
 8004b54:	0fdb      	lsrs	r3, r3, #31
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d114      	bne.n	8004b86 <Inv_State_0_Int_Cntrl+0x3fa>
 8004b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b94 <Inv_State_0_Int_Cntrl+0x408>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	075b      	lsls	r3, r3, #29
 8004b62:	0fdb      	lsrs	r3, r3, #31
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10d      	bne.n	8004b86 <Inv_State_0_Int_Cntrl+0x3fa>
	{
		Inv_Cntrl.ZCD = 0;
 8004b6a:	4b09      	ldr	r3, [pc, #36]	@ (8004b90 <Inv_State_0_Int_Cntrl+0x404>)
 8004b6c:	781a      	ldrb	r2, [r3, #0]
 8004b6e:	2108      	movs	r1, #8
 8004b70:	438a      	bics	r2, r1
 8004b72:	701a      	strb	r2, [r3, #0]
		Inv_Cntrl.Count = Inv_Cntrl.Wave_Shift_Count;
 8004b74:	4b06      	ldr	r3, [pc, #24]	@ (8004b90 <Inv_State_0_Int_Cntrl+0x404>)
 8004b76:	22a0      	movs	r2, #160	@ 0xa0
 8004b78:	5a9b      	ldrh	r3, [r3, r2]
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	001a      	movs	r2, r3
 8004b7e:	4b04      	ldr	r3, [pc, #16]	@ (8004b90 <Inv_State_0_Int_Cntrl+0x404>)
 8004b80:	629a      	str	r2, [r3, #40]	@ 0x28
		Update_Sine_Freq_To_Grid_Freq();
 8004b82:	f7fd fee5 	bl	8002950 <Update_Sine_Freq_To_Grid_Freq>
	}
}
 8004b86:	46c0      	nop			@ (mov r8, r8)
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	20000140 	.word	0x20000140
 8004b90:	200002b0 	.word	0x200002b0
 8004b94:	200002a4 	.word	0x200002a4

08004b98 <Inv_State_1_Int_Cntrl>:

void Inv_State_1_Int_Cntrl()
{
 8004b98:	b5b0      	push	{r4, r5, r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
	if (Inv_Cntrl.First_Time_State_Entry == 1) // initialize only the required variables
 8004b9c:	4bd5      	ldr	r3, [pc, #852]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	06db      	lsls	r3, r3, #27
 8004ba2:	0fdb      	lsrs	r3, r3, #31
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d160      	bne.n	8004c6c <Inv_State_1_Int_Cntrl+0xd4>
	{
//		Cntr.PV_Ref_Soft = 0;
		Inv_Cntrl.V_Batt_Err_Integ=0;
 8004baa:	4bd2      	ldr	r3, [pc, #840]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	61da      	str	r2, [r3, #28]

		if (Inv_Cntrl.Count == 1)
 8004bb0:	4bd0      	ldr	r3, [pc, #832]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d105      	bne.n	8004bc4 <Inv_State_1_Int_Cntrl+0x2c>
		{
			Inv_Cntrl.Relay_Activation_Delay_Rqst = 1;
 8004bb8:	4bce      	ldr	r3, [pc, #824]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bba:	22a6      	movs	r2, #166	@ 0xa6
 8004bbc:	5c99      	ldrb	r1, [r3, r2]
 8004bbe:	2002      	movs	r0, #2
 8004bc0:	4301      	orrs	r1, r0
 8004bc2:	5499      	strb	r1, [r3, r2]
		}
		if (Inv_Cntrl.Relay_Activation_Delay_Rqst == 1)
 8004bc4:	4bcb      	ldr	r3, [pc, #812]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004bc6:	22a4      	movs	r2, #164	@ 0xa4
 8004bc8:	589b      	ldr	r3, [r3, r2]
 8004bca:	039b      	lsls	r3, r3, #14
 8004bcc:	0fdb      	lsrs	r3, r3, #31
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d108      	bne.n	8004be6 <Inv_State_1_Int_Cntrl+0x4e>
		{
			Cntr.Relay_Activation_Delay = Cntr.Relay_Activation_Delay + 1;
 8004bd4:	4bc8      	ldr	r3, [pc, #800]	@ (8004ef8 <Inv_State_1_Int_Cntrl+0x360>)
 8004bd6:	2250      	movs	r2, #80	@ 0x50
 8004bd8:	5a9b      	ldrh	r3, [r3, r2]
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	3301      	adds	r3, #1
 8004bde:	b299      	uxth	r1, r3
 8004be0:	4bc5      	ldr	r3, [pc, #788]	@ (8004ef8 <Inv_State_1_Int_Cntrl+0x360>)
 8004be2:	2250      	movs	r2, #80	@ 0x50
 8004be4:	5299      	strh	r1, [r3, r2]
		}

		Othr.Relay_Activation_Delay = 0; //remove later on 90deg
 8004be6:	4bc5      	ldr	r3, [pc, #788]	@ (8004efc <Inv_State_1_Int_Cntrl+0x364>)
 8004be8:	2294      	movs	r2, #148	@ 0x94
 8004bea:	2100      	movs	r1, #0
 8004bec:	5299      	strh	r1, [r3, r2]

		if (Cntr.Relay_Activation_Delay >= (Othr.Relay_Activation_Delay))//// add 48  for relay turn on at 90 deg
 8004bee:	4bc2      	ldr	r3, [pc, #776]	@ (8004ef8 <Inv_State_1_Int_Cntrl+0x360>)
 8004bf0:	2250      	movs	r2, #80	@ 0x50
 8004bf2:	5a9b      	ldrh	r3, [r3, r2]
 8004bf4:	b29a      	uxth	r2, r3
 8004bf6:	4bc1      	ldr	r3, [pc, #772]	@ (8004efc <Inv_State_1_Int_Cntrl+0x364>)
 8004bf8:	2194      	movs	r1, #148	@ 0x94
 8004bfa:	5a5b      	ldrh	r3, [r3, r1]
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d31b      	bcc.n	8004c3a <Inv_State_1_Int_Cntrl+0xa2>
		{
			Cntr.Relay_Activation_Delay = 0;
 8004c02:	4bbd      	ldr	r3, [pc, #756]	@ (8004ef8 <Inv_State_1_Int_Cntrl+0x360>)
 8004c04:	2250      	movs	r2, #80	@ 0x50
 8004c06:	2100      	movs	r1, #0
 8004c08:	5299      	strh	r1, [r3, r2]
			Inv_Cntrl.Relay_Activation_Delay_Rqst = 0;
 8004c0a:	4bba      	ldr	r3, [pc, #744]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c0c:	22a6      	movs	r2, #166	@ 0xa6
 8004c0e:	5c99      	ldrb	r1, [r3, r2]
 8004c10:	2002      	movs	r0, #2
 8004c12:	4381      	bics	r1, r0
 8004c14:	5499      	strb	r1, [r3, r2]

			Switch_On_Mains_Relay();  //inverter relay is switched on
 8004c16:	f7fd fc05 	bl	8002424 <Switch_On_Mains_Relay>
			Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag = 1;
 8004c1a:	4bb6      	ldr	r3, [pc, #728]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c1c:	2274      	movs	r2, #116	@ 0x74
 8004c1e:	5c99      	ldrb	r1, [r3, r2]
 8004c20:	2002      	movs	r0, #2
 8004c22:	4301      	orrs	r1, r0
 8004c24:	5499      	strb	r1, [r3, r2]
			Inv_Cntrl.Diag_Delay = 1; //stops diagnostics for 10 seconds
 8004c26:	4bb3      	ldr	r3, [pc, #716]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c28:	2274      	movs	r2, #116	@ 0x74
 8004c2a:	5c99      	ldrb	r1, [r3, r2]
 8004c2c:	2040      	movs	r0, #64	@ 0x40
 8004c2e:	4301      	orrs	r1, r0
 8004c30:	5499      	strb	r1, [r3, r2]
			Inv_Cntrl.Local_Load_Compensation = 0;
 8004c32:	4bb0      	ldr	r3, [pc, #704]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c34:	229c      	movs	r2, #156	@ 0x9c
 8004c36:	2100      	movs	r1, #0
 8004c38:	5299      	strh	r1, [r3, r2]
		}

		if(Cntr.ZCD_Diag_Delay>=Ten_Second_Count)    // introducing introducing a delay of 1second
 8004c3a:	4baf      	ldr	r3, [pc, #700]	@ (8004ef8 <Inv_State_1_Int_Cntrl+0x360>)
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	4ab0      	ldr	r2, [pc, #704]	@ (8004f00 <Inv_State_1_Int_Cntrl+0x368>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d913      	bls.n	8004c6c <Inv_State_1_Int_Cntrl+0xd4>
		{
			Cntr.ZCD_Diag_Delay = 0;
 8004c44:	4bac      	ldr	r3, [pc, #688]	@ (8004ef8 <Inv_State_1_Int_Cntrl+0x360>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	621a      	str	r2, [r3, #32]
			Inv_Cntrl.First_Time_State_Entry = 0;
 8004c4a:	4baa      	ldr	r3, [pc, #680]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c4c:	781a      	ldrb	r2, [r3, #0]
 8004c4e:	2110      	movs	r1, #16
 8004c50:	438a      	bics	r2, r1
 8004c52:	701a      	strb	r2, [r3, #0]
			Inv_Cntrl.Disable_Grid_Freq_Update_and_Freq_Diag = 0;
 8004c54:	4ba7      	ldr	r3, [pc, #668]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c56:	2274      	movs	r2, #116	@ 0x74
 8004c58:	5c99      	ldrb	r1, [r3, r2]
 8004c5a:	2002      	movs	r0, #2
 8004c5c:	4381      	bics	r1, r0
 8004c5e:	5499      	strb	r1, [r3, r2]
			Inv_Cntrl.V_Batt_Err = 0;
 8004c60:	4ba4      	ldr	r3, [pc, #656]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	619a      	str	r2, [r3, #24]
			Inv_Cntrl.I_Peak_Ref = 0;
 8004c66:	4ba3      	ldr	r3, [pc, #652]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	60da      	str	r2, [r3, #12]
//			Inv_Cntrl.PV_ref = V_PV_ADC - 20;

		}
	}

	if (Inv_Cntrl.ZCD == 1) // Initializing the count to zero at every zero crossing  wr Zero_cross_value
 8004c6c:	4ba1      	ldr	r3, [pc, #644]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	071b      	lsls	r3, r3, #28
 8004c72:	0fdb      	lsrs	r3, r3, #31
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d10d      	bne.n	8004c96 <Inv_State_1_Int_Cntrl+0xfe>
	{
		Inv_Cntrl.ZCD = 0;
 8004c7a:	4b9e      	ldr	r3, [pc, #632]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c7c:	781a      	ldrb	r2, [r3, #0]
 8004c7e:	2108      	movs	r1, #8
 8004c80:	438a      	bics	r2, r1
 8004c82:	701a      	strb	r2, [r3, #0]
		Inv_Cntrl.Count = Inv_Cntrl.Wave_Shift_Count;
 8004c84:	4b9b      	ldr	r3, [pc, #620]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c86:	22a0      	movs	r2, #160	@ 0xa0
 8004c88:	5a9b      	ldrh	r3, [r3, r2]
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	001a      	movs	r2, r3
 8004c8e:	4b99      	ldr	r3, [pc, #612]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c90:	629a      	str	r2, [r3, #40]	@ 0x28
		Anti_Islanding_Update_Sine_Freq_To_Grid_Freq();
 8004c92:	f7fd fe7d 	bl	8002990 <Anti_Islanding_Update_Sine_Freq_To_Grid_Freq>
	}

	    /////////////////////////////////////////////////////////////////////////////////////////////////////////
	if (Inv_Cntrl.First_Time_State_Entry == 0)
 8004c96:	4b97      	ldr	r3, [pc, #604]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	06db      	lsls	r3, r3, #27
 8004c9c:	0fdb      	lsrs	r3, r3, #31
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d000      	beq.n	8004ca6 <Inv_State_1_Int_Cntrl+0x10e>
 8004ca4:	e122      	b.n	8004eec <Inv_State_1_Int_Cntrl+0x354>
	{
		if(Inv_Cntrl.Count == Inv_Cntrl.Half_Wave_Symm_Count)
 8004ca6:	4b93      	ldr	r3, [pc, #588]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004caa:	4a92      	ldr	r2, [pc, #584]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cac:	21a2      	movs	r1, #162	@ 0xa2
 8004cae:	5a52      	ldrh	r2, [r2, r1]
 8004cb0:	b292      	uxth	r2, r2
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d106      	bne.n	8004cc4 <Inv_State_1_Int_Cntrl+0x12c>
		{
			Inv_Cntrl.Count = Inv_Cntrl.Half_Wave_Symm_Adjst;
 8004cb6:	4b8f      	ldr	r3, [pc, #572]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cb8:	22a4      	movs	r2, #164	@ 0xa4
 8004cba:	5a9b      	ldrh	r3, [r3, r2]
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	001a      	movs	r2, r3
 8004cc0:	4b8c      	ldr	r3, [pc, #560]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cc2:	629a      	str	r2, [r3, #40]	@ 0x28
			 * Since interrupt comes slower than actual freq, our count reaches only 189 in every cycle instead of 192.
			 * In half grid cycle our count reaches 94.5 => 94, now when count reaches exactly Wave_Shift_Count + 94,
			 * we need to advance the count by (192-189)/2 = 1.
			 */
		}
		Inverter_ON();
 8004cc4:	f7fd fbbc 	bl	8002440 <Inverter_ON>

		Inv_Cntrl.V_Batt_ref = V_Batt_390V;
 8004cc8:	4b8a      	ldr	r3, [pc, #552]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cca:	4a8e      	ldr	r2, [pc, #568]	@ (8004f04 <Inv_State_1_Int_Cntrl+0x36c>)
 8004ccc:	621a      	str	r2, [r3, #32]
		Inv_Cntrl.V_Batt_Err = (V_DC_Link_ADC - Inv_Cntrl.V_Batt_ref); //minimize hardware rc filter delays when sensing V_Batt_ADC
 8004cce:	4b8e      	ldr	r3, [pc, #568]	@ (8004f08 <Inv_State_1_Int_Cntrl+0x370>)
 8004cd0:	891b      	ldrh	r3, [r3, #8]
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	001a      	movs	r2, r3
 8004cd6:	4b87      	ldr	r3, [pc, #540]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	1ad2      	subs	r2, r2, r3
 8004cdc:	4b85      	ldr	r3, [pc, #532]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cde:	619a      	str	r2, [r3, #24]

//		Inv_Cntrl.V_Batt_Err = (V_PV_ADC - Inv_Cntrl.V_Batt_ref); //minimize hardware rc filter delays when sensing V_Batt_ADC

		if(Inv_Cntrl.V_Batt_Err > V_Batt_Error_45V)
 8004ce0:	4b84      	ldr	r3, [pc, #528]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	2bb9      	cmp	r3, #185	@ 0xb9
 8004ce6:	dd02      	ble.n	8004cee <Inv_State_1_Int_Cntrl+0x156>
		{
			Inv_Cntrl.V_Batt_Err = V_Batt_Error_45V;
 8004ce8:	4b82      	ldr	r3, [pc, #520]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cea:	22b9      	movs	r2, #185	@ 0xb9
 8004cec:	619a      	str	r2, [r3, #24]
		}

		if(Inv_Cntrl.V_Batt_Err < -(V_Batt_Error_45V))
 8004cee:	4b81      	ldr	r3, [pc, #516]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	33b9      	adds	r3, #185	@ 0xb9
 8004cf4:	da03      	bge.n	8004cfe <Inv_State_1_Int_Cntrl+0x166>
		{
			Inv_Cntrl.V_Batt_Err = -V_Batt_Error_45V;
 8004cf6:	4b7f      	ldr	r3, [pc, #508]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004cf8:	22b9      	movs	r2, #185	@ 0xb9
 8004cfa:	4252      	negs	r2, r2
 8004cfc:	619a      	str	r2, [r3, #24]
		}

		Inv_Cntrl.V_Loop_Proportional_OP = (Inv_Cntrl.V_Batt_Err * Inv_Cntrl.Kp_V_DC_Link_Loop)>>12;
 8004cfe:	4b7d      	ldr	r3, [pc, #500]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	4a7c      	ldr	r2, [pc, #496]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d04:	21bc      	movs	r1, #188	@ 0xbc
 8004d06:	5852      	ldr	r2, [r2, r1]
 8004d08:	4353      	muls	r3, r2
 8004d0a:	131a      	asrs	r2, r3, #12
 8004d0c:	4b79      	ldr	r3, [pc, #484]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d0e:	21c4      	movs	r1, #196	@ 0xc4
 8004d10:	505a      	str	r2, [r3, r1]

		if (Inv_Cntrl.V_Batt_Err >= V_Batt_2V)
 8004d12:	4b78      	ldr	r3, [pc, #480]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	2b07      	cmp	r3, #7
 8004d18:	dd0a      	ble.n	8004d30 <Inv_State_1_Int_Cntrl+0x198>
		{
			Inv_Cntrl.V_Batt_Err_Integ = ((Inv_Cntrl.V_Batt_Err * Inv_Cntrl.Ki_V_DC_Link_Loop)) + Inv_Cntrl.V_Batt_Err_Integ;
 8004d1a:	4b76      	ldr	r3, [pc, #472]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	4a75      	ldr	r2, [pc, #468]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d20:	21c0      	movs	r1, #192	@ 0xc0
 8004d22:	5852      	ldr	r2, [r2, r1]
 8004d24:	435a      	muls	r2, r3
 8004d26:	4b73      	ldr	r3, [pc, #460]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	18d2      	adds	r2, r2, r3
 8004d2c:	4b71      	ldr	r3, [pc, #452]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d2e:	61da      	str	r2, [r3, #28]
		}

		if (Inv_Cntrl.V_Batt_Err <= -(V_Batt_2V))
 8004d30:	4b70      	ldr	r3, [pc, #448]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	3307      	adds	r3, #7
 8004d36:	da0a      	bge.n	8004d4e <Inv_State_1_Int_Cntrl+0x1b6>
		{
			Inv_Cntrl.V_Batt_Err_Integ = ((Inv_Cntrl.V_Batt_Err * Inv_Cntrl.Ki_V_DC_Link_Loop)) + Inv_Cntrl.V_Batt_Err_Integ;
 8004d38:	4b6e      	ldr	r3, [pc, #440]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	4a6d      	ldr	r2, [pc, #436]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d3e:	21c0      	movs	r1, #192	@ 0xc0
 8004d40:	5852      	ldr	r2, [r2, r1]
 8004d42:	435a      	muls	r2, r3
 8004d44:	4b6b      	ldr	r3, [pc, #428]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d46:	69db      	ldr	r3, [r3, #28]
 8004d48:	18d2      	adds	r2, r2, r3
 8004d4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d4c:	61da      	str	r2, [r3, #28]
		}

		if(Inv_Cntrl.V_Batt_Err <= -(V_Batt_10V))
 8004d4e:	4b69      	ldr	r3, [pc, #420]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	3328      	adds	r3, #40	@ 0x28
 8004d54:	da02      	bge.n	8004d5c <Inv_State_1_Int_Cntrl+0x1c4>
		{
			Inv_Cntrl.V_Batt_Err_Integ = 0;
 8004d56:	4b67      	ldr	r3, [pc, #412]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	61da      	str	r2, [r3, #28]
		}

		if(Norm_Rms.I_Inv_Pri >= 840)
 8004d5c:	4b6b      	ldr	r3, [pc, #428]	@ (8004f0c <Inv_State_1_Int_Cntrl+0x374>)
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	23d2      	movs	r3, #210	@ 0xd2
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	429a      	cmp	r2, r3
 8004d66:	db04      	blt.n	8004d72 <Inv_State_1_Int_Cntrl+0x1da>
		{
			Inv_Cntrl.V_Batt_Err_Integ = Inv_Cntrl.V_Batt_Err_Integ - 1;
 8004d68:	4b62      	ldr	r3, [pc, #392]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	1e5a      	subs	r2, r3, #1
 8004d6e:	4b61      	ldr	r3, [pc, #388]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d70:	61da      	str	r2, [r3, #28]
		}
		Batt_V_Err_Integ_Saturator_Code(); // this function contains the code which limits the Inv_Cntrl.V_Batt_Err_Integ value to inverter peak limit
 8004d72:	f7fe f847 	bl	8002e04 <Batt_V_Err_Integ_Saturator_Code>

		Inv_Cntrl.I_Peak_Ref = Inv_Cntrl.V_Batt_Err_Prop_Integ;
 8004d76:	4b5f      	ldr	r3, [pc, #380]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d78:	22c8      	movs	r2, #200	@ 0xc8
 8004d7a:	589a      	ldr	r2, [r3, r2]
 8004d7c:	4b5d      	ldr	r3, [pc, #372]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d7e:	60da      	str	r2, [r3, #12]

			/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

		Inv_Cntrl.I_Ref = (Inv_Cntrl.I_Peak_Ref * Sine_PWM[Inv_Cntrl.Count - 1])>> 12; // multiplying the peak  value with sine reference  : 2000 gives 2000 value
 8004d80:	4b5c      	ldr	r3, [pc, #368]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	4b5b      	ldr	r3, [pc, #364]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d88:	1e59      	subs	r1, r3, #1
 8004d8a:	4b61      	ldr	r3, [pc, #388]	@ (8004f10 <Inv_State_1_Int_Cntrl+0x378>)
 8004d8c:	0089      	lsls	r1, r1, #2
 8004d8e:	58cb      	ldr	r3, [r1, r3]
 8004d90:	4353      	muls	r3, r2
 8004d92:	131a      	asrs	r2, r3, #12
 8004d94:	4b57      	ldr	r3, [pc, #348]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d96:	611a      	str	r2, [r3, #16]

		Inv_Cntrl.I_Error_Inv = (Inv_Cntrl.I_Ref - Norm_ADC.I_Inv_Pri_AC); //  comparing the reference current with inverter current
 8004d98:	4b56      	ldr	r3, [pc, #344]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004d9a:	691a      	ldr	r2, [r3, #16]
 8004d9c:	4b5d      	ldr	r3, [pc, #372]	@ (8004f14 <Inv_State_1_Int_Cntrl+0x37c>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	1ad2      	subs	r2, r2, r3
 8004da2:	4b54      	ldr	r3, [pc, #336]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004da4:	615a      	str	r2, [r3, #20]

		Inv_Cntrl.V_Delta_Generate = ((Inv_Cntrl.I_Error_Inv * (int32_t) Inv_Cntrl.Kp_I_Inv_Loop) >> 12); // voltage generated after the current loop
 8004da6:	4b53      	ldr	r3, [pc, #332]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004da8:	695a      	ldr	r2, [r3, #20]
 8004daa:	4b52      	ldr	r3, [pc, #328]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dae:	4353      	muls	r3, r2
 8004db0:	131a      	asrs	r2, r3, #12
 8004db2:	4b50      	ldr	r3, [pc, #320]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004db4:	609a      	str	r2, [r3, #8]

		V_Delta_Generate_Saturator_Code();   // limiting V_Delta_Generate to 1000
 8004db6:	f7fe f897 	bl	8002ee8 <V_Delta_Generate_Saturator_Code>
		Inv_Cntrl.V_Delta_Generate=Inv_Cntrl.V_Delta_Generate>>3;
 8004dba:	4b4e      	ldr	r3, [pc, #312]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	10da      	asrs	r2, r3, #3
 8004dc0:	4b4c      	ldr	r3, [pc, #304]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dc2:	609a      	str	r2, [r3, #8]


		Inv_Cntrl.V_Batt_For_Mains_Adjst = V_DC_Link_ADC;
 8004dc4:	4b50      	ldr	r3, [pc, #320]	@ (8004f08 <Inv_State_1_Int_Cntrl+0x370>)
 8004dc6:	891b      	ldrh	r3, [r3, #8]
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	001a      	movs	r2, r3
 8004dcc:	4b49      	ldr	r3, [pc, #292]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dce:	65da      	str	r2, [r3, #92]	@ 0x5c
		if(V_DC_Link_ADC<V_Batt_ADC_310V) // 1508 -> 30V
 8004dd0:	4b4d      	ldr	r3, [pc, #308]	@ (8004f08 <Inv_State_1_Int_Cntrl+0x370>)
 8004dd2:	891b      	ldrh	r3, [r3, #8]
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	4a50      	ldr	r2, [pc, #320]	@ (8004f18 <Inv_State_1_Int_Cntrl+0x380>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d802      	bhi.n	8004de2 <Inv_State_1_Int_Cntrl+0x24a>
		{
		 Inv_Cntrl.V_Batt_For_Mains_Adjst = V_Batt_ADC_310V;
 8004ddc:	4b45      	ldr	r3, [pc, #276]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dde:	4a4f      	ldr	r2, [pc, #316]	@ (8004f1c <Inv_State_1_Int_Cntrl+0x384>)
 8004de0:	65da      	str	r2, [r3, #92]	@ 0x5c
		}

		Inv_Cntrl.V_Mains_Adjstr =  (Norm_V_Batt_450V_Lsh_12/Inv_Cntrl.V_Batt_For_Mains_Adjst);
 8004de2:	4b44      	ldr	r3, [pc, #272]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004de6:	0019      	movs	r1, r3
 8004de8:	484d      	ldr	r0, [pc, #308]	@ (8004f20 <Inv_State_1_Int_Cntrl+0x388>)
 8004dea:	f7fb f98d 	bl	8000108 <__udivsi3>
 8004dee:	0003      	movs	r3, r0
 8004df0:	001a      	movs	r2, r3
 8004df2:	4b40      	ldr	r3, [pc, #256]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004df4:	659a      	str	r2, [r3, #88]	@ 0x58

		Inv_Cntrl.V_Mains_FF = ( ( (Norm_ADC.V_Mains_AC * Inv_Cntrl.Divide_1_By_5P3)>>12 )* Inv_Cntrl.V_Mains_Adjstr) >> 12;
 8004df6:	4b47      	ldr	r3, [pc, #284]	@ (8004f14 <Inv_State_1_Int_Cntrl+0x37c>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	4a3e      	ldr	r2, [pc, #248]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004dfc:	21cc      	movs	r1, #204	@ 0xcc
 8004dfe:	5852      	ldr	r2, [r2, r1]
 8004e00:	4353      	muls	r3, r2
 8004e02:	131a      	asrs	r2, r3, #12
 8004e04:	4b3b      	ldr	r3, [pc, #236]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e08:	4353      	muls	r3, r2
 8004e0a:	131b      	asrs	r3, r3, #12
 8004e0c:	001c      	movs	r4, r3
 8004e0e:	17db      	asrs	r3, r3, #31
 8004e10:	001d      	movs	r5, r3
 8004e12:	4b38      	ldr	r3, [pc, #224]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e14:	651c      	str	r4, [r3, #80]	@ 0x50
 8004e16:	655d      	str	r5, [r3, #84]	@ 0x54

		Inv_Cntrl.V_Generate =	(Inv_Cntrl.V_Mains_FF + Inv_Cntrl.V_Delta_Generate); // we are scaling by 0.5 so that we can limit the Inv_Cntrl.V_Generate to fit into duty_cycle values
 8004e18:	4b36      	ldr	r3, [pc, #216]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e1e:	4b35      	ldr	r3, [pc, #212]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	18d3      	adds	r3, r2, r3
 8004e24:	001a      	movs	r2, r3
 8004e26:	4b33      	ldr	r3, [pc, #204]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e28:	605a      	str	r2, [r3, #4]

		V_Generate_Saturator_Code(); // this function has the code which limits the Inv_Cntrl.V_Generate value to V_Peak_Inverter_Capability
 8004e2a:	f7fe f841 	bl	8002eb0 <V_Generate_Saturator_Code>

		Inv_Cntrl.Inv_PWM_50_Percent = PWM_50_percnt;
 8004e2e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f24 <Inv_State_1_Int_Cntrl+0x38c>)
 8004e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e32:	085b      	lsrs	r3, r3, #1
 8004e34:	0019      	movs	r1, r3
 8004e36:	4b2f      	ldr	r3, [pc, #188]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e38:	22d8      	movs	r2, #216	@ 0xd8
 8004e3a:	5099      	str	r1, [r3, r2]

		if(Inv_Cntrl.V_Generate > Inv_Cntrl.Inv_PWM_50_Percent)
 8004e3c:	4b2d      	ldr	r3, [pc, #180]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e3e:	685a      	ldr	r2, [r3, #4]
 8004e40:	4b2c      	ldr	r3, [pc, #176]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e42:	21d8      	movs	r1, #216	@ 0xd8
 8004e44:	585b      	ldr	r3, [r3, r1]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	dd04      	ble.n	8004e54 <Inv_State_1_Int_Cntrl+0x2bc>
		{
			Inv_Cntrl.V_Generate = Inv_Cntrl.Inv_PWM_50_Percent;
 8004e4a:	4b2a      	ldr	r3, [pc, #168]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e4c:	22d8      	movs	r2, #216	@ 0xd8
 8004e4e:	589a      	ldr	r2, [r3, r2]
 8004e50:	4b28      	ldr	r3, [pc, #160]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e52:	605a      	str	r2, [r3, #4]
		}
		if(Inv_Cntrl.V_Generate < -(Inv_Cntrl.Inv_PWM_50_Percent))
 8004e54:	4b27      	ldr	r3, [pc, #156]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e56:	685a      	ldr	r2, [r3, #4]
 8004e58:	4b26      	ldr	r3, [pc, #152]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e5a:	21d8      	movs	r1, #216	@ 0xd8
 8004e5c:	585b      	ldr	r3, [r3, r1]
 8004e5e:	425b      	negs	r3, r3
 8004e60:	429a      	cmp	r2, r3
 8004e62:	da05      	bge.n	8004e70 <Inv_State_1_Int_Cntrl+0x2d8>
		{
			Inv_Cntrl.V_Generate = -Inv_Cntrl.Inv_PWM_50_Percent;
 8004e64:	4b23      	ldr	r3, [pc, #140]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e66:	22d8      	movs	r2, #216	@ 0xd8
 8004e68:	589b      	ldr	r3, [r3, r2]
 8004e6a:	425a      	negs	r2, r3
 8004e6c:	4b21      	ldr	r3, [pc, #132]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e6e:	605a      	str	r2, [r3, #4]
		}

		if(Inv_Cntrl.V_Generate >= 0)
 8004e70:	4b20      	ldr	r3, [pc, #128]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	db0a      	blt.n	8004e8e <Inv_State_1_Int_Cntrl+0x2f6>
		{
			Inv_Cntrl.Duty_Cycle_1 = (Inv_Cntrl.V_Generate)<<1;
 8004e78:	4b1e      	ldr	r3, [pc, #120]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	18db      	adds	r3, r3, r3
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	4b1c      	ldr	r3, [pc, #112]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e84:	859a      	strh	r2, [r3, #44]	@ 0x2c
			Inv_Cntrl.Duty_Cycle_2 = 0;
 8004e86:	4b1b      	ldr	r3, [pc, #108]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	85da      	strh	r2, [r3, #46]	@ 0x2e
 8004e8c:	e00b      	b.n	8004ea6 <Inv_State_1_Int_Cntrl+0x30e>
		}
		else
		{
			Inv_Cntrl.Duty_Cycle_1 = 0;
 8004e8e:	4b19      	ldr	r3, [pc, #100]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	859a      	strh	r2, [r3, #44]	@ 0x2c
			Inv_Cntrl.Duty_Cycle_2 = -((Inv_Cntrl.V_Generate)<<1);
 8004e94:	4b17      	ldr	r3, [pc, #92]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	18db      	adds	r3, r3, r3
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	425b      	negs	r3, r3
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	4b14      	ldr	r3, [pc, #80]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ea4:	85da      	strh	r2, [r3, #46]	@ 0x2e
		}

		if(Inv_Cntrl.I_Peak_Ref >= 65)
 8004ea6:	4b13      	ldr	r3, [pc, #76]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	2b40      	cmp	r3, #64	@ 0x40
 8004eac:	dd09      	ble.n	8004ec2 <Inv_State_1_Int_Cntrl+0x32a>
		{
			Inverter_ON();
 8004eae:	f7fd fac7 	bl	8002440 <Inverter_ON>
			TIM1->BDTR |= TIM_BDTR_MOE; //Main   OC enable MOE bit
 8004eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8004f24 <Inv_State_1_Int_Cntrl+0x38c>)
 8004eb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f24 <Inv_State_1_Int_Cntrl+0x38c>)
 8004eb8:	2180      	movs	r1, #128	@ 0x80
 8004eba:	0209      	lsls	r1, r1, #8
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	645a      	str	r2, [r3, #68]	@ 0x44
 8004ec0:	e00a      	b.n	8004ed8 <Inv_State_1_Int_Cntrl+0x340>
		}
		else
		{
			Inv_Cntrl.I_Peak_Ref = 0;
 8004ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	60da      	str	r2, [r3, #12]
			Inverter_OFF();
 8004ec8:	f7fd fa30 	bl	800232c <Inverter_OFF>
			TIM1->BDTR &= ~TIM_BDTR_MOE; //Main   OC enable MOE bit
 8004ecc:	4b15      	ldr	r3, [pc, #84]	@ (8004f24 <Inv_State_1_Int_Cntrl+0x38c>)
 8004ece:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ed0:	4b14      	ldr	r3, [pc, #80]	@ (8004f24 <Inv_State_1_Int_Cntrl+0x38c>)
 8004ed2:	4915      	ldr	r1, [pc, #84]	@ (8004f28 <Inv_State_1_Int_Cntrl+0x390>)
 8004ed4:	400a      	ands	r2, r1
 8004ed6:	645a      	str	r2, [r3, #68]	@ 0x44

//		Inv_Cntrl.Duty_Cycle_1 = ((PWM_50_percnt) + (Inv_Cntrl.V_Generate));
//
//		Inv_Cntrl.Duty_Cycle_2 = ((PWM_50_percnt) - (Inv_Cntrl.V_Generate));

		TIM1->CCR2 = Inv_Cntrl.Duty_Cycle_1; // these two lines denote the values to be send to the  CCR register
 8004ed8:	4b06      	ldr	r3, [pc, #24]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004eda:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	4b11      	ldr	r3, [pc, #68]	@ (8004f24 <Inv_State_1_Int_Cntrl+0x38c>)
 8004ee0:	639a      	str	r2, [r3, #56]	@ 0x38

		TIM1->CCR3 = Inv_Cntrl.Duty_Cycle_2;
 8004ee2:	4b04      	ldr	r3, [pc, #16]	@ (8004ef4 <Inv_State_1_Int_Cntrl+0x35c>)
 8004ee4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8004f24 <Inv_State_1_Int_Cntrl+0x38c>)
 8004eea:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
}
 8004eec:	46c0      	nop			@ (mov r8, r8)
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bdb0      	pop	{r4, r5, r7, pc}
 8004ef2:	46c0      	nop			@ (mov r8, r8)
 8004ef4:	200002b0 	.word	0x200002b0
 8004ef8:	20000140 	.word	0x20000140
 8004efc:	200001f4 	.word	0x200001f4
 8004f00:	000176ff 	.word	0x000176ff
 8004f04:	00000654 	.word	0x00000654
 8004f08:	200005a0 	.word	0x200005a0
 8004f0c:	200000e8 	.word	0x200000e8
 8004f10:	080096e0 	.word	0x080096e0
 8004f14:	20000078 	.word	0x20000078
 8004f18:	0000051a 	.word	0x0000051a
 8004f1c:	0000051b 	.word	0x0000051b
 8004f20:	0069600c 	.word	0x0069600c
 8004f24:	40012c00 	.word	0x40012c00
 8004f28:	ffff7fff 	.word	0xffff7fff

08004f2c <PV_State_0_Int_Cntrl_Fn>:

void PV_State_0_Int_Cntrl_Fn()
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	af00      	add	r7, sp, #0
	if (PV_Cntrl.First_Time_State_Entry != 0)
 8004f30:	4b40      	ldr	r3, [pc, #256]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	069b      	lsls	r3, r3, #26
 8004f36:	0fdb      	lsrs	r3, r3, #31
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d02d      	beq.n	8004f9a <PV_State_0_Int_Cntrl_Fn+0x6e>
	{
		PV_Cntrl.Delta_Duty 	= 1; //refers to 1V
 8004f3e:	4b3d      	ldr	r3, [pc, #244]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f40:	2201      	movs	r2, #1
 8004f42:	81da      	strh	r2, [r3, #14]
		PV_Cntrl.Duty_Cycle 	= 0;
 8004f44:	4b3b      	ldr	r3, [pc, #236]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	819a      	strh	r2, [r3, #12]
		PV_Cntrl.Duty_Dec 		= 0;
 8004f4a:	4b3a      	ldr	r3, [pc, #232]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f4c:	781a      	ldrb	r2, [r3, #0]
 8004f4e:	2102      	movs	r1, #2
 8004f50:	438a      	bics	r2, r1
 8004f52:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.Duty_Inc 		= 0;
 8004f54:	4b37      	ldr	r3, [pc, #220]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f56:	781a      	ldrb	r2, [r3, #0]
 8004f58:	2101      	movs	r1, #1
 8004f5a:	438a      	bics	r2, r1
 8004f5c:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.Duty_Sweep_Mode = 1;
 8004f5e:	4b35      	ldr	r3, [pc, #212]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f60:	781a      	ldrb	r2, [r3, #0]
 8004f62:	2104      	movs	r1, #4
 8004f64:	430a      	orrs	r2, r1
 8004f66:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.Power_New 		        = 0;
 8004f68:	4b32      	ldr	r3, [pc, #200]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	609a      	str	r2, [r3, #8]
		PV_Cntrl.Power_Old 		        = 0;
 8004f6e:	4b31      	ldr	r3, [pc, #196]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	605a      	str	r2, [r3, #4]
		PV_Cntrl.State 			        = 0;
 8004f74:	4b2f      	ldr	r3, [pc, #188]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f76:	2200      	movs	r2, #0
 8004f78:	705a      	strb	r2, [r3, #1]
		PV_Cntrl.I_PV_Soft_Limit_Flag   = 0;
 8004f7a:	4b2e      	ldr	r3, [pc, #184]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f7c:	781a      	ldrb	r2, [r3, #0]
 8004f7e:	2108      	movs	r1, #8
 8004f80:	438a      	bics	r2, r1
 8004f82:	701a      	strb	r2, [r3, #0]
		PV_Cntrl.First_Time_State_Entry = 0;
 8004f84:	4b2b      	ldr	r3, [pc, #172]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8004f86:	781a      	ldrb	r2, [r3, #0]
 8004f88:	2120      	movs	r1, #32
 8004f8a:	438a      	bics	r2, r1
 8004f8c:	701a      	strb	r2, [r3, #0]

		Cntr.Mppt_Loop 			= 0;
 8004f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8005038 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	609a      	str	r2, [r3, #8]
		Cntr.PV_EOS0 			= 0;
 8004f94:	4b28      	ldr	r3, [pc, #160]	@ (8005038 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8004f96:	2200      	movs	r2, #0
 8004f98:	611a      	str	r2, [r3, #16]
	}
	MPPT_OFF();
 8004f9a:	f7fd fa5f 	bl	800245c <MPPT_OFF>

	if (V_PV_Inside_Avg_Limits_Cutin)
 8004f9e:	4b27      	ldr	r3, [pc, #156]	@ (800503c <PV_State_0_Int_Cntrl_Fn+0x110>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a27      	ldr	r2, [pc, #156]	@ (8005040 <PV_State_0_Int_Cntrl_Fn+0x114>)
 8004fa4:	8852      	ldrh	r2, [r2, #2]
 8004fa6:	b292      	uxth	r2, r2
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d810      	bhi.n	8004fce <PV_State_0_Int_Cntrl_Fn+0xa2>
 8004fac:	4b23      	ldr	r3, [pc, #140]	@ (800503c <PV_State_0_Int_Cntrl_Fn+0x110>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a23      	ldr	r2, [pc, #140]	@ (8005040 <PV_State_0_Int_Cntrl_Fn+0x114>)
 8004fb2:	88d2      	ldrh	r2, [r2, #6]
 8004fb4:	b292      	uxth	r2, r2
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d309      	bcc.n	8004fce <PV_State_0_Int_Cntrl_Fn+0xa2>
	{
		Fast_Limit_Flags.V_PV = 0;
 8004fba:	4b22      	ldr	r3, [pc, #136]	@ (8005044 <PV_State_0_Int_Cntrl_Fn+0x118>)
 8004fbc:	881a      	ldrh	r2, [r3, #0]
 8004fbe:	2108      	movs	r1, #8
 8004fc0:	438a      	bics	r2, r1
 8004fc2:	801a      	strh	r2, [r3, #0]
		Avg_Limit_Flags.V_PV = 0;
 8004fc4:	4b20      	ldr	r3, [pc, #128]	@ (8005048 <PV_State_0_Int_Cntrl_Fn+0x11c>)
 8004fc6:	881a      	ldrh	r2, [r3, #0]
 8004fc8:	2108      	movs	r1, #8
 8004fca:	438a      	bics	r2, r1
 8004fcc:	801a      	strh	r2, [r3, #0]
	}

	if (V_Batt_Inside_Avg_Limits_Cutin)
 8004fce:	4b1b      	ldr	r3, [pc, #108]	@ (800503c <PV_State_0_Int_Cntrl_Fn+0x110>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	4a1b      	ldr	r2, [pc, #108]	@ (8005040 <PV_State_0_Int_Cntrl_Fn+0x114>)
 8004fd4:	8992      	ldrh	r2, [r2, #12]
 8004fd6:	b292      	uxth	r2, r2
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d213      	bcs.n	8005004 <PV_State_0_Int_Cntrl_Fn+0xd8>
 8004fdc:	4b17      	ldr	r3, [pc, #92]	@ (800503c <PV_State_0_Int_Cntrl_Fn+0x110>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	4a17      	ldr	r2, [pc, #92]	@ (8005040 <PV_State_0_Int_Cntrl_Fn+0x114>)
 8004fe2:	8a12      	ldrh	r2, [r2, #16]
 8004fe4:	b292      	uxth	r2, r2
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d90c      	bls.n	8005004 <PV_State_0_Int_Cntrl_Fn+0xd8>
	{
		Fast_Limit_Flags.V_Batt = 0;
 8004fea:	4b16      	ldr	r3, [pc, #88]	@ (8005044 <PV_State_0_Int_Cntrl_Fn+0x118>)
 8004fec:	881a      	ldrh	r2, [r3, #0]
 8004fee:	2120      	movs	r1, #32
 8004ff0:	438a      	bics	r2, r1
 8004ff2:	801a      	strh	r2, [r3, #0]
		Avg_Limit_Flags.V_Batt = 0;
 8004ff4:	4b14      	ldr	r3, [pc, #80]	@ (8005048 <PV_State_0_Int_Cntrl_Fn+0x11c>)
 8004ff6:	881a      	ldrh	r2, [r3, #0]
 8004ff8:	2120      	movs	r1, #32
 8004ffa:	438a      	bics	r2, r1
 8004ffc:	801a      	strh	r2, [r3, #0]
		Debug_Grid_Tie.B = 0;
 8004ffe:	4b13      	ldr	r3, [pc, #76]	@ (800504c <PV_State_0_Int_Cntrl_Fn+0x120>)
 8005000:	2200      	movs	r2, #0
 8005002:	805a      	strh	r2, [r3, #2]
	}

//	if ((!Fast_Limit_Flags.V_PV) && (!Avg_Limit_Flags.V_PV) && (Fast_Limit_Flags.V_Batt) && (Avg_Limit_Flags.V_Batt))
//	{
		Cntr.PV_EOS0 = Cntr.PV_EOS0 + 1;            // end of state 0  counter
 8005004:	4b0c      	ldr	r3, [pc, #48]	@ (8005038 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	1c5a      	adds	r2, r3, #1
 800500a:	4b0b      	ldr	r3, [pc, #44]	@ (8005038 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 800500c:	611a      	str	r2, [r3, #16]
		if (Cntr.PV_EOS0 >= Five_Second_Count) // this counter introduces 5 seconds delay before going to state 1
 800500e:	4b0a      	ldr	r3, [pc, #40]	@ (8005038 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	4a0f      	ldr	r2, [pc, #60]	@ (8005050 <PV_State_0_Int_Cntrl_Fn+0x124>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d90a      	bls.n	800502e <PV_State_0_Int_Cntrl_Fn+0x102>
		{
			PV_Cntrl.State = 1;
 8005018:	4b06      	ldr	r3, [pc, #24]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 800501a:	2201      	movs	r2, #1
 800501c:	705a      	strb	r2, [r3, #1]
			PV_Cntrl.First_Time_State_Entry = 1;
 800501e:	4b05      	ldr	r3, [pc, #20]	@ (8005034 <PV_State_0_Int_Cntrl_Fn+0x108>)
 8005020:	781a      	ldrb	r2, [r3, #0]
 8005022:	2120      	movs	r1, #32
 8005024:	430a      	orrs	r2, r1
 8005026:	701a      	strb	r2, [r3, #0]
			Cntr.PV_EOS0 = 0;
 8005028:	4b03      	ldr	r3, [pc, #12]	@ (8005038 <PV_State_0_Int_Cntrl_Fn+0x10c>)
 800502a:	2200      	movs	r2, #0
 800502c:	611a      	str	r2, [r3, #16]
//	else
//	{
//		Cntr.PV_EOS0 = 0;
//	}

}
 800502e:	46c0      	nop			@ (mov r8, r8)
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	20000390 	.word	0x20000390
 8005038:	20000140 	.word	0x20000140
 800503c:	200000b8 	.word	0x200000b8
 8005040:	200001c0 	.word	0x200001c0
 8005044:	200002a4 	.word	0x200002a4
 8005048:	200002ac 	.word	0x200002ac
 800504c:	200004b4 	.word	0x200004b4
 8005050:	0000bb7f 	.word	0x0000bb7f

08005054 <PV_State_1_Int_Cntrl_Fn>:

void PV_State_1_Int_Cntrl_Fn()
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
	if (PV_Cntrl.First_Time_State_Entry != 0)
 8005058:	4b4b      	ldr	r3, [pc, #300]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	069b      	lsls	r3, r3, #26
 800505e:	0fdb      	lsrs	r3, r3, #31
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d014      	beq.n	8005090 <PV_State_1_Int_Cntrl_Fn+0x3c>
	{
		PV_Cntrl.First_Time_State_Entry = 0;
 8005066:	4b48      	ldr	r3, [pc, #288]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005068:	781a      	ldrb	r2, [r3, #0]
 800506a:	2120      	movs	r1, #32
 800506c:	438a      	bics	r2, r1
 800506e:	701a      	strb	r2, [r3, #0]
		MPPT_ON();
 8005070:	f7fd fa04 	bl	800247c <MPPT_ON>

		TIM14->CCR1 = ((V_PV_ADC>>2) - (V_PV_ADC>>3));
 8005074:	4b45      	ldr	r3, [pc, #276]	@ (800518c <PV_State_1_Int_Cntrl_Fn+0x138>)
 8005076:	88db      	ldrh	r3, [r3, #6]
 8005078:	b29b      	uxth	r3, r3
 800507a:	089b      	lsrs	r3, r3, #2
 800507c:	b29b      	uxth	r3, r3
 800507e:	001a      	movs	r2, r3
 8005080:	4b42      	ldr	r3, [pc, #264]	@ (800518c <PV_State_1_Int_Cntrl_Fn+0x138>)
 8005082:	88db      	ldrh	r3, [r3, #6]
 8005084:	b29b      	uxth	r3, r3
 8005086:	08db      	lsrs	r3, r3, #3
 8005088:	b29b      	uxth	r3, r3
 800508a:	1ad2      	subs	r2, r2, r3
 800508c:	4b40      	ldr	r3, [pc, #256]	@ (8005190 <PV_State_1_Int_Cntrl_Fn+0x13c>)
 800508e:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	if (Cntr.Mppt_Loop >= Two_Hundred_ms_Count)      // for every 200 milli second
 8005090:	4b40      	ldr	r3, [pc, #256]	@ (8005194 <PV_State_1_Int_Cntrl_Fn+0x140>)
 8005092:	689a      	ldr	r2, [r3, #8]
 8005094:	23f0      	movs	r3, #240	@ 0xf0
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	429a      	cmp	r2, r3
 800509a:	d200      	bcs.n	800509e <PV_State_1_Int_Cntrl_Fn+0x4a>
 800509c:	e071      	b.n	8005182 <PV_State_1_Int_Cntrl_Fn+0x12e>
	{
		Cntr.Mppt_Loop = 0;
 800509e:	4b3d      	ldr	r3, [pc, #244]	@ (8005194 <PV_State_1_Int_Cntrl_Fn+0x140>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	609a      	str	r2, [r3, #8]
		PV_Cntrl.Power_New = Norm_ADC.Mains_Power_Mean;
 80050a4:	4b3c      	ldr	r3, [pc, #240]	@ (8005198 <PV_State_1_Int_Cntrl_Fn+0x144>)
 80050a6:	699a      	ldr	r2, [r3, #24]
 80050a8:	4b37      	ldr	r3, [pc, #220]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050aa:	609a      	str	r2, [r3, #8]
		if (PV_Cntrl.Duty_Sweep_Mode == 1) // 1 means previously we have  incremented the duty cycle and ; 0 means we have decremented the duty cycle ; some other number means nothing has been done previously
 80050ac:	4b36      	ldr	r3, [pc, #216]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	075b      	lsls	r3, r3, #29
 80050b2:	0fdb      	lsrs	r3, r3, #31
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d11b      	bne.n	80050f2 <PV_State_1_Int_Cntrl_Fn+0x9e>
		{
			if (PV_Cntrl.Power_New >= PV_Cntrl.Power_Old)
 80050ba:	4b33      	ldr	r3, [pc, #204]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050bc:	689a      	ldr	r2, [r3, #8]
 80050be:	4b32      	ldr	r3, [pc, #200]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	db0a      	blt.n	80050dc <PV_State_1_Int_Cntrl_Fn+0x88>
			{
				PV_Cntrl.Duty_Inc = 1;
 80050c6:	4b30      	ldr	r3, [pc, #192]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050c8:	781a      	ldrb	r2, [r3, #0]
 80050ca:	2101      	movs	r1, #1
 80050cc:	430a      	orrs	r2, r1
 80050ce:	701a      	strb	r2, [r3, #0]
				PV_Cntrl.Duty_Dec = 0;
 80050d0:	4b2d      	ldr	r3, [pc, #180]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050d2:	781a      	ldrb	r2, [r3, #0]
 80050d4:	2102      	movs	r1, #2
 80050d6:	438a      	bics	r2, r1
 80050d8:	701a      	strb	r2, [r3, #0]
 80050da:	e02c      	b.n	8005136 <PV_State_1_Int_Cntrl_Fn+0xe2>
			}
			else
			{
				PV_Cntrl.Duty_Inc = 0;
 80050dc:	4b2a      	ldr	r3, [pc, #168]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050de:	781a      	ldrb	r2, [r3, #0]
 80050e0:	2101      	movs	r1, #1
 80050e2:	438a      	bics	r2, r1
 80050e4:	701a      	strb	r2, [r3, #0]
				PV_Cntrl.Duty_Dec = 1;
 80050e6:	4b28      	ldr	r3, [pc, #160]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050e8:	781a      	ldrb	r2, [r3, #0]
 80050ea:	2102      	movs	r1, #2
 80050ec:	430a      	orrs	r2, r1
 80050ee:	701a      	strb	r2, [r3, #0]
 80050f0:	e021      	b.n	8005136 <PV_State_1_Int_Cntrl_Fn+0xe2>
			}
		}
		else if (PV_Cntrl.Duty_Sweep_Mode == 0)
 80050f2:	4b25      	ldr	r3, [pc, #148]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	075b      	lsls	r3, r3, #29
 80050f8:	0fdb      	lsrs	r3, r3, #31
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d11a      	bne.n	8005136 <PV_State_1_Int_Cntrl_Fn+0xe2>
		{
			if (PV_Cntrl.Power_New >= PV_Cntrl.Power_Old)
 8005100:	4b21      	ldr	r3, [pc, #132]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	4b20      	ldr	r3, [pc, #128]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	429a      	cmp	r2, r3
 800510a:	db0a      	blt.n	8005122 <PV_State_1_Int_Cntrl_Fn+0xce>
			{
				PV_Cntrl.Duty_Inc = 0;
 800510c:	4b1e      	ldr	r3, [pc, #120]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800510e:	781a      	ldrb	r2, [r3, #0]
 8005110:	2101      	movs	r1, #1
 8005112:	438a      	bics	r2, r1
 8005114:	701a      	strb	r2, [r3, #0]
				PV_Cntrl.Duty_Dec = 1;
 8005116:	4b1c      	ldr	r3, [pc, #112]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005118:	781a      	ldrb	r2, [r3, #0]
 800511a:	2102      	movs	r1, #2
 800511c:	430a      	orrs	r2, r1
 800511e:	701a      	strb	r2, [r3, #0]
 8005120:	e009      	b.n	8005136 <PV_State_1_Int_Cntrl_Fn+0xe2>
			}
			else
			{
				PV_Cntrl.Duty_Inc = 1;
 8005122:	4b19      	ldr	r3, [pc, #100]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005124:	781a      	ldrb	r2, [r3, #0]
 8005126:	2101      	movs	r1, #1
 8005128:	430a      	orrs	r2, r1
 800512a:	701a      	strb	r2, [r3, #0]
				PV_Cntrl.Duty_Dec = 0;
 800512c:	4b16      	ldr	r3, [pc, #88]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800512e:	781a      	ldrb	r2, [r3, #0]
 8005130:	2102      	movs	r1, #2
 8005132:	438a      	bics	r2, r1
 8005134:	701a      	strb	r2, [r3, #0]
			}
		}

		PV_Cntrl.Power_Old = PV_Cntrl.Power_New;
 8005136:	4b14      	ldr	r3, [pc, #80]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005138:	689a      	ldr	r2, [r3, #8]
 800513a:	4b13      	ldr	r3, [pc, #76]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 800513c:	605a      	str	r2, [r3, #4]

		if(MPPT_PWM_Channel<=(175))//if duty cycle too less
 800513e:	4b14      	ldr	r3, [pc, #80]	@ (8005190 <PV_State_1_Int_Cntrl_Fn+0x13c>)
 8005140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005142:	2baf      	cmp	r3, #175	@ 0xaf
 8005144:	d809      	bhi.n	800515a <PV_State_1_Int_Cntrl_Fn+0x106>
		{
			PV_Cntrl.Duty_Inc = 1;
 8005146:	4b10      	ldr	r3, [pc, #64]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005148:	781a      	ldrb	r2, [r3, #0]
 800514a:	2101      	movs	r1, #1
 800514c:	430a      	orrs	r2, r1
 800514e:	701a      	strb	r2, [r3, #0]
			PV_Cntrl.Duty_Dec = 0;
 8005150:	4b0d      	ldr	r3, [pc, #52]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005152:	781a      	ldrb	r2, [r3, #0]
 8005154:	2102      	movs	r1, #2
 8005156:	438a      	bics	r2, r1
 8005158:	701a      	strb	r2, [r3, #0]
		}

		if(MPPT_PWM_Channel >= (400)) //if duty >90%
 800515a:	4b0d      	ldr	r3, [pc, #52]	@ (8005190 <PV_State_1_Int_Cntrl_Fn+0x13c>)
 800515c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800515e:	23c8      	movs	r3, #200	@ 0xc8
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	429a      	cmp	r2, r3
 8005164:	d309      	bcc.n	800517a <PV_State_1_Int_Cntrl_Fn+0x126>
		{
			PV_Cntrl.Duty_Inc = 0;
 8005166:	4b08      	ldr	r3, [pc, #32]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005168:	781a      	ldrb	r2, [r3, #0]
 800516a:	2101      	movs	r1, #1
 800516c:	438a      	bics	r2, r1
 800516e:	701a      	strb	r2, [r3, #0]
			PV_Cntrl.Duty_Dec = 1;
 8005170:	4b05      	ldr	r3, [pc, #20]	@ (8005188 <PV_State_1_Int_Cntrl_Fn+0x134>)
 8005172:	781a      	ldrb	r2, [r3, #0]
 8005174:	2102      	movs	r1, #2
 8005176:	430a      	orrs	r2, r1
 8005178:	701a      	strb	r2, [r3, #0]
		}

		// please do not change the sequence of the next two function calls below
			PV_Duty_Dec_Code();
 800517a:	f7fd fb83 	bl	8002884 <PV_Duty_Dec_Code>

			PV_Duty_Inc_Code();
 800517e:	f7fd fbb5 	bl	80028ec <PV_Duty_Inc_Code>
	}
}
 8005182:	46c0      	nop			@ (mov r8, r8)
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	20000390 	.word	0x20000390
 800518c:	200005a0 	.word	0x200005a0
 8005190:	40002000 	.word	0x40002000
 8005194:	20000140 	.word	0x20000140
 8005198:	20000078 	.word	0x20000078

0800519c <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	2207      	movs	r2, #7
 80051ac:	4393      	bics	r3, r2
 80051ae:	001a      	movs	r2, r3
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	431a      	orrs	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	615a      	str	r2, [r3, #20]
}
 80051b8:	46c0      	nop			@ (mov r8, r8)
 80051ba:	46bd      	mov	sp, r7
 80051bc:	b002      	add	sp, #8
 80051be:	bd80      	pop	{r7, pc}

080051c0 <LL_ADC_REG_SetTriggerEdge>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	4a05      	ldr	r2, [pc, #20]	@ (80051e4 <LL_ADC_REG_SetTriggerEdge+0x24>)
 80051d0:	401a      	ands	r2, r3
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	431a      	orrs	r2, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	60da      	str	r2, [r3, #12]
}
 80051da:	46c0      	nop			@ (mov r8, r8)
 80051dc:	46bd      	mov	sp, r7
 80051de:	b002      	add	sp, #8
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	46c0      	nop			@ (mov r8, r8)
 80051e4:	fffff3ff 	.word	0xfffff3ff

080051e8 <LL_ADC_REG_SetSequencerScanDirection>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	2204      	movs	r2, #4
 80051f8:	4393      	bics	r3, r2
 80051fa:	001a      	movs	r2, r3
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	431a      	orrs	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	60da      	str	r2, [r3, #12]
}
 8005204:	46c0      	nop			@ (mov r8, r8)
 8005206:	46bd      	mov	sp, r7
 8005208:	b002      	add	sp, #8
 800520a:	bd80      	pop	{r7, pc}

0800520c <LL_ADC_REG_SetSequencerChAdd>:
  *         
  *         (1) On STM32F0, parameter not available on all devices: all devices except STM32F030x6, STM32F030x8, STM32F030xC, STM32F070x6, STM32F070xB.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	035b      	lsls	r3, r3, #13
 800521e:	0b5b      	lsrs	r3, r3, #13
 8005220:	431a      	orrs	r2, r3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005226:	46c0      	nop			@ (mov r8, r8)
 8005228:	46bd      	mov	sp, r7
 800522a:	b002      	add	sp, #8
 800522c:	bd80      	pop	{r7, pc}
	...

08005230 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	3b01      	subs	r3, #1
 8005240:	4a0b      	ldr	r2, [pc, #44]	@ (8005270 <LL_DMA_SetDataTransferDirection+0x40>)
 8005242:	5cd3      	ldrb	r3, [r2, r3]
 8005244:	001a      	movs	r2, r3
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	18d3      	adds	r3, r2, r3
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a09      	ldr	r2, [pc, #36]	@ (8005274 <LL_DMA_SetDataTransferDirection+0x44>)
 800524e:	4013      	ands	r3, r2
 8005250:	0019      	movs	r1, r3
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	3b01      	subs	r3, #1
 8005256:	4a06      	ldr	r2, [pc, #24]	@ (8005270 <LL_DMA_SetDataTransferDirection+0x40>)
 8005258:	5cd3      	ldrb	r3, [r2, r3]
 800525a:	001a      	movs	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	18d3      	adds	r3, r2, r3
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	430a      	orrs	r2, r1
 8005264:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8005266:	46c0      	nop			@ (mov r8, r8)
 8005268:	46bd      	mov	sp, r7
 800526a:	b004      	add	sp, #16
 800526c:	bd80      	pop	{r7, pc}
 800526e:	46c0      	nop			@ (mov r8, r8)
 8005270:	080099e0 	.word	0x080099e0
 8005274:	ffffbfef 	.word	0xffffbfef

08005278 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	3b01      	subs	r3, #1
 8005288:	4a0b      	ldr	r2, [pc, #44]	@ (80052b8 <LL_DMA_SetMode+0x40>)
 800528a:	5cd3      	ldrb	r3, [r2, r3]
 800528c:	001a      	movs	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	18d3      	adds	r3, r2, r3
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2220      	movs	r2, #32
 8005296:	4393      	bics	r3, r2
 8005298:	0019      	movs	r1, r3
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	3b01      	subs	r3, #1
 800529e:	4a06      	ldr	r2, [pc, #24]	@ (80052b8 <LL_DMA_SetMode+0x40>)
 80052a0:	5cd3      	ldrb	r3, [r2, r3]
 80052a2:	001a      	movs	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	18d3      	adds	r3, r2, r3
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	430a      	orrs	r2, r1
 80052ac:	601a      	str	r2, [r3, #0]
             Mode);
}
 80052ae:	46c0      	nop			@ (mov r8, r8)
 80052b0:	46bd      	mov	sp, r7
 80052b2:	b004      	add	sp, #16
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	46c0      	nop			@ (mov r8, r8)
 80052b8:	080099e0 	.word	0x080099e0

080052bc <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	3b01      	subs	r3, #1
 80052cc:	4a0b      	ldr	r2, [pc, #44]	@ (80052fc <LL_DMA_SetPeriphIncMode+0x40>)
 80052ce:	5cd3      	ldrb	r3, [r2, r3]
 80052d0:	001a      	movs	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	18d3      	adds	r3, r2, r3
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2240      	movs	r2, #64	@ 0x40
 80052da:	4393      	bics	r3, r2
 80052dc:	0019      	movs	r1, r3
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	3b01      	subs	r3, #1
 80052e2:	4a06      	ldr	r2, [pc, #24]	@ (80052fc <LL_DMA_SetPeriphIncMode+0x40>)
 80052e4:	5cd3      	ldrb	r3, [r2, r3]
 80052e6:	001a      	movs	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	18d3      	adds	r3, r2, r3
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 80052f2:	46c0      	nop			@ (mov r8, r8)
 80052f4:	46bd      	mov	sp, r7
 80052f6:	b004      	add	sp, #16
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	46c0      	nop			@ (mov r8, r8)
 80052fc:	080099e0 	.word	0x080099e0

08005300 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	3b01      	subs	r3, #1
 8005310:	4a0b      	ldr	r2, [pc, #44]	@ (8005340 <LL_DMA_SetMemoryIncMode+0x40>)
 8005312:	5cd3      	ldrb	r3, [r2, r3]
 8005314:	001a      	movs	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	18d3      	adds	r3, r2, r3
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2280      	movs	r2, #128	@ 0x80
 800531e:	4393      	bics	r3, r2
 8005320:	0019      	movs	r1, r3
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	3b01      	subs	r3, #1
 8005326:	4a06      	ldr	r2, [pc, #24]	@ (8005340 <LL_DMA_SetMemoryIncMode+0x40>)
 8005328:	5cd3      	ldrb	r3, [r2, r3]
 800532a:	001a      	movs	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	18d3      	adds	r3, r2, r3
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	430a      	orrs	r2, r1
 8005334:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8005336:	46c0      	nop			@ (mov r8, r8)
 8005338:	46bd      	mov	sp, r7
 800533a:	b004      	add	sp, #16
 800533c:	bd80      	pop	{r7, pc}
 800533e:	46c0      	nop			@ (mov r8, r8)
 8005340:	080099e0 	.word	0x080099e0

08005344 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	3b01      	subs	r3, #1
 8005354:	4a0b      	ldr	r2, [pc, #44]	@ (8005384 <LL_DMA_SetPeriphSize+0x40>)
 8005356:	5cd3      	ldrb	r3, [r2, r3]
 8005358:	001a      	movs	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	18d3      	adds	r3, r2, r3
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a09      	ldr	r2, [pc, #36]	@ (8005388 <LL_DMA_SetPeriphSize+0x44>)
 8005362:	4013      	ands	r3, r2
 8005364:	0019      	movs	r1, r3
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	3b01      	subs	r3, #1
 800536a:	4a06      	ldr	r2, [pc, #24]	@ (8005384 <LL_DMA_SetPeriphSize+0x40>)
 800536c:	5cd3      	ldrb	r3, [r2, r3]
 800536e:	001a      	movs	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	18d3      	adds	r3, r2, r3
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	430a      	orrs	r2, r1
 8005378:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 800537a:	46c0      	nop			@ (mov r8, r8)
 800537c:	46bd      	mov	sp, r7
 800537e:	b004      	add	sp, #16
 8005380:	bd80      	pop	{r7, pc}
 8005382:	46c0      	nop			@ (mov r8, r8)
 8005384:	080099e0 	.word	0x080099e0
 8005388:	fffffcff 	.word	0xfffffcff

0800538c <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	3b01      	subs	r3, #1
 800539c:	4a0b      	ldr	r2, [pc, #44]	@ (80053cc <LL_DMA_SetMemorySize+0x40>)
 800539e:	5cd3      	ldrb	r3, [r2, r3]
 80053a0:	001a      	movs	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	18d3      	adds	r3, r2, r3
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a09      	ldr	r2, [pc, #36]	@ (80053d0 <LL_DMA_SetMemorySize+0x44>)
 80053aa:	4013      	ands	r3, r2
 80053ac:	0019      	movs	r1, r3
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	3b01      	subs	r3, #1
 80053b2:	4a06      	ldr	r2, [pc, #24]	@ (80053cc <LL_DMA_SetMemorySize+0x40>)
 80053b4:	5cd3      	ldrb	r3, [r2, r3]
 80053b6:	001a      	movs	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	18d3      	adds	r3, r2, r3
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	430a      	orrs	r2, r1
 80053c0:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 80053c2:	46c0      	nop			@ (mov r8, r8)
 80053c4:	46bd      	mov	sp, r7
 80053c6:	b004      	add	sp, #16
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	46c0      	nop			@ (mov r8, r8)
 80053cc:	080099e0 	.word	0x080099e0
 80053d0:	fffff3ff 	.word	0xfffff3ff

080053d4 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	3b01      	subs	r3, #1
 80053e4:	4a0b      	ldr	r2, [pc, #44]	@ (8005414 <LL_DMA_SetChannelPriorityLevel+0x40>)
 80053e6:	5cd3      	ldrb	r3, [r2, r3]
 80053e8:	001a      	movs	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	18d3      	adds	r3, r2, r3
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a09      	ldr	r2, [pc, #36]	@ (8005418 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80053f2:	4013      	ands	r3, r2
 80053f4:	0019      	movs	r1, r3
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	3b01      	subs	r3, #1
 80053fa:	4a06      	ldr	r2, [pc, #24]	@ (8005414 <LL_DMA_SetChannelPriorityLevel+0x40>)
 80053fc:	5cd3      	ldrb	r3, [r2, r3]
 80053fe:	001a      	movs	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	18d3      	adds	r3, r2, r3
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	430a      	orrs	r2, r1
 8005408:	601a      	str	r2, [r3, #0]
             Priority);
}
 800540a:	46c0      	nop			@ (mov r8, r8)
 800540c:	46bd      	mov	sp, r7
 800540e:	b004      	add	sp, #16
 8005410:	bd80      	pop	{r7, pc}
 8005412:	46c0      	nop			@ (mov r8, r8)
 8005414:	080099e0 	.word	0x080099e0
 8005418:	ffffcfff 	.word	0xffffcfff

0800541c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8005424:	4b07      	ldr	r3, [pc, #28]	@ (8005444 <LL_AHB1_GRP1_EnableClock+0x28>)
 8005426:	6959      	ldr	r1, [r3, #20]
 8005428:	4b06      	ldr	r3, [pc, #24]	@ (8005444 <LL_AHB1_GRP1_EnableClock+0x28>)
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	430a      	orrs	r2, r1
 800542e:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8005430:	4b04      	ldr	r3, [pc, #16]	@ (8005444 <LL_AHB1_GRP1_EnableClock+0x28>)
 8005432:	695b      	ldr	r3, [r3, #20]
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	4013      	ands	r3, r2
 8005438:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800543a:	68fb      	ldr	r3, [r7, #12]
}
 800543c:	46c0      	nop			@ (mov r8, r8)
 800543e:	46bd      	mov	sp, r7
 8005440:	b004      	add	sp, #16
 8005442:	bd80      	pop	{r7, pc}
 8005444:	40021000 	.word	0x40021000

08005448 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8005450:	4b07      	ldr	r3, [pc, #28]	@ (8005470 <LL_APB1_GRP2_EnableClock+0x28>)
 8005452:	6999      	ldr	r1, [r3, #24]
 8005454:	4b06      	ldr	r3, [pc, #24]	@ (8005470 <LL_APB1_GRP2_EnableClock+0x28>)
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	430a      	orrs	r2, r1
 800545a:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800545c:	4b04      	ldr	r3, [pc, #16]	@ (8005470 <LL_APB1_GRP2_EnableClock+0x28>)
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	4013      	ands	r3, r2
 8005464:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005466:	68fb      	ldr	r3, [r7, #12]
}
 8005468:	46c0      	nop			@ (mov r8, r8)
 800546a:	46bd      	mov	sp, r7
 800546c:	b004      	add	sp, #16
 800546e:	bd80      	pop	{r7, pc}
 8005470:	40021000 	.word	0x40021000

08005474 <MX_ADC_Init>:

/* USER CODE END 0 */

/* ADC init function */
void MX_ADC_Init(void)
{
 8005474:	b5b0      	push	{r4, r5, r7, lr}
 8005476:	b090      	sub	sp, #64	@ 0x40
 8005478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800547a:	2530      	movs	r5, #48	@ 0x30
 800547c:	197b      	adds	r3, r7, r5
 800547e:	0018      	movs	r0, r3
 8005480:	2310      	movs	r3, #16
 8005482:	001a      	movs	r2, r3
 8005484:	2100      	movs	r1, #0
 8005486:	f004 f80d 	bl	80094a4 <memset>
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800548a:	241c      	movs	r4, #28
 800548c:	193b      	adds	r3, r7, r4
 800548e:	0018      	movs	r0, r3
 8005490:	2314      	movs	r3, #20
 8005492:	001a      	movs	r2, r3
 8005494:	2100      	movs	r1, #0
 8005496:	f004 f805 	bl	80094a4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800549a:	1d3b      	adds	r3, r7, #4
 800549c:	0018      	movs	r0, r3
 800549e:	2318      	movs	r3, #24
 80054a0:	001a      	movs	r2, r3
 80054a2:	2100      	movs	r1, #0
 80054a4:	f003 fffe 	bl	80094a4 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_ADC1);
 80054a8:	2380      	movs	r3, #128	@ 0x80
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	0018      	movs	r0, r3
 80054ae:	f7ff ffcb 	bl	8005448 <LL_APB1_GRP2_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80054b2:	2380      	movs	r3, #128	@ 0x80
 80054b4:	031b      	lsls	r3, r3, #12
 80054b6:	0018      	movs	r0, r3
 80054b8:	f7ff ffb0 	bl	800541c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80054bc:	2380      	movs	r3, #128	@ 0x80
 80054be:	029b      	lsls	r3, r3, #10
 80054c0:	0018      	movs	r0, r3
 80054c2:	f7ff ffab 	bl	800541c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80054c6:	2380      	movs	r3, #128	@ 0x80
 80054c8:	02db      	lsls	r3, r3, #11
 80054ca:	0018      	movs	r0, r3
 80054cc:	f7ff ffa6 	bl	800541c <LL_AHB1_GRP1_EnableClock>
  PA7   ------> ADC_IN7
  PC4   ------> ADC_IN14
  PC5   ------> ADC_IN15
  PB0   ------> ADC_IN8
  */
  GPIO_InitStruct.Pin = Earth_fault_Pin;
 80054d0:	1d3b      	adds	r3, r7, #4
 80054d2:	2201      	movs	r2, #1
 80054d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80054d6:	1d3b      	adds	r3, r7, #4
 80054d8:	2203      	movs	r2, #3
 80054da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80054dc:	1d3b      	adds	r3, r7, #4
 80054de:	2200      	movs	r2, #0
 80054e0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Earth_fault_GPIO_Port, &GPIO_InitStruct);
 80054e2:	1d3b      	adds	r3, r7, #4
 80054e4:	4aa6      	ldr	r2, [pc, #664]	@ (8005780 <MX_ADC_Init+0x30c>)
 80054e6:	0019      	movs	r1, r3
 80054e8:	0010      	movs	r0, r2
 80054ea:	f003 f97d 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Grid_DC_Component_Pin;
 80054ee:	1d3b      	adds	r3, r7, #4
 80054f0:	2202      	movs	r2, #2
 80054f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80054f4:	1d3b      	adds	r3, r7, #4
 80054f6:	2203      	movs	r2, #3
 80054f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80054fa:	1d3b      	adds	r3, r7, #4
 80054fc:	2200      	movs	r2, #0
 80054fe:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Grid_DC_Component_GPIO_Port, &GPIO_InitStruct);
 8005500:	1d3b      	adds	r3, r7, #4
 8005502:	4a9f      	ldr	r2, [pc, #636]	@ (8005780 <MX_ADC_Init+0x30c>)
 8005504:	0019      	movs	r1, r3
 8005506:	0010      	movs	r0, r2
 8005508:	f003 f96e 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Hall_Sensor_Vref_Pin;
 800550c:	1d3b      	adds	r3, r7, #4
 800550e:	2201      	movs	r2, #1
 8005510:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005512:	1d3b      	adds	r3, r7, #4
 8005514:	2203      	movs	r2, #3
 8005516:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005518:	1d3b      	adds	r3, r7, #4
 800551a:	2200      	movs	r2, #0
 800551c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Hall_Sensor_Vref_GPIO_Port, &GPIO_InitStruct);
 800551e:	1d3a      	adds	r2, r7, #4
 8005520:	2390      	movs	r3, #144	@ 0x90
 8005522:	05db      	lsls	r3, r3, #23
 8005524:	0011      	movs	r1, r2
 8005526:	0018      	movs	r0, r3
 8005528:	f003 f95e 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PV_Amp_Fast_Pin;
 800552c:	1d3b      	adds	r3, r7, #4
 800552e:	2202      	movs	r2, #2
 8005530:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005532:	1d3b      	adds	r3, r7, #4
 8005534:	2203      	movs	r2, #3
 8005536:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005538:	1d3b      	adds	r3, r7, #4
 800553a:	2200      	movs	r2, #0
 800553c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(PV_Amp_Fast_GPIO_Port, &GPIO_InitStruct);
 800553e:	1d3a      	adds	r2, r7, #4
 8005540:	2390      	movs	r3, #144	@ 0x90
 8005542:	05db      	lsls	r3, r3, #23
 8005544:	0011      	movs	r1, r2
 8005546:	0018      	movs	r0, r3
 8005548:	f003 f94e 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Inv_Pri_AMp_Pin;
 800554c:	1d3b      	adds	r3, r7, #4
 800554e:	2210      	movs	r2, #16
 8005550:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005552:	1d3b      	adds	r3, r7, #4
 8005554:	2203      	movs	r2, #3
 8005556:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005558:	1d3b      	adds	r3, r7, #4
 800555a:	2200      	movs	r2, #0
 800555c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Inv_Pri_AMp_GPIO_Port, &GPIO_InitStruct);
 800555e:	1d3a      	adds	r2, r7, #4
 8005560:	2390      	movs	r3, #144	@ 0x90
 8005562:	05db      	lsls	r3, r3, #23
 8005564:	0011      	movs	r1, r2
 8005566:	0018      	movs	r0, r3
 8005568:	f003 f93e 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PV_Volt_Fast_Pin;
 800556c:	1d3b      	adds	r3, r7, #4
 800556e:	2220      	movs	r2, #32
 8005570:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005572:	1d3b      	adds	r3, r7, #4
 8005574:	2203      	movs	r2, #3
 8005576:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005578:	1d3b      	adds	r3, r7, #4
 800557a:	2200      	movs	r2, #0
 800557c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(PV_Volt_Fast_GPIO_Port, &GPIO_InitStruct);
 800557e:	1d3a      	adds	r2, r7, #4
 8005580:	2390      	movs	r3, #144	@ 0x90
 8005582:	05db      	lsls	r3, r3, #23
 8005584:	0011      	movs	r1, r2
 8005586:	0018      	movs	r0, r3
 8005588:	f003 f92e 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = DC_Bus_Slow_Pin;
 800558c:	1d3b      	adds	r3, r7, #4
 800558e:	2240      	movs	r2, #64	@ 0x40
 8005590:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005592:	1d3b      	adds	r3, r7, #4
 8005594:	2203      	movs	r2, #3
 8005596:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005598:	1d3b      	adds	r3, r7, #4
 800559a:	2200      	movs	r2, #0
 800559c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DC_Bus_Slow_GPIO_Port, &GPIO_InitStruct);
 800559e:	1d3a      	adds	r2, r7, #4
 80055a0:	2390      	movs	r3, #144	@ 0x90
 80055a2:	05db      	lsls	r3, r3, #23
 80055a4:	0011      	movs	r1, r2
 80055a6:	0018      	movs	r0, r3
 80055a8:	f003 f91e 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Mains_Volt_Pin;
 80055ac:	1d3b      	adds	r3, r7, #4
 80055ae:	2280      	movs	r2, #128	@ 0x80
 80055b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80055b2:	1d3b      	adds	r3, r7, #4
 80055b4:	2203      	movs	r2, #3
 80055b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80055b8:	1d3b      	adds	r3, r7, #4
 80055ba:	2200      	movs	r2, #0
 80055bc:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Mains_Volt_GPIO_Port, &GPIO_InitStruct);
 80055be:	1d3a      	adds	r2, r7, #4
 80055c0:	2390      	movs	r3, #144	@ 0x90
 80055c2:	05db      	lsls	r3, r3, #23
 80055c4:	0011      	movs	r1, r2
 80055c6:	0018      	movs	r0, r3
 80055c8:	f003 f90e 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Mains_Amp_Pin;
 80055cc:	1d3b      	adds	r3, r7, #4
 80055ce:	2210      	movs	r2, #16
 80055d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80055d2:	1d3b      	adds	r3, r7, #4
 80055d4:	2203      	movs	r2, #3
 80055d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80055d8:	1d3b      	adds	r3, r7, #4
 80055da:	2200      	movs	r2, #0
 80055dc:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Mains_Amp_GPIO_Port, &GPIO_InitStruct);
 80055de:	1d3b      	adds	r3, r7, #4
 80055e0:	4a67      	ldr	r2, [pc, #412]	@ (8005780 <MX_ADC_Init+0x30c>)
 80055e2:	0019      	movs	r1, r3
 80055e4:	0010      	movs	r0, r2
 80055e6:	f003 f8ff 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = DC_Insulation_Pin;
 80055ea:	1d3b      	adds	r3, r7, #4
 80055ec:	2220      	movs	r2, #32
 80055ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80055f0:	1d3b      	adds	r3, r7, #4
 80055f2:	2203      	movs	r2, #3
 80055f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80055f6:	1d3b      	adds	r3, r7, #4
 80055f8:	2200      	movs	r2, #0
 80055fa:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DC_Insulation_GPIO_Port, &GPIO_InitStruct);
 80055fc:	1d3b      	adds	r3, r7, #4
 80055fe:	4a60      	ldr	r2, [pc, #384]	@ (8005780 <MX_ADC_Init+0x30c>)
 8005600:	0019      	movs	r1, r3
 8005602:	0010      	movs	r0, r2
 8005604:	f003 f8f0 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = Inv_Temp_Pin;
 8005608:	1d3b      	adds	r3, r7, #4
 800560a:	2201      	movs	r2, #1
 800560c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800560e:	1d3b      	adds	r3, r7, #4
 8005610:	2203      	movs	r2, #3
 8005612:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005614:	1d3b      	adds	r3, r7, #4
 8005616:	2200      	movs	r2, #0
 8005618:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Inv_Temp_GPIO_Port, &GPIO_InitStruct);
 800561a:	1d3b      	adds	r3, r7, #4
 800561c:	4a59      	ldr	r2, [pc, #356]	@ (8005784 <MX_ADC_Init+0x310>)
 800561e:	0019      	movs	r1, r3
 8005620:	0010      	movs	r0, r2
 8005622:	f003 f8e1 	bl	80087e8 <LL_GPIO_Init>

  /* ADC DMA Init */

  /* ADC Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8005626:	4b58      	ldr	r3, [pc, #352]	@ (8005788 <MX_ADC_Init+0x314>)
 8005628:	2200      	movs	r2, #0
 800562a:	2101      	movs	r1, #1
 800562c:	0018      	movs	r0, r3
 800562e:	f7ff fdff 	bl	8005230 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8005632:	4b55      	ldr	r3, [pc, #340]	@ (8005788 <MX_ADC_Init+0x314>)
 8005634:	2200      	movs	r2, #0
 8005636:	2101      	movs	r1, #1
 8005638:	0018      	movs	r0, r3
 800563a:	f7ff fecb 	bl	80053d4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 800563e:	4b52      	ldr	r3, [pc, #328]	@ (8005788 <MX_ADC_Init+0x314>)
 8005640:	2220      	movs	r2, #32
 8005642:	2101      	movs	r1, #1
 8005644:	0018      	movs	r0, r3
 8005646:	f7ff fe17 	bl	8005278 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 800564a:	4b4f      	ldr	r3, [pc, #316]	@ (8005788 <MX_ADC_Init+0x314>)
 800564c:	2200      	movs	r2, #0
 800564e:	2101      	movs	r1, #1
 8005650:	0018      	movs	r0, r3
 8005652:	f7ff fe33 	bl	80052bc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8005656:	4b4c      	ldr	r3, [pc, #304]	@ (8005788 <MX_ADC_Init+0x314>)
 8005658:	2280      	movs	r2, #128	@ 0x80
 800565a:	2101      	movs	r1, #1
 800565c:	0018      	movs	r0, r3
 800565e:	f7ff fe4f 	bl	8005300 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 8005662:	2380      	movs	r3, #128	@ 0x80
 8005664:	005b      	lsls	r3, r3, #1
 8005666:	4848      	ldr	r0, [pc, #288]	@ (8005788 <MX_ADC_Init+0x314>)
 8005668:	001a      	movs	r2, r3
 800566a:	2101      	movs	r1, #1
 800566c:	f7ff fe6a 	bl	8005344 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 8005670:	2380      	movs	r3, #128	@ 0x80
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	4844      	ldr	r0, [pc, #272]	@ (8005788 <MX_ADC_Init+0x314>)
 8005676:	001a      	movs	r2, r3
 8005678:	2101      	movs	r1, #1
 800567a:	f7ff fe87 	bl	800538c <LL_DMA_SetMemorySize>

  /* USER CODE END ADC_Init 1 */

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_0);
 800567e:	4b43      	ldr	r3, [pc, #268]	@ (800578c <MX_ADC_Init+0x318>)
 8005680:	2101      	movs	r1, #1
 8005682:	0018      	movs	r0, r3
 8005684:	f7ff fdc2 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_1);
 8005688:	4a41      	ldr	r2, [pc, #260]	@ (8005790 <MX_ADC_Init+0x31c>)
 800568a:	4b40      	ldr	r3, [pc, #256]	@ (800578c <MX_ADC_Init+0x318>)
 800568c:	0011      	movs	r1, r2
 800568e:	0018      	movs	r0, r3
 8005690:	f7ff fdbc 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_4);
 8005694:	4a3f      	ldr	r2, [pc, #252]	@ (8005794 <MX_ADC_Init+0x320>)
 8005696:	4b3d      	ldr	r3, [pc, #244]	@ (800578c <MX_ADC_Init+0x318>)
 8005698:	0011      	movs	r1, r2
 800569a:	0018      	movs	r0, r3
 800569c:	f7ff fdb6 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_5);
 80056a0:	4a3d      	ldr	r2, [pc, #244]	@ (8005798 <MX_ADC_Init+0x324>)
 80056a2:	4b3a      	ldr	r3, [pc, #232]	@ (800578c <MX_ADC_Init+0x318>)
 80056a4:	0011      	movs	r1, r2
 80056a6:	0018      	movs	r0, r3
 80056a8:	f7ff fdb0 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_6);
 80056ac:	4a3b      	ldr	r2, [pc, #236]	@ (800579c <MX_ADC_Init+0x328>)
 80056ae:	4b37      	ldr	r3, [pc, #220]	@ (800578c <MX_ADC_Init+0x318>)
 80056b0:	0011      	movs	r1, r2
 80056b2:	0018      	movs	r0, r3
 80056b4:	f7ff fdaa 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_7);
 80056b8:	4a39      	ldr	r2, [pc, #228]	@ (80057a0 <MX_ADC_Init+0x32c>)
 80056ba:	4b34      	ldr	r3, [pc, #208]	@ (800578c <MX_ADC_Init+0x318>)
 80056bc:	0011      	movs	r1, r2
 80056be:	0018      	movs	r0, r3
 80056c0:	f7ff fda4 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_8);
 80056c4:	4a37      	ldr	r2, [pc, #220]	@ (80057a4 <MX_ADC_Init+0x330>)
 80056c6:	4b31      	ldr	r3, [pc, #196]	@ (800578c <MX_ADC_Init+0x318>)
 80056c8:	0011      	movs	r1, r2
 80056ca:	0018      	movs	r0, r3
 80056cc:	f7ff fd9e 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_10);
 80056d0:	4a35      	ldr	r2, [pc, #212]	@ (80057a8 <MX_ADC_Init+0x334>)
 80056d2:	4b2e      	ldr	r3, [pc, #184]	@ (800578c <MX_ADC_Init+0x318>)
 80056d4:	0011      	movs	r1, r2
 80056d6:	0018      	movs	r0, r3
 80056d8:	f7ff fd98 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_11);
 80056dc:	4a33      	ldr	r2, [pc, #204]	@ (80057ac <MX_ADC_Init+0x338>)
 80056de:	4b2b      	ldr	r3, [pc, #172]	@ (800578c <MX_ADC_Init+0x318>)
 80056e0:	0011      	movs	r1, r2
 80056e2:	0018      	movs	r0, r3
 80056e4:	f7ff fd92 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_14);
 80056e8:	4a31      	ldr	r2, [pc, #196]	@ (80057b0 <MX_ADC_Init+0x33c>)
 80056ea:	4b28      	ldr	r3, [pc, #160]	@ (800578c <MX_ADC_Init+0x318>)
 80056ec:	0011      	movs	r1, r2
 80056ee:	0018      	movs	r0, r3
 80056f0:	f7ff fd8c 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_15);
 80056f4:	4a2f      	ldr	r2, [pc, #188]	@ (80057b4 <MX_ADC_Init+0x340>)
 80056f6:	4b25      	ldr	r3, [pc, #148]	@ (800578c <MX_ADC_Init+0x318>)
 80056f8:	0011      	movs	r1, r2
 80056fa:	0018      	movs	r0, r3
 80056fc:	f7ff fd86 	bl	800520c <LL_ADC_REG_SetSequencerChAdd>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  ADC_InitStruct.Clock = LL_ADC_CLOCK_ASYNC;
 8005700:	0029      	movs	r1, r5
 8005702:	187b      	adds	r3, r7, r1
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8005708:	187b      	adds	r3, r7, r1
 800570a:	2200      	movs	r2, #0
 800570c:	605a      	str	r2, [r3, #4]
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800570e:	187b      	adds	r3, r7, r1
 8005710:	2200      	movs	r2, #0
 8005712:	609a      	str	r2, [r3, #8]
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8005714:	187b      	adds	r3, r7, r1
 8005716:	2200      	movs	r2, #0
 8005718:	60da      	str	r2, [r3, #12]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800571a:	187b      	adds	r3, r7, r1
 800571c:	4a1b      	ldr	r2, [pc, #108]	@ (800578c <MX_ADC_Init+0x318>)
 800571e:	0019      	movs	r1, r3
 8005720:	0010      	movs	r0, r2
 8005722:	f002 fe31 	bl	8008388 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_EXT_TIM1_TRGO;
 8005726:	193b      	adds	r3, r7, r4
 8005728:	2280      	movs	r2, #128	@ 0x80
 800572a:	00d2      	lsls	r2, r2, #3
 800572c:	601a      	str	r2, [r3, #0]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800572e:	0021      	movs	r1, r4
 8005730:	187b      	adds	r3, r7, r1
 8005732:	2200      	movs	r2, #0
 8005734:	605a      	str	r2, [r3, #4]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8005736:	187b      	adds	r3, r7, r1
 8005738:	2200      	movs	r2, #0
 800573a:	609a      	str	r2, [r3, #8]
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 800573c:	187b      	adds	r3, r7, r1
 800573e:	2203      	movs	r2, #3
 8005740:	60da      	str	r2, [r3, #12]
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8005742:	187b      	adds	r3, r7, r1
 8005744:	2280      	movs	r2, #128	@ 0x80
 8005746:	0152      	lsls	r2, r2, #5
 8005748:	611a      	str	r2, [r3, #16]
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 800574a:	187b      	adds	r3, r7, r1
 800574c:	4a0f      	ldr	r2, [pc, #60]	@ (800578c <MX_ADC_Init+0x318>)
 800574e:	0019      	movs	r1, r3
 8005750:	0010      	movs	r0, r2
 8005752:	f002 fe4f 	bl	80083f4 <LL_ADC_REG_Init>
  LL_ADC_REG_SetSequencerScanDirection(ADC1, LL_ADC_REG_SEQ_SCAN_DIR_FORWARD);
 8005756:	4b0d      	ldr	r3, [pc, #52]	@ (800578c <MX_ADC_Init+0x318>)
 8005758:	2100      	movs	r1, #0
 800575a:	0018      	movs	r0, r3
 800575c:	f7ff fd44 	bl	80051e8 <LL_ADC_REG_SetSequencerScanDirection>
  LL_ADC_SetSamplingTimeCommonChannels(ADC1, LL_ADC_SAMPLINGTIME_7CYCLES_5);
 8005760:	4b0a      	ldr	r3, [pc, #40]	@ (800578c <MX_ADC_Init+0x318>)
 8005762:	2101      	movs	r1, #1
 8005764:	0018      	movs	r0, r3
 8005766:	f7ff fd19 	bl	800519c <LL_ADC_SetSamplingTimeCommonChannels>
  LL_ADC_REG_SetTriggerEdge(ADC1, LL_ADC_REG_TRIG_EXT_RISING);
 800576a:	2380      	movs	r3, #128	@ 0x80
 800576c:	00db      	lsls	r3, r3, #3
 800576e:	4a07      	ldr	r2, [pc, #28]	@ (800578c <MX_ADC_Init+0x318>)
 8005770:	0019      	movs	r1, r3
 8005772:	0010      	movs	r0, r2
 8005774:	f7ff fd24 	bl	80051c0 <LL_ADC_REG_SetTriggerEdge>
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8005778:	46c0      	nop			@ (mov r8, r8)
 800577a:	46bd      	mov	sp, r7
 800577c:	b010      	add	sp, #64	@ 0x40
 800577e:	bdb0      	pop	{r4, r5, r7, pc}
 8005780:	48000800 	.word	0x48000800
 8005784:	48000400 	.word	0x48000400
 8005788:	40020000 	.word	0x40020000
 800578c:	40012400 	.word	0x40012400
 8005790:	04000002 	.word	0x04000002
 8005794:	10000010 	.word	0x10000010
 8005798:	14000020 	.word	0x14000020
 800579c:	18000040 	.word	0x18000040
 80057a0:	1c000080 	.word	0x1c000080
 80057a4:	20000100 	.word	0x20000100
 80057a8:	28000400 	.word	0x28000400
 80057ac:	2c000800 	.word	0x2c000800
 80057b0:	38004000 	.word	0x38004000
 80057b4:	3c008000 	.word	0x3c008000

080057b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	0002      	movs	r2, r0
 80057c0:	1dfb      	adds	r3, r7, #7
 80057c2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80057c4:	1dfb      	adds	r3, r7, #7
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80057ca:	d809      	bhi.n	80057e0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057cc:	1dfb      	adds	r3, r7, #7
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	001a      	movs	r2, r3
 80057d2:	231f      	movs	r3, #31
 80057d4:	401a      	ands	r2, r3
 80057d6:	4b04      	ldr	r3, [pc, #16]	@ (80057e8 <__NVIC_EnableIRQ+0x30>)
 80057d8:	2101      	movs	r1, #1
 80057da:	4091      	lsls	r1, r2
 80057dc:	000a      	movs	r2, r1
 80057de:	601a      	str	r2, [r3, #0]
  }
}
 80057e0:	46c0      	nop			@ (mov r8, r8)
 80057e2:	46bd      	mov	sp, r7
 80057e4:	b002      	add	sp, #8
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	e000e100 	.word	0xe000e100

080057ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057ec:	b590      	push	{r4, r7, lr}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	0002      	movs	r2, r0
 80057f4:	6039      	str	r1, [r7, #0]
 80057f6:	1dfb      	adds	r3, r7, #7
 80057f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80057fa:	1dfb      	adds	r3, r7, #7
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8005800:	d828      	bhi.n	8005854 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005802:	4a2f      	ldr	r2, [pc, #188]	@ (80058c0 <__NVIC_SetPriority+0xd4>)
 8005804:	1dfb      	adds	r3, r7, #7
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	b25b      	sxtb	r3, r3
 800580a:	089b      	lsrs	r3, r3, #2
 800580c:	33c0      	adds	r3, #192	@ 0xc0
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	589b      	ldr	r3, [r3, r2]
 8005812:	1dfa      	adds	r2, r7, #7
 8005814:	7812      	ldrb	r2, [r2, #0]
 8005816:	0011      	movs	r1, r2
 8005818:	2203      	movs	r2, #3
 800581a:	400a      	ands	r2, r1
 800581c:	00d2      	lsls	r2, r2, #3
 800581e:	21ff      	movs	r1, #255	@ 0xff
 8005820:	4091      	lsls	r1, r2
 8005822:	000a      	movs	r2, r1
 8005824:	43d2      	mvns	r2, r2
 8005826:	401a      	ands	r2, r3
 8005828:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	019b      	lsls	r3, r3, #6
 800582e:	22ff      	movs	r2, #255	@ 0xff
 8005830:	401a      	ands	r2, r3
 8005832:	1dfb      	adds	r3, r7, #7
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	0018      	movs	r0, r3
 8005838:	2303      	movs	r3, #3
 800583a:	4003      	ands	r3, r0
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005840:	481f      	ldr	r0, [pc, #124]	@ (80058c0 <__NVIC_SetPriority+0xd4>)
 8005842:	1dfb      	adds	r3, r7, #7
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	b25b      	sxtb	r3, r3
 8005848:	089b      	lsrs	r3, r3, #2
 800584a:	430a      	orrs	r2, r1
 800584c:	33c0      	adds	r3, #192	@ 0xc0
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005852:	e031      	b.n	80058b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005854:	4a1b      	ldr	r2, [pc, #108]	@ (80058c4 <__NVIC_SetPriority+0xd8>)
 8005856:	1dfb      	adds	r3, r7, #7
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	0019      	movs	r1, r3
 800585c:	230f      	movs	r3, #15
 800585e:	400b      	ands	r3, r1
 8005860:	3b08      	subs	r3, #8
 8005862:	089b      	lsrs	r3, r3, #2
 8005864:	3306      	adds	r3, #6
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	18d3      	adds	r3, r2, r3
 800586a:	3304      	adds	r3, #4
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	1dfa      	adds	r2, r7, #7
 8005870:	7812      	ldrb	r2, [r2, #0]
 8005872:	0011      	movs	r1, r2
 8005874:	2203      	movs	r2, #3
 8005876:	400a      	ands	r2, r1
 8005878:	00d2      	lsls	r2, r2, #3
 800587a:	21ff      	movs	r1, #255	@ 0xff
 800587c:	4091      	lsls	r1, r2
 800587e:	000a      	movs	r2, r1
 8005880:	43d2      	mvns	r2, r2
 8005882:	401a      	ands	r2, r3
 8005884:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	019b      	lsls	r3, r3, #6
 800588a:	22ff      	movs	r2, #255	@ 0xff
 800588c:	401a      	ands	r2, r3
 800588e:	1dfb      	adds	r3, r7, #7
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	0018      	movs	r0, r3
 8005894:	2303      	movs	r3, #3
 8005896:	4003      	ands	r3, r0
 8005898:	00db      	lsls	r3, r3, #3
 800589a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800589c:	4809      	ldr	r0, [pc, #36]	@ (80058c4 <__NVIC_SetPriority+0xd8>)
 800589e:	1dfb      	adds	r3, r7, #7
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	001c      	movs	r4, r3
 80058a4:	230f      	movs	r3, #15
 80058a6:	4023      	ands	r3, r4
 80058a8:	3b08      	subs	r3, #8
 80058aa:	089b      	lsrs	r3, r3, #2
 80058ac:	430a      	orrs	r2, r1
 80058ae:	3306      	adds	r3, #6
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	18c3      	adds	r3, r0, r3
 80058b4:	3304      	adds	r3, #4
 80058b6:	601a      	str	r2, [r3, #0]
}
 80058b8:	46c0      	nop			@ (mov r8, r8)
 80058ba:	46bd      	mov	sp, r7
 80058bc:	b003      	add	sp, #12
 80058be:	bd90      	pop	{r4, r7, pc}
 80058c0:	e000e100 	.word	0xe000e100
 80058c4:	e000ed00 	.word	0xe000ed00

080058c8 <LL_AHB1_GRP1_EnableClock>:
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80058d0:	4b07      	ldr	r3, [pc, #28]	@ (80058f0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80058d2:	6959      	ldr	r1, [r3, #20]
 80058d4:	4b06      	ldr	r3, [pc, #24]	@ (80058f0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	430a      	orrs	r2, r1
 80058da:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80058dc:	4b04      	ldr	r3, [pc, #16]	@ (80058f0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	4013      	ands	r3, r2
 80058e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80058e6:	68fb      	ldr	r3, [r7, #12]
}
 80058e8:	46c0      	nop			@ (mov r8, r8)
 80058ea:	46bd      	mov	sp, r7
 80058ec:	b004      	add	sp, #16
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40021000 	.word	0x40021000

080058f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80058f8:	2001      	movs	r0, #1
 80058fa:	f7ff ffe5 	bl	80058c8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
 80058fe:	2100      	movs	r1, #0
 8005900:	2009      	movs	r0, #9
 8005902:	f7ff ff73 	bl	80057ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005906:	2009      	movs	r0, #9
 8005908:	f7ff ff56 	bl	80057b8 <__NVIC_EnableIRQ>

}
 800590c:	46c0      	nop			@ (mov r8, r8)
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
	...

08005914 <LL_AHB1_GRP1_EnableClock>:
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800591c:	4b07      	ldr	r3, [pc, #28]	@ (800593c <LL_AHB1_GRP1_EnableClock+0x28>)
 800591e:	6959      	ldr	r1, [r3, #20]
 8005920:	4b06      	ldr	r3, [pc, #24]	@ (800593c <LL_AHB1_GRP1_EnableClock+0x28>)
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	430a      	orrs	r2, r1
 8005926:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8005928:	4b04      	ldr	r3, [pc, #16]	@ (800593c <LL_AHB1_GRP1_EnableClock+0x28>)
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	4013      	ands	r3, r2
 8005930:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005932:	68fb      	ldr	r3, [r7, #12]
}
 8005934:	46c0      	nop			@ (mov r8, r8)
 8005936:	46bd      	mov	sp, r7
 8005938:	b004      	add	sp, #16
 800593a:	bd80      	pop	{r7, pc}
 800593c:	40021000 	.word	0x40021000

08005940 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8005940:	b590      	push	{r4, r7, lr}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16));
 800594a:	4a0f      	ldr	r2, [pc, #60]	@ (8005988 <LL_SYSCFG_SetEXTISource+0x48>)
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	21ff      	movs	r1, #255	@ 0xff
 8005950:	400b      	ands	r3, r1
 8005952:	3302      	adds	r3, #2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	589b      	ldr	r3, [r3, r2]
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	0c12      	lsrs	r2, r2, #16
 800595c:	210f      	movs	r1, #15
 800595e:	4091      	lsls	r1, r2
 8005960:	000a      	movs	r2, r1
 8005962:	43d2      	mvns	r2, r2
 8005964:	401a      	ands	r2, r3
 8005966:	0011      	movs	r1, r2
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	0c1b      	lsrs	r3, r3, #16
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	409a      	lsls	r2, r3
 8005970:	4805      	ldr	r0, [pc, #20]	@ (8005988 <LL_SYSCFG_SetEXTISource+0x48>)
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	24ff      	movs	r4, #255	@ 0xff
 8005976:	4023      	ands	r3, r4
 8005978:	430a      	orrs	r2, r1
 800597a:	3302      	adds	r3, #2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	501a      	str	r2, [r3, r0]
}
 8005980:	46c0      	nop			@ (mov r8, r8)
 8005982:	46bd      	mov	sp, r7
 8005984:	b003      	add	sp, #12
 8005986:	bd90      	pop	{r4, r7, pc}
 8005988:	40010000 	.word	0x40010000

0800598c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6819      	ldr	r1, [r3, #0]
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	435b      	muls	r3, r3
 80059a0:	001a      	movs	r2, r3
 80059a2:	0013      	movs	r3, r2
 80059a4:	005b      	lsls	r3, r3, #1
 80059a6:	189b      	adds	r3, r3, r2
 80059a8:	43db      	mvns	r3, r3
 80059aa:	400b      	ands	r3, r1
 80059ac:	001a      	movs	r2, r3
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	435b      	muls	r3, r3
 80059b2:	6879      	ldr	r1, [r7, #4]
 80059b4:	434b      	muls	r3, r1
 80059b6:	431a      	orrs	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	601a      	str	r2, [r3, #0]
}
 80059bc:	46c0      	nop			@ (mov r8, r8)
 80059be:	46bd      	mov	sp, r7
 80059c0:	b004      	add	sp, #16
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	68d9      	ldr	r1, [r3, #12]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	435b      	muls	r3, r3
 80059d8:	001a      	movs	r2, r3
 80059da:	0013      	movs	r3, r2
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	189b      	adds	r3, r3, r2
 80059e0:	43db      	mvns	r3, r3
 80059e2:	400b      	ands	r3, r1
 80059e4:	001a      	movs	r2, r3
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	435b      	muls	r3, r3
 80059ea:	6879      	ldr	r1, [r7, #4]
 80059ec:	434b      	muls	r3, r1
 80059ee:	431a      	orrs	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	60da      	str	r2, [r3, #12]
}
 80059f4:	46c0      	nop			@ (mov r8, r8)
 80059f6:	46bd      	mov	sp, r7
 80059f8:	b004      	add	sp, #16
 80059fa:	bd80      	pop	{r7, pc}

080059fc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a0c:	46c0      	nop			@ (mov r8, r8)
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	b002      	add	sp, #8
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005a14:	b590      	push	{r4, r7, lr}
 8005a16:	b089      	sub	sp, #36	@ 0x24
 8005a18:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8005a1a:	2418      	movs	r4, #24
 8005a1c:	193b      	adds	r3, r7, r4
 8005a1e:	0018      	movs	r0, r3
 8005a20:	2308      	movs	r3, #8
 8005a22:	001a      	movs	r2, r3
 8005a24:	2100      	movs	r1, #0
 8005a26:	f003 fd3d 	bl	80094a4 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a2a:	003b      	movs	r3, r7
 8005a2c:	0018      	movs	r0, r3
 8005a2e:	2318      	movs	r3, #24
 8005a30:	001a      	movs	r2, r3
 8005a32:	2100      	movs	r1, #0
 8005a34:	f003 fd36 	bl	80094a4 <memset>

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8005a38:	2380      	movs	r3, #128	@ 0x80
 8005a3a:	031b      	lsls	r3, r3, #12
 8005a3c:	0018      	movs	r0, r3
 8005a3e:	f7ff ff69 	bl	8005914 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8005a42:	2380      	movs	r3, #128	@ 0x80
 8005a44:	029b      	lsls	r3, r3, #10
 8005a46:	0018      	movs	r0, r3
 8005a48:	f7ff ff64 	bl	8005914 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8005a4c:	2380      	movs	r3, #128	@ 0x80
 8005a4e:	03db      	lsls	r3, r3, #15
 8005a50:	0018      	movs	r0, r3
 8005a52:	f7ff ff5f 	bl	8005914 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8005a56:	2380      	movs	r3, #128	@ 0x80
 8005a58:	02db      	lsls	r3, r3, #11
 8005a5a:	0018      	movs	r0, r3
 8005a5c:	f7ff ff5a 	bl	8005914 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(Mains_Relay_GPIO_Port, Mains_Relay_Pin);
 8005a60:	4b92      	ldr	r3, [pc, #584]	@ (8005cac <MX_GPIO_Init+0x298>)
 8005a62:	2110      	movs	r1, #16
 8005a64:	0018      	movs	r0, r3
 8005a66:	f7ff ffc9 	bl	80059fc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Fan_On_GPIO_Port, Fan_On_Pin);
 8005a6a:	4b91      	ldr	r3, [pc, #580]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005a6c:	2104      	movs	r1, #4
 8005a6e:	0018      	movs	r0, r3
 8005a70:	f7ff ffc4 	bl	80059fc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(PFC_Power_ON_GPIO_Port, PFC_Power_ON_Pin);
 8005a74:	2380      	movs	r3, #128	@ 0x80
 8005a76:	015a      	lsls	r2, r3, #5
 8005a78:	2390      	movs	r3, #144	@ 0x90
 8005a7a:	05db      	lsls	r3, r3, #23
 8005a7c:	0011      	movs	r1, r2
 8005a7e:	0018      	movs	r0, r3
 8005a80:	f7ff ffbc 	bl	80059fc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RS485_Bus_Ctrl_GPIO_Port, RS485_Bus_Ctrl_Pin);
 8005a84:	4b8a      	ldr	r3, [pc, #552]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005a86:	2120      	movs	r1, #32
 8005a88:	0018      	movs	r0, r3
 8005a8a:	f7ff ffb7 	bl	80059fc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8005a8e:	2380      	movs	r3, #128	@ 0x80
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	4a87      	ldr	r2, [pc, #540]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005a94:	0019      	movs	r1, r3
 8005a96:	0010      	movs	r0, r2
 8005a98:	f7ff ffb0 	bl	80059fc <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8005a9c:	003b      	movs	r3, r7
 8005a9e:	2280      	movs	r2, #128	@ 0x80
 8005aa0:	01d2      	lsls	r2, r2, #7
 8005aa2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005aa4:	003b      	movs	r3, r7
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005aaa:	003b      	movs	r3, r7
 8005aac:	2200      	movs	r2, #0
 8005aae:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ab0:	003b      	movs	r3, r7
 8005ab2:	4a80      	ldr	r2, [pc, #512]	@ (8005cb4 <MX_GPIO_Init+0x2a0>)
 8005ab4:	0019      	movs	r1, r3
 8005ab6:	0010      	movs	r0, r2
 8005ab8:	f002 fe96 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Mains_Relay_Pin;
 8005abc:	003b      	movs	r3, r7
 8005abe:	2210      	movs	r2, #16
 8005ac0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005ac2:	003b      	movs	r3, r7
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005ac8:	003b      	movs	r3, r7
 8005aca:	2200      	movs	r2, #0
 8005acc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005ace:	003b      	movs	r3, r7
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005ad4:	003b      	movs	r3, r7
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Mains_Relay_GPIO_Port, &GPIO_InitStruct);
 8005ada:	003b      	movs	r3, r7
 8005adc:	4a73      	ldr	r2, [pc, #460]	@ (8005cac <MX_GPIO_Init+0x298>)
 8005ade:	0019      	movs	r1, r3
 8005ae0:	0010      	movs	r0, r2
 8005ae2:	f002 fe81 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Fan_On_Pin;
 8005ae6:	003b      	movs	r3, r7
 8005ae8:	2204      	movs	r2, #4
 8005aea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005aec:	003b      	movs	r3, r7
 8005aee:	2201      	movs	r2, #1
 8005af0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005af2:	003b      	movs	r3, r7
 8005af4:	2200      	movs	r2, #0
 8005af6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005af8:	003b      	movs	r3, r7
 8005afa:	2200      	movs	r2, #0
 8005afc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005afe:	003b      	movs	r3, r7
 8005b00:	2200      	movs	r2, #0
 8005b02:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Fan_On_GPIO_Port, &GPIO_InitStruct);
 8005b04:	003b      	movs	r3, r7
 8005b06:	4a6a      	ldr	r2, [pc, #424]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005b08:	0019      	movs	r1, r3
 8005b0a:	0010      	movs	r0, r2
 8005b0c:	f002 fe6c 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Driver_Supply_Ok_Pin;
 8005b10:	003b      	movs	r3, r7
 8005b12:	2280      	movs	r2, #128	@ 0x80
 8005b14:	0152      	lsls	r2, r2, #5
 8005b16:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005b18:	003b      	movs	r3, r7
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005b1e:	003b      	movs	r3, r7
 8005b20:	2200      	movs	r2, #0
 8005b22:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Driver_Supply_Ok_GPIO_Port, &GPIO_InitStruct);
 8005b24:	003b      	movs	r3, r7
 8005b26:	4a62      	ldr	r2, [pc, #392]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005b28:	0019      	movs	r1, r3
 8005b2a:	0010      	movs	r0, r2
 8005b2c:	f002 fe5c 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Inv_Temp_Fail_Pin;
 8005b30:	003b      	movs	r3, r7
 8005b32:	2280      	movs	r2, #128	@ 0x80
 8005b34:	0192      	lsls	r2, r2, #6
 8005b36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005b38:	003b      	movs	r3, r7
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005b3e:	003b      	movs	r3, r7
 8005b40:	2200      	movs	r2, #0
 8005b42:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Inv_Temp_Fail_GPIO_Port, &GPIO_InitStruct);
 8005b44:	003b      	movs	r3, r7
 8005b46:	4a5a      	ldr	r2, [pc, #360]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005b48:	0019      	movs	r1, r3
 8005b4a:	0010      	movs	r0, r2
 8005b4c:	f002 fe4c 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ZC_Pin;
 8005b50:	003b      	movs	r3, r7
 8005b52:	2240      	movs	r2, #64	@ 0x40
 8005b54:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005b56:	003b      	movs	r3, r7
 8005b58:	2200      	movs	r2, #0
 8005b5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005b5c:	003b      	movs	r3, r7
 8005b5e:	2200      	movs	r2, #0
 8005b60:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(ZC_GPIO_Port, &GPIO_InitStruct);
 8005b62:	003b      	movs	r3, r7
 8005b64:	4a53      	ldr	r2, [pc, #332]	@ (8005cb4 <MX_GPIO_Init+0x2a0>)
 8005b66:	0019      	movs	r1, r3
 8005b68:	0010      	movs	r0, r2
 8005b6a:	f002 fe3d 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Switch_Pin;
 8005b6e:	003b      	movs	r3, r7
 8005b70:	2280      	movs	r2, #128	@ 0x80
 8005b72:	0112      	lsls	r2, r2, #4
 8005b74:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8005b76:	003b      	movs	r3, r7
 8005b78:	2200      	movs	r2, #0
 8005b7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005b7c:	003b      	movs	r3, r7
 8005b7e:	2200      	movs	r2, #0
 8005b80:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(Switch_GPIO_Port, &GPIO_InitStruct);
 8005b82:	003a      	movs	r2, r7
 8005b84:	2390      	movs	r3, #144	@ 0x90
 8005b86:	05db      	lsls	r3, r3, #23
 8005b88:	0011      	movs	r1, r2
 8005b8a:	0018      	movs	r0, r3
 8005b8c:	f002 fe2c 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = PFC_Power_ON_Pin;
 8005b90:	003b      	movs	r3, r7
 8005b92:	2280      	movs	r2, #128	@ 0x80
 8005b94:	0152      	lsls	r2, r2, #5
 8005b96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005b98:	003b      	movs	r3, r7
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005b9e:	003b      	movs	r3, r7
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005ba4:	003b      	movs	r3, r7
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005baa:	003b      	movs	r3, r7
 8005bac:	2200      	movs	r2, #0
 8005bae:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(PFC_Power_ON_GPIO_Port, &GPIO_InitStruct);
 8005bb0:	003a      	movs	r2, r7
 8005bb2:	2390      	movs	r3, #144	@ 0x90
 8005bb4:	05db      	lsls	r3, r3, #23
 8005bb6:	0011      	movs	r1, r2
 8005bb8:	0018      	movs	r0, r3
 8005bba:	f002 fe15 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RS485_Bus_Ctrl_Pin;
 8005bbe:	003b      	movs	r3, r7
 8005bc0:	2220      	movs	r2, #32
 8005bc2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005bc4:	003b      	movs	r3, r7
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005bca:	003b      	movs	r3, r7
 8005bcc:	2200      	movs	r2, #0
 8005bce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005bd0:	003b      	movs	r3, r7
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005bd6:	003b      	movs	r3, r7
 8005bd8:	2200      	movs	r2, #0
 8005bda:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(RS485_Bus_Ctrl_GPIO_Port, &GPIO_InitStruct);
 8005bdc:	003b      	movs	r3, r7
 8005bde:	4a34      	ldr	r2, [pc, #208]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005be0:	0019      	movs	r1, r3
 8005be2:	0010      	movs	r0, r2
 8005be4:	f002 fe00 	bl	80087e8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8005be8:	003b      	movs	r3, r7
 8005bea:	2280      	movs	r2, #128	@ 0x80
 8005bec:	0092      	lsls	r2, r2, #2
 8005bee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005bf0:	003b      	movs	r3, r7
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005bf6:	003b      	movs	r3, r7
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005bfc:	003b      	movs	r3, r7
 8005bfe:	2200      	movs	r2, #0
 8005c00:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005c02:	003b      	movs	r3, r7
 8005c04:	2200      	movs	r2, #0
 8005c06:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8005c08:	003b      	movs	r3, r7
 8005c0a:	4a29      	ldr	r2, [pc, #164]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005c0c:	0019      	movs	r1, r3
 8005c0e:	0010      	movs	r0, r2
 8005c10:	f002 fdea 	bl	80087e8 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE5);
 8005c14:	4b28      	ldr	r3, [pc, #160]	@ (8005cb8 <MX_GPIO_Init+0x2a4>)
 8005c16:	0019      	movs	r1, r3
 8005c18:	2005      	movs	r0, #5
 8005c1a:	f7ff fe91 	bl	8005940 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE10);
 8005c1e:	4b27      	ldr	r3, [pc, #156]	@ (8005cbc <MX_GPIO_Init+0x2a8>)
 8005c20:	0019      	movs	r1, r3
 8005c22:	2001      	movs	r0, #1
 8005c24:	f7ff fe8c 	bl	8005940 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(MPPT_OC_GPIO_Port, MPPT_OC_Pin, LL_GPIO_PULL_NO);
 8005c28:	4b20      	ldr	r3, [pc, #128]	@ (8005cac <MX_GPIO_Init+0x298>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	2120      	movs	r1, #32
 8005c2e:	0018      	movs	r0, r3
 8005c30:	f7ff fec8 	bl	80059c4 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(DC_Bus_OV_GPIO_Port, DC_Bus_OV_Pin, LL_GPIO_PULL_NO);
 8005c34:	2380      	movs	r3, #128	@ 0x80
 8005c36:	00db      	lsls	r3, r3, #3
 8005c38:	481d      	ldr	r0, [pc, #116]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	0019      	movs	r1, r3
 8005c3e:	f7ff fec1 	bl	80059c4 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(MPPT_OC_GPIO_Port, MPPT_OC_Pin, LL_GPIO_MODE_INPUT);
 8005c42:	4b1a      	ldr	r3, [pc, #104]	@ (8005cac <MX_GPIO_Init+0x298>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	2120      	movs	r1, #32
 8005c48:	0018      	movs	r0, r3
 8005c4a:	f7ff fe9f 	bl	800598c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(DC_Bus_OV_GPIO_Port, DC_Bus_OV_Pin, LL_GPIO_MODE_INPUT);
 8005c4e:	2380      	movs	r3, #128	@ 0x80
 8005c50:	00db      	lsls	r3, r3, #3
 8005c52:	4817      	ldr	r0, [pc, #92]	@ (8005cb0 <MX_GPIO_Init+0x29c>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	0019      	movs	r1, r3
 8005c58:	f7ff fe98 	bl	800598c <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_5;
 8005c5c:	0021      	movs	r1, r4
 8005c5e:	187b      	adds	r3, r7, r1
 8005c60:	2220      	movs	r2, #32
 8005c62:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005c64:	187b      	adds	r3, r7, r1
 8005c66:	2201      	movs	r2, #1
 8005c68:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8005c6a:	187b      	adds	r3, r7, r1
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8005c70:	187b      	adds	r3, r7, r1
 8005c72:	2201      	movs	r2, #1
 8005c74:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 8005c76:	000c      	movs	r4, r1
 8005c78:	187b      	adds	r3, r7, r1
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	f002 fc74 	bl	8008568 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_10;
 8005c80:	0021      	movs	r1, r4
 8005c82:	187b      	adds	r3, r7, r1
 8005c84:	2280      	movs	r2, #128	@ 0x80
 8005c86:	00d2      	lsls	r2, r2, #3
 8005c88:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005c8a:	187b      	adds	r3, r7, r1
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8005c90:	187b      	adds	r3, r7, r1
 8005c92:	2200      	movs	r2, #0
 8005c94:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8005c96:	187b      	adds	r3, r7, r1
 8005c98:	2201      	movs	r2, #1
 8005c9a:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 8005c9c:	187b      	adds	r3, r7, r1
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	f002 fc62 	bl	8008568 <LL_EXTI_Init>

}
 8005ca4:	46c0      	nop			@ (mov r8, r8)
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	b009      	add	sp, #36	@ 0x24
 8005caa:	bd90      	pop	{r4, r7, pc}
 8005cac:	48001400 	.word	0x48001400
 8005cb0:	48000400 	.word	0x48000400
 8005cb4:	48000800 	.word	0x48000800
 8005cb8:	00040001 	.word	0x00040001
 8005cbc:	00080002 	.word	0x00080002

08005cc0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005cc4:	4b04      	ldr	r3, [pc, #16]	@ (8005cd8 <LL_RCC_HSI_Enable+0x18>)
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	4b03      	ldr	r3, [pc, #12]	@ (8005cd8 <LL_RCC_HSI_Enable+0x18>)
 8005cca:	2101      	movs	r1, #1
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	601a      	str	r2, [r3, #0]
}
 8005cd0:	46c0      	nop			@ (mov r8, r8)
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	46c0      	nop			@ (mov r8, r8)
 8005cd8:	40021000 	.word	0x40021000

08005cdc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8005ce0:	4b05      	ldr	r3, [pc, #20]	@ (8005cf8 <LL_RCC_HSI_IsReady+0x1c>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	3b02      	subs	r3, #2
 8005cea:	425a      	negs	r2, r3
 8005cec:	4153      	adcs	r3, r2
 8005cee:	b2db      	uxtb	r3, r3
}
 8005cf0:	0018      	movs	r0, r3
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	46c0      	nop			@ (mov r8, r8)
 8005cf8:	40021000 	.word	0x40021000

08005cfc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8005d04:	4b06      	ldr	r3, [pc, #24]	@ (8005d20 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	22f8      	movs	r2, #248	@ 0xf8
 8005d0a:	4393      	bics	r3, r2
 8005d0c:	0019      	movs	r1, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	00da      	lsls	r2, r3, #3
 8005d12:	4b03      	ldr	r3, [pc, #12]	@ (8005d20 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8005d14:	430a      	orrs	r2, r1
 8005d16:	601a      	str	r2, [r3, #0]
}
 8005d18:	46c0      	nop			@ (mov r8, r8)
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	b002      	add	sp, #8
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	40021000 	.word	0x40021000

08005d24 <LL_RCC_HSI14_Enable>:
  * @brief  Enable HSI14
  * @rmtoll CR2          HSI14ON       LL_RCC_HSI14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI14_Enable(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR2, RCC_CR2_HSI14ON);
 8005d28:	4b04      	ldr	r3, [pc, #16]	@ (8005d3c <LL_RCC_HSI14_Enable+0x18>)
 8005d2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d2c:	4b03      	ldr	r3, [pc, #12]	@ (8005d3c <LL_RCC_HSI14_Enable+0x18>)
 8005d2e:	2101      	movs	r1, #1
 8005d30:	430a      	orrs	r2, r1
 8005d32:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8005d34:	46c0      	nop			@ (mov r8, r8)
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	46c0      	nop			@ (mov r8, r8)
 8005d3c:	40021000 	.word	0x40021000

08005d40 <LL_RCC_HSI14_IsReady>:
  * @brief  Check if HSI14 oscillator Ready
  * @rmtoll CR2          HSI14RDY      LL_RCC_HSI14_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI14_IsReady(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR2, RCC_CR2_HSI14RDY) == (RCC_CR2_HSI14RDY));
 8005d44:	4b05      	ldr	r3, [pc, #20]	@ (8005d5c <LL_RCC_HSI14_IsReady+0x1c>)
 8005d46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d48:	2202      	movs	r2, #2
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	3b02      	subs	r3, #2
 8005d4e:	425a      	negs	r2, r3
 8005d50:	4153      	adcs	r3, r2
 8005d52:	b2db      	uxtb	r3, r3
}
 8005d54:	0018      	movs	r0, r3
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	46c0      	nop			@ (mov r8, r8)
 8005d5c:	40021000 	.word	0x40021000

08005d60 <LL_RCC_HSI14_EnableADCControl>:
  * @brief  ADC interface can turn on the HSI14 oscillator
  * @rmtoll CR2          HSI14DIS      LL_RCC_HSI14_EnableADCControl
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI14_EnableADCControl(void)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14DIS);
 8005d64:	4b04      	ldr	r3, [pc, #16]	@ (8005d78 <LL_RCC_HSI14_EnableADCControl+0x18>)
 8005d66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d68:	4b03      	ldr	r3, [pc, #12]	@ (8005d78 <LL_RCC_HSI14_EnableADCControl+0x18>)
 8005d6a:	2104      	movs	r1, #4
 8005d6c:	438a      	bics	r2, r1
 8005d6e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8005d70:	46c0      	nop			@ (mov r8, r8)
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	46c0      	nop			@ (mov r8, r8)
 8005d78:	40021000 	.word	0x40021000

08005d7c <LL_RCC_HSI14_SetCalibTrimming>:
  * @rmtoll CR2          HSI14TRIM     LL_RCC_HSI14_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI14_SetCalibTrimming(uint32_t Value)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR2, RCC_CR2_HSI14TRIM, Value << RCC_POSITION_HSI14TRIM);
 8005d84:	4b06      	ldr	r3, [pc, #24]	@ (8005da0 <LL_RCC_HSI14_SetCalibTrimming+0x24>)
 8005d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d88:	22f8      	movs	r2, #248	@ 0xf8
 8005d8a:	4393      	bics	r3, r2
 8005d8c:	0019      	movs	r1, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	00da      	lsls	r2, r3, #3
 8005d92:	4b03      	ldr	r3, [pc, #12]	@ (8005da0 <LL_RCC_HSI14_SetCalibTrimming+0x24>)
 8005d94:	430a      	orrs	r2, r1
 8005d96:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8005d98:	46c0      	nop			@ (mov r8, r8)
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	b002      	add	sp, #8
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40021000 	.word	0x40021000

08005da4 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005dac:	4b06      	ldr	r3, [pc, #24]	@ (8005dc8 <LL_RCC_SetSysClkSource+0x24>)
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2203      	movs	r2, #3
 8005db2:	4393      	bics	r3, r2
 8005db4:	0019      	movs	r1, r3
 8005db6:	4b04      	ldr	r3, [pc, #16]	@ (8005dc8 <LL_RCC_SetSysClkSource+0x24>)
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	605a      	str	r2, [r3, #4]
}
 8005dbe:	46c0      	nop			@ (mov r8, r8)
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	b002      	add	sp, #8
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	46c0      	nop			@ (mov r8, r8)
 8005dc8:	40021000 	.word	0x40021000

08005dcc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005dd0:	4b03      	ldr	r3, [pc, #12]	@ (8005de0 <LL_RCC_GetSysClkSource+0x14>)
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	220c      	movs	r2, #12
 8005dd6:	4013      	ands	r3, r2
}
 8005dd8:	0018      	movs	r0, r3
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	46c0      	nop			@ (mov r8, r8)
 8005de0:	40021000 	.word	0x40021000

08005de4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005dec:	4b06      	ldr	r3, [pc, #24]	@ (8005e08 <LL_RCC_SetAHBPrescaler+0x24>)
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	22f0      	movs	r2, #240	@ 0xf0
 8005df2:	4393      	bics	r3, r2
 8005df4:	0019      	movs	r1, r3
 8005df6:	4b04      	ldr	r3, [pc, #16]	@ (8005e08 <LL_RCC_SetAHBPrescaler+0x24>)
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	430a      	orrs	r2, r1
 8005dfc:	605a      	str	r2, [r3, #4]
}
 8005dfe:	46c0      	nop			@ (mov r8, r8)
 8005e00:	46bd      	mov	sp, r7
 8005e02:	b002      	add	sp, #8
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	46c0      	nop			@ (mov r8, r8)
 8005e08:	40021000 	.word	0x40021000

08005e0c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8005e14:	4b06      	ldr	r3, [pc, #24]	@ (8005e30 <LL_RCC_SetAPB1Prescaler+0x24>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	4a06      	ldr	r2, [pc, #24]	@ (8005e34 <LL_RCC_SetAPB1Prescaler+0x28>)
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	0019      	movs	r1, r3
 8005e1e:	4b04      	ldr	r3, [pc, #16]	@ (8005e30 <LL_RCC_SetAPB1Prescaler+0x24>)
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	430a      	orrs	r2, r1
 8005e24:	605a      	str	r2, [r3, #4]
}
 8005e26:	46c0      	nop			@ (mov r8, r8)
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	b002      	add	sp, #8
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	46c0      	nop			@ (mov r8, r8)
 8005e30:	40021000 	.word	0x40021000
 8005e34:	fffff8ff 	.word	0xfffff8ff

08005e38 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSource & 0x00FFFFFFU));
 8005e40:	4b09      	ldr	r3, [pc, #36]	@ (8005e68 <LL_RCC_SetUSARTClockSource+0x30>)
 8005e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	0e12      	lsrs	r2, r2, #24
 8005e48:	2103      	movs	r1, #3
 8005e4a:	4091      	lsls	r1, r2
 8005e4c:	000a      	movs	r2, r1
 8005e4e:	43d2      	mvns	r2, r2
 8005e50:	401a      	ands	r2, r3
 8005e52:	0011      	movs	r1, r2
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	021b      	lsls	r3, r3, #8
 8005e58:	0a1a      	lsrs	r2, r3, #8
 8005e5a:	4b03      	ldr	r3, [pc, #12]	@ (8005e68 <LL_RCC_SetUSARTClockSource+0x30>)
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005e60:	46c0      	nop			@ (mov r8, r8)
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b002      	add	sp, #8
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	40021000 	.word	0x40021000

08005e6c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005e70:	4b04      	ldr	r3, [pc, #16]	@ (8005e84 <LL_RCC_PLL_Enable+0x18>)
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	4b03      	ldr	r3, [pc, #12]	@ (8005e84 <LL_RCC_PLL_Enable+0x18>)
 8005e76:	2180      	movs	r1, #128	@ 0x80
 8005e78:	0449      	lsls	r1, r1, #17
 8005e7a:	430a      	orrs	r2, r1
 8005e7c:	601a      	str	r2, [r3, #0]
}
 8005e7e:	46c0      	nop			@ (mov r8, r8)
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	40021000 	.word	0x40021000

08005e88 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8005e8c:	4b07      	ldr	r3, [pc, #28]	@ (8005eac <LL_RCC_PLL_IsReady+0x24>)
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	2380      	movs	r3, #128	@ 0x80
 8005e92:	049b      	lsls	r3, r3, #18
 8005e94:	4013      	ands	r3, r2
 8005e96:	22fe      	movs	r2, #254	@ 0xfe
 8005e98:	0612      	lsls	r2, r2, #24
 8005e9a:	4694      	mov	ip, r2
 8005e9c:	4463      	add	r3, ip
 8005e9e:	425a      	negs	r2, r3
 8005ea0:	4153      	adcs	r3, r2
 8005ea2:	b2db      	uxtb	r3, r3
}
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	46c0      	nop			@ (mov r8, r8)
 8005eac:	40021000 	.word	0x40021000

08005eb0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b082      	sub	sp, #8
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 8005eba:	4b0e      	ldr	r3, [pc, #56]	@ (8005ef4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	4a0e      	ldr	r2, [pc, #56]	@ (8005ef8 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	0019      	movs	r1, r3
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	2380      	movs	r3, #128	@ 0x80
 8005ec8:	025b      	lsls	r3, r3, #9
 8005eca:	401a      	ands	r2, r3
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	431a      	orrs	r2, r3
 8005ed0:	4b08      	ldr	r3, [pc, #32]	@ (8005ef4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 8005ed6:	4b07      	ldr	r3, [pc, #28]	@ (8005ef4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8005ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eda:	220f      	movs	r2, #15
 8005edc:	4393      	bics	r3, r2
 8005ede:	0019      	movs	r1, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	220f      	movs	r2, #15
 8005ee4:	401a      	ands	r2, r3
 8005ee6:	4b03      	ldr	r3, [pc, #12]	@ (8005ef4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005eec:	46c0      	nop			@ (mov r8, r8)
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	b002      	add	sp, #8
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	ffc2ffff 	.word	0xffc2ffff

08005efc <LL_APB1_GRP1_EnableClock>:
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8005f04:	4b07      	ldr	r3, [pc, #28]	@ (8005f24 <LL_APB1_GRP1_EnableClock+0x28>)
 8005f06:	69d9      	ldr	r1, [r3, #28]
 8005f08:	4b06      	ldr	r3, [pc, #24]	@ (8005f24 <LL_APB1_GRP1_EnableClock+0x28>)
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8005f10:	4b04      	ldr	r3, [pc, #16]	@ (8005f24 <LL_APB1_GRP1_EnableClock+0x28>)
 8005f12:	69db      	ldr	r3, [r3, #28]
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	4013      	ands	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
}
 8005f1c:	46c0      	nop			@ (mov r8, r8)
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	b004      	add	sp, #16
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	40021000 	.word	0x40021000

08005f28 <LL_APB1_GRP2_EnableClock>:
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005f30:	4b07      	ldr	r3, [pc, #28]	@ (8005f50 <LL_APB1_GRP2_EnableClock+0x28>)
 8005f32:	6999      	ldr	r1, [r3, #24]
 8005f34:	4b06      	ldr	r3, [pc, #24]	@ (8005f50 <LL_APB1_GRP2_EnableClock+0x28>)
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005f3c:	4b04      	ldr	r3, [pc, #16]	@ (8005f50 <LL_APB1_GRP2_EnableClock+0x28>)
 8005f3e:	699b      	ldr	r3, [r3, #24]
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	4013      	ands	r3, r2
 8005f44:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005f46:	68fb      	ldr	r3, [r7, #12]
}
 8005f48:	46c0      	nop			@ (mov r8, r8)
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	b004      	add	sp, #16
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	40021000 	.word	0x40021000

08005f54 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8005f5c:	4b06      	ldr	r3, [pc, #24]	@ (8005f78 <LL_FLASH_SetLatency+0x24>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2201      	movs	r2, #1
 8005f62:	4393      	bics	r3, r2
 8005f64:	0019      	movs	r1, r3
 8005f66:	4b04      	ldr	r3, [pc, #16]	@ (8005f78 <LL_FLASH_SetLatency+0x24>)
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	430a      	orrs	r2, r1
 8005f6c:	601a      	str	r2, [r3, #0]
}
 8005f6e:	46c0      	nop			@ (mov r8, r8)
 8005f70:	46bd      	mov	sp, r7
 8005f72:	b002      	add	sp, #8
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	46c0      	nop			@ (mov r8, r8)
 8005f78:	40022000 	.word	0x40022000

08005f7c <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8005f80:	4b03      	ldr	r3, [pc, #12]	@ (8005f90 <LL_FLASH_GetLatency+0x14>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2201      	movs	r2, #1
 8005f86:	4013      	ands	r3, r2
}
 8005f88:	0018      	movs	r0, r3
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	46c0      	nop			@ (mov r8, r8)
 8005f90:	40022000 	.word	0x40022000

08005f94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_SYSCFG);
 8005f98:	2001      	movs	r0, #1
 8005f9a:	f7ff ffc5 	bl	8005f28 <LL_APB1_GRP2_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8005f9e:	2380      	movs	r3, #128	@ 0x80
 8005fa0:	055b      	lsls	r3, r3, #21
 8005fa2:	0018      	movs	r0, r3
 8005fa4:	f7ff ffaa 	bl	8005efc <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005fa8:	f000 f974 	bl	8006294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005fac:	f7ff fd32 	bl	8005a14 <MX_GPIO_Init>
  MX_DMA_Init();
 8005fb0:	f7ff fca0 	bl	80058f4 <MX_DMA_Init>
  MX_ADC_Init();
 8005fb4:	f7ff fa5e 	bl	8005474 <MX_ADC_Init>
  MX_TIM1_Init();
 8005fb8:	f000 fcba 	bl	8006930 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8005fbc:	f000 ffaa 	bl	8006f14 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005fc0:	f001 f82c 	bl	800701c <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8005fc4:	f000 fe18 	bl	8006bf8 <MX_TIM14_Init>
  MX_TIM3_Init();
 8005fc8:	f000 fddc 	bl	8006b84 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  Variable_Init();
 8005fcc:	f7fd fb22 	bl	8003614 <Variable_Init>
  UART_Debugging_Slave_Variables_Init();
 8005fd0:	f002 f878 	bl	80080c4 <UART_Debugging_Slave_Variables_Init>
  Fast_Limit_Flags.DC_insulation = 0;
 8005fd4:	4ba0      	ldr	r3, [pc, #640]	@ (8006258 <main+0x2c4>)
 8005fd6:	881a      	ldrh	r2, [r3, #0]
 8005fd8:	49a0      	ldr	r1, [pc, #640]	@ (800625c <main+0x2c8>)
 8005fda:	400a      	ands	r2, r1
 8005fdc:	801a      	strh	r2, [r3, #0]
    ADC1->CR |= ADC_CR_ADEN | ADC_CR_ADSTART;    // adc enable and adc start
 8005fde:	4ba0      	ldr	r3, [pc, #640]	@ (8006260 <main+0x2cc>)
 8005fe0:	689a      	ldr	r2, [r3, #8]
 8005fe2:	4b9f      	ldr	r3, [pc, #636]	@ (8006260 <main+0x2cc>)
 8005fe4:	2105      	movs	r1, #5
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	609a      	str	r2, [r3, #8]

  	///*TIMER 3  CONFIG AND DMA *///
	 TIM3_CAPEN_IEN_STRT();            // Timer 3 capture_enable : interupt enable: start of zero crossing detection
 8005fea:	f7fc f975 	bl	80022d8 <TIM3_CAPEN_IEN_STRT>
//	 CAPTURE_DMA_CH4_CONFIG();         // DMA configuration for capture enable and storing data

     ///* TIMER 1 CONFIG AND DMA*///
	 ADC_DMA_CH1_CONFIG();             // DMA configuration for adc values
 8005fee:	f7fc f959 	bl	80022a4 <ADC_DMA_CH1_CONFIG>
	 TIM1_OEN_DT_CCEN_IEN_STRT();      // Timer 1 output_enable : dead_time: capture_compare : interupt_enable: start
 8005ff2:	f7fc f927 	bl	8002244 <TIM1_OEN_DT_CCEN_IEN_STRT>

	 TIM14_CH1_PWM_Config();
 8005ff6:	f7fc f97d 	bl	80022f4 <TIM14_CH1_PWM_Config>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//	 Norm_Avg.V_PV = 1097;
//	 Norm_Avg.I_PV = 435;

	 UART1_Enable_Receive_Interrupt; //Enabling the receive interrupt
 8005ffa:	4b9a      	ldr	r3, [pc, #616]	@ (8006264 <main+0x2d0>)
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	4b99      	ldr	r3, [pc, #612]	@ (8006264 <main+0x2d0>)
 8006000:	2120      	movs	r1, #32
 8006002:	430a      	orrs	r2, r1
 8006004:	601a      	str	r2, [r3, #0]
	 UART1_Enable;
 8006006:	4b97      	ldr	r3, [pc, #604]	@ (8006264 <main+0x2d0>)
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	4b96      	ldr	r3, [pc, #600]	@ (8006264 <main+0x2d0>)
 800600c:	2101      	movs	r1, #1
 800600e:	430a      	orrs	r2, r1
 8006010:	601a      	str	r2, [r3, #0]

	 UART2_Enable_Receive_Interrupt; //Enabling the receive interrupt
 8006012:	4b95      	ldr	r3, [pc, #596]	@ (8006268 <main+0x2d4>)
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	4b94      	ldr	r3, [pc, #592]	@ (8006268 <main+0x2d4>)
 8006018:	2120      	movs	r1, #32
 800601a:	430a      	orrs	r2, r1
 800601c:	601a      	str	r2, [r3, #0]
	 UART2_Enable;
 800601e:	4b92      	ldr	r3, [pc, #584]	@ (8006268 <main+0x2d4>)
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	4b91      	ldr	r3, [pc, #580]	@ (8006268 <main+0x2d4>)
 8006024:	2101      	movs	r1, #1
 8006026:	430a      	orrs	r2, r1
 8006028:	601a      	str	r2, [r3, #0]

	 UART_Debugging_Enable_Receive_Interrupt; //Enabling the receive interrupt
 800602a:	4b8e      	ldr	r3, [pc, #568]	@ (8006264 <main+0x2d0>)
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	4b8d      	ldr	r3, [pc, #564]	@ (8006264 <main+0x2d0>)
 8006030:	2120      	movs	r1, #32
 8006032:	430a      	orrs	r2, r1
 8006034:	601a      	str	r2, [r3, #0]
	 UART_Debugging_Enable;
 8006036:	4b8c      	ldr	r3, [pc, #560]	@ (8006268 <main+0x2d4>)
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	4b8b      	ldr	r3, [pc, #556]	@ (8006268 <main+0x2d4>)
 800603c:	2101      	movs	r1, #1
 800603e:	430a      	orrs	r2, r1
 8006040:	601a      	str	r2, [r3, #0]

	 PFC_Power_ON;
 8006042:	2390      	movs	r3, #144	@ 0x90
 8006044:	05db      	lsls	r3, r3, #23
 8006046:	695a      	ldr	r2, [r3, #20]
 8006048:	2390      	movs	r3, #144	@ 0x90
 800604a:	05db      	lsls	r3, r3, #23
 800604c:	2180      	movs	r1, #128	@ 0x80
 800604e:	0149      	lsls	r1, r1, #5
 8006050:	430a      	orrs	r2, r1
 8006052:	615a      	str	r2, [r3, #20]
  while (1)
  {
      // ...........................................................................  RMS CALCULATOR..................................................................................................//
  	  if(Inv_Cntrl.RMS_Sqrt_Calc_Request == 1)
 8006054:	4b85      	ldr	r3, [pc, #532]	@ (800626c <main+0x2d8>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	07db      	lsls	r3, r3, #31
 800605a:	0fdb      	lsrs	r3, r3, #31
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b01      	cmp	r3, #1
 8006060:	d000      	beq.n	8006064 <main+0xd0>
 8006062:	e0f4      	b.n	800624e <main+0x2ba>
  	  {
			Temp_Var.I_Inv_Pri = sqrtf(Norm_Rms.I_Inv_Pri_Mean_Sq); // Rms inverter current
 8006064:	4b82      	ldr	r3, [pc, #520]	@ (8006270 <main+0x2dc>)
 8006066:	6a1a      	ldr	r2, [r3, #32]
 8006068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606a:	0010      	movs	r0, r2
 800606c:	0019      	movs	r1, r3
 800606e:	f7fa f957 	bl	8000320 <__aeabi_ul2f>
 8006072:	1c03      	adds	r3, r0, #0
 8006074:	1c18      	adds	r0, r3, #0
 8006076:	f003 fa50 	bl	800951a <sqrtf>
 800607a:	1c03      	adds	r3, r0, #0
 800607c:	1c18      	adds	r0, r3, #0
 800607e:	f7fa f937 	bl	80002f0 <__aeabi_f2uiz>
 8006082:	0002      	movs	r2, r0
 8006084:	4b7b      	ldr	r3, [pc, #492]	@ (8006274 <main+0x2e0>)
 8006086:	601a      	str	r2, [r3, #0]
			Temp_Var.V_Mains = sqrtf(Norm_Rms.V_Mains_Mean_Sq);     // Rms Mains voltage
 8006088:	4b79      	ldr	r3, [pc, #484]	@ (8006270 <main+0x2dc>)
 800608a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800608c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800608e:	0010      	movs	r0, r2
 8006090:	0019      	movs	r1, r3
 8006092:	f7fa f945 	bl	8000320 <__aeabi_ul2f>
 8006096:	1c03      	adds	r3, r0, #0
 8006098:	1c18      	adds	r0, r3, #0
 800609a:	f003 fa3e 	bl	800951a <sqrtf>
 800609e:	1c03      	adds	r3, r0, #0
 80060a0:	1c18      	adds	r0, r3, #0
 80060a2:	f7fa f925 	bl	80002f0 <__aeabi_f2uiz>
 80060a6:	0002      	movs	r2, r0
 80060a8:	4b72      	ldr	r3, [pc, #456]	@ (8006274 <main+0x2e0>)
 80060aa:	605a      	str	r2, [r3, #4]
			Temp_Var.I_Mains_CT = sqrtf(Norm_Rms.I_Mains_CT_Mean_Sq);
 80060ac:	4b70      	ldr	r3, [pc, #448]	@ (8006270 <main+0x2dc>)
 80060ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b2:	0010      	movs	r0, r2
 80060b4:	0019      	movs	r1, r3
 80060b6:	f7fa f933 	bl	8000320 <__aeabi_ul2f>
 80060ba:	1c03      	adds	r3, r0, #0
 80060bc:	1c18      	adds	r0, r3, #0
 80060be:	f003 fa2c 	bl	800951a <sqrtf>
 80060c2:	1c03      	adds	r3, r0, #0
 80060c4:	1c18      	adds	r0, r3, #0
 80060c6:	f7fa f913 	bl	80002f0 <__aeabi_f2uiz>
 80060ca:	0002      	movs	r2, r0
 80060cc:	4b69      	ldr	r3, [pc, #420]	@ (8006274 <main+0x2e0>)
 80060ce:	60da      	str	r2, [r3, #12]
			Temp_Var.Earth_Fault = sqrtf(Norm_Rms.Earth_Fault_Mean_Sq);
 80060d0:	4b67      	ldr	r3, [pc, #412]	@ (8006270 <main+0x2dc>)
 80060d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80060d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060d6:	0010      	movs	r0, r2
 80060d8:	0019      	movs	r1, r3
 80060da:	f7fa f921 	bl	8000320 <__aeabi_ul2f>
 80060de:	1c03      	adds	r3, r0, #0
 80060e0:	1c18      	adds	r0, r3, #0
 80060e2:	f003 fa1a 	bl	800951a <sqrtf>
 80060e6:	1c03      	adds	r3, r0, #0
 80060e8:	1c18      	adds	r0, r3, #0
 80060ea:	f7fa f901 	bl	80002f0 <__aeabi_f2uiz>
 80060ee:	0002      	movs	r2, r0
 80060f0:	4b60      	ldr	r3, [pc, #384]	@ (8006274 <main+0x2e0>)
 80060f2:	615a      	str	r2, [r3, #20]

			Inv_Cntrl.RMS_Sqrt_Calc_Request = 0;
 80060f4:	4b5d      	ldr	r3, [pc, #372]	@ (800626c <main+0x2d8>)
 80060f6:	781a      	ldrb	r2, [r3, #0]
 80060f8:	2101      	movs	r1, #1
 80060fa:	438a      	bics	r2, r1
 80060fc:	701a      	strb	r2, [r3, #0]

			Norm_Rms.I_Inv_Pri = (Temp_Var.I_Inv_Pri * Calibration_Var.I_Inv)>>11;
 80060fe:	4b5d      	ldr	r3, [pc, #372]	@ (8006274 <main+0x2e0>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a5d      	ldr	r2, [pc, #372]	@ (8006278 <main+0x2e4>)
 8006104:	8892      	ldrh	r2, [r2, #4]
 8006106:	b292      	uxth	r2, r2
 8006108:	4353      	muls	r3, r2
 800610a:	0adb      	lsrs	r3, r3, #11
 800610c:	001a      	movs	r2, r3
 800610e:	4b58      	ldr	r3, [pc, #352]	@ (8006270 <main+0x2dc>)
 8006110:	601a      	str	r2, [r3, #0]
			Norm_Rms.I_Mains_CT = (Temp_Var.I_Mains_CT * Calibration_Var.I_Mains_CT)>>11;
 8006112:	4b58      	ldr	r3, [pc, #352]	@ (8006274 <main+0x2e0>)
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	4a58      	ldr	r2, [pc, #352]	@ (8006278 <main+0x2e4>)
 8006118:	89d2      	ldrh	r2, [r2, #14]
 800611a:	b292      	uxth	r2, r2
 800611c:	4353      	muls	r3, r2
 800611e:	0adb      	lsrs	r3, r3, #11
 8006120:	001a      	movs	r2, r3
 8006122:	4b53      	ldr	r3, [pc, #332]	@ (8006270 <main+0x2dc>)
 8006124:	60da      	str	r2, [r3, #12]
			Norm_Rms.V_Mains = (Temp_Var.V_Mains * Calibration_Var.V_Mains)>>11;
 8006126:	4b53      	ldr	r3, [pc, #332]	@ (8006274 <main+0x2e0>)
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	4a53      	ldr	r2, [pc, #332]	@ (8006278 <main+0x2e4>)
 800612c:	8992      	ldrh	r2, [r2, #12]
 800612e:	b292      	uxth	r2, r2
 8006130:	4353      	muls	r3, r2
 8006132:	0adb      	lsrs	r3, r3, #11
 8006134:	001a      	movs	r2, r3
 8006136:	4b4e      	ldr	r3, [pc, #312]	@ (8006270 <main+0x2dc>)
 8006138:	605a      	str	r2, [r3, #4]
			Norm_Rms.Earth_Fault = Temp_Var.Earth_Fault;                                   //remove calibration
 800613a:	4b4e      	ldr	r3, [pc, #312]	@ (8006274 <main+0x2e0>)
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	001a      	movs	r2, r3
 8006140:	4b4b      	ldr	r3, [pc, #300]	@ (8006270 <main+0x2dc>)
 8006142:	649a      	str	r2, [r3, #72]	@ 0x48

			if(Norm_Rms.I_Inv_Pri >4096)
 8006144:	4b4a      	ldr	r3, [pc, #296]	@ (8006270 <main+0x2dc>)
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	2380      	movs	r3, #128	@ 0x80
 800614a:	015b      	lsls	r3, r3, #5
 800614c:	429a      	cmp	r2, r3
 800614e:	dd03      	ble.n	8006158 <main+0x1c4>
			{
				Norm_Rms.I_Inv_Pri = 4096;
 8006150:	4b47      	ldr	r3, [pc, #284]	@ (8006270 <main+0x2dc>)
 8006152:	2280      	movs	r2, #128	@ 0x80
 8006154:	0152      	lsls	r2, r2, #5
 8006156:	601a      	str	r2, [r3, #0]
			}
			if(Norm_Rms.V_Mains >4096)
 8006158:	4b45      	ldr	r3, [pc, #276]	@ (8006270 <main+0x2dc>)
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	2380      	movs	r3, #128	@ 0x80
 800615e:	015b      	lsls	r3, r3, #5
 8006160:	429a      	cmp	r2, r3
 8006162:	dd03      	ble.n	800616c <main+0x1d8>
			{
				Norm_Rms.V_Mains = 4096;
 8006164:	4b42      	ldr	r3, [pc, #264]	@ (8006270 <main+0x2dc>)
 8006166:	2280      	movs	r2, #128	@ 0x80
 8006168:	0152      	lsls	r2, r2, #5
 800616a:	605a      	str	r2, [r3, #4]
			}
			if(Norm_Rms.I_Mains_CT > 4096)
 800616c:	4b40      	ldr	r3, [pc, #256]	@ (8006270 <main+0x2dc>)
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	2380      	movs	r3, #128	@ 0x80
 8006172:	015b      	lsls	r3, r3, #5
 8006174:	429a      	cmp	r2, r3
 8006176:	dd03      	ble.n	8006180 <main+0x1ec>
			{
				Norm_Rms.I_Mains_CT = 4096;
 8006178:	4b3d      	ldr	r3, [pc, #244]	@ (8006270 <main+0x2dc>)
 800617a:	2280      	movs	r2, #128	@ 0x80
 800617c:	0152      	lsls	r2, r2, #5
 800617e:	60da      	str	r2, [r3, #12]

			//////////////////////////////////////   For calculation of power factor    //////////////////////////////////////
//			Power_Factor_Calculation();
			//////////////////////////////////////

			if(Inv_Cntrl.State == 1)//state 1 implies grid export mode
 8006180:	4b3a      	ldr	r3, [pc, #232]	@ (800626c <main+0x2d8>)
 8006182:	785b      	ldrb	r3, [r3, #1]
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b01      	cmp	r3, #1
 8006188:	d116      	bne.n	80061b8 <main+0x224>
			{
				if((Inv_Cntrl.I_Peak_Ref>Inv_Cntrl.Inv_Export_Ipeak_limit>>5)||(Inv_Cntrl.I_Peak_Ref<-(Inv_Cntrl.Inv_Import_Ipeak_limit>>5)))//
 800618a:	4b38      	ldr	r3, [pc, #224]	@ (800626c <main+0x2d8>)
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	4a37      	ldr	r2, [pc, #220]	@ (800626c <main+0x2d8>)
 8006190:	2142      	movs	r1, #66	@ 0x42
 8006192:	5a52      	ldrh	r2, [r2, r1]
 8006194:	b212      	sxth	r2, r2
 8006196:	1152      	asrs	r2, r2, #5
 8006198:	b212      	sxth	r2, r2
 800619a:	4293      	cmp	r3, r2
 800619c:	dc0a      	bgt.n	80061b4 <main+0x220>
 800619e:	4b33      	ldr	r3, [pc, #204]	@ (800626c <main+0x2d8>)
 80061a0:	68da      	ldr	r2, [r3, #12]
 80061a2:	4b32      	ldr	r3, [pc, #200]	@ (800626c <main+0x2d8>)
 80061a4:	2144      	movs	r1, #68	@ 0x44
 80061a6:	5a5b      	ldrh	r3, [r3, r1]
 80061a8:	b21b      	sxth	r3, r3
 80061aa:	115b      	asrs	r3, r3, #5
 80061ac:	b21b      	sxth	r3, r3
 80061ae:	425b      	negs	r3, r3
 80061b0:	429a      	cmp	r2, r3
 80061b2:	da01      	bge.n	80061b8 <main+0x224>
				{
					Energy_Calculation(); // Mains export or import energy calculation
 80061b4:	f7fd f936 	bl	8003424 <Energy_Calculation>
//					Energy_Calculation_For_GSM_Card();
				}
			}
//			Energy_Calculation();
			PV_KWhr_Calculation();
 80061b8:	f7fd f9f4 	bl	80035a4 <PV_KWhr_Calculation>

			Energy_Calculation_With_Mains_CT(); // Mains export or import energy calculation
 80061bc:	f7fd f992 	bl	80034e4 <Energy_Calculation_With_Mains_CT>

			if(Othr.System_Off_Timer<=5000)//turning off debug variable data for first 5 seconds
 80061c0:	4b2e      	ldr	r3, [pc, #184]	@ (800627c <main+0x2e8>)
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	4a2e      	ldr	r2, [pc, #184]	@ (8006280 <main+0x2ec>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d841      	bhi.n	800624e <main+0x2ba>
			{
				Debug_Fast.A=0;
 80061ca:	4b2e      	ldr	r3, [pc, #184]	@ (8006284 <main+0x2f0>)
 80061cc:	2200      	movs	r2, #0
 80061ce:	801a      	strh	r2, [r3, #0]
				Debug_Fast.B=0;
 80061d0:	4b2c      	ldr	r3, [pc, #176]	@ (8006284 <main+0x2f0>)
 80061d2:	2200      	movs	r2, #0
 80061d4:	805a      	strh	r2, [r3, #2]
				Debug_Fast.C=0;
 80061d6:	4b2b      	ldr	r3, [pc, #172]	@ (8006284 <main+0x2f0>)
 80061d8:	2200      	movs	r2, #0
 80061da:	809a      	strh	r2, [r3, #4]
				Debug_Fast.D=0;
 80061dc:	4b29      	ldr	r3, [pc, #164]	@ (8006284 <main+0x2f0>)
 80061de:	2200      	movs	r2, #0
 80061e0:	80da      	strh	r2, [r3, #6]
				Debug_Fast.E=0;
 80061e2:	4b28      	ldr	r3, [pc, #160]	@ (8006284 <main+0x2f0>)
 80061e4:	2200      	movs	r2, #0
 80061e6:	811a      	strh	r2, [r3, #8]
				Debug_Fast.F=0;
 80061e8:	4b26      	ldr	r3, [pc, #152]	@ (8006284 <main+0x2f0>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	815a      	strh	r2, [r3, #10]
				Debug_Fast.G=0;
 80061ee:	4b25      	ldr	r3, [pc, #148]	@ (8006284 <main+0x2f0>)
 80061f0:	2200      	movs	r2, #0
 80061f2:	819a      	strh	r2, [r3, #12]
				Debug_Fast.H=0;
 80061f4:	4b23      	ldr	r3, [pc, #140]	@ (8006284 <main+0x2f0>)
 80061f6:	2200      	movs	r2, #0
 80061f8:	81da      	strh	r2, [r3, #14]
				Debug_Fast.I=0;
 80061fa:	4b22      	ldr	r3, [pc, #136]	@ (8006284 <main+0x2f0>)
 80061fc:	2200      	movs	r2, #0
 80061fe:	821a      	strh	r2, [r3, #16]
				Debug_Fast.J=0;
 8006200:	4b20      	ldr	r3, [pc, #128]	@ (8006284 <main+0x2f0>)
 8006202:	2200      	movs	r2, #0
 8006204:	825a      	strh	r2, [r3, #18]
				Debug_Fast.K=0;
 8006206:	4b1f      	ldr	r3, [pc, #124]	@ (8006284 <main+0x2f0>)
 8006208:	2200      	movs	r2, #0
 800620a:	829a      	strh	r2, [r3, #20]
				Debug_Fast.L=0;
 800620c:	4b1d      	ldr	r3, [pc, #116]	@ (8006284 <main+0x2f0>)
 800620e:	2200      	movs	r2, #0
 8006210:	82da      	strh	r2, [r3, #22]
				Debug_Fast.M=0;
 8006212:	4b1c      	ldr	r3, [pc, #112]	@ (8006284 <main+0x2f0>)
 8006214:	2200      	movs	r2, #0
 8006216:	831a      	strh	r2, [r3, #24]
				Debug_Fast.N=0;
 8006218:	4b1a      	ldr	r3, [pc, #104]	@ (8006284 <main+0x2f0>)
 800621a:	2200      	movs	r2, #0
 800621c:	835a      	strh	r2, [r3, #26]

				Debug_Rms=Debug_Fast;
 800621e:	4a1a      	ldr	r2, [pc, #104]	@ (8006288 <main+0x2f4>)
 8006220:	4b18      	ldr	r3, [pc, #96]	@ (8006284 <main+0x2f0>)
 8006222:	0010      	movs	r0, r2
 8006224:	0019      	movs	r1, r3
 8006226:	2332      	movs	r3, #50	@ 0x32
 8006228:	001a      	movs	r2, r3
 800622a:	f003 f96d 	bl	8009508 <memcpy>
				Debug_Avg=Debug_Fast;
 800622e:	4a17      	ldr	r2, [pc, #92]	@ (800628c <main+0x2f8>)
 8006230:	4b14      	ldr	r3, [pc, #80]	@ (8006284 <main+0x2f0>)
 8006232:	0010      	movs	r0, r2
 8006234:	0019      	movs	r1, r3
 8006236:	2332      	movs	r3, #50	@ 0x32
 8006238:	001a      	movs	r2, r3
 800623a:	f003 f965 	bl	8009508 <memcpy>
				Debug_State = Debug_Fast;
 800623e:	4a14      	ldr	r2, [pc, #80]	@ (8006290 <main+0x2fc>)
 8006240:	4b10      	ldr	r3, [pc, #64]	@ (8006284 <main+0x2f0>)
 8006242:	0010      	movs	r0, r2
 8006244:	0019      	movs	r1, r3
 8006246:	2332      	movs	r3, #50	@ 0x32
 8006248:	001a      	movs	r2, r3
 800624a:	f003 f95d 	bl	8009508 <memcpy>
//  	  	UART1_Enable_Receive_Interrupt;
//
//				//Enable TIM3_Capture_Int
//  	  }

	  UART1_Store_Received_Data_In_Variables();
 800624e:	f000 ff69 	bl	8007124 <UART1_Store_Received_Data_In_Variables>
	  UART1_Request_Send_Message();
 8006252:	f001 fb87 	bl	8007964 <UART1_Request_Send_Message>
  	  if(Inv_Cntrl.RMS_Sqrt_Calc_Request == 1)
 8006256:	e6fd      	b.n	8006054 <main+0xc0>
 8006258:	200002a4 	.word	0x200002a4
 800625c:	ffffdfff 	.word	0xffffdfff
 8006260:	40012400 	.word	0x40012400
 8006264:	40004400 	.word	0x40004400
 8006268:	40013800 	.word	0x40013800
 800626c:	200002b0 	.word	0x200002b0
 8006270:	200000e8 	.word	0x200000e8
 8006274:	20000548 	.word	0x20000548
 8006278:	20000580 	.word	0x20000580
 800627c:	200001f4 	.word	0x200001f4
 8006280:	00001388 	.word	0x00001388
 8006284:	200003b0 	.word	0x200003b0
 8006288:	20000418 	.word	0x20000418
 800628c:	200003e4 	.word	0x200003e4
 8006290:	20000480 	.word	0x20000480

08006294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8006298:	2001      	movs	r0, #1
 800629a:	f7ff fe5b 	bl	8005f54 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 800629e:	46c0      	nop			@ (mov r8, r8)
 80062a0:	f7ff fe6c 	bl	8005f7c <LL_FLASH_GetLatency>
 80062a4:	0003      	movs	r3, r0
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d1fa      	bne.n	80062a0 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 80062aa:	f7ff fd09 	bl	8005cc0 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80062ae:	46c0      	nop			@ (mov r8, r8)
 80062b0:	f7ff fd14 	bl	8005cdc <LL_RCC_HSI_IsReady>
 80062b4:	0003      	movs	r3, r0
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d1fa      	bne.n	80062b0 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80062ba:	2010      	movs	r0, #16
 80062bc:	f7ff fd1e 	bl	8005cfc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI14_Enable();
 80062c0:	f7ff fd30 	bl	8005d24 <LL_RCC_HSI14_Enable>

   /* Wait till HSI14 is ready */
  while(LL_RCC_HSI14_IsReady() != 1)
 80062c4:	46c0      	nop			@ (mov r8, r8)
 80062c6:	f7ff fd3b 	bl	8005d40 <LL_RCC_HSI14_IsReady>
 80062ca:	0003      	movs	r3, r0
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d1fa      	bne.n	80062c6 <SystemClock_Config+0x32>
  {

  }
  LL_RCC_HSI14_SetCalibTrimming(16);
 80062d0:	2010      	movs	r0, #16
 80062d2:	f7ff fd53 	bl	8005d7c <LL_RCC_HSI14_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_12);
 80062d6:	23a0      	movs	r3, #160	@ 0xa0
 80062d8:	039b      	lsls	r3, r3, #14
 80062da:	0019      	movs	r1, r3
 80062dc:	2000      	movs	r0, #0
 80062de:	f7ff fde7 	bl	8005eb0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80062e2:	f7ff fdc3 	bl	8005e6c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80062e6:	46c0      	nop			@ (mov r8, r8)
 80062e8:	f7ff fdce 	bl	8005e88 <LL_RCC_PLL_IsReady>
 80062ec:	0003      	movs	r3, r0
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d1fa      	bne.n	80062e8 <SystemClock_Config+0x54>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80062f2:	2000      	movs	r0, #0
 80062f4:	f7ff fd76 	bl	8005de4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80062f8:	2000      	movs	r0, #0
 80062fa:	f7ff fd87 	bl	8005e0c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80062fe:	2002      	movs	r0, #2
 8006300:	f7ff fd50 	bl	8005da4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8006304:	46c0      	nop			@ (mov r8, r8)
 8006306:	f7ff fd61 	bl	8005dcc <LL_RCC_GetSysClkSource>
 800630a:	0003      	movs	r3, r0
 800630c:	2b08      	cmp	r3, #8
 800630e:	d1fa      	bne.n	8006306 <SystemClock_Config+0x72>
  {

  }
  LL_Init1msTick(48000000);
 8006310:	4b07      	ldr	r3, [pc, #28]	@ (8006330 <SystemClock_Config+0x9c>)
 8006312:	0018      	movs	r0, r3
 8006314:	f003 f8a8 	bl	8009468 <LL_Init1msTick>
  LL_SetSystemCoreClock(48000000);
 8006318:	4b05      	ldr	r3, [pc, #20]	@ (8006330 <SystemClock_Config+0x9c>)
 800631a:	0018      	movs	r0, r3
 800631c:	f003 f8b4 	bl	8009488 <LL_SetSystemCoreClock>
  LL_RCC_HSI14_EnableADCControl();
 8006320:	f7ff fd1e 	bl	8005d60 <LL_RCC_HSI14_EnableADCControl>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 8006324:	2000      	movs	r0, #0
 8006326:	f7ff fd87 	bl	8005e38 <LL_RCC_SetUSARTClockSource>
}
 800632a:	46c0      	nop			@ (mov r8, r8)
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	02dc6c00 	.word	0x02dc6c00

08006334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006338:	46c0      	nop			@ (mov r8, r8)
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
	...

08006340 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

		Inverter_OFF();
 8006344:	f7fb fff2 	bl	800232c <Inverter_OFF>
		MPPT_OFF();
 8006348:	f7fc f888 	bl	800245c <MPPT_OFF>
		Mains_Relay_Off;
 800634c:	4b05      	ldr	r3, [pc, #20]	@ (8006364 <HardFault_Handler+0x24>)
 800634e:	695a      	ldr	r2, [r3, #20]
 8006350:	4b04      	ldr	r3, [pc, #16]	@ (8006364 <HardFault_Handler+0x24>)
 8006352:	2110      	movs	r1, #16
 8006354:	438a      	bics	r2, r1
 8006356:	615a      	str	r2, [r3, #20]
		Debug_Fast.L = 1;
 8006358:	4b03      	ldr	r3, [pc, #12]	@ (8006368 <HardFault_Handler+0x28>)
 800635a:	2201      	movs	r2, #1
 800635c:	82da      	strh	r2, [r3, #22]
		Inverter_OFF();
 800635e:	46c0      	nop			@ (mov r8, r8)
 8006360:	e7f0      	b.n	8006344 <HardFault_Handler+0x4>
 8006362:	46c0      	nop			@ (mov r8, r8)
 8006364:	48001400 	.word	0x48001400
 8006368:	200003b0 	.word	0x200003b0

0800636c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8006370:	46c0      	nop			@ (mov r8, r8)
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006376:	b580      	push	{r7, lr}
 8006378:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800637a:	46c0      	nop			@ (mov r8, r8)
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}

08006380 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006384:	46c0      	nop			@ (mov r8, r8)
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800638a:	b580      	push	{r7, lr}
 800638c:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800638e:	46c0      	nop			@ (mov r8, r8)
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	Cntrs_Incrmnt_Fn_for_100us_ISR();    //inverter functions which run in all inverter states (weather export or inverter state)
 8006398:	f7fc fb2e 	bl	80029f8 <Cntrs_Incrmnt_Fn_for_100us_ISR>

/////////////////////////////////Average Limits/////////////////////////////////////////////////////////////////////////////////////////////////////////


	if((Cntr.ADC_Avg == 10)&&(Inv_Cntrl.Diag_Delay == 0)) //as there may be delay in calculation of RMS after square root calc request is sent
 800639c:	4b6d      	ldr	r3, [pc, #436]	@ (8006554 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c0>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2b0a      	cmp	r3, #10
 80063a2:	d10a      	bne.n	80063ba <TIM1_BRK_UP_TRG_COM_IRQHandler+0x26>
 80063a4:	4b6c      	ldr	r3, [pc, #432]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 80063a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063a8:	065b      	lsls	r3, r3, #25
 80063aa:	0fdb      	lsrs	r3, r3, #31
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d103      	bne.n	80063ba <TIM1_BRK_UP_TRG_COM_IRQHandler+0x26>
	{
		Avg_Diagnostics();    // Diagnosis for all the average parameters
 80063b2:	f7fc ffa3 	bl	80032fc <Avg_Diagnostics>

///////////////////////////////RMS Limits///////////////////////////////////////////////////////////////////////////////////////////////////////////////

		RMS_Diagnostics();    // Diagnosis for all the RMS parameters
 80063b6:	f7fc ffa7 	bl	8003308 <RMS_Diagnostics>
	}

	while(!(DMA1->ISR&DMA_ISR_TCIF1))  //wait for DMA1 transfer complete flag (updating ADC array)
 80063ba:	46c0      	nop			@ (mov r8, r8)
 80063bc:	4b67      	ldr	r3, [pc, #412]	@ (800655c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c8>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2202      	movs	r2, #2
 80063c2:	4013      	ands	r3, r2
 80063c4:	d0fa      	beq.n	80063bc <TIM1_BRK_UP_TRG_COM_IRQHandler+0x28>
		{

		}
	DMA1->IFCR|=DMA_IFCR_CTCIF1;
 80063c6:	4b65      	ldr	r3, [pc, #404]	@ (800655c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c8>)
 80063c8:	685a      	ldr	r2, [r3, #4]
 80063ca:	4b64      	ldr	r3, [pc, #400]	@ (800655c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c8>)
 80063cc:	2102      	movs	r1, #2
 80063ce:	430a      	orrs	r2, r1
 80063d0:	605a      	str	r2, [r3, #4]
	GPIO_ON;
 80063d2:	4b63      	ldr	r3, [pc, #396]	@ (8006560 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1cc>)
 80063d4:	695a      	ldr	r2, [r3, #20]
 80063d6:	4b62      	ldr	r3, [pc, #392]	@ (8006560 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1cc>)
 80063d8:	2180      	movs	r1, #128	@ 0x80
 80063da:	0189      	lsls	r1, r1, #6
 80063dc:	430a      	orrs	r2, r1
 80063de:	615a      	str	r2, [r3, #20]
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	if(Inv_Cntrl.Diag_Delay == 0)
 80063e0:	4b5d      	ldr	r3, [pc, #372]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 80063e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063e4:	065b      	lsls	r3, r3, #25
 80063e6:	0fdb      	lsrs	r3, r3, #31
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d101      	bne.n	80063f2 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x5e>
	{
		Fast_Diagnostics();   // This diagnosis if any spurious happens
 80063ee:	f7fc fd99 	bl	8002f24 <Fast_Diagnostics>
	}

	if((Norm_ADC.I_Inv_Pri_AC>I_Inv_Pri_Peak_22A) || (Norm_ADC.I_Inv_Pri_AC<I_Inv_Pri_Peak_M_22A))    //I_Inv_Pri_200A->2970 if the inverter current upper limit is crossed the switch off the inverter immediately
 80063f2:	4b5c      	ldr	r3, [pc, #368]	@ (8006564 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d0>)
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	23fa      	movs	r3, #250	@ 0xfa
 80063f8:	00db      	lsls	r3, r3, #3
 80063fa:	429a      	cmp	r2, r3
 80063fc:	dc04      	bgt.n	8006408 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x74>
 80063fe:	4b59      	ldr	r3, [pc, #356]	@ (8006564 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d0>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a59      	ldr	r2, [pc, #356]	@ (8006568 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d4>)
 8006404:	4293      	cmp	r3, r2
 8006406:	da4b      	bge.n	80064a0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>
	{
		if(Inv_Cntrl.State == 1)
 8006408:	4b53      	ldr	r3, [pc, #332]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 800640a:	785b      	ldrb	r3, [r3, #1]
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b01      	cmp	r3, #1
 8006410:	d10c      	bne.n	800642c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x98>
		{
			Debug_Fast.A |= (0x1U<<7);
 8006412:	4b56      	ldr	r3, [pc, #344]	@ (800656c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 8006414:	881b      	ldrh	r3, [r3, #0]
 8006416:	b29b      	uxth	r3, r3
 8006418:	2280      	movs	r2, #128	@ 0x80
 800641a:	4313      	orrs	r3, r2
 800641c:	b29a      	uxth	r2, r3
 800641e:	4b53      	ldr	r3, [pc, #332]	@ (800656c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 8006420:	801a      	strh	r2, [r3, #0]
			Debug_Fast.D = Norm_ADC.I_Inv_Pri_AC;
 8006422:	4b50      	ldr	r3, [pc, #320]	@ (8006564 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d0>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	b29a      	uxth	r2, r3
 8006428:	4b50      	ldr	r3, [pc, #320]	@ (800656c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 800642a:	80da      	strh	r2, [r3, #6]
		}
		Debug_Fast.B |= (0x1U<<7);
 800642c:	4b4f      	ldr	r3, [pc, #316]	@ (800656c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 800642e:	885b      	ldrh	r3, [r3, #2]
 8006430:	b29b      	uxth	r3, r3
 8006432:	2280      	movs	r2, #128	@ 0x80
 8006434:	4313      	orrs	r3, r2
 8006436:	b29a      	uxth	r2, r3
 8006438:	4b4c      	ldr	r3, [pc, #304]	@ (800656c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 800643a:	805a      	strh	r2, [r3, #2]
		if(TIM1->BDTR&TIM_BDTR_MOE)
 800643c:	4b4c      	ldr	r3, [pc, #304]	@ (8006570 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1dc>)
 800643e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006440:	2380      	movs	r3, #128	@ 0x80
 8006442:	021b      	lsls	r3, r3, #8
 8006444:	4013      	ands	r3, r2
 8006446:	d008      	beq.n	800645a <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc6>
		{
			Othr.Inv_Fast_I_limit_Count=Othr.Inv_Fast_I_limit_Count+1;
 8006448:	4b4a      	ldr	r3, [pc, #296]	@ (8006574 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 800644a:	2298      	movs	r2, #152	@ 0x98
 800644c:	5a9b      	ldrh	r3, [r3, r2]
 800644e:	b29b      	uxth	r3, r3
 8006450:	3301      	adds	r3, #1
 8006452:	b299      	uxth	r1, r3
 8006454:	4b47      	ldr	r3, [pc, #284]	@ (8006574 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 8006456:	2298      	movs	r2, #152	@ 0x98
 8006458:	5299      	strh	r1, [r3, r2]
		}
		Inverter_OFF();
 800645a:	f7fb ff67 	bl	800232c <Inverter_OFF>
		Fast_Limit_Flags.I_Inv = 1;
 800645e:	4b46      	ldr	r3, [pc, #280]	@ (8006578 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e4>)
 8006460:	881a      	ldrh	r2, [r3, #0]
 8006462:	2101      	movs	r1, #1
 8006464:	430a      	orrs	r2, r1
 8006466:	801a      	strh	r2, [r3, #0]
		Inv_Cntrl.State = 0;
 8006468:	4b3b      	ldr	r3, [pc, #236]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 800646a:	2200      	movs	r2, #0
 800646c:	705a      	strb	r2, [r3, #1]
		Inv_Cntrl.First_Time_State_Entry=1;
 800646e:	4b3a      	ldr	r3, [pc, #232]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 8006470:	781a      	ldrb	r2, [r3, #0]
 8006472:	2110      	movs	r1, #16
 8006474:	430a      	orrs	r2, r1
 8006476:	701a      	strb	r2, [r3, #0]

		if(Othr.Inv_Fast_I_limit_Count >= 10)
 8006478:	4b3e      	ldr	r3, [pc, #248]	@ (8006574 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 800647a:	2298      	movs	r2, #152	@ 0x98
 800647c:	5a9b      	ldrh	r3, [r3, r2]
 800647e:	b29b      	uxth	r3, r3
 8006480:	2b09      	cmp	r3, #9
 8006482:	d915      	bls.n	80064b0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x11c>
		{
			Othr.Inv_Off_Latch=1;
 8006484:	4b3b      	ldr	r3, [pc, #236]	@ (8006574 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 8006486:	227c      	movs	r2, #124	@ 0x7c
 8006488:	5c99      	ldrb	r1, [r3, r2]
 800648a:	2001      	movs	r0, #1
 800648c:	4301      	orrs	r1, r0
 800648e:	5499      	strb	r1, [r3, r2]
			Othr.Inv_Fast_I_limit_Count=0;
 8006490:	4b38      	ldr	r3, [pc, #224]	@ (8006574 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e0>)
 8006492:	2298      	movs	r2, #152	@ 0x98
 8006494:	2100      	movs	r1, #0
 8006496:	5299      	strh	r1, [r3, r2]
			Cntr.Inv_Fast_I_limit_Count_Reset_Counter=0;
 8006498:	4b2e      	ldr	r3, [pc, #184]	@ (8006554 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c0>)
 800649a:	2200      	movs	r2, #0
 800649c:	64da      	str	r2, [r3, #76]	@ 0x4c
		if(Othr.Inv_Fast_I_limit_Count >= 10)
 800649e:	e007      	b.n	80064b0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x11c>
		}
	}
	else
	{
		Debug_Fast.B &= ~(0x1U<<7);
 80064a0:	4b32      	ldr	r3, [pc, #200]	@ (800656c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 80064a2:	885b      	ldrh	r3, [r3, #2]
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	2280      	movs	r2, #128	@ 0x80
 80064a8:	4393      	bics	r3, r2
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	4b2f      	ldr	r3, [pc, #188]	@ (800656c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1d8>)
 80064ae:	805a      	strh	r2, [r3, #2]
	}


////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	ADC_Avg_And_RMS_Cal();    // This function is used for calculating voltage and current average values
 80064b0:	f7fb fff2 	bl	8002498 <ADC_Avg_And_RMS_Cal>

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//Othr.Recieved_Settings_Ok = 1;             	// Forcefully we are making the bit 1 to run the inverter code
//	if(Othr.Recieved_Settings_Ok == 1)
//	{
		switch (PV_Cntrl.State)                   // shift this to switch case
 80064b4:	4b31      	ldr	r3, [pc, #196]	@ (800657c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e8>)
 80064b6:	785b      	ldrb	r3, [r3, #1]
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d002      	beq.n	80064c4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x130>
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d003      	beq.n	80064ca <TIM1_BRK_UP_TRG_COM_IRQHandler+0x136>
 80064c2:	e005      	b.n	80064d0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x13c>
		{
			case 0:

				PV_State_0_Int_Cntrl_Fn();            // In this parameters are monitored whether they are in limits or not
 80064c4:	f7fe fd32 	bl	8004f2c <PV_State_0_Int_Cntrl_Fn>
				break;
 80064c8:	e00b      	b.n	80064e2 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14e>

			case 1:

				PV_State_1_Int_Cntrl_Fn();            // In this MPPT control and switching takes place
 80064ca:	f7fe fdc3 	bl	8005054 <PV_State_1_Int_Cntrl_Fn>
				break;
 80064ce:	e008      	b.n	80064e2 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14e>

			default:
				PV_Cntrl.State = 0; 									// state zero will be running as default condition if PV_Cntrl.State is not initialized
 80064d0:	4b2a      	ldr	r3, [pc, #168]	@ (800657c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e8>)
 80064d2:	2200      	movs	r2, #0
 80064d4:	705a      	strb	r2, [r3, #1]
				PV_Cntrl.First_Time_State_Entry=1;
 80064d6:	4b29      	ldr	r3, [pc, #164]	@ (800657c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e8>)
 80064d8:	781a      	ldrb	r2, [r3, #0]
 80064da:	2120      	movs	r1, #32
 80064dc:	430a      	orrs	r2, r1
 80064de:	701a      	strb	r2, [r3, #0]
				break;
 80064e0:	46c0      	nop			@ (mov r8, r8)
		}

	/********************************Inverter control states**********************************/

		switch (Inv_Cntrl.State)
 80064e2:	4b1d      	ldr	r3, [pc, #116]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 80064e4:	785b      	ldrb	r3, [r3, #1]
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d002      	beq.n	80064f2 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x15e>
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d003      	beq.n	80064f8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x164>
 80064f0:	e005      	b.n	80064fe <TIM1_BRK_UP_TRG_COM_IRQHandler+0x16a>
		{
			case 0:

				Inv_State_0_Int_Cntrl();       // All the parameters are monitored and checked whether they are in limits or not
 80064f2:	f7fe f94b 	bl	800478c <Inv_State_0_Int_Cntrl>

				break;
 80064f6:	e00b      	b.n	8006510 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x17c>

			case 1:     //STATE 1 (GRID EXPORT/IMPORT) RELATED INTERUPT CODE.

				Inv_State_1_Int_Cntrl();       // Exporting or importing takes place
 80064f8:	f7fe fb4e 	bl	8004b98 <Inv_State_1_Int_Cntrl>

				break;
 80064fc:	e008      	b.n	8006510 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x17c>

			default:
				Inv_Cntrl.State = 0;
 80064fe:	4b16      	ldr	r3, [pc, #88]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 8006500:	2200      	movs	r2, #0
 8006502:	705a      	strb	r2, [r3, #1]
				Inv_Cntrl.First_Time_State_Entry=1;
 8006504:	4b14      	ldr	r3, [pc, #80]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 8006506:	781a      	ldrb	r2, [r3, #0]
 8006508:	2110      	movs	r1, #16
 800650a:	430a      	orrs	r2, r1
 800650c:	701a      	strb	r2, [r3, #0]
				break;
 800650e:	46c0      	nop			@ (mov r8, r8)
//	}

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

		UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data();
 8006510:	f001 fd72 	bl	8007ff8 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data>
//	if(UART2_Send_Var.Count == 10)        //This code runs for every 1ms
//	{
//		UART2_Send_Function_Inside_Timer_Interrupt();
//		UART2_Send_Var.Count = 0;
//	}
	if(UART1_Send_Var.Count == 10)        //This code runs for every 1ms
 8006514:	4b1a      	ldr	r3, [pc, #104]	@ (8006580 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1ec>)
 8006516:	7b9b      	ldrb	r3, [r3, #14]
 8006518:	b2db      	uxtb	r3, r3
 800651a:	2b0a      	cmp	r3, #10
 800651c:	d106      	bne.n	800652c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x198>
	{
		UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt();
 800651e:	f001 fd19 	bl	8007f54 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt>
		UART1_Send_Function_Inside_Timer_Interrupt();
 8006522:	f001 f9e7 	bl	80078f4 <UART1_Send_Function_Inside_Timer_Interrupt>
		UART1_Send_Var.Count = 0;
 8006526:	4b16      	ldr	r3, [pc, #88]	@ (8006580 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1ec>)
 8006528:	2200      	movs	r2, #0
 800652a:	739a      	strb	r2, [r3, #14]
	}

	Inv_Cntrl.Prev_State = Inv_Cntrl.State;
 800652c:	4b0a      	ldr	r3, [pc, #40]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 800652e:	785b      	ldrb	r3, [r3, #1]
 8006530:	b2da      	uxtb	r2, r3
 8006532:	4b09      	ldr	r3, [pc, #36]	@ (8006558 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c4>)
 8006534:	709a      	strb	r2, [r3, #2]

		GPIO_OFF;
 8006536:	4b0a      	ldr	r3, [pc, #40]	@ (8006560 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1cc>)
 8006538:	695a      	ldr	r2, [r3, #20]
 800653a:	4b09      	ldr	r3, [pc, #36]	@ (8006560 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1cc>)
 800653c:	4911      	ldr	r1, [pc, #68]	@ (8006584 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1f0>)
 800653e:	400a      	ands	r2, r1
 8006540:	615a      	str	r2, [r3, #20]
	TIM1->SR &= ~(TIM_SR_UIF); 						// clearing the update interrupt flag
 8006542:	4b0b      	ldr	r3, [pc, #44]	@ (8006570 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1dc>)
 8006544:	691a      	ldr	r2, [r3, #16]
 8006546:	4b0a      	ldr	r3, [pc, #40]	@ (8006570 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1dc>)
 8006548:	2101      	movs	r1, #1
 800654a:	438a      	bics	r2, r1
 800654c:	611a      	str	r2, [r3, #16]

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800654e:	46c0      	nop			@ (mov r8, r8)
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}
 8006554:	20000140 	.word	0x20000140
 8006558:	200002b0 	.word	0x200002b0
 800655c:	40020000 	.word	0x40020000
 8006560:	48000800 	.word	0x48000800
 8006564:	20000078 	.word	0x20000078
 8006568:	fffff830 	.word	0xfffff830
 800656c:	200003b0 	.word	0x200003b0
 8006570:	40012c00 	.word	0x40012c00
 8006574:	200001f4 	.word	0x200001f4
 8006578:	200002a4 	.word	0x200002a4
 800657c:	20000390 	.word	0x20000390
 8006580:	2000071c 	.word	0x2000071c
 8006584:	ffffdfff 	.word	0xffffdfff

08006588 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
//	UART1_Receive_ISR_Program();

//	UART1_Receive_ISR_Program();

    UART1_Clear_Receive_Flag;
 800658c:	4b07      	ldr	r3, [pc, #28]	@ (80065ac <USART1_IRQHandler+0x24>)
 800658e:	699a      	ldr	r2, [r3, #24]
 8006590:	4b06      	ldr	r3, [pc, #24]	@ (80065ac <USART1_IRQHandler+0x24>)
 8006592:	2108      	movs	r1, #8
 8006594:	430a      	orrs	r2, r1
 8006596:	619a      	str	r2, [r3, #24]
    USART1->ICR|=USART_ICR_ORECF;
 8006598:	4b05      	ldr	r3, [pc, #20]	@ (80065b0 <USART1_IRQHandler+0x28>)
 800659a:	6a1a      	ldr	r2, [r3, #32]
 800659c:	4b04      	ldr	r3, [pc, #16]	@ (80065b0 <USART1_IRQHandler+0x28>)
 800659e:	2108      	movs	r1, #8
 80065a0:	430a      	orrs	r2, r1
 80065a2:	621a      	str	r2, [r3, #32]

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80065a4:	46c0      	nop			@ (mov r8, r8)
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	46c0      	nop			@ (mov r8, r8)
 80065ac:	40004400 	.word	0x40004400
 80065b0:	40013800 	.word	0x40013800

080065b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0


//	UART2_Receive_ISR_Program();

//	UART1_Receive_ISR_Program();
    UART2_Clear_Receive_Flag;
 80065b8:	4b07      	ldr	r3, [pc, #28]	@ (80065d8 <USART2_IRQHandler+0x24>)
 80065ba:	699a      	ldr	r2, [r3, #24]
 80065bc:	4b06      	ldr	r3, [pc, #24]	@ (80065d8 <USART2_IRQHandler+0x24>)
 80065be:	2108      	movs	r1, #8
 80065c0:	430a      	orrs	r2, r1
 80065c2:	619a      	str	r2, [r3, #24]
    USART2->ICR|=USART_ICR_ORECF;
 80065c4:	4b05      	ldr	r3, [pc, #20]	@ (80065dc <USART2_IRQHandler+0x28>)
 80065c6:	6a1a      	ldr	r2, [r3, #32]
 80065c8:	4b04      	ldr	r3, [pc, #16]	@ (80065dc <USART2_IRQHandler+0x28>)
 80065ca:	2108      	movs	r1, #8
 80065cc:	430a      	orrs	r2, r1
 80065ce:	621a      	str	r2, [r3, #32]

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80065d0:	46c0      	nop			@ (mov r8, r8)
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	46c0      	nop			@ (mov r8, r8)
 80065d8:	40013800 	.word	0x40013800
 80065dc:	40004400 	.word	0x40004400

080065e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80065e4:	46c0      	nop			@ (mov r8, r8)
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
	...

080065ec <__NVIC_EnableIRQ>:
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	0002      	movs	r2, r0
 80065f4:	1dfb      	adds	r3, r7, #7
 80065f6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80065f8:	1dfb      	adds	r3, r7, #7
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80065fe:	d809      	bhi.n	8006614 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006600:	1dfb      	adds	r3, r7, #7
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	001a      	movs	r2, r3
 8006606:	231f      	movs	r3, #31
 8006608:	401a      	ands	r2, r3
 800660a:	4b04      	ldr	r3, [pc, #16]	@ (800661c <__NVIC_EnableIRQ+0x30>)
 800660c:	2101      	movs	r1, #1
 800660e:	4091      	lsls	r1, r2
 8006610:	000a      	movs	r2, r1
 8006612:	601a      	str	r2, [r3, #0]
}
 8006614:	46c0      	nop			@ (mov r8, r8)
 8006616:	46bd      	mov	sp, r7
 8006618:	b002      	add	sp, #8
 800661a:	bd80      	pop	{r7, pc}
 800661c:	e000e100 	.word	0xe000e100

08006620 <__NVIC_SetPriority>:
{
 8006620:	b590      	push	{r4, r7, lr}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	0002      	movs	r2, r0
 8006628:	6039      	str	r1, [r7, #0]
 800662a:	1dfb      	adds	r3, r7, #7
 800662c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800662e:	1dfb      	adds	r3, r7, #7
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	2b7f      	cmp	r3, #127	@ 0x7f
 8006634:	d828      	bhi.n	8006688 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006636:	4a2f      	ldr	r2, [pc, #188]	@ (80066f4 <__NVIC_SetPriority+0xd4>)
 8006638:	1dfb      	adds	r3, r7, #7
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	b25b      	sxtb	r3, r3
 800663e:	089b      	lsrs	r3, r3, #2
 8006640:	33c0      	adds	r3, #192	@ 0xc0
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	589b      	ldr	r3, [r3, r2]
 8006646:	1dfa      	adds	r2, r7, #7
 8006648:	7812      	ldrb	r2, [r2, #0]
 800664a:	0011      	movs	r1, r2
 800664c:	2203      	movs	r2, #3
 800664e:	400a      	ands	r2, r1
 8006650:	00d2      	lsls	r2, r2, #3
 8006652:	21ff      	movs	r1, #255	@ 0xff
 8006654:	4091      	lsls	r1, r2
 8006656:	000a      	movs	r2, r1
 8006658:	43d2      	mvns	r2, r2
 800665a:	401a      	ands	r2, r3
 800665c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	019b      	lsls	r3, r3, #6
 8006662:	22ff      	movs	r2, #255	@ 0xff
 8006664:	401a      	ands	r2, r3
 8006666:	1dfb      	adds	r3, r7, #7
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	0018      	movs	r0, r3
 800666c:	2303      	movs	r3, #3
 800666e:	4003      	ands	r3, r0
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006674:	481f      	ldr	r0, [pc, #124]	@ (80066f4 <__NVIC_SetPriority+0xd4>)
 8006676:	1dfb      	adds	r3, r7, #7
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	b25b      	sxtb	r3, r3
 800667c:	089b      	lsrs	r3, r3, #2
 800667e:	430a      	orrs	r2, r1
 8006680:	33c0      	adds	r3, #192	@ 0xc0
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	501a      	str	r2, [r3, r0]
}
 8006686:	e031      	b.n	80066ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006688:	4a1b      	ldr	r2, [pc, #108]	@ (80066f8 <__NVIC_SetPriority+0xd8>)
 800668a:	1dfb      	adds	r3, r7, #7
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	0019      	movs	r1, r3
 8006690:	230f      	movs	r3, #15
 8006692:	400b      	ands	r3, r1
 8006694:	3b08      	subs	r3, #8
 8006696:	089b      	lsrs	r3, r3, #2
 8006698:	3306      	adds	r3, #6
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	18d3      	adds	r3, r2, r3
 800669e:	3304      	adds	r3, #4
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	1dfa      	adds	r2, r7, #7
 80066a4:	7812      	ldrb	r2, [r2, #0]
 80066a6:	0011      	movs	r1, r2
 80066a8:	2203      	movs	r2, #3
 80066aa:	400a      	ands	r2, r1
 80066ac:	00d2      	lsls	r2, r2, #3
 80066ae:	21ff      	movs	r1, #255	@ 0xff
 80066b0:	4091      	lsls	r1, r2
 80066b2:	000a      	movs	r2, r1
 80066b4:	43d2      	mvns	r2, r2
 80066b6:	401a      	ands	r2, r3
 80066b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	019b      	lsls	r3, r3, #6
 80066be:	22ff      	movs	r2, #255	@ 0xff
 80066c0:	401a      	ands	r2, r3
 80066c2:	1dfb      	adds	r3, r7, #7
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	0018      	movs	r0, r3
 80066c8:	2303      	movs	r3, #3
 80066ca:	4003      	ands	r3, r0
 80066cc:	00db      	lsls	r3, r3, #3
 80066ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80066d0:	4809      	ldr	r0, [pc, #36]	@ (80066f8 <__NVIC_SetPriority+0xd8>)
 80066d2:	1dfb      	adds	r3, r7, #7
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	001c      	movs	r4, r3
 80066d8:	230f      	movs	r3, #15
 80066da:	4023      	ands	r3, r4
 80066dc:	3b08      	subs	r3, #8
 80066de:	089b      	lsrs	r3, r3, #2
 80066e0:	430a      	orrs	r2, r1
 80066e2:	3306      	adds	r3, #6
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	18c3      	adds	r3, r0, r3
 80066e8:	3304      	adds	r3, #4
 80066ea:	601a      	str	r2, [r3, #0]
}
 80066ec:	46c0      	nop			@ (mov r8, r8)
 80066ee:	46bd      	mov	sp, r7
 80066f0:	b003      	add	sp, #12
 80066f2:	bd90      	pop	{r4, r7, pc}
 80066f4:	e000e100 	.word	0xe000e100
 80066f8:	e000ed00 	.word	0xe000ed00

080066fc <LL_AHB1_GRP1_EnableClock>:
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8006704:	4b07      	ldr	r3, [pc, #28]	@ (8006724 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006706:	6959      	ldr	r1, [r3, #20]
 8006708:	4b06      	ldr	r3, [pc, #24]	@ (8006724 <LL_AHB1_GRP1_EnableClock+0x28>)
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	430a      	orrs	r2, r1
 800670e:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8006710:	4b04      	ldr	r3, [pc, #16]	@ (8006724 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006712:	695b      	ldr	r3, [r3, #20]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	4013      	ands	r3, r2
 8006718:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800671a:	68fb      	ldr	r3, [r7, #12]
}
 800671c:	46c0      	nop			@ (mov r8, r8)
 800671e:	46bd      	mov	sp, r7
 8006720:	b004      	add	sp, #16
 8006722:	bd80      	pop	{r7, pc}
 8006724:	40021000 	.word	0x40021000

08006728 <LL_APB1_GRP1_EnableClock>:
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8006730:	4b07      	ldr	r3, [pc, #28]	@ (8006750 <LL_APB1_GRP1_EnableClock+0x28>)
 8006732:	69d9      	ldr	r1, [r3, #28]
 8006734:	4b06      	ldr	r3, [pc, #24]	@ (8006750 <LL_APB1_GRP1_EnableClock+0x28>)
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	430a      	orrs	r2, r1
 800673a:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800673c:	4b04      	ldr	r3, [pc, #16]	@ (8006750 <LL_APB1_GRP1_EnableClock+0x28>)
 800673e:	69db      	ldr	r3, [r3, #28]
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	4013      	ands	r3, r2
 8006744:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006746:	68fb      	ldr	r3, [r7, #12]
}
 8006748:	46c0      	nop			@ (mov r8, r8)
 800674a:	46bd      	mov	sp, r7
 800674c:	b004      	add	sp, #16
 800674e:	bd80      	pop	{r7, pc}
 8006750:	40021000 	.word	0x40021000

08006754 <LL_APB1_GRP2_EnableClock>:
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800675c:	4b07      	ldr	r3, [pc, #28]	@ (800677c <LL_APB1_GRP2_EnableClock+0x28>)
 800675e:	6999      	ldr	r1, [r3, #24]
 8006760:	4b06      	ldr	r3, [pc, #24]	@ (800677c <LL_APB1_GRP2_EnableClock+0x28>)
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	430a      	orrs	r2, r1
 8006766:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006768:	4b04      	ldr	r3, [pc, #16]	@ (800677c <LL_APB1_GRP2_EnableClock+0x28>)
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	4013      	ands	r3, r2
 8006770:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006772:	68fb      	ldr	r3, [r7, #12]
}
 8006774:	46c0      	nop			@ (mov r8, r8)
 8006776:	46bd      	mov	sp, r7
 8006778:	b004      	add	sp, #16
 800677a:	bd80      	pop	{r7, pc}
 800677c:	40021000 	.word	0x40021000

08006780 <LL_TIM_DisableARRPreload>:
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2280      	movs	r2, #128	@ 0x80
 800678e:	4393      	bics	r3, r2
 8006790:	001a      	movs	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	601a      	str	r2, [r3, #0]
}
 8006796:	46c0      	nop			@ (mov r8, r8)
 8006798:	46bd      	mov	sp, r7
 800679a:	b002      	add	sp, #8
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <LL_TIM_OC_DisableFast>:
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d01e      	beq.n	80067ee <LL_TIM_OC_DisableFast+0x4e>
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	2b04      	cmp	r3, #4
 80067b4:	d019      	beq.n	80067ea <LL_TIM_OC_DisableFast+0x4a>
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	2b10      	cmp	r3, #16
 80067ba:	d014      	beq.n	80067e6 <LL_TIM_OC_DisableFast+0x46>
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	2b40      	cmp	r3, #64	@ 0x40
 80067c0:	d00f      	beq.n	80067e2 <LL_TIM_OC_DisableFast+0x42>
 80067c2:	683a      	ldr	r2, [r7, #0]
 80067c4:	2380      	movs	r3, #128	@ 0x80
 80067c6:	005b      	lsls	r3, r3, #1
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d008      	beq.n	80067de <LL_TIM_OC_DisableFast+0x3e>
 80067cc:	683a      	ldr	r2, [r7, #0]
 80067ce:	2380      	movs	r3, #128	@ 0x80
 80067d0:	00db      	lsls	r3, r3, #3
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d101      	bne.n	80067da <LL_TIM_OC_DisableFast+0x3a>
 80067d6:	2305      	movs	r3, #5
 80067d8:	e00a      	b.n	80067f0 <LL_TIM_OC_DisableFast+0x50>
 80067da:	2306      	movs	r3, #6
 80067dc:	e008      	b.n	80067f0 <LL_TIM_OC_DisableFast+0x50>
 80067de:	2304      	movs	r3, #4
 80067e0:	e006      	b.n	80067f0 <LL_TIM_OC_DisableFast+0x50>
 80067e2:	2303      	movs	r3, #3
 80067e4:	e004      	b.n	80067f0 <LL_TIM_OC_DisableFast+0x50>
 80067e6:	2302      	movs	r3, #2
 80067e8:	e002      	b.n	80067f0 <LL_TIM_OC_DisableFast+0x50>
 80067ea:	2301      	movs	r3, #1
 80067ec:	e000      	b.n	80067f0 <LL_TIM_OC_DisableFast+0x50>
 80067ee:	2300      	movs	r3, #0
 80067f0:	200f      	movs	r0, #15
 80067f2:	183a      	adds	r2, r7, r0
 80067f4:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	3318      	adds	r3, #24
 80067fa:	0019      	movs	r1, r3
 80067fc:	183b      	adds	r3, r7, r0
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	4a0a      	ldr	r2, [pc, #40]	@ (800682c <LL_TIM_OC_DisableFast+0x8c>)
 8006802:	5cd3      	ldrb	r3, [r2, r3]
 8006804:	18cb      	adds	r3, r1, r3
 8006806:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	183a      	adds	r2, r7, r0
 800680e:	7812      	ldrb	r2, [r2, #0]
 8006810:	4907      	ldr	r1, [pc, #28]	@ (8006830 <LL_TIM_OC_DisableFast+0x90>)
 8006812:	5c8a      	ldrb	r2, [r1, r2]
 8006814:	0011      	movs	r1, r2
 8006816:	2204      	movs	r2, #4
 8006818:	408a      	lsls	r2, r1
 800681a:	43d2      	mvns	r2, r2
 800681c:	401a      	ands	r2, r3
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	601a      	str	r2, [r3, #0]
}
 8006822:	46c0      	nop			@ (mov r8, r8)
 8006824:	46bd      	mov	sp, r7
 8006826:	b004      	add	sp, #16
 8006828:	bd80      	pop	{r7, pc}
 800682a:	46c0      	nop			@ (mov r8, r8)
 800682c:	08009a00 	.word	0x08009a00
 8006830:	08009a08 	.word	0x08009a08

08006834 <LL_TIM_OC_EnablePreload>:
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b01      	cmp	r3, #1
 8006842:	d01e      	beq.n	8006882 <LL_TIM_OC_EnablePreload+0x4e>
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	2b04      	cmp	r3, #4
 8006848:	d019      	beq.n	800687e <LL_TIM_OC_EnablePreload+0x4a>
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	2b10      	cmp	r3, #16
 800684e:	d014      	beq.n	800687a <LL_TIM_OC_EnablePreload+0x46>
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b40      	cmp	r3, #64	@ 0x40
 8006854:	d00f      	beq.n	8006876 <LL_TIM_OC_EnablePreload+0x42>
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	2380      	movs	r3, #128	@ 0x80
 800685a:	005b      	lsls	r3, r3, #1
 800685c:	429a      	cmp	r2, r3
 800685e:	d008      	beq.n	8006872 <LL_TIM_OC_EnablePreload+0x3e>
 8006860:	683a      	ldr	r2, [r7, #0]
 8006862:	2380      	movs	r3, #128	@ 0x80
 8006864:	00db      	lsls	r3, r3, #3
 8006866:	429a      	cmp	r2, r3
 8006868:	d101      	bne.n	800686e <LL_TIM_OC_EnablePreload+0x3a>
 800686a:	2305      	movs	r3, #5
 800686c:	e00a      	b.n	8006884 <LL_TIM_OC_EnablePreload+0x50>
 800686e:	2306      	movs	r3, #6
 8006870:	e008      	b.n	8006884 <LL_TIM_OC_EnablePreload+0x50>
 8006872:	2304      	movs	r3, #4
 8006874:	e006      	b.n	8006884 <LL_TIM_OC_EnablePreload+0x50>
 8006876:	2303      	movs	r3, #3
 8006878:	e004      	b.n	8006884 <LL_TIM_OC_EnablePreload+0x50>
 800687a:	2302      	movs	r3, #2
 800687c:	e002      	b.n	8006884 <LL_TIM_OC_EnablePreload+0x50>
 800687e:	2301      	movs	r3, #1
 8006880:	e000      	b.n	8006884 <LL_TIM_OC_EnablePreload+0x50>
 8006882:	2300      	movs	r3, #0
 8006884:	200f      	movs	r0, #15
 8006886:	183a      	adds	r2, r7, r0
 8006888:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	3318      	adds	r3, #24
 800688e:	0019      	movs	r1, r3
 8006890:	183b      	adds	r3, r7, r0
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	4a09      	ldr	r2, [pc, #36]	@ (80068bc <LL_TIM_OC_EnablePreload+0x88>)
 8006896:	5cd3      	ldrb	r3, [r2, r3]
 8006898:	18cb      	adds	r3, r1, r3
 800689a:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	183b      	adds	r3, r7, r0
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	4906      	ldr	r1, [pc, #24]	@ (80068c0 <LL_TIM_OC_EnablePreload+0x8c>)
 80068a6:	5ccb      	ldrb	r3, [r1, r3]
 80068a8:	0019      	movs	r1, r3
 80068aa:	2308      	movs	r3, #8
 80068ac:	408b      	lsls	r3, r1
 80068ae:	431a      	orrs	r2, r3
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	601a      	str	r2, [r3, #0]
}
 80068b4:	46c0      	nop			@ (mov r8, r8)
 80068b6:	46bd      	mov	sp, r7
 80068b8:	b004      	add	sp, #16
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	08009a00 	.word	0x08009a00
 80068c0:	08009a08 	.word	0x08009a08

080068c4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	4a05      	ldr	r2, [pc, #20]	@ (80068e8 <LL_TIM_SetClockSource+0x24>)
 80068d4:	401a      	ands	r2, r3
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	431a      	orrs	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	609a      	str	r2, [r3, #8]
}
 80068de:	46c0      	nop			@ (mov r8, r8)
 80068e0:	46bd      	mov	sp, r7
 80068e2:	b002      	add	sp, #8
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	46c0      	nop			@ (mov r8, r8)
 80068e8:	ffffbff8 	.word	0xffffbff8

080068ec <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	2270      	movs	r2, #112	@ 0x70
 80068fc:	4393      	bics	r3, r2
 80068fe:	001a      	movs	r2, r3
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	431a      	orrs	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	605a      	str	r2, [r3, #4]
}
 8006908:	46c0      	nop			@ (mov r8, r8)
 800690a:	46bd      	mov	sp, r7
 800690c:	b002      	add	sp, #8
 800690e:	bd80      	pop	{r7, pc}

08006910 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	2280      	movs	r2, #128	@ 0x80
 800691e:	4393      	bics	r3, r2
 8006920:	001a      	movs	r2, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	609a      	str	r2, [r3, #8]
}
 8006926:	46c0      	nop			@ (mov r8, r8)
 8006928:	46bd      	mov	sp, r7
 800692a:	b002      	add	sp, #8
 800692c:	bd80      	pop	{r7, pc}
	...

08006930 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006932:	b09b      	sub	sp, #108	@ 0x6c
 8006934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006936:	2654      	movs	r6, #84	@ 0x54
 8006938:	19bb      	adds	r3, r7, r6
 800693a:	0018      	movs	r0, r3
 800693c:	2314      	movs	r3, #20
 800693e:	001a      	movs	r2, r3
 8006940:	2100      	movs	r1, #0
 8006942:	f002 fdaf 	bl	80094a4 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8006946:	2434      	movs	r4, #52	@ 0x34
 8006948:	193b      	adds	r3, r7, r4
 800694a:	0018      	movs	r0, r3
 800694c:	2320      	movs	r3, #32
 800694e:	001a      	movs	r2, r3
 8006950:	2100      	movs	r1, #0
 8006952:	f002 fda7 	bl	80094a4 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8006956:	251c      	movs	r5, #28
 8006958:	197b      	adds	r3, r7, r5
 800695a:	0018      	movs	r0, r3
 800695c:	2318      	movs	r3, #24
 800695e:	001a      	movs	r2, r3
 8006960:	2100      	movs	r1, #0
 8006962:	f002 fd9f 	bl	80094a4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006966:	1d3b      	adds	r3, r7, #4
 8006968:	0018      	movs	r0, r3
 800696a:	2318      	movs	r3, #24
 800696c:	001a      	movs	r2, r3
 800696e:	2100      	movs	r1, #0
 8006970:	f002 fd98 	bl	80094a4 <memset>
  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_TIM1);
 8006974:	2380      	movs	r3, #128	@ 0x80
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	0018      	movs	r0, r3
 800697a:	f7ff feeb 	bl	8006754 <LL_APB1_GRP2_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 1);
 800697e:	2101      	movs	r1, #1
 8006980:	200d      	movs	r0, #13
 8006982:	f7ff fe4d 	bl	8006620 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8006986:	200d      	movs	r0, #13
 8006988:	f7ff fe30 	bl	80065ec <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 800698c:	19bb      	adds	r3, r7, r6
 800698e:	2201      	movs	r2, #1
 8006990:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_UP_DOWN;
 8006992:	0031      	movs	r1, r6
 8006994:	187b      	adds	r3, r7, r1
 8006996:	2260      	movs	r2, #96	@ 0x60
 8006998:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 1249;
 800699a:	187b      	adds	r3, r7, r1
 800699c:	4a76      	ldr	r2, [pc, #472]	@ (8006b78 <MX_TIM1_Init+0x248>)
 800699e:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80069a0:	187b      	adds	r3, r7, r1
 80069a2:	2200      	movs	r2, #0
 80069a4:	60da      	str	r2, [r3, #12]
  TIM_InitStruct.RepetitionCounter = 1;
 80069a6:	187b      	adds	r3, r7, r1
 80069a8:	2201      	movs	r2, #1
 80069aa:	611a      	str	r2, [r3, #16]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80069ac:	187b      	adds	r3, r7, r1
 80069ae:	4a73      	ldr	r2, [pc, #460]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 80069b0:	0019      	movs	r1, r3
 80069b2:	0010      	movs	r0, r2
 80069b4:	f002 f93a 	bl	8008c2c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80069b8:	4b70      	ldr	r3, [pc, #448]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 80069ba:	0018      	movs	r0, r3
 80069bc:	f7ff fee0 	bl	8006780 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80069c0:	4b6e      	ldr	r3, [pc, #440]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 80069c2:	2100      	movs	r1, #0
 80069c4:	0018      	movs	r0, r3
 80069c6:	f7ff ff7d 	bl	80068c4 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 80069ca:	4b6c      	ldr	r3, [pc, #432]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 80069cc:	2110      	movs	r1, #16
 80069ce:	0018      	movs	r0, r3
 80069d0:	f7ff ff30 	bl	8006834 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80069d4:	193b      	adds	r3, r7, r4
 80069d6:	2260      	movs	r2, #96	@ 0x60
 80069d8:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80069da:	193b      	adds	r3, r7, r4
 80069dc:	2200      	movs	r2, #0
 80069de:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80069e0:	193b      	adds	r3, r7, r4
 80069e2:	2200      	movs	r2, #0
 80069e4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.CompareValue = 0;
 80069e6:	193b      	adds	r3, r7, r4
 80069e8:	2200      	movs	r2, #0
 80069ea:	60da      	str	r2, [r3, #12]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80069ec:	193b      	adds	r3, r7, r4
 80069ee:	2200      	movs	r2, #0
 80069f0:	611a      	str	r2, [r3, #16]
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 80069f2:	193b      	adds	r3, r7, r4
 80069f4:	2200      	movs	r2, #0
 80069f6:	615a      	str	r2, [r3, #20]
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 80069f8:	193b      	adds	r3, r7, r4
 80069fa:	2200      	movs	r2, #0
 80069fc:	619a      	str	r2, [r3, #24]
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 80069fe:	193b      	adds	r3, r7, r4
 8006a00:	2200      	movs	r2, #0
 8006a02:	61da      	str	r2, [r3, #28]
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8006a04:	193b      	adds	r3, r7, r4
 8006a06:	485d      	ldr	r0, [pc, #372]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 8006a08:	001a      	movs	r2, r3
 8006a0a:	2110      	movs	r1, #16
 8006a0c:	f002 f986 	bl	8008d1c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 8006a10:	4b5a      	ldr	r3, [pc, #360]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 8006a12:	2110      	movs	r1, #16
 8006a14:	0018      	movs	r0, r3
 8006a16:	f7ff fec3 	bl	80067a0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8006a1a:	2380      	movs	r3, #128	@ 0x80
 8006a1c:	005b      	lsls	r3, r3, #1
 8006a1e:	4a57      	ldr	r2, [pc, #348]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 8006a20:	0019      	movs	r1, r3
 8006a22:	0010      	movs	r0, r2
 8006a24:	f7ff ff06 	bl	8006834 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8006a28:	193a      	adds	r2, r7, r4
 8006a2a:	2380      	movs	r3, #128	@ 0x80
 8006a2c:	005b      	lsls	r3, r3, #1
 8006a2e:	4853      	ldr	r0, [pc, #332]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 8006a30:	0019      	movs	r1, r3
 8006a32:	f002 f973 	bl	8008d1c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 8006a36:	2380      	movs	r3, #128	@ 0x80
 8006a38:	005b      	lsls	r3, r3, #1
 8006a3a:	4a50      	ldr	r2, [pc, #320]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 8006a3c:	0019      	movs	r1, r3
 8006a3e:	0010      	movs	r0, r2
 8006a40:	f7ff feae 	bl	80067a0 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_UPDATE);
 8006a44:	4b4d      	ldr	r3, [pc, #308]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 8006a46:	2120      	movs	r1, #32
 8006a48:	0018      	movs	r0, r3
 8006a4a:	f7ff ff4f 	bl	80068ec <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8006a4e:	4b4b      	ldr	r3, [pc, #300]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 8006a50:	0018      	movs	r0, r3
 8006a52:	f7ff ff5d 	bl	8006910 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8006a56:	0029      	movs	r1, r5
 8006a58:	187b      	adds	r3, r7, r1
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	601a      	str	r2, [r3, #0]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_ENABLE;
 8006a5e:	187b      	adds	r3, r7, r1
 8006a60:	2280      	movs	r2, #128	@ 0x80
 8006a62:	00d2      	lsls	r2, r2, #3
 8006a64:	605a      	str	r2, [r3, #4]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8006a66:	187b      	adds	r3, r7, r1
 8006a68:	2200      	movs	r2, #0
 8006a6a:	609a      	str	r2, [r3, #8]
  TIM_BDTRInitStruct.DeadTime = 150;
 8006a6c:	187b      	adds	r3, r7, r1
 8006a6e:	2296      	movs	r2, #150	@ 0x96
 8006a70:	731a      	strb	r2, [r3, #12]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8006a72:	187b      	adds	r3, r7, r1
 8006a74:	2200      	movs	r2, #0
 8006a76:	81da      	strh	r2, [r3, #14]
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_LOW;
 8006a78:	187b      	adds	r3, r7, r1
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	611a      	str	r2, [r3, #16]
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8006a7e:	187b      	adds	r3, r7, r1
 8006a80:	2200      	movs	r2, #0
 8006a82:	615a      	str	r2, [r3, #20]
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8006a84:	187b      	adds	r3, r7, r1
 8006a86:	4a3d      	ldr	r2, [pc, #244]	@ (8006b7c <MX_TIM1_Init+0x24c>)
 8006a88:	0019      	movs	r1, r3
 8006a8a:	0010      	movs	r0, r2
 8006a8c:	f002 f9a0 	bl	8008dd0 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8006a90:	2380      	movs	r3, #128	@ 0x80
 8006a92:	02db      	lsls	r3, r3, #11
 8006a94:	0018      	movs	r0, r3
 8006a96:	f7ff fe31 	bl	80066fc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8006a9a:	2380      	movs	r3, #128	@ 0x80
 8006a9c:	029b      	lsls	r3, r3, #10
 8006a9e:	0018      	movs	r0, r3
 8006aa0:	f7ff fe2c 	bl	80066fc <LL_AHB1_GRP1_EnableClock>
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
  GPIO_InitStruct.Pin = PWM_1L_Pin;
 8006aa4:	1d3b      	adds	r3, r7, #4
 8006aa6:	2280      	movs	r2, #128	@ 0x80
 8006aa8:	01d2      	lsls	r2, r2, #7
 8006aaa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006aac:	1d3b      	adds	r3, r7, #4
 8006aae:	2202      	movs	r2, #2
 8006ab0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006ab2:	1d3b      	adds	r3, r7, #4
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006ab8:	1d3b      	adds	r3, r7, #4
 8006aba:	2200      	movs	r2, #0
 8006abc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006abe:	1d3b      	adds	r3, r7, #4
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006ac4:	1d3b      	adds	r3, r7, #4
 8006ac6:	2202      	movs	r2, #2
 8006ac8:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM_1L_GPIO_Port, &GPIO_InitStruct);
 8006aca:	1d3b      	adds	r3, r7, #4
 8006acc:	4a2c      	ldr	r2, [pc, #176]	@ (8006b80 <MX_TIM1_Init+0x250>)
 8006ace:	0019      	movs	r1, r3
 8006ad0:	0010      	movs	r0, r2
 8006ad2:	f001 fe89 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PWM_2L_Pin;
 8006ad6:	1d3b      	adds	r3, r7, #4
 8006ad8:	2280      	movs	r2, #128	@ 0x80
 8006ada:	0212      	lsls	r2, r2, #8
 8006adc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006ade:	1d3b      	adds	r3, r7, #4
 8006ae0:	2202      	movs	r2, #2
 8006ae2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006ae4:	1d3b      	adds	r3, r7, #4
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006aea:	1d3b      	adds	r3, r7, #4
 8006aec:	2200      	movs	r2, #0
 8006aee:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006af0:	1d3b      	adds	r3, r7, #4
 8006af2:	2200      	movs	r2, #0
 8006af4:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006af6:	1d3b      	adds	r3, r7, #4
 8006af8:	2202      	movs	r2, #2
 8006afa:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM_2L_GPIO_Port, &GPIO_InitStruct);
 8006afc:	1d3b      	adds	r3, r7, #4
 8006afe:	4a20      	ldr	r2, [pc, #128]	@ (8006b80 <MX_TIM1_Init+0x250>)
 8006b00:	0019      	movs	r1, r3
 8006b02:	0010      	movs	r0, r2
 8006b04:	f001 fe70 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PWM_1H_Pin;
 8006b08:	1d3b      	adds	r3, r7, #4
 8006b0a:	2280      	movs	r2, #128	@ 0x80
 8006b0c:	0092      	lsls	r2, r2, #2
 8006b0e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006b10:	1d3b      	adds	r3, r7, #4
 8006b12:	2202      	movs	r2, #2
 8006b14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006b16:	1d3b      	adds	r3, r7, #4
 8006b18:	2200      	movs	r2, #0
 8006b1a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006b1c:	1d3b      	adds	r3, r7, #4
 8006b1e:	2200      	movs	r2, #0
 8006b20:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006b22:	1d3b      	adds	r3, r7, #4
 8006b24:	2200      	movs	r2, #0
 8006b26:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006b28:	1d3b      	adds	r3, r7, #4
 8006b2a:	2202      	movs	r2, #2
 8006b2c:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM_1H_GPIO_Port, &GPIO_InitStruct);
 8006b2e:	1d3a      	adds	r2, r7, #4
 8006b30:	2390      	movs	r3, #144	@ 0x90
 8006b32:	05db      	lsls	r3, r3, #23
 8006b34:	0011      	movs	r1, r2
 8006b36:	0018      	movs	r0, r3
 8006b38:	f001 fe56 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PWM_2H_Pin;
 8006b3c:	1d3b      	adds	r3, r7, #4
 8006b3e:	2280      	movs	r2, #128	@ 0x80
 8006b40:	00d2      	lsls	r2, r2, #3
 8006b42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006b44:	1d3b      	adds	r3, r7, #4
 8006b46:	2202      	movs	r2, #2
 8006b48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006b4a:	1d3b      	adds	r3, r7, #4
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006b50:	1d3b      	adds	r3, r7, #4
 8006b52:	2200      	movs	r2, #0
 8006b54:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006b56:	1d3b      	adds	r3, r7, #4
 8006b58:	2200      	movs	r2, #0
 8006b5a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006b5c:	1d3b      	adds	r3, r7, #4
 8006b5e:	2202      	movs	r2, #2
 8006b60:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(PWM_2H_GPIO_Port, &GPIO_InitStruct);
 8006b62:	1d3a      	adds	r2, r7, #4
 8006b64:	2390      	movs	r3, #144	@ 0x90
 8006b66:	05db      	lsls	r3, r3, #23
 8006b68:	0011      	movs	r1, r2
 8006b6a:	0018      	movs	r0, r3
 8006b6c:	f001 fe3c 	bl	80087e8 <LL_GPIO_Init>

}
 8006b70:	46c0      	nop			@ (mov r8, r8)
 8006b72:	46bd      	mov	sp, r7
 8006b74:	b01b      	add	sp, #108	@ 0x6c
 8006b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b78:	000004e1 	.word	0x000004e1
 8006b7c:	40012c00 	.word	0x40012c00
 8006b80:	48000400 	.word	0x48000400

08006b84 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006b8a:	1d3b      	adds	r3, r7, #4
 8006b8c:	0018      	movs	r0, r3
 8006b8e:	2314      	movs	r3, #20
 8006b90:	001a      	movs	r2, r3
 8006b92:	2100      	movs	r1, #0
 8006b94:	f002 fc86 	bl	80094a4 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8006b98:	2002      	movs	r0, #2
 8006b9a:	f7ff fdc5 	bl	8006728 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 95;
 8006b9e:	1d3b      	adds	r3, r7, #4
 8006ba0:	225f      	movs	r2, #95	@ 0x5f
 8006ba2:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006ba4:	1d3b      	adds	r3, r7, #4
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 60000;
 8006baa:	1d3b      	adds	r3, r7, #4
 8006bac:	4a10      	ldr	r2, [pc, #64]	@ (8006bf0 <MX_TIM3_Init+0x6c>)
 8006bae:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006bb0:	1d3b      	adds	r3, r7, #4
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8006bb6:	1d3b      	adds	r3, r7, #4
 8006bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8006bf4 <MX_TIM3_Init+0x70>)
 8006bba:	0019      	movs	r1, r3
 8006bbc:	0010      	movs	r0, r2
 8006bbe:	f002 f835 	bl	8008c2c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8006bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <MX_TIM3_Init+0x70>)
 8006bc4:	0018      	movs	r0, r3
 8006bc6:	f7ff fddb 	bl	8006780 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006bca:	4b0a      	ldr	r3, [pc, #40]	@ (8006bf4 <MX_TIM3_Init+0x70>)
 8006bcc:	2100      	movs	r1, #0
 8006bce:	0018      	movs	r0, r3
 8006bd0:	f7ff fe78 	bl	80068c4 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8006bd4:	4b07      	ldr	r3, [pc, #28]	@ (8006bf4 <MX_TIM3_Init+0x70>)
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	0018      	movs	r0, r3
 8006bda:	f7ff fe87 	bl	80068ec <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8006bde:	4b05      	ldr	r3, [pc, #20]	@ (8006bf4 <MX_TIM3_Init+0x70>)
 8006be0:	0018      	movs	r0, r3
 8006be2:	f7ff fe95 	bl	8006910 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006be6:	46c0      	nop			@ (mov r8, r8)
 8006be8:	46bd      	mov	sp, r7
 8006bea:	b006      	add	sp, #24
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	46c0      	nop			@ (mov r8, r8)
 8006bf0:	0000ea60 	.word	0x0000ea60
 8006bf4:	40000400 	.word	0x40000400

08006bf8 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8006bf8:	b5b0      	push	{r4, r5, r7, lr}
 8006bfa:	b094      	sub	sp, #80	@ 0x50
 8006bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006bfe:	253c      	movs	r5, #60	@ 0x3c
 8006c00:	197b      	adds	r3, r7, r5
 8006c02:	0018      	movs	r0, r3
 8006c04:	2314      	movs	r3, #20
 8006c06:	001a      	movs	r2, r3
 8006c08:	2100      	movs	r1, #0
 8006c0a:	f002 fc4b 	bl	80094a4 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8006c0e:	241c      	movs	r4, #28
 8006c10:	193b      	adds	r3, r7, r4
 8006c12:	0018      	movs	r0, r3
 8006c14:	2320      	movs	r3, #32
 8006c16:	001a      	movs	r2, r3
 8006c18:	2100      	movs	r1, #0
 8006c1a:	f002 fc43 	bl	80094a4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c1e:	1d3b      	adds	r3, r7, #4
 8006c20:	0018      	movs	r0, r3
 8006c22:	2318      	movs	r3, #24
 8006c24:	001a      	movs	r2, r3
 8006c26:	2100      	movs	r1, #0
 8006c28:	f002 fc3c 	bl	80094a4 <memset>
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM14);
 8006c2c:	2380      	movs	r3, #128	@ 0x80
 8006c2e:	005b      	lsls	r3, r3, #1
 8006c30:	0018      	movs	r0, r3
 8006c32:	f7ff fd79 	bl	8006728 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8006c36:	197b      	adds	r3, r7, r5
 8006c38:	2200      	movs	r2, #0
 8006c3a:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006c3c:	197b      	adds	r3, r7, r5
 8006c3e:	2200      	movs	r2, #0
 8006c40:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 685;
 8006c42:	197b      	adds	r3, r7, r5
 8006c44:	4a27      	ldr	r2, [pc, #156]	@ (8006ce4 <MX_TIM14_Init+0xec>)
 8006c46:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006c48:	197b      	adds	r3, r7, r5
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 8006c4e:	197b      	adds	r3, r7, r5
 8006c50:	4a25      	ldr	r2, [pc, #148]	@ (8006ce8 <MX_TIM14_Init+0xf0>)
 8006c52:	0019      	movs	r1, r3
 8006c54:	0010      	movs	r0, r2
 8006c56:	f001 ffe9 	bl	8008c2c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM14);
 8006c5a:	4b23      	ldr	r3, [pc, #140]	@ (8006ce8 <MX_TIM14_Init+0xf0>)
 8006c5c:	0018      	movs	r0, r3
 8006c5e:	f7ff fd8f 	bl	8006780 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM14, LL_TIM_CHANNEL_CH1);
 8006c62:	4b21      	ldr	r3, [pc, #132]	@ (8006ce8 <MX_TIM14_Init+0xf0>)
 8006c64:	2101      	movs	r1, #1
 8006c66:	0018      	movs	r0, r3
 8006c68:	f7ff fde4 	bl	8006834 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8006c6c:	0021      	movs	r1, r4
 8006c6e:	187b      	adds	r3, r7, r1
 8006c70:	2260      	movs	r2, #96	@ 0x60
 8006c72:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006c74:	187b      	adds	r3, r7, r1
 8006c76:	2200      	movs	r2, #0
 8006c78:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006c7a:	187b      	adds	r3, r7, r1
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.CompareValue = 0;
 8006c80:	187b      	adds	r3, r7, r1
 8006c82:	2200      	movs	r2, #0
 8006c84:	60da      	str	r2, [r3, #12]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006c86:	187b      	adds	r3, r7, r1
 8006c88:	2200      	movs	r2, #0
 8006c8a:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_Init(TIM14, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006c8c:	187b      	adds	r3, r7, r1
 8006c8e:	4816      	ldr	r0, [pc, #88]	@ (8006ce8 <MX_TIM14_Init+0xf0>)
 8006c90:	001a      	movs	r2, r3
 8006c92:	2101      	movs	r1, #1
 8006c94:	f002 f842 	bl	8008d1c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM14, LL_TIM_CHANNEL_CH1);
 8006c98:	4b13      	ldr	r3, [pc, #76]	@ (8006ce8 <MX_TIM14_Init+0xf0>)
 8006c9a:	2101      	movs	r1, #1
 8006c9c:	0018      	movs	r0, r3
 8006c9e:	f7ff fd7f 	bl	80067a0 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8006ca2:	2380      	movs	r3, #128	@ 0x80
 8006ca4:	02db      	lsls	r3, r3, #11
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	f7ff fd28 	bl	80066fc <LL_AHB1_GRP1_EnableClock>
    /**TIM14 GPIO Configuration
    PB1     ------> TIM14_CH1
    */
  GPIO_InitStruct.Pin = MPPT_PWM_Pin;
 8006cac:	1d3b      	adds	r3, r7, #4
 8006cae:	2202      	movs	r2, #2
 8006cb0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006cb2:	1d3b      	adds	r3, r7, #4
 8006cb4:	2202      	movs	r2, #2
 8006cb6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006cb8:	1d3b      	adds	r3, r7, #4
 8006cba:	2200      	movs	r2, #0
 8006cbc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006cbe:	1d3b      	adds	r3, r7, #4
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006cc4:	1d3b      	adds	r3, r7, #4
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8006cca:	1d3b      	adds	r3, r7, #4
 8006ccc:	2200      	movs	r2, #0
 8006cce:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(MPPT_PWM_GPIO_Port, &GPIO_InitStruct);
 8006cd0:	1d3b      	adds	r3, r7, #4
 8006cd2:	4a06      	ldr	r2, [pc, #24]	@ (8006cec <MX_TIM14_Init+0xf4>)
 8006cd4:	0019      	movs	r1, r3
 8006cd6:	0010      	movs	r0, r2
 8006cd8:	f001 fd86 	bl	80087e8 <LL_GPIO_Init>

}
 8006cdc:	46c0      	nop			@ (mov r8, r8)
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	b014      	add	sp, #80	@ 0x50
 8006ce2:	bdb0      	pop	{r4, r5, r7, pc}
 8006ce4:	000002ad 	.word	0x000002ad
 8006ce8:	40002000 	.word	0x40002000
 8006cec:	48000400 	.word	0x48000400

08006cf0 <__NVIC_EnableIRQ>:
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	0002      	movs	r2, r0
 8006cf8:	1dfb      	adds	r3, r7, #7
 8006cfa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006cfc:	1dfb      	adds	r3, r7, #7
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d02:	d809      	bhi.n	8006d18 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d04:	1dfb      	adds	r3, r7, #7
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	001a      	movs	r2, r3
 8006d0a:	231f      	movs	r3, #31
 8006d0c:	401a      	ands	r2, r3
 8006d0e:	4b04      	ldr	r3, [pc, #16]	@ (8006d20 <__NVIC_EnableIRQ+0x30>)
 8006d10:	2101      	movs	r1, #1
 8006d12:	4091      	lsls	r1, r2
 8006d14:	000a      	movs	r2, r1
 8006d16:	601a      	str	r2, [r3, #0]
}
 8006d18:	46c0      	nop			@ (mov r8, r8)
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	b002      	add	sp, #8
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	e000e100 	.word	0xe000e100

08006d24 <__NVIC_SetPriority>:
{
 8006d24:	b590      	push	{r4, r7, lr}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	0002      	movs	r2, r0
 8006d2c:	6039      	str	r1, [r7, #0]
 8006d2e:	1dfb      	adds	r3, r7, #7
 8006d30:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006d32:	1dfb      	adds	r3, r7, #7
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d38:	d828      	bhi.n	8006d8c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8006df8 <__NVIC_SetPriority+0xd4>)
 8006d3c:	1dfb      	adds	r3, r7, #7
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	b25b      	sxtb	r3, r3
 8006d42:	089b      	lsrs	r3, r3, #2
 8006d44:	33c0      	adds	r3, #192	@ 0xc0
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	589b      	ldr	r3, [r3, r2]
 8006d4a:	1dfa      	adds	r2, r7, #7
 8006d4c:	7812      	ldrb	r2, [r2, #0]
 8006d4e:	0011      	movs	r1, r2
 8006d50:	2203      	movs	r2, #3
 8006d52:	400a      	ands	r2, r1
 8006d54:	00d2      	lsls	r2, r2, #3
 8006d56:	21ff      	movs	r1, #255	@ 0xff
 8006d58:	4091      	lsls	r1, r2
 8006d5a:	000a      	movs	r2, r1
 8006d5c:	43d2      	mvns	r2, r2
 8006d5e:	401a      	ands	r2, r3
 8006d60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	019b      	lsls	r3, r3, #6
 8006d66:	22ff      	movs	r2, #255	@ 0xff
 8006d68:	401a      	ands	r2, r3
 8006d6a:	1dfb      	adds	r3, r7, #7
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	0018      	movs	r0, r3
 8006d70:	2303      	movs	r3, #3
 8006d72:	4003      	ands	r3, r0
 8006d74:	00db      	lsls	r3, r3, #3
 8006d76:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006d78:	481f      	ldr	r0, [pc, #124]	@ (8006df8 <__NVIC_SetPriority+0xd4>)
 8006d7a:	1dfb      	adds	r3, r7, #7
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	b25b      	sxtb	r3, r3
 8006d80:	089b      	lsrs	r3, r3, #2
 8006d82:	430a      	orrs	r2, r1
 8006d84:	33c0      	adds	r3, #192	@ 0xc0
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	501a      	str	r2, [r3, r0]
}
 8006d8a:	e031      	b.n	8006df0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006d8c:	4a1b      	ldr	r2, [pc, #108]	@ (8006dfc <__NVIC_SetPriority+0xd8>)
 8006d8e:	1dfb      	adds	r3, r7, #7
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	0019      	movs	r1, r3
 8006d94:	230f      	movs	r3, #15
 8006d96:	400b      	ands	r3, r1
 8006d98:	3b08      	subs	r3, #8
 8006d9a:	089b      	lsrs	r3, r3, #2
 8006d9c:	3306      	adds	r3, #6
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	18d3      	adds	r3, r2, r3
 8006da2:	3304      	adds	r3, #4
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	1dfa      	adds	r2, r7, #7
 8006da8:	7812      	ldrb	r2, [r2, #0]
 8006daa:	0011      	movs	r1, r2
 8006dac:	2203      	movs	r2, #3
 8006dae:	400a      	ands	r2, r1
 8006db0:	00d2      	lsls	r2, r2, #3
 8006db2:	21ff      	movs	r1, #255	@ 0xff
 8006db4:	4091      	lsls	r1, r2
 8006db6:	000a      	movs	r2, r1
 8006db8:	43d2      	mvns	r2, r2
 8006dba:	401a      	ands	r2, r3
 8006dbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	019b      	lsls	r3, r3, #6
 8006dc2:	22ff      	movs	r2, #255	@ 0xff
 8006dc4:	401a      	ands	r2, r3
 8006dc6:	1dfb      	adds	r3, r7, #7
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	0018      	movs	r0, r3
 8006dcc:	2303      	movs	r3, #3
 8006dce:	4003      	ands	r3, r0
 8006dd0:	00db      	lsls	r3, r3, #3
 8006dd2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006dd4:	4809      	ldr	r0, [pc, #36]	@ (8006dfc <__NVIC_SetPriority+0xd8>)
 8006dd6:	1dfb      	adds	r3, r7, #7
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	001c      	movs	r4, r3
 8006ddc:	230f      	movs	r3, #15
 8006dde:	4023      	ands	r3, r4
 8006de0:	3b08      	subs	r3, #8
 8006de2:	089b      	lsrs	r3, r3, #2
 8006de4:	430a      	orrs	r2, r1
 8006de6:	3306      	adds	r3, #6
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	18c3      	adds	r3, r0, r3
 8006dec:	3304      	adds	r3, #4
 8006dee:	601a      	str	r2, [r3, #0]
}
 8006df0:	46c0      	nop			@ (mov r8, r8)
 8006df2:	46bd      	mov	sp, r7
 8006df4:	b003      	add	sp, #12
 8006df6:	bd90      	pop	{r4, r7, pc}
 8006df8:	e000e100 	.word	0xe000e100
 8006dfc:	e000ed00 	.word	0xe000ed00

08006e00 <LL_AHB1_GRP1_EnableClock>:
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8006e08:	4b07      	ldr	r3, [pc, #28]	@ (8006e28 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006e0a:	6959      	ldr	r1, [r3, #20]
 8006e0c:	4b06      	ldr	r3, [pc, #24]	@ (8006e28 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	430a      	orrs	r2, r1
 8006e12:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8006e14:	4b04      	ldr	r3, [pc, #16]	@ (8006e28 <LL_AHB1_GRP1_EnableClock+0x28>)
 8006e16:	695b      	ldr	r3, [r3, #20]
 8006e18:	687a      	ldr	r2, [r7, #4]
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
}
 8006e20:	46c0      	nop			@ (mov r8, r8)
 8006e22:	46bd      	mov	sp, r7
 8006e24:	b004      	add	sp, #16
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	40021000 	.word	0x40021000

08006e2c <LL_APB1_GRP1_EnableClock>:
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8006e34:	4b07      	ldr	r3, [pc, #28]	@ (8006e54 <LL_APB1_GRP1_EnableClock+0x28>)
 8006e36:	69d9      	ldr	r1, [r3, #28]
 8006e38:	4b06      	ldr	r3, [pc, #24]	@ (8006e54 <LL_APB1_GRP1_EnableClock+0x28>)
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	430a      	orrs	r2, r1
 8006e3e:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8006e40:	4b04      	ldr	r3, [pc, #16]	@ (8006e54 <LL_APB1_GRP1_EnableClock+0x28>)
 8006e42:	69db      	ldr	r3, [r3, #28]
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	4013      	ands	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
}
 8006e4c:	46c0      	nop			@ (mov r8, r8)
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	b004      	add	sp, #16
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	40021000 	.word	0x40021000

08006e58 <LL_APB1_GRP2_EnableClock>:
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006e60:	4b07      	ldr	r3, [pc, #28]	@ (8006e80 <LL_APB1_GRP2_EnableClock+0x28>)
 8006e62:	6999      	ldr	r1, [r3, #24]
 8006e64:	4b06      	ldr	r3, [pc, #24]	@ (8006e80 <LL_APB1_GRP2_EnableClock+0x28>)
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	430a      	orrs	r2, r1
 8006e6a:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006e6c:	4b04      	ldr	r3, [pc, #16]	@ (8006e80 <LL_APB1_GRP2_EnableClock+0x28>)
 8006e6e:	699b      	ldr	r3, [r3, #24]
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	4013      	ands	r3, r2
 8006e74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006e76:	68fb      	ldr	r3, [r7, #12]
}
 8006e78:	46c0      	nop			@ (mov r8, r8)
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	b004      	add	sp, #16
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	40021000 	.word	0x40021000

08006e84 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2201      	movs	r2, #1
 8006e92:	431a      	orrs	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	601a      	str	r2, [r3, #0]
}
 8006e98:	46c0      	nop			@ (mov r8, r8)
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	b002      	add	sp, #8
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
    and HDSEL bits in the USART_CR3 register.
  */
#if defined(USART_LIN_SUPPORT)
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	4a07      	ldr	r2, [pc, #28]	@ (8006ecc <LL_USART_ConfigAsyncMode+0x2c>)
 8006eae:	401a      	ands	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	605a      	str	r2, [r3, #4]
#endif /* USART_IRDA_SUPPORT */
#else
#if defined(USART_IRDA_SUPPORT)
  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
#else
  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	2208      	movs	r2, #8
 8006eba:	4393      	bics	r3, r2
 8006ebc:	001a      	movs	r2, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	609a      	str	r2, [r3, #8]
#endif /* USART_IRDA_SUPPORT */
#endif /* USART_SMARTCARD_SUPPORT */
}
 8006ec2:	46c0      	nop			@ (mov r8, r8)
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	b002      	add	sp, #8
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	46c0      	nop			@ (mov r8, r8)
 8006ecc:	fffff7ff 	.word	0xfffff7ff

08006ed0 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ed8:	f3ef 8310 	mrs	r3, PRIMASK
 8006edc:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ede:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8006ee0:	617b      	str	r3, [r7, #20]
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f383 8810 	msr	PRIMASK, r3
}
 8006eec:	46c0      	nop			@ (mov r8, r8)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	4a07      	ldr	r2, [pc, #28]	@ (8006f10 <LL_USART_DisableIT_CTS+0x40>)
 8006ef4:	401a      	ands	r2, r3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	609a      	str	r2, [r3, #8]
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	f383 8810 	msr	PRIMASK, r3
}
 8006f04:	46c0      	nop			@ (mov r8, r8)
}
 8006f06:	46c0      	nop			@ (mov r8, r8)
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	b006      	add	sp, #24
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	46c0      	nop			@ (mov r8, r8)
 8006f10:	fffffbff 	.word	0xfffffbff

08006f14 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006f14:	b590      	push	{r4, r7, lr}
 8006f16:	b08f      	sub	sp, #60	@ 0x3c
 8006f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006f1a:	241c      	movs	r4, #28
 8006f1c:	193b      	adds	r3, r7, r4
 8006f1e:	0018      	movs	r0, r3
 8006f20:	231c      	movs	r3, #28
 8006f22:	001a      	movs	r2, r3
 8006f24:	2100      	movs	r1, #0
 8006f26:	f002 fabd 	bl	80094a4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f2a:	1d3b      	adds	r3, r7, #4
 8006f2c:	0018      	movs	r0, r3
 8006f2e:	2318      	movs	r3, #24
 8006f30:	001a      	movs	r2, r3
 8006f32:	2100      	movs	r1, #0
 8006f34:	f002 fab6 	bl	80094a4 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_USART1);
 8006f38:	2380      	movs	r3, #128	@ 0x80
 8006f3a:	01db      	lsls	r3, r3, #7
 8006f3c:	0018      	movs	r0, r3
 8006f3e:	f7ff ff8b 	bl	8006e58 <LL_APB1_GRP2_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8006f42:	2380      	movs	r3, #128	@ 0x80
 8006f44:	02db      	lsls	r3, r3, #11
 8006f46:	0018      	movs	r0, r3
 8006f48:	f7ff ff5a 	bl	8006e00 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8006f4c:	1d3b      	adds	r3, r7, #4
 8006f4e:	2240      	movs	r2, #64	@ 0x40
 8006f50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006f52:	1d3b      	adds	r3, r7, #4
 8006f54:	2202      	movs	r2, #2
 8006f56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006f58:	1d3b      	adds	r3, r7, #4
 8006f5a:	2203      	movs	r2, #3
 8006f5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f5e:	1d3b      	adds	r3, r7, #4
 8006f60:	2200      	movs	r2, #0
 8006f62:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006f64:	1d3b      	adds	r3, r7, #4
 8006f66:	2200      	movs	r2, #0
 8006f68:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8006f6a:	1d3b      	adds	r3, r7, #4
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f70:	1d3b      	adds	r3, r7, #4
 8006f72:	4a28      	ldr	r2, [pc, #160]	@ (8007014 <MX_USART1_UART_Init+0x100>)
 8006f74:	0019      	movs	r1, r3
 8006f76:	0010      	movs	r0, r2
 8006f78:	f001 fc36 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8006f7c:	1d3b      	adds	r3, r7, #4
 8006f7e:	2280      	movs	r2, #128	@ 0x80
 8006f80:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006f82:	1d3b      	adds	r3, r7, #4
 8006f84:	2202      	movs	r2, #2
 8006f86:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006f88:	1d3b      	adds	r3, r7, #4
 8006f8a:	2203      	movs	r2, #3
 8006f8c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f8e:	1d3b      	adds	r3, r7, #4
 8006f90:	2200      	movs	r2, #0
 8006f92:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006f94:	1d3b      	adds	r3, r7, #4
 8006f96:	2200      	movs	r2, #0
 8006f98:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8006f9a:	1d3b      	adds	r3, r7, #4
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fa0:	1d3b      	adds	r3, r7, #4
 8006fa2:	4a1c      	ldr	r2, [pc, #112]	@ (8007014 <MX_USART1_UART_Init+0x100>)
 8006fa4:	0019      	movs	r1, r3
 8006fa6:	0010      	movs	r0, r2
 8006fa8:	f001 fc1e 	bl	80087e8 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, 0);
 8006fac:	2100      	movs	r1, #0
 8006fae:	201b      	movs	r0, #27
 8006fb0:	f7ff feb8 	bl	8006d24 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8006fb4:	201b      	movs	r0, #27
 8006fb6:	f7ff fe9b 	bl	8006cf0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 8006fba:	193b      	adds	r3, r7, r4
 8006fbc:	2296      	movs	r2, #150	@ 0x96
 8006fbe:	0192      	lsls	r2, r2, #6
 8006fc0:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8006fc2:	0021      	movs	r1, r4
 8006fc4:	187b      	adds	r3, r7, r1
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006fca:	187b      	adds	r3, r7, r1
 8006fcc:	2200      	movs	r2, #0
 8006fce:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006fd0:	187b      	adds	r3, r7, r1
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006fd6:	187b      	adds	r3, r7, r1
 8006fd8:	220c      	movs	r2, #12
 8006fda:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006fdc:	187b      	adds	r3, r7, r1
 8006fde:	2200      	movs	r2, #0
 8006fe0:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006fe2:	187b      	adds	r3, r7, r1
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART1, &USART_InitStruct);
 8006fe8:	187b      	adds	r3, r7, r1
 8006fea:	4a0b      	ldr	r2, [pc, #44]	@ (8007018 <MX_USART1_UART_Init+0x104>)
 8006fec:	0019      	movs	r1, r3
 8006fee:	0010      	movs	r0, r2
 8006ff0:	f002 f9b8 	bl	8009364 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART1);
 8006ff4:	4b08      	ldr	r3, [pc, #32]	@ (8007018 <MX_USART1_UART_Init+0x104>)
 8006ff6:	0018      	movs	r0, r3
 8006ff8:	f7ff ff6a 	bl	8006ed0 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART1);
 8006ffc:	4b06      	ldr	r3, [pc, #24]	@ (8007018 <MX_USART1_UART_Init+0x104>)
 8006ffe:	0018      	movs	r0, r3
 8007000:	f7ff ff4e 	bl	8006ea0 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8007004:	4b04      	ldr	r3, [pc, #16]	@ (8007018 <MX_USART1_UART_Init+0x104>)
 8007006:	0018      	movs	r0, r3
 8007008:	f7ff ff3c 	bl	8006e84 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800700c:	46c0      	nop			@ (mov r8, r8)
 800700e:	46bd      	mov	sp, r7
 8007010:	b00f      	add	sp, #60	@ 0x3c
 8007012:	bd90      	pop	{r4, r7, pc}
 8007014:	48000400 	.word	0x48000400
 8007018:	40013800 	.word	0x40013800

0800701c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800701c:	b590      	push	{r4, r7, lr}
 800701e:	b08f      	sub	sp, #60	@ 0x3c
 8007020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8007022:	241c      	movs	r4, #28
 8007024:	193b      	adds	r3, r7, r4
 8007026:	0018      	movs	r0, r3
 8007028:	231c      	movs	r3, #28
 800702a:	001a      	movs	r2, r3
 800702c:	2100      	movs	r1, #0
 800702e:	f002 fa39 	bl	80094a4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007032:	1d3b      	adds	r3, r7, #4
 8007034:	0018      	movs	r0, r3
 8007036:	2318      	movs	r3, #24
 8007038:	001a      	movs	r2, r3
 800703a:	2100      	movs	r1, #0
 800703c:	f002 fa32 	bl	80094a4 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8007040:	2380      	movs	r3, #128	@ 0x80
 8007042:	029b      	lsls	r3, r3, #10
 8007044:	0018      	movs	r0, r3
 8007046:	f7ff fef1 	bl	8006e2c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800704a:	2380      	movs	r3, #128	@ 0x80
 800704c:	029b      	lsls	r3, r3, #10
 800704e:	0018      	movs	r0, r3
 8007050:	f7ff fed6 	bl	8006e00 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8007054:	1d3b      	adds	r3, r7, #4
 8007056:	2204      	movs	r2, #4
 8007058:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800705a:	1d3b      	adds	r3, r7, #4
 800705c:	2202      	movs	r2, #2
 800705e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8007060:	1d3b      	adds	r3, r7, #4
 8007062:	2203      	movs	r2, #3
 8007064:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007066:	1d3b      	adds	r3, r7, #4
 8007068:	2200      	movs	r2, #0
 800706a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800706c:	1d3b      	adds	r3, r7, #4
 800706e:	2200      	movs	r2, #0
 8007070:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8007072:	1d3b      	adds	r3, r7, #4
 8007074:	2201      	movs	r2, #1
 8007076:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007078:	1d3a      	adds	r2, r7, #4
 800707a:	2390      	movs	r3, #144	@ 0x90
 800707c:	05db      	lsls	r3, r3, #23
 800707e:	0011      	movs	r1, r2
 8007080:	0018      	movs	r0, r3
 8007082:	f001 fbb1 	bl	80087e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8007086:	1d3b      	adds	r3, r7, #4
 8007088:	2208      	movs	r2, #8
 800708a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800708c:	1d3b      	adds	r3, r7, #4
 800708e:	2202      	movs	r2, #2
 8007090:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8007092:	1d3b      	adds	r3, r7, #4
 8007094:	2203      	movs	r2, #3
 8007096:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007098:	1d3b      	adds	r3, r7, #4
 800709a:	2200      	movs	r2, #0
 800709c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800709e:	1d3b      	adds	r3, r7, #4
 80070a0:	2200      	movs	r2, #0
 80070a2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80070a4:	1d3b      	adds	r3, r7, #4
 80070a6:	2201      	movs	r2, #1
 80070a8:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070aa:	1d3a      	adds	r2, r7, #4
 80070ac:	2390      	movs	r3, #144	@ 0x90
 80070ae:	05db      	lsls	r3, r3, #23
 80070b0:	0011      	movs	r1, r2
 80070b2:	0018      	movs	r0, r3
 80070b4:	f001 fb98 	bl	80087e8 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 80070b8:	2100      	movs	r1, #0
 80070ba:	201c      	movs	r0, #28
 80070bc:	f7ff fe32 	bl	8006d24 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 80070c0:	201c      	movs	r0, #28
 80070c2:	f7ff fe15 	bl	8006cf0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 80070c6:	193b      	adds	r3, r7, r4
 80070c8:	2296      	movs	r2, #150	@ 0x96
 80070ca:	0192      	lsls	r2, r2, #6
 80070cc:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80070ce:	0021      	movs	r1, r4
 80070d0:	187b      	adds	r3, r7, r1
 80070d2:	2200      	movs	r2, #0
 80070d4:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80070d6:	187b      	adds	r3, r7, r1
 80070d8:	2200      	movs	r2, #0
 80070da:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80070dc:	187b      	adds	r3, r7, r1
 80070de:	2200      	movs	r2, #0
 80070e0:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80070e2:	187b      	adds	r3, r7, r1
 80070e4:	220c      	movs	r2, #12
 80070e6:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80070e8:	187b      	adds	r3, r7, r1
 80070ea:	2200      	movs	r2, #0
 80070ec:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80070ee:	187b      	adds	r3, r7, r1
 80070f0:	2200      	movs	r2, #0
 80070f2:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART2, &USART_InitStruct);
 80070f4:	187b      	adds	r3, r7, r1
 80070f6:	4a0a      	ldr	r2, [pc, #40]	@ (8007120 <MX_USART2_UART_Init+0x104>)
 80070f8:	0019      	movs	r1, r3
 80070fa:	0010      	movs	r0, r2
 80070fc:	f002 f932 	bl	8009364 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 8007100:	4b07      	ldr	r3, [pc, #28]	@ (8007120 <MX_USART2_UART_Init+0x104>)
 8007102:	0018      	movs	r0, r3
 8007104:	f7ff fee4 	bl	8006ed0 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8007108:	4b05      	ldr	r3, [pc, #20]	@ (8007120 <MX_USART2_UART_Init+0x104>)
 800710a:	0018      	movs	r0, r3
 800710c:	f7ff fec8 	bl	8006ea0 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8007110:	4b03      	ldr	r3, [pc, #12]	@ (8007120 <MX_USART2_UART_Init+0x104>)
 8007112:	0018      	movs	r0, r3
 8007114:	f7ff feb6 	bl	8006e84 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007118:	46c0      	nop			@ (mov r8, r8)
 800711a:	46bd      	mov	sp, r7
 800711c:	b00f      	add	sp, #60	@ 0x3c
 800711e:	bd90      	pop	{r4, r7, pc}
 8007120:	40004400 	.word	0x40004400

08007124 <UART1_Store_Received_Data_In_Variables>:

// header files with variable declarations


void UART1_Store_Received_Data_In_Variables(void)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	af00      	add	r7, sp, #0
	UART1_Update_Variables_if_Mesage_is_S();//add functions for various messages
 8007128:	f000 f80a 	bl	8007140 <UART1_Update_Variables_if_Mesage_is_S>
	UART1_Update_Variables_if_Mesage_is_C();
 800712c:	f000 f84c 	bl	80071c8 <UART1_Update_Variables_if_Mesage_is_C>
	UART1_Update_Variables_if_Mesage_is_M();
 8007130:	f000 f890 	bl	8007254 <UART1_Update_Variables_if_Mesage_is_M>
	UART1_Update_Variables_if_Mesage_is_R();
 8007134:	f000 f8d2 	bl	80072dc <UART1_Update_Variables_if_Mesage_is_R>
}
 8007138:	46c0      	nop			@ (mov r8, r8)
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
	...

08007140 <UART1_Update_Variables_if_Mesage_is_S>:

void UART1_Update_Variables_if_Mesage_is_S(void)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	af00      	add	r7, sp, #0
   if(UART1_recvdata[0]=='S' && UART1_Rec_Var.Array_Index==49)//for user set
 8007144:	4b1a      	ldr	r3, [pc, #104]	@ (80071b0 <UART1_Update_Variables_if_Mesage_is_S+0x70>)
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b53      	cmp	r3, #83	@ 0x53
 800714c:	d12d      	bne.n	80071aa <UART1_Update_Variables_if_Mesage_is_S+0x6a>
 800714e:	4b19      	ldr	r3, [pc, #100]	@ (80071b4 <UART1_Update_Variables_if_Mesage_is_S+0x74>)
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	2b31      	cmp	r3, #49	@ 0x31
 8007154:	d129      	bne.n	80071aa <UART1_Update_Variables_if_Mesage_is_S+0x6a>
	 {
		UART1_Rec_Flags.busy_flag=1;
 8007156:	4b18      	ldr	r3, [pc, #96]	@ (80071b8 <UART1_Update_Variables_if_Mesage_is_S+0x78>)
 8007158:	881a      	ldrh	r2, [r3, #0]
 800715a:	4918      	ldr	r1, [pc, #96]	@ (80071bc <UART1_Update_Variables_if_Mesage_is_S+0x7c>)
 800715c:	430a      	orrs	r2, r1
 800715e:	801a      	strh	r2, [r3, #0]
		UART1_Rec_Flags.recv_check=0;
 8007160:	4b15      	ldr	r3, [pc, #84]	@ (80071b8 <UART1_Update_Variables_if_Mesage_is_S+0x78>)
 8007162:	881a      	ldrh	r2, [r3, #0]
 8007164:	4916      	ldr	r1, [pc, #88]	@ (80071c0 <UART1_Update_Variables_if_Mesage_is_S+0x80>)
 8007166:	400a      	ands	r2, r1
 8007168:	801a      	strh	r2, [r3, #0]
		UART1_Rec_Var.U1_CRC = UART1_crcFast((UART1_recvdata),49);
 800716a:	4b11      	ldr	r3, [pc, #68]	@ (80071b0 <UART1_Update_Variables_if_Mesage_is_S+0x70>)
 800716c:	2131      	movs	r1, #49	@ 0x31
 800716e:	0018      	movs	r0, r3
 8007170:	f000 f8fa 	bl	8007368 <UART1_crcFast>
 8007174:	0003      	movs	r3, r0
 8007176:	001a      	movs	r2, r3
 8007178:	4b0e      	ldr	r3, [pc, #56]	@ (80071b4 <UART1_Update_Variables_if_Mesage_is_S+0x74>)
 800717a:	705a      	strb	r2, [r3, #1]
		UART1_recvdata[0]=0;
 800717c:	4b0c      	ldr	r3, [pc, #48]	@ (80071b0 <UART1_Update_Variables_if_Mesage_is_S+0x70>)
 800717e:	2200      	movs	r2, #0
 8007180:	701a      	strb	r2, [r3, #0]
		if(UART1_Rec_Var.U1_CRC == UART1_recvdata[49])
 8007182:	4b0c      	ldr	r3, [pc, #48]	@ (80071b4 <UART1_Update_Variables_if_Mesage_is_S+0x74>)
 8007184:	785b      	ldrb	r3, [r3, #1]
 8007186:	b2da      	uxtb	r2, r3
 8007188:	4b09      	ldr	r3, [pc, #36]	@ (80071b0 <UART1_Update_Variables_if_Mesage_is_S+0x70>)
 800718a:	2131      	movs	r1, #49	@ 0x31
 800718c:	5c5b      	ldrb	r3, [r3, r1]
 800718e:	b2db      	uxtb	r3, r3
 8007190:	429a      	cmp	r2, r3
 8007192:	d105      	bne.n	80071a0 <UART1_Update_Variables_if_Mesage_is_S+0x60>
		{
//			UART1_Use_Received_Data_S();
//			if(Othr.Recieved_Settings_Ok == 1)
//			{
				UART1_Msg_Send_Reqt_Flags.Msg_s = 1;//send ack
 8007194:	4b0b      	ldr	r3, [pc, #44]	@ (80071c4 <UART1_Update_Variables_if_Mesage_is_S+0x84>)
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	2180      	movs	r1, #128	@ 0x80
 800719a:	0249      	lsls	r1, r1, #9
 800719c:	430a      	orrs	r2, r1
 800719e:	601a      	str	r2, [r3, #0]
//			}
		}
		UART1_Rec_Flags.busy_flag=0;
 80071a0:	4b05      	ldr	r3, [pc, #20]	@ (80071b8 <UART1_Update_Variables_if_Mesage_is_S+0x78>)
 80071a2:	881a      	ldrh	r2, [r3, #0]
 80071a4:	0452      	lsls	r2, r2, #17
 80071a6:	0c52      	lsrs	r2, r2, #17
 80071a8:	801a      	strh	r2, [r3, #0]
	  }
}
 80071aa:	46c0      	nop			@ (mov r8, r8)
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	200005b8 	.word	0x200005b8
 80071b4:	20000684 	.word	0x20000684
 80071b8:	20000680 	.word	0x20000680
 80071bc:	ffff8000 	.word	0xffff8000
 80071c0:	ffffbfff 	.word	0xffffbfff
 80071c4:	2000074c 	.word	0x2000074c

080071c8 <UART1_Update_Variables_if_Mesage_is_C>:

void UART1_Update_Variables_if_Mesage_is_C(void)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	af00      	add	r7, sp, #0
   if(UART1_recvdata[0]=='C' && UART1_Rec_Var.Array_Index==21)//for user set
 80071cc:	4b1b      	ldr	r3, [pc, #108]	@ (800723c <UART1_Update_Variables_if_Mesage_is_C+0x74>)
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b43      	cmp	r3, #67	@ 0x43
 80071d4:	d12e      	bne.n	8007234 <UART1_Update_Variables_if_Mesage_is_C+0x6c>
 80071d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007240 <UART1_Update_Variables_if_Mesage_is_C+0x78>)
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	2b15      	cmp	r3, #21
 80071dc:	d12a      	bne.n	8007234 <UART1_Update_Variables_if_Mesage_is_C+0x6c>
	 {
		 UART1_Rec_Flags.busy_flag=1;
 80071de:	4b19      	ldr	r3, [pc, #100]	@ (8007244 <UART1_Update_Variables_if_Mesage_is_C+0x7c>)
 80071e0:	881a      	ldrh	r2, [r3, #0]
 80071e2:	4919      	ldr	r1, [pc, #100]	@ (8007248 <UART1_Update_Variables_if_Mesage_is_C+0x80>)
 80071e4:	430a      	orrs	r2, r1
 80071e6:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Flags.recv_check=0;
 80071e8:	4b16      	ldr	r3, [pc, #88]	@ (8007244 <UART1_Update_Variables_if_Mesage_is_C+0x7c>)
 80071ea:	881a      	ldrh	r2, [r3, #0]
 80071ec:	4917      	ldr	r1, [pc, #92]	@ (800724c <UART1_Update_Variables_if_Mesage_is_C+0x84>)
 80071ee:	400a      	ands	r2, r1
 80071f0:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Var.U1_CRC = UART1_crcFast((UART1_recvdata),21);
 80071f2:	4b12      	ldr	r3, [pc, #72]	@ (800723c <UART1_Update_Variables_if_Mesage_is_C+0x74>)
 80071f4:	2115      	movs	r1, #21
 80071f6:	0018      	movs	r0, r3
 80071f8:	f000 f8b6 	bl	8007368 <UART1_crcFast>
 80071fc:	0003      	movs	r3, r0
 80071fe:	001a      	movs	r2, r3
 8007200:	4b0f      	ldr	r3, [pc, #60]	@ (8007240 <UART1_Update_Variables_if_Mesage_is_C+0x78>)
 8007202:	705a      	strb	r2, [r3, #1]
		 UART1_recvdata[0]=0;
 8007204:	4b0d      	ldr	r3, [pc, #52]	@ (800723c <UART1_Update_Variables_if_Mesage_is_C+0x74>)
 8007206:	2200      	movs	r2, #0
 8007208:	701a      	strb	r2, [r3, #0]
		 if(UART1_Rec_Var.U1_CRC == UART1_recvdata[21])
 800720a:	4b0d      	ldr	r3, [pc, #52]	@ (8007240 <UART1_Update_Variables_if_Mesage_is_C+0x78>)
 800720c:	785b      	ldrb	r3, [r3, #1]
 800720e:	b2da      	uxtb	r2, r3
 8007210:	4b0a      	ldr	r3, [pc, #40]	@ (800723c <UART1_Update_Variables_if_Mesage_is_C+0x74>)
 8007212:	7d5b      	ldrb	r3, [r3, #21]
 8007214:	b2db      	uxtb	r3, r3
 8007216:	429a      	cmp	r2, r3
 8007218:	d107      	bne.n	800722a <UART1_Update_Variables_if_Mesage_is_C+0x62>
			 {
				UART1_Use_Received_Data_C();
 800721a:	f000 f8d3 	bl	80073c4 <UART1_Use_Received_Data_C>
				UART1_Msg_Send_Reqt_Flags.Msg_c=1;//send ack
 800721e:	4b0c      	ldr	r3, [pc, #48]	@ (8007250 <UART1_Update_Variables_if_Mesage_is_C+0x88>)
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	2180      	movs	r1, #128	@ 0x80
 8007224:	0289      	lsls	r1, r1, #10
 8007226:	430a      	orrs	r2, r1
 8007228:	601a      	str	r2, [r3, #0]
			 }
		  UART1_Rec_Flags.busy_flag=0;
 800722a:	4b06      	ldr	r3, [pc, #24]	@ (8007244 <UART1_Update_Variables_if_Mesage_is_C+0x7c>)
 800722c:	881a      	ldrh	r2, [r3, #0]
 800722e:	0452      	lsls	r2, r2, #17
 8007230:	0c52      	lsrs	r2, r2, #17
 8007232:	801a      	strh	r2, [r3, #0]
	  }
}
 8007234:	46c0      	nop			@ (mov r8, r8)
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	46c0      	nop			@ (mov r8, r8)
 800723c:	200005b8 	.word	0x200005b8
 8007240:	20000684 	.word	0x20000684
 8007244:	20000680 	.word	0x20000680
 8007248:	ffff8000 	.word	0xffff8000
 800724c:	ffffbfff 	.word	0xffffbfff
 8007250:	2000074c 	.word	0x2000074c

08007254 <UART1_Update_Variables_if_Mesage_is_M>:

void UART1_Update_Variables_if_Mesage_is_M(void)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	af00      	add	r7, sp, #0
   if(UART1_recvdata[0]=='M' && UART1_Rec_Var.Array_Index==1)//for user set
 8007258:	4b1a      	ldr	r3, [pc, #104]	@ (80072c4 <UART1_Update_Variables_if_Mesage_is_M+0x70>)
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b4d      	cmp	r3, #77	@ 0x4d
 8007260:	d12c      	bne.n	80072bc <UART1_Update_Variables_if_Mesage_is_M+0x68>
 8007262:	4b19      	ldr	r3, [pc, #100]	@ (80072c8 <UART1_Update_Variables_if_Mesage_is_M+0x74>)
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	2b01      	cmp	r3, #1
 8007268:	d128      	bne.n	80072bc <UART1_Update_Variables_if_Mesage_is_M+0x68>
	 {
		 UART1_Rec_Flags.busy_flag=1;
 800726a:	4b18      	ldr	r3, [pc, #96]	@ (80072cc <UART1_Update_Variables_if_Mesage_is_M+0x78>)
 800726c:	881a      	ldrh	r2, [r3, #0]
 800726e:	4918      	ldr	r1, [pc, #96]	@ (80072d0 <UART1_Update_Variables_if_Mesage_is_M+0x7c>)
 8007270:	430a      	orrs	r2, r1
 8007272:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Flags.recv_check=0;
 8007274:	4b15      	ldr	r3, [pc, #84]	@ (80072cc <UART1_Update_Variables_if_Mesage_is_M+0x78>)
 8007276:	881a      	ldrh	r2, [r3, #0]
 8007278:	4916      	ldr	r1, [pc, #88]	@ (80072d4 <UART1_Update_Variables_if_Mesage_is_M+0x80>)
 800727a:	400a      	ands	r2, r1
 800727c:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Var.U1_CRC = UART1_crcFast((UART1_recvdata),1);
 800727e:	4b11      	ldr	r3, [pc, #68]	@ (80072c4 <UART1_Update_Variables_if_Mesage_is_M+0x70>)
 8007280:	2101      	movs	r1, #1
 8007282:	0018      	movs	r0, r3
 8007284:	f000 f870 	bl	8007368 <UART1_crcFast>
 8007288:	0003      	movs	r3, r0
 800728a:	001a      	movs	r2, r3
 800728c:	4b0e      	ldr	r3, [pc, #56]	@ (80072c8 <UART1_Update_Variables_if_Mesage_is_M+0x74>)
 800728e:	705a      	strb	r2, [r3, #1]
		 UART1_recvdata[0]=0;
 8007290:	4b0c      	ldr	r3, [pc, #48]	@ (80072c4 <UART1_Update_Variables_if_Mesage_is_M+0x70>)
 8007292:	2200      	movs	r2, #0
 8007294:	701a      	strb	r2, [r3, #0]
		 if(UART1_Rec_Var.U1_CRC == UART1_recvdata[1])
 8007296:	4b0c      	ldr	r3, [pc, #48]	@ (80072c8 <UART1_Update_Variables_if_Mesage_is_M+0x74>)
 8007298:	785b      	ldrb	r3, [r3, #1]
 800729a:	b2da      	uxtb	r2, r3
 800729c:	4b09      	ldr	r3, [pc, #36]	@ (80072c4 <UART1_Update_Variables_if_Mesage_is_M+0x70>)
 800729e:	785b      	ldrb	r3, [r3, #1]
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d105      	bne.n	80072b2 <UART1_Update_Variables_if_Mesage_is_M+0x5e>
			 {
//			UART1_Use_Received_Data_M();
			UART1_Msg_Send_Reqt_Flags.Msg_m=1;//send ack
 80072a6:	4b0c      	ldr	r3, [pc, #48]	@ (80072d8 <UART1_Update_Variables_if_Mesage_is_M+0x84>)
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	2180      	movs	r1, #128	@ 0x80
 80072ac:	02c9      	lsls	r1, r1, #11
 80072ae:	430a      	orrs	r2, r1
 80072b0:	601a      	str	r2, [r3, #0]
			 }
		  UART1_Rec_Flags.busy_flag=0;
 80072b2:	4b06      	ldr	r3, [pc, #24]	@ (80072cc <UART1_Update_Variables_if_Mesage_is_M+0x78>)
 80072b4:	881a      	ldrh	r2, [r3, #0]
 80072b6:	0452      	lsls	r2, r2, #17
 80072b8:	0c52      	lsrs	r2, r2, #17
 80072ba:	801a      	strh	r2, [r3, #0]
	  }
}
 80072bc:	46c0      	nop			@ (mov r8, r8)
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	46c0      	nop			@ (mov r8, r8)
 80072c4:	200005b8 	.word	0x200005b8
 80072c8:	20000684 	.word	0x20000684
 80072cc:	20000680 	.word	0x20000680
 80072d0:	ffff8000 	.word	0xffff8000
 80072d4:	ffffbfff 	.word	0xffffbfff
 80072d8:	2000074c 	.word	0x2000074c

080072dc <UART1_Update_Variables_if_Mesage_is_R>:

void UART1_Update_Variables_if_Mesage_is_R(void)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	af00      	add	r7, sp, #0
   if(UART1_recvdata[0]=='R' && UART1_Rec_Var.Array_Index==5)//for user set
 80072e0:	4b1b      	ldr	r3, [pc, #108]	@ (8007350 <UART1_Update_Variables_if_Mesage_is_R+0x74>)
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	2b52      	cmp	r3, #82	@ 0x52
 80072e8:	d12e      	bne.n	8007348 <UART1_Update_Variables_if_Mesage_is_R+0x6c>
 80072ea:	4b1a      	ldr	r3, [pc, #104]	@ (8007354 <UART1_Update_Variables_if_Mesage_is_R+0x78>)
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	2b05      	cmp	r3, #5
 80072f0:	d12a      	bne.n	8007348 <UART1_Update_Variables_if_Mesage_is_R+0x6c>
	 {
		 UART1_Rec_Flags.busy_flag=1;
 80072f2:	4b19      	ldr	r3, [pc, #100]	@ (8007358 <UART1_Update_Variables_if_Mesage_is_R+0x7c>)
 80072f4:	881a      	ldrh	r2, [r3, #0]
 80072f6:	4919      	ldr	r1, [pc, #100]	@ (800735c <UART1_Update_Variables_if_Mesage_is_R+0x80>)
 80072f8:	430a      	orrs	r2, r1
 80072fa:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Flags.recv_check=0;
 80072fc:	4b16      	ldr	r3, [pc, #88]	@ (8007358 <UART1_Update_Variables_if_Mesage_is_R+0x7c>)
 80072fe:	881a      	ldrh	r2, [r3, #0]
 8007300:	4917      	ldr	r1, [pc, #92]	@ (8007360 <UART1_Update_Variables_if_Mesage_is_R+0x84>)
 8007302:	400a      	ands	r2, r1
 8007304:	801a      	strh	r2, [r3, #0]
		 UART1_Rec_Var.U1_CRC = UART1_crcFast((UART1_recvdata),5);
 8007306:	4b12      	ldr	r3, [pc, #72]	@ (8007350 <UART1_Update_Variables_if_Mesage_is_R+0x74>)
 8007308:	2105      	movs	r1, #5
 800730a:	0018      	movs	r0, r3
 800730c:	f000 f82c 	bl	8007368 <UART1_crcFast>
 8007310:	0003      	movs	r3, r0
 8007312:	001a      	movs	r2, r3
 8007314:	4b0f      	ldr	r3, [pc, #60]	@ (8007354 <UART1_Update_Variables_if_Mesage_is_R+0x78>)
 8007316:	705a      	strb	r2, [r3, #1]
		 UART1_recvdata[0]=0;
 8007318:	4b0d      	ldr	r3, [pc, #52]	@ (8007350 <UART1_Update_Variables_if_Mesage_is_R+0x74>)
 800731a:	2200      	movs	r2, #0
 800731c:	701a      	strb	r2, [r3, #0]
		 if(UART1_Rec_Var.U1_CRC == UART1_recvdata[5])
 800731e:	4b0d      	ldr	r3, [pc, #52]	@ (8007354 <UART1_Update_Variables_if_Mesage_is_R+0x78>)
 8007320:	785b      	ldrb	r3, [r3, #1]
 8007322:	b2da      	uxtb	r2, r3
 8007324:	4b0a      	ldr	r3, [pc, #40]	@ (8007350 <UART1_Update_Variables_if_Mesage_is_R+0x74>)
 8007326:	795b      	ldrb	r3, [r3, #5]
 8007328:	b2db      	uxtb	r3, r3
 800732a:	429a      	cmp	r2, r3
 800732c:	d107      	bne.n	800733e <UART1_Update_Variables_if_Mesage_is_R+0x62>
			 {
			UART1_Use_Received_Data_R();
 800732e:	f000 fa91 	bl	8007854 <UART1_Use_Received_Data_R>
			UART1_Msg_Send_Reqt_Flags.Msg_r=1;//send ack
 8007332:	4b0c      	ldr	r3, [pc, #48]	@ (8007364 <UART1_Update_Variables_if_Mesage_is_R+0x88>)
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	2180      	movs	r1, #128	@ 0x80
 8007338:	0309      	lsls	r1, r1, #12
 800733a:	430a      	orrs	r2, r1
 800733c:	601a      	str	r2, [r3, #0]
			 }
		  UART1_Rec_Flags.busy_flag=0;
 800733e:	4b06      	ldr	r3, [pc, #24]	@ (8007358 <UART1_Update_Variables_if_Mesage_is_R+0x7c>)
 8007340:	881a      	ldrh	r2, [r3, #0]
 8007342:	0452      	lsls	r2, r2, #17
 8007344:	0c52      	lsrs	r2, r2, #17
 8007346:	801a      	strh	r2, [r3, #0]
	  }
}
 8007348:	46c0      	nop			@ (mov r8, r8)
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	46c0      	nop			@ (mov r8, r8)
 8007350:	200005b8 	.word	0x200005b8
 8007354:	20000684 	.word	0x20000684
 8007358:	20000680 	.word	0x20000680
 800735c:	ffff8000 	.word	0xffff8000
 8007360:	ffffbfff 	.word	0xffffbfff
 8007364:	2000074c 	.word	0x2000074c

08007368 <UART1_crcFast>:

unsigned char UART1_crcFast(unsigned char message[],unsigned int nbyte)
{
 8007368:	b590      	push	{r4, r7, lr}
 800736a:	b087      	sub	sp, #28
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
   unsigned char  data,remainder =0;
 8007372:	2317      	movs	r3, #23
 8007374:	18fb      	adds	r3, r7, r3
 8007376:	2200      	movs	r2, #0
 8007378:	701a      	strb	r2, [r3, #0]
   unsigned int  byte;

    for (byte = 0; byte < nbyte; ++byte)
 800737a:	2300      	movs	r3, #0
 800737c:	613b      	str	r3, [r7, #16]
 800737e:	e013      	b.n	80073a8 <UART1_crcFast+0x40>
    {
       data =(message[byte]) ^ (remainder);
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	18d3      	adds	r3, r2, r3
 8007386:	7819      	ldrb	r1, [r3, #0]
 8007388:	200f      	movs	r0, #15
 800738a:	183b      	adds	r3, r7, r0
 800738c:	2417      	movs	r4, #23
 800738e:	193a      	adds	r2, r7, r4
 8007390:	7812      	ldrb	r2, [r2, #0]
 8007392:	404a      	eors	r2, r1
 8007394:	701a      	strb	r2, [r3, #0]
       remainder = UART1_crcTable[data] ^ (message[byte] << 8);
 8007396:	183b      	adds	r3, r7, r0
 8007398:	781a      	ldrb	r2, [r3, #0]
 800739a:	193b      	adds	r3, r7, r4
 800739c:	4908      	ldr	r1, [pc, #32]	@ (80073c0 <UART1_crcFast+0x58>)
 800739e:	5c8a      	ldrb	r2, [r1, r2]
 80073a0:	701a      	strb	r2, [r3, #0]
    for (byte = 0; byte < nbyte; ++byte)
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	3301      	adds	r3, #1
 80073a6:	613b      	str	r3, [r7, #16]
 80073a8:	693a      	ldr	r2, [r7, #16]
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d3e7      	bcc.n	8007380 <UART1_crcFast+0x18>

    }
     return (remainder);
 80073b0:	2317      	movs	r3, #23
 80073b2:	18fb      	adds	r3, r7, r3
 80073b4:	781b      	ldrb	r3, [r3, #0]
}
 80073b6:	0018      	movs	r0, r3
 80073b8:	46bd      	mov	sp, r7
 80073ba:	b007      	add	sp, #28
 80073bc:	bd90      	pop	{r4, r7, pc}
 80073be:	46c0      	nop			@ (mov r8, r8)
 80073c0:	08009a10 	.word	0x08009a10

080073c4 <UART1_Use_Received_Data_C>:
		}

}

void UART1_Use_Received_Data_C(void)
{
 80073c4:	b590      	push	{r4, r7, lr}
 80073c6:	b083      	sub	sp, #12
 80073c8:	af00      	add	r7, sp, #0

	__IO uint8_t i;

	Calibration_Temp.Error = 0;
 80073ca:	4bd7      	ldr	r3, [pc, #860]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80073cc:	7d1a      	ldrb	r2, [r3, #20]
 80073ce:	2101      	movs	r1, #1
 80073d0:	438a      	bics	r2, r1
 80073d2:	751a      	strb	r2, [r3, #20]

	i = 1;
 80073d4:	1dfb      	adds	r3, r7, #7
 80073d6:	2201      	movs	r2, #1
 80073d8:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.V_Inv = (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 80073da:	1dfb      	adds	r3, r7, #7
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	001a      	movs	r2, r3
 80073e2:	4bd2      	ldr	r3, [pc, #840]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 80073e4:	5c9b      	ldrb	r3, [r3, r2]
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	b21a      	sxth	r2, r3
 80073ea:	1dfb      	adds	r3, r7, #7
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	3301      	adds	r3, #1
 80073f2:	49ce      	ldr	r1, [pc, #824]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 80073f4:	5ccb      	ldrb	r3, [r1, r3]
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	b21b      	sxth	r3, r3
 80073fa:	021b      	lsls	r3, r3, #8
 80073fc:	b21b      	sxth	r3, r3
 80073fe:	4313      	orrs	r3, r2
 8007400:	b21b      	sxth	r3, r3
 8007402:	b29a      	uxth	r2, r3
 8007404:	4bc8      	ldr	r3, [pc, #800]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007406:	801a      	strh	r2, [r3, #0]
	if(Calibration_Temp.V_Inv<1638)
 8007408:	4bc7      	ldr	r3, [pc, #796]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800740a:	881b      	ldrh	r3, [r3, #0]
 800740c:	b29b      	uxth	r3, r3
 800740e:	4ac8      	ldr	r2, [pc, #800]	@ (8007730 <UART1_Use_Received_Data_C+0x36c>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d808      	bhi.n	8007426 <UART1_Use_Received_Data_C+0x62>
	{
		Calibration_Temp.V_Inv = 1638;
 8007414:	4bc4      	ldr	r3, [pc, #784]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007416:	4ac7      	ldr	r2, [pc, #796]	@ (8007734 <UART1_Use_Received_Data_C+0x370>)
 8007418:	801a      	strh	r2, [r3, #0]
		Calibration_Temp.Error = 1;
 800741a:	4bc3      	ldr	r3, [pc, #780]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800741c:	7d1a      	ldrb	r2, [r3, #20]
 800741e:	2101      	movs	r1, #1
 8007420:	430a      	orrs	r2, r1
 8007422:	751a      	strb	r2, [r3, #20]
 8007424:	e00d      	b.n	8007442 <UART1_Use_Received_Data_C+0x7e>
	}
	else if(Calibration_Temp.V_Inv>2457)
 8007426:	4bc0      	ldr	r3, [pc, #768]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007428:	881b      	ldrh	r3, [r3, #0]
 800742a:	b29b      	uxth	r3, r3
 800742c:	4ac2      	ldr	r2, [pc, #776]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d907      	bls.n	8007442 <UART1_Use_Received_Data_C+0x7e>
	{
		Calibration_Temp.V_Inv = 2457;
 8007432:	4bbd      	ldr	r3, [pc, #756]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007434:	4ac0      	ldr	r2, [pc, #768]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 8007436:	801a      	strh	r2, [r3, #0]
		Calibration_Temp.Error = 1;
 8007438:	4bbb      	ldr	r3, [pc, #748]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800743a:	7d1a      	ldrb	r2, [r3, #20]
 800743c:	2101      	movs	r1, #1
 800743e:	430a      	orrs	r2, r1
 8007440:	751a      	strb	r2, [r3, #20]
	}

	i = 3;
 8007442:	1dfb      	adds	r3, r7, #7
 8007444:	2203      	movs	r2, #3
 8007446:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.V_Batt = (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 8007448:	1dfb      	adds	r3, r7, #7
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	b2db      	uxtb	r3, r3
 800744e:	001a      	movs	r2, r3
 8007450:	4bb6      	ldr	r3, [pc, #728]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 8007452:	5c9b      	ldrb	r3, [r3, r2]
 8007454:	b2db      	uxtb	r3, r3
 8007456:	b21a      	sxth	r2, r3
 8007458:	1dfb      	adds	r3, r7, #7
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	b2db      	uxtb	r3, r3
 800745e:	3301      	adds	r3, #1
 8007460:	49b2      	ldr	r1, [pc, #712]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 8007462:	5ccb      	ldrb	r3, [r1, r3]
 8007464:	b2db      	uxtb	r3, r3
 8007466:	b21b      	sxth	r3, r3
 8007468:	021b      	lsls	r3, r3, #8
 800746a:	b21b      	sxth	r3, r3
 800746c:	4313      	orrs	r3, r2
 800746e:	b21b      	sxth	r3, r3
 8007470:	b29a      	uxth	r2, r3
 8007472:	4bad      	ldr	r3, [pc, #692]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007474:	805a      	strh	r2, [r3, #2]
	if(Calibration_Temp.V_Batt<1638)
 8007476:	4bac      	ldr	r3, [pc, #688]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007478:	885b      	ldrh	r3, [r3, #2]
 800747a:	b29b      	uxth	r3, r3
 800747c:	4aac      	ldr	r2, [pc, #688]	@ (8007730 <UART1_Use_Received_Data_C+0x36c>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d808      	bhi.n	8007494 <UART1_Use_Received_Data_C+0xd0>
	{
		Calibration_Temp.V_Batt = 1638;
 8007482:	4ba9      	ldr	r3, [pc, #676]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007484:	4aab      	ldr	r2, [pc, #684]	@ (8007734 <UART1_Use_Received_Data_C+0x370>)
 8007486:	805a      	strh	r2, [r3, #2]
		Calibration_Temp.Error = 1;
 8007488:	4ba7      	ldr	r3, [pc, #668]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800748a:	7d1a      	ldrb	r2, [r3, #20]
 800748c:	2101      	movs	r1, #1
 800748e:	430a      	orrs	r2, r1
 8007490:	751a      	strb	r2, [r3, #20]
 8007492:	e00d      	b.n	80074b0 <UART1_Use_Received_Data_C+0xec>
	}
	else if(Calibration_Temp.V_Batt>2457)
 8007494:	4ba4      	ldr	r3, [pc, #656]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007496:	885b      	ldrh	r3, [r3, #2]
 8007498:	b29b      	uxth	r3, r3
 800749a:	4aa7      	ldr	r2, [pc, #668]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d907      	bls.n	80074b0 <UART1_Use_Received_Data_C+0xec>
	{
		Calibration_Temp.V_Batt = 2457;
 80074a0:	4ba1      	ldr	r3, [pc, #644]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80074a2:	4aa5      	ldr	r2, [pc, #660]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 80074a4:	805a      	strh	r2, [r3, #2]
		Calibration_Temp.Error = 1;
 80074a6:	4ba0      	ldr	r3, [pc, #640]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80074a8:	7d1a      	ldrb	r2, [r3, #20]
 80074aa:	2101      	movs	r1, #1
 80074ac:	430a      	orrs	r2, r1
 80074ae:	751a      	strb	r2, [r3, #20]
	}

	i = 5;
 80074b0:	1dfb      	adds	r3, r7, #7
 80074b2:	2205      	movs	r2, #5
 80074b4:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.I_Inv = (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 80074b6:	1dfb      	adds	r3, r7, #7
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	001a      	movs	r2, r3
 80074be:	4b9b      	ldr	r3, [pc, #620]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 80074c0:	5c9b      	ldrb	r3, [r3, r2]
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	b21a      	sxth	r2, r3
 80074c6:	1dfb      	adds	r3, r7, #7
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	3301      	adds	r3, #1
 80074ce:	4997      	ldr	r1, [pc, #604]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 80074d0:	5ccb      	ldrb	r3, [r1, r3]
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	b21b      	sxth	r3, r3
 80074d6:	021b      	lsls	r3, r3, #8
 80074d8:	b21b      	sxth	r3, r3
 80074da:	4313      	orrs	r3, r2
 80074dc:	b21b      	sxth	r3, r3
 80074de:	b29a      	uxth	r2, r3
 80074e0:	4b91      	ldr	r3, [pc, #580]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80074e2:	809a      	strh	r2, [r3, #4]
	if(Calibration_Temp.I_Inv<1638)
 80074e4:	4b90      	ldr	r3, [pc, #576]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80074e6:	889b      	ldrh	r3, [r3, #4]
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	4a91      	ldr	r2, [pc, #580]	@ (8007730 <UART1_Use_Received_Data_C+0x36c>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d808      	bhi.n	8007502 <UART1_Use_Received_Data_C+0x13e>
	{
		Calibration_Temp.I_Inv = 1638;
 80074f0:	4b8d      	ldr	r3, [pc, #564]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80074f2:	4a90      	ldr	r2, [pc, #576]	@ (8007734 <UART1_Use_Received_Data_C+0x370>)
 80074f4:	809a      	strh	r2, [r3, #4]
		Calibration_Temp.Error = 1;
 80074f6:	4b8c      	ldr	r3, [pc, #560]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80074f8:	7d1a      	ldrb	r2, [r3, #20]
 80074fa:	2101      	movs	r1, #1
 80074fc:	430a      	orrs	r2, r1
 80074fe:	751a      	strb	r2, [r3, #20]
 8007500:	e00d      	b.n	800751e <UART1_Use_Received_Data_C+0x15a>
	}
	else if(Calibration_Temp.I_Inv>2457)
 8007502:	4b89      	ldr	r3, [pc, #548]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007504:	889b      	ldrh	r3, [r3, #4]
 8007506:	b29b      	uxth	r3, r3
 8007508:	4a8b      	ldr	r2, [pc, #556]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d907      	bls.n	800751e <UART1_Use_Received_Data_C+0x15a>
	{
		Calibration_Temp.I_Inv = 2457;
 800750e:	4b86      	ldr	r3, [pc, #536]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007510:	4a89      	ldr	r2, [pc, #548]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 8007512:	809a      	strh	r2, [r3, #4]
		Calibration_Temp.Error = 1;
 8007514:	4b84      	ldr	r3, [pc, #528]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007516:	7d1a      	ldrb	r2, [r3, #20]
 8007518:	2101      	movs	r1, #1
 800751a:	430a      	orrs	r2, r1
 800751c:	751a      	strb	r2, [r3, #20]
	}

	i = 7;
 800751e:	1dfb      	adds	r3, r7, #7
 8007520:	2207      	movs	r2, #7
 8007522:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.I_Batt = (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 8007524:	1dfb      	adds	r3, r7, #7
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	b2db      	uxtb	r3, r3
 800752a:	001a      	movs	r2, r3
 800752c:	4b7f      	ldr	r3, [pc, #508]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 800752e:	5c9b      	ldrb	r3, [r3, r2]
 8007530:	b2db      	uxtb	r3, r3
 8007532:	b21a      	sxth	r2, r3
 8007534:	1dfb      	adds	r3, r7, #7
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	b2db      	uxtb	r3, r3
 800753a:	3301      	adds	r3, #1
 800753c:	497b      	ldr	r1, [pc, #492]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 800753e:	5ccb      	ldrb	r3, [r1, r3]
 8007540:	b2db      	uxtb	r3, r3
 8007542:	b21b      	sxth	r3, r3
 8007544:	021b      	lsls	r3, r3, #8
 8007546:	b21b      	sxth	r3, r3
 8007548:	4313      	orrs	r3, r2
 800754a:	b21b      	sxth	r3, r3
 800754c:	b29a      	uxth	r2, r3
 800754e:	4b76      	ldr	r3, [pc, #472]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007550:	80da      	strh	r2, [r3, #6]
	if(Calibration_Temp.I_Batt<1638)
 8007552:	4b75      	ldr	r3, [pc, #468]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007554:	88db      	ldrh	r3, [r3, #6]
 8007556:	b29b      	uxth	r3, r3
 8007558:	4a75      	ldr	r2, [pc, #468]	@ (8007730 <UART1_Use_Received_Data_C+0x36c>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d808      	bhi.n	8007570 <UART1_Use_Received_Data_C+0x1ac>
	{
		Calibration_Temp.I_Batt = 1638;
 800755e:	4b72      	ldr	r3, [pc, #456]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007560:	4a74      	ldr	r2, [pc, #464]	@ (8007734 <UART1_Use_Received_Data_C+0x370>)
 8007562:	80da      	strh	r2, [r3, #6]
		Calibration_Temp.Error = 1;
 8007564:	4b70      	ldr	r3, [pc, #448]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007566:	7d1a      	ldrb	r2, [r3, #20]
 8007568:	2101      	movs	r1, #1
 800756a:	430a      	orrs	r2, r1
 800756c:	751a      	strb	r2, [r3, #20]
 800756e:	e00d      	b.n	800758c <UART1_Use_Received_Data_C+0x1c8>
	}
	else if(Calibration_Temp.I_Batt>2457)
 8007570:	4b6d      	ldr	r3, [pc, #436]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007572:	88db      	ldrh	r3, [r3, #6]
 8007574:	b29b      	uxth	r3, r3
 8007576:	4a70      	ldr	r2, [pc, #448]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d907      	bls.n	800758c <UART1_Use_Received_Data_C+0x1c8>
	{
		Calibration_Temp.I_Batt = 2457;
 800757c:	4b6a      	ldr	r3, [pc, #424]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800757e:	4a6e      	ldr	r2, [pc, #440]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 8007580:	80da      	strh	r2, [r3, #6]
		Calibration_Temp.Error = 1;
 8007582:	4b69      	ldr	r3, [pc, #420]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007584:	7d1a      	ldrb	r2, [r3, #20]
 8007586:	2101      	movs	r1, #1
 8007588:	430a      	orrs	r2, r1
 800758a:	751a      	strb	r2, [r3, #20]
	}

	i = 9;
 800758c:	1dfb      	adds	r3, r7, #7
 800758e:	2209      	movs	r2, #9
 8007590:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.V_PV =  (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 8007592:	1dfb      	adds	r3, r7, #7
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	b2db      	uxtb	r3, r3
 8007598:	001a      	movs	r2, r3
 800759a:	4b64      	ldr	r3, [pc, #400]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 800759c:	5c9b      	ldrb	r3, [r3, r2]
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	b21a      	sxth	r2, r3
 80075a2:	1dfb      	adds	r3, r7, #7
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	3301      	adds	r3, #1
 80075aa:	4960      	ldr	r1, [pc, #384]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 80075ac:	5ccb      	ldrb	r3, [r1, r3]
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	b21b      	sxth	r3, r3
 80075b2:	021b      	lsls	r3, r3, #8
 80075b4:	b21b      	sxth	r3, r3
 80075b6:	4313      	orrs	r3, r2
 80075b8:	b21b      	sxth	r3, r3
 80075ba:	b29a      	uxth	r2, r3
 80075bc:	4b5a      	ldr	r3, [pc, #360]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80075be:	811a      	strh	r2, [r3, #8]
//    }else
//    {
//    	Calibration_Temp.V_PV  = Calibration_Temp.V_PV;
//    }

	if(Calibration_Temp.V_PV<1638)
 80075c0:	4b59      	ldr	r3, [pc, #356]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80075c2:	891b      	ldrh	r3, [r3, #8]
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	4a5a      	ldr	r2, [pc, #360]	@ (8007730 <UART1_Use_Received_Data_C+0x36c>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d808      	bhi.n	80075de <UART1_Use_Received_Data_C+0x21a>
	{
		Calibration_Temp.V_PV = 1638;
 80075cc:	4b56      	ldr	r3, [pc, #344]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80075ce:	4a59      	ldr	r2, [pc, #356]	@ (8007734 <UART1_Use_Received_Data_C+0x370>)
 80075d0:	811a      	strh	r2, [r3, #8]
		Calibration_Temp.Error = 1;
 80075d2:	4b55      	ldr	r3, [pc, #340]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80075d4:	7d1a      	ldrb	r2, [r3, #20]
 80075d6:	2101      	movs	r1, #1
 80075d8:	430a      	orrs	r2, r1
 80075da:	751a      	strb	r2, [r3, #20]
 80075dc:	e00d      	b.n	80075fa <UART1_Use_Received_Data_C+0x236>
	}
	else if(Calibration_Temp.V_PV>2457)
 80075de:	4b52      	ldr	r3, [pc, #328]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80075e0:	891b      	ldrh	r3, [r3, #8]
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	4a54      	ldr	r2, [pc, #336]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d907      	bls.n	80075fa <UART1_Use_Received_Data_C+0x236>
	{
		Calibration_Temp.V_PV = 2457;
 80075ea:	4b4f      	ldr	r3, [pc, #316]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80075ec:	4a52      	ldr	r2, [pc, #328]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 80075ee:	811a      	strh	r2, [r3, #8]
		Calibration_Temp.Error = 1;
 80075f0:	4b4d      	ldr	r3, [pc, #308]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80075f2:	7d1a      	ldrb	r2, [r3, #20]
 80075f4:	2101      	movs	r1, #1
 80075f6:	430a      	orrs	r2, r1
 80075f8:	751a      	strb	r2, [r3, #20]
	}

	i = 11;
 80075fa:	1dfb      	adds	r3, r7, #7
 80075fc:	220b      	movs	r2, #11
 80075fe:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.I_PV = (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 8007600:	1dfb      	adds	r3, r7, #7
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	b2db      	uxtb	r3, r3
 8007606:	001a      	movs	r2, r3
 8007608:	4b48      	ldr	r3, [pc, #288]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 800760a:	5c9b      	ldrb	r3, [r3, r2]
 800760c:	b2db      	uxtb	r3, r3
 800760e:	b21a      	sxth	r2, r3
 8007610:	1dfb      	adds	r3, r7, #7
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	b2db      	uxtb	r3, r3
 8007616:	3301      	adds	r3, #1
 8007618:	4944      	ldr	r1, [pc, #272]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 800761a:	5ccb      	ldrb	r3, [r1, r3]
 800761c:	b2db      	uxtb	r3, r3
 800761e:	b21b      	sxth	r3, r3
 8007620:	021b      	lsls	r3, r3, #8
 8007622:	b21b      	sxth	r3, r3
 8007624:	4313      	orrs	r3, r2
 8007626:	b21b      	sxth	r3, r3
 8007628:	b29a      	uxth	r2, r3
 800762a:	4b3f      	ldr	r3, [pc, #252]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800762c:	815a      	strh	r2, [r3, #10]
	if(Calibration_Temp.I_PV<1638)
 800762e:	4b3e      	ldr	r3, [pc, #248]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007630:	895b      	ldrh	r3, [r3, #10]
 8007632:	b29b      	uxth	r3, r3
 8007634:	4a3e      	ldr	r2, [pc, #248]	@ (8007730 <UART1_Use_Received_Data_C+0x36c>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d808      	bhi.n	800764c <UART1_Use_Received_Data_C+0x288>
	{
		Calibration_Temp.I_PV = 1638;
 800763a:	4b3b      	ldr	r3, [pc, #236]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800763c:	4a3d      	ldr	r2, [pc, #244]	@ (8007734 <UART1_Use_Received_Data_C+0x370>)
 800763e:	815a      	strh	r2, [r3, #10]
		Calibration_Temp.Error = 1;
 8007640:	4b39      	ldr	r3, [pc, #228]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007642:	7d1a      	ldrb	r2, [r3, #20]
 8007644:	2101      	movs	r1, #1
 8007646:	430a      	orrs	r2, r1
 8007648:	751a      	strb	r2, [r3, #20]
 800764a:	e00d      	b.n	8007668 <UART1_Use_Received_Data_C+0x2a4>
	}
	else if(Calibration_Temp.I_PV>2457)
 800764c:	4b36      	ldr	r3, [pc, #216]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800764e:	895b      	ldrh	r3, [r3, #10]
 8007650:	b29b      	uxth	r3, r3
 8007652:	4a39      	ldr	r2, [pc, #228]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d907      	bls.n	8007668 <UART1_Use_Received_Data_C+0x2a4>
	{
		Calibration_Temp.I_PV = 2457;
 8007658:	4b33      	ldr	r3, [pc, #204]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800765a:	4a37      	ldr	r2, [pc, #220]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 800765c:	815a      	strh	r2, [r3, #10]
		Calibration_Temp.Error = 1;
 800765e:	4b32      	ldr	r3, [pc, #200]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007660:	7d1a      	ldrb	r2, [r3, #20]
 8007662:	2101      	movs	r1, #1
 8007664:	430a      	orrs	r2, r1
 8007666:	751a      	strb	r2, [r3, #20]
	}

	i = 13;
 8007668:	1dfb      	adds	r3, r7, #7
 800766a:	220d      	movs	r2, #13
 800766c:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.V_Mains = (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 800766e:	1dfb      	adds	r3, r7, #7
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	b2db      	uxtb	r3, r3
 8007674:	001a      	movs	r2, r3
 8007676:	4b2d      	ldr	r3, [pc, #180]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 8007678:	5c9b      	ldrb	r3, [r3, r2]
 800767a:	b2db      	uxtb	r3, r3
 800767c:	b21a      	sxth	r2, r3
 800767e:	1dfb      	adds	r3, r7, #7
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	b2db      	uxtb	r3, r3
 8007684:	3301      	adds	r3, #1
 8007686:	4929      	ldr	r1, [pc, #164]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 8007688:	5ccb      	ldrb	r3, [r1, r3]
 800768a:	b2db      	uxtb	r3, r3
 800768c:	b21b      	sxth	r3, r3
 800768e:	021b      	lsls	r3, r3, #8
 8007690:	b21b      	sxth	r3, r3
 8007692:	4313      	orrs	r3, r2
 8007694:	b21b      	sxth	r3, r3
 8007696:	b29a      	uxth	r2, r3
 8007698:	4b23      	ldr	r3, [pc, #140]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800769a:	819a      	strh	r2, [r3, #12]
	if(Calibration_Temp.V_Mains<1638)
 800769c:	4b22      	ldr	r3, [pc, #136]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800769e:	899b      	ldrh	r3, [r3, #12]
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	4a23      	ldr	r2, [pc, #140]	@ (8007730 <UART1_Use_Received_Data_C+0x36c>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d808      	bhi.n	80076ba <UART1_Use_Received_Data_C+0x2f6>
	{
		Calibration_Temp.V_Mains = 1638;
 80076a8:	4b1f      	ldr	r3, [pc, #124]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80076aa:	4a22      	ldr	r2, [pc, #136]	@ (8007734 <UART1_Use_Received_Data_C+0x370>)
 80076ac:	819a      	strh	r2, [r3, #12]
		Calibration_Temp.Error = 1;
 80076ae:	4b1e      	ldr	r3, [pc, #120]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80076b0:	7d1a      	ldrb	r2, [r3, #20]
 80076b2:	2101      	movs	r1, #1
 80076b4:	430a      	orrs	r2, r1
 80076b6:	751a      	strb	r2, [r3, #20]
 80076b8:	e00d      	b.n	80076d6 <UART1_Use_Received_Data_C+0x312>
	}
	else if(Calibration_Temp.V_Mains>2457)
 80076ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80076bc:	899b      	ldrh	r3, [r3, #12]
 80076be:	b29b      	uxth	r3, r3
 80076c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d907      	bls.n	80076d6 <UART1_Use_Received_Data_C+0x312>
	{
		Calibration_Temp.V_Mains = 2457;
 80076c6:	4b18      	ldr	r3, [pc, #96]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80076c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007738 <UART1_Use_Received_Data_C+0x374>)
 80076ca:	819a      	strh	r2, [r3, #12]
		Calibration_Temp.Error = 1;
 80076cc:	4b16      	ldr	r3, [pc, #88]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 80076ce:	7d1a      	ldrb	r2, [r3, #20]
 80076d0:	2101      	movs	r1, #1
 80076d2:	430a      	orrs	r2, r1
 80076d4:	751a      	strb	r2, [r3, #20]
	}

	i = 15;
 80076d6:	1dfb      	adds	r3, r7, #7
 80076d8:	220f      	movs	r2, #15
 80076da:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.I_Mains_CT = (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 80076dc:	1dfb      	adds	r3, r7, #7
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	001a      	movs	r2, r3
 80076e4:	4b11      	ldr	r3, [pc, #68]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 80076e6:	5c9b      	ldrb	r3, [r3, r2]
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	b21a      	sxth	r2, r3
 80076ec:	1dfb      	adds	r3, r7, #7
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	3301      	adds	r3, #1
 80076f4:	490d      	ldr	r1, [pc, #52]	@ (800772c <UART1_Use_Received_Data_C+0x368>)
 80076f6:	5ccb      	ldrb	r3, [r1, r3]
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	b21b      	sxth	r3, r3
 80076fc:	021b      	lsls	r3, r3, #8
 80076fe:	b21b      	sxth	r3, r3
 8007700:	4313      	orrs	r3, r2
 8007702:	b21b      	sxth	r3, r3
 8007704:	b29a      	uxth	r2, r3
 8007706:	4b08      	ldr	r3, [pc, #32]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007708:	81da      	strh	r2, [r3, #14]
	if(Calibration_Temp.I_Mains_CT<1638)
 800770a:	4b07      	ldr	r3, [pc, #28]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800770c:	89db      	ldrh	r3, [r3, #14]
 800770e:	b29b      	uxth	r3, r3
 8007710:	4a07      	ldr	r2, [pc, #28]	@ (8007730 <UART1_Use_Received_Data_C+0x36c>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d812      	bhi.n	800773c <UART1_Use_Received_Data_C+0x378>
	{
		Calibration_Temp.I_Mains_CT = 1638;
 8007716:	4b04      	ldr	r3, [pc, #16]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 8007718:	4a06      	ldr	r2, [pc, #24]	@ (8007734 <UART1_Use_Received_Data_C+0x370>)
 800771a:	81da      	strh	r2, [r3, #14]
		Calibration_Temp.Error = 1;
 800771c:	4b02      	ldr	r3, [pc, #8]	@ (8007728 <UART1_Use_Received_Data_C+0x364>)
 800771e:	7d1a      	ldrb	r2, [r3, #20]
 8007720:	2101      	movs	r1, #1
 8007722:	430a      	orrs	r2, r1
 8007724:	751a      	strb	r2, [r3, #20]
 8007726:	e017      	b.n	8007758 <UART1_Use_Received_Data_C+0x394>
 8007728:	20000560 	.word	0x20000560
 800772c:	200005b8 	.word	0x200005b8
 8007730:	00000665 	.word	0x00000665
 8007734:	00000666 	.word	0x00000666
 8007738:	00000999 	.word	0x00000999
	}
	else if(Calibration_Temp.I_Mains_CT>2457)
 800773c:	4b3f      	ldr	r3, [pc, #252]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 800773e:	89db      	ldrh	r3, [r3, #14]
 8007740:	b29b      	uxth	r3, r3
 8007742:	4a3f      	ldr	r2, [pc, #252]	@ (8007840 <UART1_Use_Received_Data_C+0x47c>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d907      	bls.n	8007758 <UART1_Use_Received_Data_C+0x394>
	{
		Calibration_Temp.I_Mains_CT = 2457;
 8007748:	4b3c      	ldr	r3, [pc, #240]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 800774a:	4a3d      	ldr	r2, [pc, #244]	@ (8007840 <UART1_Use_Received_Data_C+0x47c>)
 800774c:	81da      	strh	r2, [r3, #14]
		Calibration_Temp.Error = 1;
 800774e:	4b3b      	ldr	r3, [pc, #236]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 8007750:	7d1a      	ldrb	r2, [r3, #20]
 8007752:	2101      	movs	r1, #1
 8007754:	430a      	orrs	r2, r1
 8007756:	751a      	strb	r2, [r3, #20]
	}

	i = 17;
 8007758:	1dfb      	adds	r3, r7, #7
 800775a:	2211      	movs	r2, #17
 800775c:	701a      	strb	r2, [r3, #0]
	Calibration_Temp.I_Inv_CT = (uint16_t)(UART1_recvdata[i])|((uint16_t)(UART1_recvdata[i+1])<<8);
 800775e:	1dfb      	adds	r3, r7, #7
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	b2db      	uxtb	r3, r3
 8007764:	001a      	movs	r2, r3
 8007766:	4b37      	ldr	r3, [pc, #220]	@ (8007844 <UART1_Use_Received_Data_C+0x480>)
 8007768:	5c9b      	ldrb	r3, [r3, r2]
 800776a:	b2db      	uxtb	r3, r3
 800776c:	b21a      	sxth	r2, r3
 800776e:	1dfb      	adds	r3, r7, #7
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	b2db      	uxtb	r3, r3
 8007774:	3301      	adds	r3, #1
 8007776:	4933      	ldr	r1, [pc, #204]	@ (8007844 <UART1_Use_Received_Data_C+0x480>)
 8007778:	5ccb      	ldrb	r3, [r1, r3]
 800777a:	b2db      	uxtb	r3, r3
 800777c:	b21b      	sxth	r3, r3
 800777e:	021b      	lsls	r3, r3, #8
 8007780:	b21b      	sxth	r3, r3
 8007782:	4313      	orrs	r3, r2
 8007784:	b21b      	sxth	r3, r3
 8007786:	b29a      	uxth	r2, r3
 8007788:	4b2c      	ldr	r3, [pc, #176]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 800778a:	821a      	strh	r2, [r3, #16]
	if(Calibration_Temp.I_Inv_CT<1638)
 800778c:	4b2b      	ldr	r3, [pc, #172]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 800778e:	8a1b      	ldrh	r3, [r3, #16]
 8007790:	b29b      	uxth	r3, r3
 8007792:	4a2d      	ldr	r2, [pc, #180]	@ (8007848 <UART1_Use_Received_Data_C+0x484>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d808      	bhi.n	80077aa <UART1_Use_Received_Data_C+0x3e6>
	{
		Calibration_Temp.I_Inv_CT = 1638;
 8007798:	4b28      	ldr	r3, [pc, #160]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 800779a:	4a2c      	ldr	r2, [pc, #176]	@ (800784c <UART1_Use_Received_Data_C+0x488>)
 800779c:	821a      	strh	r2, [r3, #16]
		Calibration_Temp.Error = 1;
 800779e:	4b27      	ldr	r3, [pc, #156]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 80077a0:	7d1a      	ldrb	r2, [r3, #20]
 80077a2:	2101      	movs	r1, #1
 80077a4:	430a      	orrs	r2, r1
 80077a6:	751a      	strb	r2, [r3, #20]
 80077a8:	e00d      	b.n	80077c6 <UART1_Use_Received_Data_C+0x402>
	}
	else if(Calibration_Temp.I_Inv_CT>2457)
 80077aa:	4b24      	ldr	r3, [pc, #144]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 80077ac:	8a1b      	ldrh	r3, [r3, #16]
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	4a23      	ldr	r2, [pc, #140]	@ (8007840 <UART1_Use_Received_Data_C+0x47c>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d907      	bls.n	80077c6 <UART1_Use_Received_Data_C+0x402>
	{
		Calibration_Temp.I_Inv_CT = 2457;
 80077b6:	4b21      	ldr	r3, [pc, #132]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 80077b8:	4a21      	ldr	r2, [pc, #132]	@ (8007840 <UART1_Use_Received_Data_C+0x47c>)
 80077ba:	821a      	strh	r2, [r3, #16]
		Calibration_Temp.Error = 1;
 80077bc:	4b1f      	ldr	r3, [pc, #124]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 80077be:	7d1a      	ldrb	r2, [r3, #20]
 80077c0:	2101      	movs	r1, #1
 80077c2:	430a      	orrs	r2, r1
 80077c4:	751a      	strb	r2, [r3, #20]
	}


//	Calibration_Var = Calibration_Temp;
	if((Calibration_Temp.Error==0)&&(Switch_Is_ON))
 80077c6:	4b1d      	ldr	r3, [pc, #116]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 80077c8:	695b      	ldr	r3, [r3, #20]
 80077ca:	07db      	lsls	r3, r3, #31
 80077cc:	0fdb      	lsrs	r3, r3, #31
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d12f      	bne.n	8007834 <UART1_Use_Received_Data_C+0x470>
 80077d4:	2390      	movs	r3, #144	@ 0x90
 80077d6:	05db      	lsls	r3, r3, #23
 80077d8:	691a      	ldr	r2, [r3, #16]
 80077da:	2380      	movs	r3, #128	@ 0x80
 80077dc:	011b      	lsls	r3, r3, #4
 80077de:	4013      	ands	r3, r2
 80077e0:	d028      	beq.n	8007834 <UART1_Use_Received_Data_C+0x470>
	if((Calibration_Temp.Error==0))
 80077e2:	4b16      	ldr	r3, [pc, #88]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	07db      	lsls	r3, r3, #31
 80077e8:	0fdb      	lsrs	r3, r3, #31
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d112      	bne.n	8007816 <UART1_Use_Received_Data_C+0x452>
	{
		Calibration_Var = Calibration_Temp;
 80077f0:	4b17      	ldr	r3, [pc, #92]	@ (8007850 <UART1_Use_Received_Data_C+0x48c>)
 80077f2:	4a12      	ldr	r2, [pc, #72]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 80077f4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80077f6:	c313      	stmia	r3!, {r0, r1, r4}
 80077f8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80077fa:	c313      	stmia	r3!, {r0, r1, r4}
 80077fc:	ca03      	ldmia	r2!, {r0, r1}
 80077fe:	c303      	stmia	r3!, {r0, r1}
		Calibration_Temp.OK = 1;
 8007800:	4b0e      	ldr	r3, [pc, #56]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 8007802:	7d1a      	ldrb	r2, [r3, #20]
 8007804:	2102      	movs	r1, #2
 8007806:	430a      	orrs	r2, r1
 8007808:	751a      	strb	r2, [r3, #20]
		Calibration_Var.OK = 1;
 800780a:	4b11      	ldr	r3, [pc, #68]	@ (8007850 <UART1_Use_Received_Data_C+0x48c>)
 800780c:	7d1a      	ldrb	r2, [r3, #20]
 800780e:	2102      	movs	r1, #2
 8007810:	430a      	orrs	r2, r1
 8007812:	751a      	strb	r2, [r3, #20]
		Calibration_Temp.OK = 0;
		Calibration_Var.OK = 0;
		Calibration_Temp.Error=1;
	}

}
 8007814:	e00e      	b.n	8007834 <UART1_Use_Received_Data_C+0x470>
		Calibration_Temp.OK = 0;
 8007816:	4b09      	ldr	r3, [pc, #36]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 8007818:	7d1a      	ldrb	r2, [r3, #20]
 800781a:	2102      	movs	r1, #2
 800781c:	438a      	bics	r2, r1
 800781e:	751a      	strb	r2, [r3, #20]
		Calibration_Var.OK = 0;
 8007820:	4b0b      	ldr	r3, [pc, #44]	@ (8007850 <UART1_Use_Received_Data_C+0x48c>)
 8007822:	7d1a      	ldrb	r2, [r3, #20]
 8007824:	2102      	movs	r1, #2
 8007826:	438a      	bics	r2, r1
 8007828:	751a      	strb	r2, [r3, #20]
		Calibration_Temp.Error=1;
 800782a:	4b04      	ldr	r3, [pc, #16]	@ (800783c <UART1_Use_Received_Data_C+0x478>)
 800782c:	7d1a      	ldrb	r2, [r3, #20]
 800782e:	2101      	movs	r1, #1
 8007830:	430a      	orrs	r2, r1
 8007832:	751a      	strb	r2, [r3, #20]
}
 8007834:	46c0      	nop			@ (mov r8, r8)
 8007836:	46bd      	mov	sp, r7
 8007838:	b003      	add	sp, #12
 800783a:	bd90      	pop	{r4, r7, pc}
 800783c:	20000560 	.word	0x20000560
 8007840:	00000999 	.word	0x00000999
 8007844:	200005b8 	.word	0x200005b8
 8007848:	00000665 	.word	0x00000665
 800784c:	00000666 	.word	0x00000666
 8007850:	20000580 	.word	0x20000580

08007854 <UART1_Use_Received_Data_R>:
{

}

void UART1_Use_Received_Data_R(void)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	af00      	add	r7, sp, #0
	Metering.Export_Energy=0;
 8007858:	4924      	ldr	r1, [pc, #144]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 800785a:	2200      	movs	r2, #0
 800785c:	2300      	movs	r3, #0
 800785e:	600a      	str	r2, [r1, #0]
 8007860:	604b      	str	r3, [r1, #4]
	Metering.Export_Energy_CT = 0;
 8007862:	4922      	ldr	r1, [pc, #136]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 8007864:	2200      	movs	r2, #0
 8007866:	2300      	movs	r3, #0
 8007868:	608a      	str	r2, [r1, #8]
 800786a:	60cb      	str	r3, [r1, #12]
	Metering.Export_KWH =0;
 800786c:	4b1f      	ldr	r3, [pc, #124]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 800786e:	2200      	movs	r2, #0
 8007870:	611a      	str	r2, [r3, #16]
	Metering.Export_KWH_CT = 0;
 8007872:	4b1e      	ldr	r3, [pc, #120]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 8007874:	2200      	movs	r2, #0
 8007876:	615a      	str	r2, [r3, #20]
	Metering.Import_Energy=0;
 8007878:	491c      	ldr	r1, [pc, #112]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 800787a:	2200      	movs	r2, #0
 800787c:	2300      	movs	r3, #0
 800787e:	618a      	str	r2, [r1, #24]
 8007880:	61cb      	str	r3, [r1, #28]
	Metering.Import_Energy_CT = 0;
 8007882:	491a      	ldr	r1, [pc, #104]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 8007884:	2200      	movs	r2, #0
 8007886:	2300      	movs	r3, #0
 8007888:	620a      	str	r2, [r1, #32]
 800788a:	624b      	str	r3, [r1, #36]	@ 0x24
	Metering.Import_KWH =0;
 800788c:	4b17      	ldr	r3, [pc, #92]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 800788e:	2200      	movs	r2, #0
 8007890:	629a      	str	r2, [r3, #40]	@ 0x28
	Metering.Import_KWH_CT = 0;
 8007892:	4b16      	ldr	r3, [pc, #88]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 8007894:	2200      	movs	r2, #0
 8007896:	62da      	str	r2, [r3, #44]	@ 0x2c

	Metering.PV_KWH  = 0;
 8007898:	4b14      	ldr	r3, [pc, #80]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 800789a:	2200      	movs	r2, #0
 800789c:	659a      	str	r2, [r3, #88]	@ 0x58
	Metering.PV_KWH_Sum  = 0;
 800789e:	4913      	ldr	r1, [pc, #76]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 80078a0:	2200      	movs	r2, #0
 80078a2:	2300      	movs	r3, #0
 80078a4:	650a      	str	r2, [r1, #80]	@ 0x50
 80078a6:	654b      	str	r3, [r1, #84]	@ 0x54

	Metering.Batt_AH_Out=0;
 80078a8:	4b10      	ldr	r3, [pc, #64]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 80078aa:	2200      	movs	r2, #0
 80078ac:	639a      	str	r2, [r3, #56]	@ 0x38
	Metering.Batt_Ampere_Out_Sum = 0;
 80078ae:	490f      	ldr	r1, [pc, #60]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 80078b0:	2200      	movs	r2, #0
 80078b2:	2300      	movs	r3, #0
 80078b4:	630a      	str	r2, [r1, #48]	@ 0x30
 80078b6:	634b      	str	r3, [r1, #52]	@ 0x34

	Metering.Batt_AH_In = 0;
 80078b8:	4b0c      	ldr	r3, [pc, #48]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 80078ba:	2200      	movs	r2, #0
 80078bc:	649a      	str	r2, [r3, #72]	@ 0x48
	Metering.Batt_Ampere_In_Sum = 0;
 80078be:	490b      	ldr	r1, [pc, #44]	@ (80078ec <UART1_Use_Received_Data_R+0x98>)
 80078c0:	2200      	movs	r2, #0
 80078c2:	2300      	movs	r3, #0
 80078c4:	640a      	str	r2, [r1, #64]	@ 0x40
 80078c6:	644b      	str	r3, [r1, #68]	@ 0x44

    UART1_recvdata[0]=0;
 80078c8:	4b09      	ldr	r3, [pc, #36]	@ (80078f0 <UART1_Use_Received_Data_R+0x9c>)
 80078ca:	2200      	movs	r2, #0
 80078cc:	701a      	strb	r2, [r3, #0]
    UART1_recvdata[1]=0;
 80078ce:	4b08      	ldr	r3, [pc, #32]	@ (80078f0 <UART1_Use_Received_Data_R+0x9c>)
 80078d0:	2200      	movs	r2, #0
 80078d2:	705a      	strb	r2, [r3, #1]
    UART1_recvdata[2]=0;
 80078d4:	4b06      	ldr	r3, [pc, #24]	@ (80078f0 <UART1_Use_Received_Data_R+0x9c>)
 80078d6:	2200      	movs	r2, #0
 80078d8:	709a      	strb	r2, [r3, #2]
    UART1_recvdata[3]=0;
 80078da:	4b05      	ldr	r3, [pc, #20]	@ (80078f0 <UART1_Use_Received_Data_R+0x9c>)
 80078dc:	2200      	movs	r2, #0
 80078de:	70da      	strb	r2, [r3, #3]
    UART1_recvdata[4]=0;
 80078e0:	4b03      	ldr	r3, [pc, #12]	@ (80078f0 <UART1_Use_Received_Data_R+0x9c>)
 80078e2:	2200      	movs	r2, #0
 80078e4:	711a      	strb	r2, [r3, #4]
}
 80078e6:	46c0      	nop			@ (mov r8, r8)
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	200004e8 	.word	0x200004e8
 80078f0:	200005b8 	.word	0x200005b8

080078f4 <UART1_Send_Function_Inside_Timer_Interrupt>:
      UART1_Clear_Receive_Flag;
      USART1->ICR|=USART_ICR_ORECF;
    }

void UART1_Send_Function_Inside_Timer_Interrupt(void) ///put this code in timer interrupt which is called every 200uS or so
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	af00      	add	r7, sp, #0
   if((UART1_Send_Flags.Send_Enable==1)&&(UART1_TRx_Complete))
 80078f8:	4b16      	ldr	r3, [pc, #88]	@ (8007954 <UART1_Send_Function_Inside_Timer_Interrupt+0x60>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	075b      	lsls	r3, r3, #29
 80078fe:	0fdb      	lsrs	r3, r3, #31
 8007900:	b2db      	uxtb	r3, r3
 8007902:	2b01      	cmp	r3, #1
 8007904:	d122      	bne.n	800794c <UART1_Send_Function_Inside_Timer_Interrupt+0x58>
 8007906:	4b14      	ldr	r3, [pc, #80]	@ (8007958 <UART1_Send_Function_Inside_Timer_Interrupt+0x64>)
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	2240      	movs	r2, #64	@ 0x40
 800790c:	4013      	ands	r3, r2
 800790e:	d01d      	beq.n	800794c <UART1_Send_Function_Inside_Timer_Interrupt+0x58>
    {
      if(UART1_Send_Var.Array_Index<UART1_Send_Var.Msg_Length)
 8007910:	4b12      	ldr	r3, [pc, #72]	@ (800795c <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 8007912:	88db      	ldrh	r3, [r3, #6]
 8007914:	b29a      	uxth	r2, r3
 8007916:	4b11      	ldr	r3, [pc, #68]	@ (800795c <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 8007918:	891b      	ldrh	r3, [r3, #8]
 800791a:	b29b      	uxth	r3, r3
 800791c:	429a      	cmp	r2, r3
 800791e:	d210      	bcs.n	8007942 <UART1_Send_Function_Inside_Timer_Interrupt+0x4e>
         {
           UART1_Transmit_Data_register=UART1_Txdata[UART1_Send_Var.Array_Index];
 8007920:	4b0e      	ldr	r3, [pc, #56]	@ (800795c <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 8007922:	88db      	ldrh	r3, [r3, #6]
 8007924:	b29b      	uxth	r3, r3
 8007926:	001a      	movs	r2, r3
 8007928:	4b0d      	ldr	r3, [pc, #52]	@ (8007960 <UART1_Send_Function_Inside_Timer_Interrupt+0x6c>)
 800792a:	5c9b      	ldrb	r3, [r3, r2]
 800792c:	b2da      	uxtb	r2, r3
 800792e:	4b0a      	ldr	r3, [pc, #40]	@ (8007958 <UART1_Send_Function_Inside_Timer_Interrupt+0x64>)
 8007930:	851a      	strh	r2, [r3, #40]	@ 0x28
           UART1_Send_Var.Array_Index= UART1_Send_Var.Array_Index+1;
 8007932:	4b0a      	ldr	r3, [pc, #40]	@ (800795c <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 8007934:	88db      	ldrh	r3, [r3, #6]
 8007936:	b29b      	uxth	r3, r3
 8007938:	3301      	adds	r3, #1
 800793a:	b29a      	uxth	r2, r3
 800793c:	4b07      	ldr	r3, [pc, #28]	@ (800795c <UART1_Send_Function_Inside_Timer_Interrupt+0x68>)
 800793e:	80da      	strh	r2, [r3, #6]
      else
         {    
           UART1_Send_Flags.Send_Enable=0;//now one can populate ned data into transmit register
         }
    }   
 }
 8007940:	e004      	b.n	800794c <UART1_Send_Function_Inside_Timer_Interrupt+0x58>
           UART1_Send_Flags.Send_Enable=0;//now one can populate ned data into transmit register
 8007942:	4b04      	ldr	r3, [pc, #16]	@ (8007954 <UART1_Send_Function_Inside_Timer_Interrupt+0x60>)
 8007944:	881a      	ldrh	r2, [r3, #0]
 8007946:	2104      	movs	r1, #4
 8007948:	438a      	bics	r2, r1
 800794a:	801a      	strh	r2, [r3, #0]
 }
 800794c:	46c0      	nop			@ (mov r8, r8)
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	46c0      	nop			@ (mov r8, r8)
 8007954:	20000718 	.word	0x20000718
 8007958:	40004400 	.word	0x40004400
 800795c:	2000071c 	.word	0x2000071c
 8007960:	200006bc 	.word	0x200006bc

08007964 <UART1_Request_Send_Message>:

void UART1_Request_Send_Message(void)
   {
 8007964:	b580      	push	{r7, lr}
 8007966:	af00      	add	r7, sp, #0
     switch (UART1_Send_Var.Arbitration_Val)
 8007968:	4b58      	ldr	r3, [pc, #352]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 800796a:	895b      	ldrh	r3, [r3, #10]
 800796c:	b29b      	uxth	r3, r3
 800796e:	2b04      	cmp	r3, #4
 8007970:	d100      	bne.n	8007974 <UART1_Request_Send_Message+0x10>
 8007972:	e078      	b.n	8007a66 <UART1_Request_Send_Message+0x102>
 8007974:	dd00      	ble.n	8007978 <UART1_Request_Send_Message+0x14>
 8007976:	e09a      	b.n	8007aae <UART1_Request_Send_Message+0x14a>
 8007978:	2b03      	cmp	r3, #3
 800797a:	d050      	beq.n	8007a1e <UART1_Request_Send_Message+0xba>
 800797c:	dd00      	ble.n	8007980 <UART1_Request_Send_Message+0x1c>
 800797e:	e096      	b.n	8007aae <UART1_Request_Send_Message+0x14a>
 8007980:	2b01      	cmp	r3, #1
 8007982:	d002      	beq.n	800798a <UART1_Request_Send_Message+0x26>
 8007984:	2b02      	cmp	r3, #2
 8007986:	d026      	beq.n	80079d6 <UART1_Request_Send_Message+0x72>
 8007988:	e091      	b.n	8007aae <UART1_Request_Send_Message+0x14a>
       {
         case 1:

            if((UART1_Send_Flags.Send_Enable!=1))
 800798a:	4b51      	ldr	r3, [pc, #324]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	075b      	lsls	r3, r3, #29
 8007990:	0fdb      	lsrs	r3, r3, #31
 8007992:	b2db      	uxtb	r3, r3
 8007994:	2b01      	cmp	r3, #1
 8007996:	d006      	beq.n	80079a6 <UART1_Request_Send_Message+0x42>
             {
               UART1_Send_Var.Arbitration_Val=UART1_Send_Var.Arbitration_Val+1; //
 8007998:	4b4c      	ldr	r3, [pc, #304]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 800799a:	895b      	ldrh	r3, [r3, #10]
 800799c:	b29b      	uxth	r3, r3
 800799e:	3301      	adds	r3, #1
 80079a0:	b29a      	uxth	r2, r3
 80079a2:	4b4a      	ldr	r3, [pc, #296]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 80079a4:	815a      	strh	r2, [r3, #10]
                //arbitrate only if not busy with sending. if a send request is pending then 
                //it will send and go to next arbitration level in next loop cycle
                //this code must be at the beginning of this case, please do not change the location of this if statement.
             }
            if((UART1_Send_Flags.Send_Enable!=1)&&(UART1_Msg_Send_Reqt_Flags.Msg_s==1))
 80079a6:	4b4a      	ldr	r3, [pc, #296]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	075b      	lsls	r3, r3, #29
 80079ac:	0fdb      	lsrs	r3, r3, #31
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d100      	bne.n	80079b6 <UART1_Request_Send_Message+0x52>
 80079b4:	e07f      	b.n	8007ab6 <UART1_Request_Send_Message+0x152>
 80079b6:	4b47      	ldr	r3, [pc, #284]	@ (8007ad4 <UART1_Request_Send_Message+0x170>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	03db      	lsls	r3, r3, #15
 80079bc:	0fdb      	lsrs	r3, r3, #31
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d000      	beq.n	80079c6 <UART1_Request_Send_Message+0x62>
 80079c4:	e077      	b.n	8007ab6 <UART1_Request_Send_Message+0x152>
              {               
                  UART1_Populate_Txdata_Array_With_Message_s();
 80079c6:	f000 f887 	bl	8007ad8 <UART1_Populate_Txdata_Array_With_Message_s>
                  UART1_Send_Flags.Send_Enable=1;
 80079ca:	4b41      	ldr	r3, [pc, #260]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 80079cc:	881a      	ldrh	r2, [r3, #0]
 80079ce:	2104      	movs	r1, #4
 80079d0:	430a      	orrs	r2, r1
 80079d2:	801a      	strh	r2, [r3, #0]
              }
         break;
 80079d4:	e06f      	b.n	8007ab6 <UART1_Request_Send_Message+0x152>
         
         
         case 2:

            if((UART1_Send_Flags.Send_Enable!=1))
 80079d6:	4b3e      	ldr	r3, [pc, #248]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	075b      	lsls	r3, r3, #29
 80079dc:	0fdb      	lsrs	r3, r3, #31
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d006      	beq.n	80079f2 <UART1_Request_Send_Message+0x8e>
             {
               UART1_Send_Var.Arbitration_Val=UART1_Send_Var.Arbitration_Val+1; //
 80079e4:	4b39      	ldr	r3, [pc, #228]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 80079e6:	895b      	ldrh	r3, [r3, #10]
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	3301      	adds	r3, #1
 80079ec:	b29a      	uxth	r2, r3
 80079ee:	4b37      	ldr	r3, [pc, #220]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 80079f0:	815a      	strh	r2, [r3, #10]
                //arbitrate only if not busy with sending. if a send request is pending then 
                //it will send and go to next arbitration level in next loop cycle.
                //else it will go the next arbitration case in the next loop cycle without sending anything 
                //this code must be at the beginning of this case, please do not change the location of this if statement.
             }
            if((UART1_Send_Flags.Send_Enable!=1)&&(UART1_Msg_Send_Reqt_Flags.Msg_c==1))
 80079f2:	4b37      	ldr	r3, [pc, #220]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	075b      	lsls	r3, r3, #29
 80079f8:	0fdb      	lsrs	r3, r3, #31
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d05c      	beq.n	8007aba <UART1_Request_Send_Message+0x156>
 8007a00:	4b34      	ldr	r3, [pc, #208]	@ (8007ad4 <UART1_Request_Send_Message+0x170>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	039b      	lsls	r3, r3, #14
 8007a06:	0fdb      	lsrs	r3, r3, #31
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d155      	bne.n	8007aba <UART1_Request_Send_Message+0x156>
              {
                  UART1_Populate_Txdata_Array_With_Message_c();
 8007a0e:	f000 f893 	bl	8007b38 <UART1_Populate_Txdata_Array_With_Message_c>
                  UART1_Send_Flags.Send_Enable=1;
 8007a12:	4b2f      	ldr	r3, [pc, #188]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 8007a14:	881a      	ldrh	r2, [r3, #0]
 8007a16:	2104      	movs	r1, #4
 8007a18:	430a      	orrs	r2, r1
 8007a1a:	801a      	strh	r2, [r3, #0]
              }
         break;
 8007a1c:	e04d      	b.n	8007aba <UART1_Request_Send_Message+0x156>

         case 3:

            if((UART1_Send_Flags.Send_Enable!=1))
 8007a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	075b      	lsls	r3, r3, #29
 8007a24:	0fdb      	lsrs	r3, r3, #31
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d006      	beq.n	8007a3a <UART1_Request_Send_Message+0xd6>
             {
               UART1_Send_Var.Arbitration_Val=UART1_Send_Var.Arbitration_Val+1; //
 8007a2c:	4b27      	ldr	r3, [pc, #156]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 8007a2e:	895b      	ldrh	r3, [r3, #10]
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	3301      	adds	r3, #1
 8007a34:	b29a      	uxth	r2, r3
 8007a36:	4b25      	ldr	r3, [pc, #148]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 8007a38:	815a      	strh	r2, [r3, #10]
                //arbitrate only if not busy with sending. if a send request is pending then
                //it will send and go to next arbitration level in next loop cycle.
                //else it will go the next arbitration case in the next loop cycle without sending anything
                //this code must be at the beginning of this case, please do not change the location of this if statement.
             }
            if((UART1_Send_Flags.Send_Enable!=1)&&(UART1_Msg_Send_Reqt_Flags.Msg_m==1))
 8007a3a:	4b25      	ldr	r3, [pc, #148]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	075b      	lsls	r3, r3, #29
 8007a40:	0fdb      	lsrs	r3, r3, #31
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d03a      	beq.n	8007abe <UART1_Request_Send_Message+0x15a>
 8007a48:	4b22      	ldr	r3, [pc, #136]	@ (8007ad4 <UART1_Request_Send_Message+0x170>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	035b      	lsls	r3, r3, #13
 8007a4e:	0fdb      	lsrs	r3, r3, #31
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d133      	bne.n	8007abe <UART1_Request_Send_Message+0x15a>
              {
                  UART1_Populate_Txdata_Array_With_Message_m();
 8007a56:	f000 f91f 	bl	8007c98 <UART1_Populate_Txdata_Array_With_Message_m>
                  UART1_Send_Flags.Send_Enable=1;
 8007a5a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 8007a5c:	881a      	ldrh	r2, [r3, #0]
 8007a5e:	2104      	movs	r1, #4
 8007a60:	430a      	orrs	r2, r1
 8007a62:	801a      	strh	r2, [r3, #0]
              }
         break;
 8007a64:	e02b      	b.n	8007abe <UART1_Request_Send_Message+0x15a>

         case 4:

            if((UART1_Send_Flags.Send_Enable!=1))
 8007a66:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	075b      	lsls	r3, r3, #29
 8007a6c:	0fdb      	lsrs	r3, r3, #31
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d006      	beq.n	8007a82 <UART1_Request_Send_Message+0x11e>
             {
               UART1_Send_Var.Arbitration_Val=UART1_Send_Var.Arbitration_Val+1; //
 8007a74:	4b15      	ldr	r3, [pc, #84]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 8007a76:	895b      	ldrh	r3, [r3, #10]
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	b29a      	uxth	r2, r3
 8007a7e:	4b13      	ldr	r3, [pc, #76]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 8007a80:	815a      	strh	r2, [r3, #10]
                //arbitrate only if not busy with sending. if a send request is pending then
                //it will send and go to next arbitration level in next loop cycle.
                //else it will go the next arbitration case in the next loop cycle without sending anything
                //this code must be at the beginning of this case, please do not change the location of this if statement.
             }
            if((UART1_Send_Flags.Send_Enable!=1)&&(UART1_Msg_Send_Reqt_Flags.Msg_r==1))
 8007a82:	4b13      	ldr	r3, [pc, #76]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	075b      	lsls	r3, r3, #29
 8007a88:	0fdb      	lsrs	r3, r3, #31
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d018      	beq.n	8007ac2 <UART1_Request_Send_Message+0x15e>
 8007a90:	4b10      	ldr	r3, [pc, #64]	@ (8007ad4 <UART1_Request_Send_Message+0x170>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	031b      	lsls	r3, r3, #12
 8007a96:	0fdb      	lsrs	r3, r3, #31
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d111      	bne.n	8007ac2 <UART1_Request_Send_Message+0x15e>
              {               
                  UART1_Populate_Txdata_Array_With_Message_r();
 8007a9e:	f000 fa37 	bl	8007f10 <UART1_Populate_Txdata_Array_With_Message_r>
                  UART1_Send_Flags.Send_Enable=1;
 8007aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8007ad0 <UART1_Request_Send_Message+0x16c>)
 8007aa4:	881a      	ldrh	r2, [r3, #0]
 8007aa6:	2104      	movs	r1, #4
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	801a      	strh	r2, [r3, #0]
              }
         break;
 8007aac:	e009      	b.n	8007ac2 <UART1_Request_Send_Message+0x15e>
         

         default:
                UART1_Send_Var.Arbitration_Val=1;
 8007aae:	4b07      	ldr	r3, [pc, #28]	@ (8007acc <UART1_Request_Send_Message+0x168>)
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	815a      	strh	r2, [r3, #10]
         break;
 8007ab4:	e006      	b.n	8007ac4 <UART1_Request_Send_Message+0x160>
         break;
 8007ab6:	46c0      	nop			@ (mov r8, r8)
 8007ab8:	e004      	b.n	8007ac4 <UART1_Request_Send_Message+0x160>
         break;
 8007aba:	46c0      	nop			@ (mov r8, r8)
 8007abc:	e002      	b.n	8007ac4 <UART1_Request_Send_Message+0x160>
         break;
 8007abe:	46c0      	nop			@ (mov r8, r8)
 8007ac0:	e000      	b.n	8007ac4 <UART1_Request_Send_Message+0x160>
         break;
 8007ac2:	46c0      	nop			@ (mov r8, r8)
       }
  }
 8007ac4:	46c0      	nop			@ (mov r8, r8)
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	46c0      	nop			@ (mov r8, r8)
 8007acc:	2000071c 	.word	0x2000071c
 8007ad0:	20000718 	.word	0x20000718
 8007ad4:	2000074c 	.word	0x2000074c

08007ad8 <UART1_Populate_Txdata_Array_With_Message_s>:

void UART1_Populate_Txdata_Array_With_Message_s(void)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	af00      	add	r7, sp, #0
//if(Othr.Recieved_Settings_Ok == 1)
	//{
		UART1_Txdata[0]				= 's';
 8007adc:	4b11      	ldr	r3, [pc, #68]	@ (8007b24 <UART1_Populate_Txdata_Array_With_Message_s+0x4c>)
 8007ade:	2273      	movs	r2, #115	@ 0x73
 8007ae0:	701a      	strb	r2, [r3, #0]
		UART1_Send_Var.Msg_Length	= 2;//(0)for message and no CRC (total 1)
 8007ae2:	4b11      	ldr	r3, [pc, #68]	@ (8007b28 <UART1_Populate_Txdata_Array_With_Message_s+0x50>)
 8007ae4:	2202      	movs	r2, #2
 8007ae6:	811a      	strh	r2, [r3, #8]
		UART1_Txdata[1] = UART1_crcFast((UART1_Txdata),(UART1_Send_Var.Msg_Length-1));
 8007ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8007b28 <UART1_Populate_Txdata_Array_With_Message_s+0x50>)
 8007aea:	891b      	ldrh	r3, [r3, #8]
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	3b01      	subs	r3, #1
 8007af0:	001a      	movs	r2, r3
 8007af2:	4b0c      	ldr	r3, [pc, #48]	@ (8007b24 <UART1_Populate_Txdata_Array_With_Message_s+0x4c>)
 8007af4:	0011      	movs	r1, r2
 8007af6:	0018      	movs	r0, r3
 8007af8:	f7ff fc36 	bl	8007368 <UART1_crcFast>
 8007afc:	0003      	movs	r3, r0
 8007afe:	001a      	movs	r2, r3
 8007b00:	4b08      	ldr	r3, [pc, #32]	@ (8007b24 <UART1_Populate_Txdata_Array_With_Message_s+0x4c>)
 8007b02:	705a      	strb	r2, [r3, #1]

		UART1_Msg_Send_Reqt_Flags.Msg_s = 0;
 8007b04:	4b09      	ldr	r3, [pc, #36]	@ (8007b2c <UART1_Populate_Txdata_Array_With_Message_s+0x54>)
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	4909      	ldr	r1, [pc, #36]	@ (8007b30 <UART1_Populate_Txdata_Array_With_Message_s+0x58>)
 8007b0a:	400a      	ands	r2, r1
 8007b0c:	601a      	str	r2, [r3, #0]
		UART1_Send_Var.Array_Index 		= 0;
 8007b0e:	4b06      	ldr	r3, [pc, #24]	@ (8007b28 <UART1_Populate_Txdata_Array_With_Message_s+0x50>)
 8007b10:	2200      	movs	r2, #0
 8007b12:	80da      	strh	r2, [r3, #6]
		UART1_Send_Flags.Send_Enable	= 1;
 8007b14:	4b07      	ldr	r3, [pc, #28]	@ (8007b34 <UART1_Populate_Txdata_Array_With_Message_s+0x5c>)
 8007b16:	881a      	ldrh	r2, [r3, #0]
 8007b18:	2104      	movs	r1, #4
 8007b1a:	430a      	orrs	r2, r1
 8007b1c:	801a      	strh	r2, [r3, #0]
	//}
}
 8007b1e:	46c0      	nop			@ (mov r8, r8)
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	200006bc 	.word	0x200006bc
 8007b28:	2000071c 	.word	0x2000071c
 8007b2c:	2000074c 	.word	0x2000074c
 8007b30:	fffeffff 	.word	0xfffeffff
 8007b34:	20000718 	.word	0x20000718

08007b38 <UART1_Populate_Txdata_Array_With_Message_c>:

void UART1_Populate_Txdata_Array_With_Message_c(void)

   {
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	af00      	add	r7, sp, #0
		UART1_Txdata[0]='c';
 8007b3c:	4b50      	ldr	r3, [pc, #320]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007b3e:	2263      	movs	r2, #99	@ 0x63
 8007b40:	701a      	strb	r2, [r3, #0]

		UART1_Txdata[1]=(0x00FF & Calibration_Var.V_Inv);
 8007b42:	4b50      	ldr	r3, [pc, #320]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007b44:	881b      	ldrh	r3, [r3, #0]
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	b2da      	uxtb	r2, r3
 8007b4a:	4b4d      	ldr	r3, [pc, #308]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007b4c:	705a      	strb	r2, [r3, #1]
		UART1_Txdata[2]=((0xFF00 & Calibration_Var.V_Inv)>>8);
 8007b4e:	4b4d      	ldr	r3, [pc, #308]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007b50:	881b      	ldrh	r3, [r3, #0]
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	0a1b      	lsrs	r3, r3, #8
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	b2da      	uxtb	r2, r3
 8007b5a:	4b49      	ldr	r3, [pc, #292]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007b5c:	709a      	strb	r2, [r3, #2]

		UART1_Txdata[3]=(0x00FF & Calibration_Var.V_Batt);
 8007b5e:	4b49      	ldr	r3, [pc, #292]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007b60:	885b      	ldrh	r3, [r3, #2]
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	b2da      	uxtb	r2, r3
 8007b66:	4b46      	ldr	r3, [pc, #280]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007b68:	70da      	strb	r2, [r3, #3]
		UART1_Txdata[4]=((0xFF00 & Calibration_Var.V_Batt)>>8);
 8007b6a:	4b46      	ldr	r3, [pc, #280]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007b6c:	885b      	ldrh	r3, [r3, #2]
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	0a1b      	lsrs	r3, r3, #8
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	b2da      	uxtb	r2, r3
 8007b76:	4b42      	ldr	r3, [pc, #264]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007b78:	711a      	strb	r2, [r3, #4]

		UART1_Txdata[5]=(0x00FF & Calibration_Var.I_Inv);
 8007b7a:	4b42      	ldr	r3, [pc, #264]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007b7c:	889b      	ldrh	r3, [r3, #4]
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	b2da      	uxtb	r2, r3
 8007b82:	4b3f      	ldr	r3, [pc, #252]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007b84:	715a      	strb	r2, [r3, #5]
		UART1_Txdata[6]=((0xFF00 & Calibration_Var.I_Inv)>>8);
 8007b86:	4b3f      	ldr	r3, [pc, #252]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007b88:	889b      	ldrh	r3, [r3, #4]
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	0a1b      	lsrs	r3, r3, #8
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	b2da      	uxtb	r2, r3
 8007b92:	4b3b      	ldr	r3, [pc, #236]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007b94:	719a      	strb	r2, [r3, #6]

		UART1_Txdata[7]=(0x00FF & Calibration_Var.I_Batt);
 8007b96:	4b3b      	ldr	r3, [pc, #236]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007b98:	88db      	ldrh	r3, [r3, #6]
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	b2da      	uxtb	r2, r3
 8007b9e:	4b38      	ldr	r3, [pc, #224]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007ba0:	71da      	strb	r2, [r3, #7]
		UART1_Txdata[8]=((0xFF00 & Calibration_Var.I_Batt)>>8);
 8007ba2:	4b38      	ldr	r3, [pc, #224]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007ba4:	88db      	ldrh	r3, [r3, #6]
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	0a1b      	lsrs	r3, r3, #8
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	4b34      	ldr	r3, [pc, #208]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007bb0:	721a      	strb	r2, [r3, #8]

		UART1_Txdata[9]=(0x00FF & Calibration_Var.V_PV);
 8007bb2:	4b34      	ldr	r3, [pc, #208]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007bb4:	891b      	ldrh	r3, [r3, #8]
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	b2da      	uxtb	r2, r3
 8007bba:	4b31      	ldr	r3, [pc, #196]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007bbc:	725a      	strb	r2, [r3, #9]
		UART1_Txdata[10]=((0xFF00 & Calibration_Var.V_PV)>>8);
 8007bbe:	4b31      	ldr	r3, [pc, #196]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007bc0:	891b      	ldrh	r3, [r3, #8]
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	0a1b      	lsrs	r3, r3, #8
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	b2da      	uxtb	r2, r3
 8007bca:	4b2d      	ldr	r3, [pc, #180]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007bcc:	729a      	strb	r2, [r3, #10]

		UART1_Txdata[11]=(0x00FF & Calibration_Var.I_PV);
 8007bce:	4b2d      	ldr	r3, [pc, #180]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007bd0:	895b      	ldrh	r3, [r3, #10]
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	b2da      	uxtb	r2, r3
 8007bd6:	4b2a      	ldr	r3, [pc, #168]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007bd8:	72da      	strb	r2, [r3, #11]
		UART1_Txdata[12]=((0xFF00 & Calibration_Var.I_PV)>>8);
 8007bda:	4b2a      	ldr	r3, [pc, #168]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007bdc:	895b      	ldrh	r3, [r3, #10]
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	0a1b      	lsrs	r3, r3, #8
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	b2da      	uxtb	r2, r3
 8007be6:	4b26      	ldr	r3, [pc, #152]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007be8:	731a      	strb	r2, [r3, #12]

		UART1_Txdata[13]=(0x00FF & Calibration_Var.V_Mains);
 8007bea:	4b26      	ldr	r3, [pc, #152]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007bec:	899b      	ldrh	r3, [r3, #12]
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	b2da      	uxtb	r2, r3
 8007bf2:	4b23      	ldr	r3, [pc, #140]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007bf4:	735a      	strb	r2, [r3, #13]
		UART1_Txdata[14]=((0xFF00 & Calibration_Var.V_Mains)>>8);
 8007bf6:	4b23      	ldr	r3, [pc, #140]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007bf8:	899b      	ldrh	r3, [r3, #12]
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	0a1b      	lsrs	r3, r3, #8
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	b2da      	uxtb	r2, r3
 8007c02:	4b1f      	ldr	r3, [pc, #124]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007c04:	739a      	strb	r2, [r3, #14]

		UART1_Txdata[15]=(0x00FF & Calibration_Var.I_Mains_CT);
 8007c06:	4b1f      	ldr	r3, [pc, #124]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007c08:	89db      	ldrh	r3, [r3, #14]
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	b2da      	uxtb	r2, r3
 8007c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007c10:	73da      	strb	r2, [r3, #15]
		UART1_Txdata[16]=((0xFF00 & Calibration_Var.I_Mains_CT)>>8);
 8007c12:	4b1c      	ldr	r3, [pc, #112]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007c14:	89db      	ldrh	r3, [r3, #14]
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	0a1b      	lsrs	r3, r3, #8
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	b2da      	uxtb	r2, r3
 8007c1e:	4b18      	ldr	r3, [pc, #96]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007c20:	741a      	strb	r2, [r3, #16]

		UART1_Txdata[17]=(0x00FF & Calibration_Var.I_Inv_CT);
 8007c22:	4b18      	ldr	r3, [pc, #96]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007c24:	8a1b      	ldrh	r3, [r3, #16]
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	b2da      	uxtb	r2, r3
 8007c2a:	4b15      	ldr	r3, [pc, #84]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007c2c:	745a      	strb	r2, [r3, #17]
		UART1_Txdata[18]=((0xFF00 & Calibration_Var.I_Inv_CT)>>8);
 8007c2e:	4b15      	ldr	r3, [pc, #84]	@ (8007c84 <UART1_Populate_Txdata_Array_With_Message_c+0x14c>)
 8007c30:	8a1b      	ldrh	r3, [r3, #16]
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	0a1b      	lsrs	r3, r3, #8
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	b2da      	uxtb	r2, r3
 8007c3a:	4b11      	ldr	r3, [pc, #68]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007c3c:	749a      	strb	r2, [r3, #18]


		UART1_Send_Var.Msg_Length=22;//(0-26)for message and 27th location for CRC (total 28)
 8007c3e:	4b12      	ldr	r3, [pc, #72]	@ (8007c88 <UART1_Populate_Txdata_Array_With_Message_c+0x150>)
 8007c40:	2216      	movs	r2, #22
 8007c42:	811a      	strh	r2, [r3, #8]
		UART1_Txdata[21] = UART1_crcFast((UART1_Txdata),(UART1_Send_Var.Msg_Length-1));
 8007c44:	4b10      	ldr	r3, [pc, #64]	@ (8007c88 <UART1_Populate_Txdata_Array_With_Message_c+0x150>)
 8007c46:	891b      	ldrh	r3, [r3, #8]
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	001a      	movs	r2, r3
 8007c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007c50:	0011      	movs	r1, r2
 8007c52:	0018      	movs	r0, r3
 8007c54:	f7ff fb88 	bl	8007368 <UART1_crcFast>
 8007c58:	0003      	movs	r3, r0
 8007c5a:	001a      	movs	r2, r3
 8007c5c:	4b08      	ldr	r3, [pc, #32]	@ (8007c80 <UART1_Populate_Txdata_Array_With_Message_c+0x148>)
 8007c5e:	755a      	strb	r2, [r3, #21]

		UART1_Msg_Send_Reqt_Flags.Msg_c=0;
 8007c60:	4b0a      	ldr	r3, [pc, #40]	@ (8007c8c <UART1_Populate_Txdata_Array_With_Message_c+0x154>)
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	490a      	ldr	r1, [pc, #40]	@ (8007c90 <UART1_Populate_Txdata_Array_With_Message_c+0x158>)
 8007c66:	400a      	ands	r2, r1
 8007c68:	601a      	str	r2, [r3, #0]
		UART1_Send_Var.Array_Index=0;
 8007c6a:	4b07      	ldr	r3, [pc, #28]	@ (8007c88 <UART1_Populate_Txdata_Array_With_Message_c+0x150>)
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	80da      	strh	r2, [r3, #6]
		UART1_Send_Flags.Send_Enable=1;
 8007c70:	4b08      	ldr	r3, [pc, #32]	@ (8007c94 <UART1_Populate_Txdata_Array_With_Message_c+0x15c>)
 8007c72:	881a      	ldrh	r2, [r3, #0]
 8007c74:	2104      	movs	r1, #4
 8007c76:	430a      	orrs	r2, r1
 8007c78:	801a      	strh	r2, [r3, #0]

//		Calibration_Var.Copy_To_Flash_Request = 1;
//		Copy_Calib_To_Flash();

   }
 8007c7a:	46c0      	nop			@ (mov r8, r8)
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	200006bc 	.word	0x200006bc
 8007c84:	20000580 	.word	0x20000580
 8007c88:	2000071c 	.word	0x2000071c
 8007c8c:	2000074c 	.word	0x2000074c
 8007c90:	fffdffff 	.word	0xfffdffff
 8007c94:	20000718 	.word	0x20000718

08007c98 <UART1_Populate_Txdata_Array_With_Message_m>:

void UART1_Populate_Txdata_Array_With_Message_m(void)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0
		int32_t X_UART1 = 0;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	607b      	str	r3, [r7, #4]

        UART1_Txdata[0] = 'm';
 8007ca2:	4b8f      	ldr	r3, [pc, #572]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007ca4:	226d      	movs	r2, #109	@ 0x6d
 8007ca6:	701a      	strb	r2, [r3, #0]

        UART1_Txdata[1] = (0x00FF & Norm_Avg.V_Batt);
 8007ca8:	4b8e      	ldr	r3, [pc, #568]	@ (8007ee4 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	4b8c      	ldr	r3, [pc, #560]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007cb0:	705a      	strb	r2, [r3, #1]
        UART1_Txdata[2] = ((0xFF00 & Norm_Avg.V_Batt)>>8);
 8007cb2:	4b8c      	ldr	r3, [pc, #560]	@ (8007ee4 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	0a1b      	lsrs	r3, r3, #8
 8007cb8:	b2da      	uxtb	r2, r3
 8007cba:	4b89      	ldr	r3, [pc, #548]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007cbc:	709a      	strb	r2, [r3, #2]

//        Norm_Avg.V_PV = 2550;
//        Norm_Avg.I_PV = 1990;
        UART1_Txdata[3] = (0x00FF & Norm_Avg.V_PV);
 8007cbe:	4b89      	ldr	r3, [pc, #548]	@ (8007ee4 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	b2da      	uxtb	r2, r3
 8007cc4:	4b86      	ldr	r3, [pc, #536]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007cc6:	70da      	strb	r2, [r3, #3]
        UART1_Txdata[4] = ((0xFF00 & Norm_Avg.V_PV)>>8);
 8007cc8:	4b86      	ldr	r3, [pc, #536]	@ (8007ee4 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	0a1b      	lsrs	r3, r3, #8
 8007cce:	b2da      	uxtb	r2, r3
 8007cd0:	4b83      	ldr	r3, [pc, #524]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007cd2:	711a      	strb	r2, [r3, #4]
// I PV
        UART1_Txdata[5] = (0x00FF & Norm_Avg.I_PV);
 8007cd4:	4b83      	ldr	r3, [pc, #524]	@ (8007ee4 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	b2da      	uxtb	r2, r3
 8007cda:	4b81      	ldr	r3, [pc, #516]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007cdc:	715a      	strb	r2, [r3, #5]
        UART1_Txdata[6] = ((0xFF00 & Norm_Avg.I_PV)>>8);
 8007cde:	4b81      	ldr	r3, [pc, #516]	@ (8007ee4 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	0a1b      	lsrs	r3, r3, #8
 8007ce4:	b2da      	uxtb	r2, r3
 8007ce6:	4b7e      	ldr	r3, [pc, #504]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007ce8:	719a      	strb	r2, [r3, #6]

        //PV_KW
        X_UART1 		= (Norm_Avg.I_PV * Norm_Avg.V_PV)>>12;   //change made
 8007cea:	4b7e      	ldr	r3, [pc, #504]	@ (8007ee4 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007cec:	685a      	ldr	r2, [r3, #4]
 8007cee:	4b7d      	ldr	r3, [pc, #500]	@ (8007ee4 <UART1_Populate_Txdata_Array_With_Message_m+0x24c>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4353      	muls	r3, r2
 8007cf4:	0b1b      	lsrs	r3, r3, #12
 8007cf6:	607b      	str	r3, [r7, #4]
        UART1_Txdata[7] = (0x00FF & X_UART1);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	b2da      	uxtb	r2, r3
 8007cfc:	4b78      	ldr	r3, [pc, #480]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007cfe:	71da      	strb	r2, [r3, #7]
        UART1_Txdata[8] = ((0xFF00 & X_UART1)>>8);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	121b      	asrs	r3, r3, #8
 8007d04:	b2da      	uxtb	r2, r3
 8007d06:	4b76      	ldr	r3, [pc, #472]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d08:	721a      	strb	r2, [r3, #8]

        //PV_KWH
        UART1_Txdata[9]	=(0x00FF & Metering.PV_KWH);
 8007d0a:	4b77      	ldr	r3, [pc, #476]	@ (8007ee8 <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 8007d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d0e:	b2da      	uxtb	r2, r3
 8007d10:	4b73      	ldr	r3, [pc, #460]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d12:	725a      	strb	r2, [r3, #9]
        UART1_Txdata[10]=((0xFF00 & Metering.PV_KWH)>>8);
 8007d14:	4b74      	ldr	r3, [pc, #464]	@ (8007ee8 <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 8007d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d18:	0a1b      	lsrs	r3, r3, #8
 8007d1a:	b2da      	uxtb	r2, r3
 8007d1c:	4b70      	ldr	r3, [pc, #448]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d1e:	729a      	strb	r2, [r3, #10]
// V mains
        UART1_Txdata[11]=(0x00FF & Norm_Rms.V_Mains);
 8007d20:	4b72      	ldr	r3, [pc, #456]	@ (8007eec <UART1_Populate_Txdata_Array_With_Message_m+0x254>)
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	b2da      	uxtb	r2, r3
 8007d26:	4b6e      	ldr	r3, [pc, #440]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d28:	72da      	strb	r2, [r3, #11]
        UART1_Txdata[12]=((0xFF00 & Norm_Rms.V_Mains)>>8);
 8007d2a:	4b70      	ldr	r3, [pc, #448]	@ (8007eec <UART1_Populate_Txdata_Array_With_Message_m+0x254>)
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	121b      	asrs	r3, r3, #8
 8007d30:	b2da      	uxtb	r2, r3
 8007d32:	4b6b      	ldr	r3, [pc, #428]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d34:	731a      	strb	r2, [r3, #12]
// I inv
        UART1_Txdata[13]=(0x00FF & Norm_Rms.I_Inv_Pri);
 8007d36:	4b6d      	ldr	r3, [pc, #436]	@ (8007eec <UART1_Populate_Txdata_Array_With_Message_m+0x254>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	b2da      	uxtb	r2, r3
 8007d3c:	4b68      	ldr	r3, [pc, #416]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d3e:	735a      	strb	r2, [r3, #13]
        UART1_Txdata[14]=((0xFF00 & Norm_Rms.I_Inv_Pri)>>8);
 8007d40:	4b6a      	ldr	r3, [pc, #424]	@ (8007eec <UART1_Populate_Txdata_Array_With_Message_m+0x254>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	121b      	asrs	r3, r3, #8
 8007d46:	b2da      	uxtb	r2, r3
 8007d48:	4b65      	ldr	r3, [pc, #404]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d4a:	739a      	strb	r2, [r3, #14]

        UART1_Txdata[15]=(0x00FF & Norm_Rms.I_Mains_CT);
 8007d4c:	4b67      	ldr	r3, [pc, #412]	@ (8007eec <UART1_Populate_Txdata_Array_With_Message_m+0x254>)
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	b2da      	uxtb	r2, r3
 8007d52:	4b63      	ldr	r3, [pc, #396]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d54:	73da      	strb	r2, [r3, #15]
        UART1_Txdata[16]=((0xFF00 & Norm_Rms.I_Mains_CT)>>8);
 8007d56:	4b65      	ldr	r3, [pc, #404]	@ (8007eec <UART1_Populate_Txdata_Array_With_Message_m+0x254>)
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	121b      	asrs	r3, r3, #8
 8007d5c:	b2da      	uxtb	r2, r3
 8007d5e:	4b60      	ldr	r3, [pc, #384]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d60:	741a      	strb	r2, [r3, #16]
// F Grid
        UART1_Txdata[17]=(0x00FF & Inv_Cntrl.Time_Period_Grid);
 8007d62:	4b63      	ldr	r3, [pc, #396]	@ (8007ef0 <UART1_Populate_Txdata_Array_With_Message_m+0x258>)
 8007d64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	b2da      	uxtb	r2, r3
 8007d6a:	4b5d      	ldr	r3, [pc, #372]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d6c:	745a      	strb	r2, [r3, #17]
        UART1_Txdata[18]=((0xFF00 & Inv_Cntrl.Time_Period_Grid)>>8);
 8007d6e:	4b60      	ldr	r3, [pc, #384]	@ (8007ef0 <UART1_Populate_Txdata_Array_With_Message_m+0x258>)
 8007d70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	0a1b      	lsrs	r3, r3, #8
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	b2da      	uxtb	r2, r3
 8007d7a:	4b59      	ldr	r3, [pc, #356]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007d7c:	749a      	strb	r2, [r3, #18]

//Grid KVA
        if(Norm_ADC.Mains_Power_Mean >= 0)
 8007d7e:	4b5d      	ldr	r3, [pc, #372]	@ (8007ef4 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007d80:	699b      	ldr	r3, [r3, #24]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	db14      	blt.n	8007db0 <UART1_Populate_Txdata_Array_With_Message_m+0x118>
		{
		  X_UART1 		= (Norm_ADC.Mains_Power_Mean)>>12;
 8007d86:	4b5b      	ldr	r3, [pc, #364]	@ (8007ef4 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007d88:	699b      	ldr	r3, [r3, #24]
 8007d8a:	131b      	asrs	r3, r3, #12
 8007d8c:	607b      	str	r3, [r7, #4]
		  X_UART1		= (X_UART1*Calibration_Var.I_Mains_CT)>>11;
 8007d8e:	4b5a      	ldr	r3, [pc, #360]	@ (8007ef8 <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007d90:	89db      	ldrh	r3, [r3, #14]
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	001a      	movs	r2, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4353      	muls	r3, r2
 8007d9a:	12db      	asrs	r3, r3, #11
 8007d9c:	607b      	str	r3, [r7, #4]
		  X_UART1		= (X_UART1*Calibration_Var.V_Mains)>>11;
 8007d9e:	4b56      	ldr	r3, [pc, #344]	@ (8007ef8 <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007da0:	899b      	ldrh	r3, [r3, #12]
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	001a      	movs	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4353      	muls	r3, r2
 8007daa:	12db      	asrs	r3, r3, #11
 8007dac:	607b      	str	r3, [r7, #4]
 8007dae:	e014      	b.n	8007dda <UART1_Populate_Txdata_Array_With_Message_m+0x142>
		}
		else
		{
		  X_UART1 		= (-Norm_ADC.Mains_Power_Mean)>>12;
 8007db0:	4b50      	ldr	r3, [pc, #320]	@ (8007ef4 <UART1_Populate_Txdata_Array_With_Message_m+0x25c>)
 8007db2:	699b      	ldr	r3, [r3, #24]
 8007db4:	425b      	negs	r3, r3
 8007db6:	131b      	asrs	r3, r3, #12
 8007db8:	607b      	str	r3, [r7, #4]
		  X_UART1		= (X_UART1*Calibration_Var.I_Mains_CT)>>11;
 8007dba:	4b4f      	ldr	r3, [pc, #316]	@ (8007ef8 <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007dbc:	89db      	ldrh	r3, [r3, #14]
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	001a      	movs	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4353      	muls	r3, r2
 8007dc6:	12db      	asrs	r3, r3, #11
 8007dc8:	607b      	str	r3, [r7, #4]
		  X_UART1		= (X_UART1*Calibration_Var.V_Mains)>>11;
 8007dca:	4b4b      	ldr	r3, [pc, #300]	@ (8007ef8 <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007dcc:	899b      	ldrh	r3, [r3, #12]
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	001a      	movs	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4353      	muls	r3, r2
 8007dd6:	12db      	asrs	r3, r3, #11
 8007dd8:	607b      	str	r3, [r7, #4]
		}

		UART1_Txdata[19]=(0x00FF & X_UART1);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	b2da      	uxtb	r2, r3
 8007dde:	4b40      	ldr	r3, [pc, #256]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007de0:	74da      	strb	r2, [r3, #19]
		UART1_Txdata[20]=((0xFF00 & X_UART1)>>8);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	121b      	asrs	r3, r3, #8
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	4b3d      	ldr	r3, [pc, #244]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007dea:	751a      	strb	r2, [r3, #20]

        //////////////
        X_UART1			= Metering.Export_KWH;
 8007dec:	4b3e      	ldr	r3, [pc, #248]	@ (8007ee8 <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 8007dee:	691b      	ldr	r3, [r3, #16]
 8007df0:	607b      	str	r3, [r7, #4]
        X_UART1			=(X_UART1*Calibration_Var.I_Inv)>>11;//i inv primary cal
 8007df2:	4b41      	ldr	r3, [pc, #260]	@ (8007ef8 <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007df4:	889b      	ldrh	r3, [r3, #4]
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	001a      	movs	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4353      	muls	r3, r2
 8007dfe:	12db      	asrs	r3, r3, #11
 8007e00:	607b      	str	r3, [r7, #4]
        X_UART1			=(X_UART1*Calibration_Var.V_Mains)>>11;
 8007e02:	4b3d      	ldr	r3, [pc, #244]	@ (8007ef8 <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007e04:	899b      	ldrh	r3, [r3, #12]
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	001a      	movs	r2, r3
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4353      	muls	r3, r2
 8007e0e:	12db      	asrs	r3, r3, #11
 8007e10:	607b      	str	r3, [r7, #4]

        UART1_Txdata[21]=(0x00FF & X_UART1);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	b2da      	uxtb	r2, r3
 8007e16:	4b32      	ldr	r3, [pc, #200]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007e18:	755a      	strb	r2, [r3, #21]
        UART1_Txdata[22]=((0xFF00 & X_UART1)>>8);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	121b      	asrs	r3, r3, #8
 8007e1e:	b2da      	uxtb	r2, r3
 8007e20:	4b2f      	ldr	r3, [pc, #188]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007e22:	759a      	strb	r2, [r3, #22]

        //////////////
		X_UART1			= Metering.Import_KWH;
 8007e24:	4b30      	ldr	r3, [pc, #192]	@ (8007ee8 <UART1_Populate_Txdata_Array_With_Message_m+0x250>)
 8007e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e28:	607b      	str	r3, [r7, #4]
		X_UART1			=(X_UART1*Calibration_Var.I_Inv)>>11; //i inv primary cal
 8007e2a:	4b33      	ldr	r3, [pc, #204]	@ (8007ef8 <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007e2c:	889b      	ldrh	r3, [r3, #4]
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	001a      	movs	r2, r3
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4353      	muls	r3, r2
 8007e36:	12db      	asrs	r3, r3, #11
 8007e38:	607b      	str	r3, [r7, #4]
		X_UART1			=(X_UART1*Calibration_Var.V_Mains)>>11;
 8007e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8007ef8 <UART1_Populate_Txdata_Array_With_Message_m+0x260>)
 8007e3c:	899b      	ldrh	r3, [r3, #12]
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	001a      	movs	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	4353      	muls	r3, r2
 8007e46:	12db      	asrs	r3, r3, #11
 8007e48:	607b      	str	r3, [r7, #4]

		UART1_Txdata[23]=(0x00FF & X_UART1); // to normalize it we are right shifting
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	b2da      	uxtb	r2, r3
 8007e4e:	4b24      	ldr	r3, [pc, #144]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007e50:	75da      	strb	r2, [r3, #23]
		UART1_Txdata[24]=((0xFF00 & X_UART1)>>8);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	121b      	asrs	r3, r3, #8
 8007e56:	b2da      	uxtb	r2, r3
 8007e58:	4b21      	ldr	r3, [pc, #132]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007e5a:	761a      	strb	r2, [r3, #24]

//		UART1_Txdata[25]=(0x00FF & X_UART1); // to normalize it we are right shifting
//		UART1_Txdata[26]=((0xFF00 & X_UART1)>>8);

		/////////////
        Generate_Fault_Data_For_Metering();
 8007e5c:	f7fc f82e 	bl	8003ebc <Generate_Fault_Data_For_Metering>

        UART1_Txdata[27]=(0x00FF & Othr.Fault_Reg_1);
 8007e60:	4b26      	ldr	r3, [pc, #152]	@ (8007efc <UART1_Populate_Txdata_Array_With_Message_m+0x264>)
 8007e62:	88db      	ldrh	r3, [r3, #6]
 8007e64:	b29b      	uxth	r3, r3
 8007e66:	b2da      	uxtb	r2, r3
 8007e68:	4b1d      	ldr	r3, [pc, #116]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007e6a:	76da      	strb	r2, [r3, #27]
        UART1_Txdata[28]=((0xFF00 & Othr.Fault_Reg_1)>>8);
 8007e6c:	4b23      	ldr	r3, [pc, #140]	@ (8007efc <UART1_Populate_Txdata_Array_With_Message_m+0x264>)
 8007e6e:	88db      	ldrh	r3, [r3, #6]
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	0a1b      	lsrs	r3, r3, #8
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	b2da      	uxtb	r2, r3
 8007e78:	4b19      	ldr	r3, [pc, #100]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007e7a:	771a      	strb	r2, [r3, #28]
        Othr.Fault_Reg_2 =  ((uint16_t)Avg_Limit_Flags.V_Inv<<9)|((uint16_t)Avg_Limit_Flags.V_PV<<8)|((uint16_t)Avg_Limit_Flags.V_Batt<<7)|((uint16_t)Avg_Limit_Flags.Inv_Over_Temp<<6)|((uint16_t)Avg_Limit_Flags.I_PV<<5)|((uint16_t)Avg_Limit_Flags.I_Batt_Discharg<<4)|((uint16_t)Avg_Limit_Flags.I_Batt_Charg<<3)|((uint16_t)Avg_Limit_Flags.Batt_Over_Temp<<2)|((uint16_t)RMS_Limit_Flags.V_Mains<<1)|((uint16_t)RMS_Limit_Flags.I_Inv);
		UART1_Txdata[25]=(0x00FF & Othr.Fault_Reg_2);
        UART1_Txdata[26]=((0xFF00 & Othr.Fault_Reg_2)>>8);
        */
////only for temporaty debuging
        UART1_Txdata[29]=(0x00FF & Othr.Fault_Reg_2);
 8007e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8007efc <UART1_Populate_Txdata_Array_With_Message_m+0x264>)
 8007e7e:	891b      	ldrh	r3, [r3, #8]
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	b2da      	uxtb	r2, r3
 8007e84:	4b16      	ldr	r3, [pc, #88]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007e86:	775a      	strb	r2, [r3, #29]
        UART1_Txdata[30]=((0xFF00 & Othr.Fault_Reg_2)>>8);
 8007e88:	4b1c      	ldr	r3, [pc, #112]	@ (8007efc <UART1_Populate_Txdata_Array_With_Message_m+0x264>)
 8007e8a:	891b      	ldrh	r3, [r3, #8]
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	0a1b      	lsrs	r3, r3, #8
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	b2da      	uxtb	r2, r3
 8007e94:	4b12      	ldr	r3, [pc, #72]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007e96:	779a      	strb	r2, [r3, #30]

        /////////////
		UART1_Send_Var.Msg_Length=44;//(0-26)for message and 27th location for CRC (total 28)
 8007e98:	4b19      	ldr	r3, [pc, #100]	@ (8007f00 <UART1_Populate_Txdata_Array_With_Message_m+0x268>)
 8007e9a:	222c      	movs	r2, #44	@ 0x2c
 8007e9c:	811a      	strh	r2, [r3, #8]
		UART1_Txdata[43] = UART1_crcFast((UART1_Txdata),(UART1_Send_Var.Msg_Length-1));
 8007e9e:	4b18      	ldr	r3, [pc, #96]	@ (8007f00 <UART1_Populate_Txdata_Array_With_Message_m+0x268>)
 8007ea0:	891b      	ldrh	r3, [r3, #8]
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	3b01      	subs	r3, #1
 8007ea6:	001a      	movs	r2, r3
 8007ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007eaa:	0011      	movs	r1, r2
 8007eac:	0018      	movs	r0, r3
 8007eae:	f7ff fa5b 	bl	8007368 <UART1_crcFast>
 8007eb2:	0003      	movs	r3, r0
 8007eb4:	0019      	movs	r1, r3
 8007eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8007ee0 <UART1_Populate_Txdata_Array_With_Message_m+0x248>)
 8007eb8:	222b      	movs	r2, #43	@ 0x2b
 8007eba:	5499      	strb	r1, [r3, r2]

		UART1_Msg_Send_Reqt_Flags.Msg_m	= 0;
 8007ebc:	4b11      	ldr	r3, [pc, #68]	@ (8007f04 <UART1_Populate_Txdata_Array_With_Message_m+0x26c>)
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	4911      	ldr	r1, [pc, #68]	@ (8007f08 <UART1_Populate_Txdata_Array_With_Message_m+0x270>)
 8007ec2:	400a      	ands	r2, r1
 8007ec4:	601a      	str	r2, [r3, #0]
		UART1_Send_Var.Array_Index		= 0;
 8007ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8007f00 <UART1_Populate_Txdata_Array_With_Message_m+0x268>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	80da      	strh	r2, [r3, #6]
		UART1_Send_Flags.Send_Enable	= 1;
 8007ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8007f0c <UART1_Populate_Txdata_Array_With_Message_m+0x274>)
 8007ece:	881a      	ldrh	r2, [r3, #0]
 8007ed0:	2104      	movs	r1, #4
 8007ed2:	430a      	orrs	r2, r1
 8007ed4:	801a      	strh	r2, [r3, #0]
   }
 8007ed6:	46c0      	nop			@ (mov r8, r8)
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	b002      	add	sp, #8
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	46c0      	nop			@ (mov r8, r8)
 8007ee0:	200006bc 	.word	0x200006bc
 8007ee4:	200000b8 	.word	0x200000b8
 8007ee8:	200004e8 	.word	0x200004e8
 8007eec:	200000e8 	.word	0x200000e8
 8007ef0:	200002b0 	.word	0x200002b0
 8007ef4:	20000078 	.word	0x20000078
 8007ef8:	20000580 	.word	0x20000580
 8007efc:	200001f4 	.word	0x200001f4
 8007f00:	2000071c 	.word	0x2000071c
 8007f04:	2000074c 	.word	0x2000074c
 8007f08:	fffbffff 	.word	0xfffbffff
 8007f0c:	20000718 	.word	0x20000718

08007f10 <UART1_Populate_Txdata_Array_With_Message_r>:

void UART1_Populate_Txdata_Array_With_Message_r(void)

   {
 8007f10:	b580      	push	{r7, lr}
 8007f12:	af00      	add	r7, sp, #0
        UART1_Txdata[0]='r';
 8007f14:	4b0a      	ldr	r3, [pc, #40]	@ (8007f40 <UART1_Populate_Txdata_Array_With_Message_r+0x30>)
 8007f16:	2272      	movs	r2, #114	@ 0x72
 8007f18:	701a      	strb	r2, [r3, #0]
        UART1_Send_Var.Msg_Length=1;//(0)for message and no CRC (total 1)
 8007f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8007f44 <UART1_Populate_Txdata_Array_With_Message_r+0x34>)
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	811a      	strh	r2, [r3, #8]

        UART1_Msg_Send_Reqt_Flags.Msg_r=0;
 8007f20:	4b09      	ldr	r3, [pc, #36]	@ (8007f48 <UART1_Populate_Txdata_Array_With_Message_r+0x38>)
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	4909      	ldr	r1, [pc, #36]	@ (8007f4c <UART1_Populate_Txdata_Array_With_Message_r+0x3c>)
 8007f26:	400a      	ands	r2, r1
 8007f28:	601a      	str	r2, [r3, #0]
        UART1_Send_Var.Array_Index=0;
 8007f2a:	4b06      	ldr	r3, [pc, #24]	@ (8007f44 <UART1_Populate_Txdata_Array_With_Message_r+0x34>)
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	80da      	strh	r2, [r3, #6]
        UART1_Send_Flags.Send_Enable=1;
 8007f30:	4b07      	ldr	r3, [pc, #28]	@ (8007f50 <UART1_Populate_Txdata_Array_With_Message_r+0x40>)
 8007f32:	881a      	ldrh	r2, [r3, #0]
 8007f34:	2104      	movs	r1, #4
 8007f36:	430a      	orrs	r2, r1
 8007f38:	801a      	strh	r2, [r3, #0]
   }
 8007f3a:	46c0      	nop			@ (mov r8, r8)
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	200006bc 	.word	0x200006bc
 8007f44:	2000071c 	.word	0x2000071c
 8007f48:	2000074c 	.word	0x2000074c
 8007f4c:	fff7ffff 	.word	0xfff7ffff
 8007f50:	20000718 	.word	0x20000718

08007f54 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt>:


// header files with variable declarations

void UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt(void) ///put this code in timer interrupt which is called every 200uS or so
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	af00      	add	r7, sp, #0
   if((UART_Debugging_Flags.Send_Enable==1)&&(UART_Debugging_TRx_Complete))
 8007f58:	4b23      	ldr	r3, [pc, #140]	@ (8007fe8 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x94>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	075b      	lsls	r3, r3, #29
 8007f5e:	0fdb      	lsrs	r3, r3, #31
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d13d      	bne.n	8007fe2 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x8e>
 8007f66:	4b21      	ldr	r3, [pc, #132]	@ (8007fec <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x98>)
 8007f68:	69db      	ldr	r3, [r3, #28]
 8007f6a:	2240      	movs	r2, #64	@ 0x40
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	d038      	beq.n	8007fe2 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x8e>
    {
      if(UART_Debugging_Var.Array_Index<UART_Debugging_Var.Msg_Length)
 8007f70:	4b1f      	ldr	r3, [pc, #124]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007f72:	88db      	ldrh	r3, [r3, #6]
 8007f74:	b29a      	uxth	r2, r3
 8007f76:	4b1e      	ldr	r3, [pc, #120]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007f78:	891b      	ldrh	r3, [r3, #8]
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d210      	bcs.n	8007fa2 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x4e>
         {
           UART_Debugging_Transmit_Data_register=UART_Debugging_Txdata[UART_Debugging_Var.Array_Index];
 8007f80:	4b1b      	ldr	r3, [pc, #108]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007f82:	88db      	ldrh	r3, [r3, #6]
 8007f84:	b29b      	uxth	r3, r3
 8007f86:	001a      	movs	r2, r3
 8007f88:	4b1a      	ldr	r3, [pc, #104]	@ (8007ff4 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0xa0>)
 8007f8a:	5c9b      	ldrb	r3, [r3, r2]
 8007f8c:	b2da      	uxtb	r2, r3
 8007f8e:	4b17      	ldr	r3, [pc, #92]	@ (8007fec <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x98>)
 8007f90:	851a      	strh	r2, [r3, #40]	@ 0x28
           UART_Debugging_Var.Array_Index= UART_Debugging_Var.Array_Index+1;
 8007f92:	4b17      	ldr	r3, [pc, #92]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007f94:	88db      	ldrh	r3, [r3, #6]
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	3301      	adds	r3, #1
 8007f9a:	b29a      	uxth	r2, r3
 8007f9c:	4b14      	ldr	r3, [pc, #80]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007f9e:	80da      	strh	r2, [r3, #6]
  			UART_Debugging_Var.Packet_Number = UART_Debugging_Var.Packet_Number +1; //for loading the new packet
//  			UART_Debugging_Var.Packet_Number = 0;
    	  }
      }
    }   
}
 8007fa0:	e01f      	b.n	8007fe2 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x8e>
    	  UART_Debugging_Var.Nxt_Msg_Delay_Counter = UART_Debugging_Var.Nxt_Msg_Delay_Counter + 1;
 8007fa2:	4b13      	ldr	r3, [pc, #76]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007fa4:	8a1b      	ldrh	r3, [r3, #16]
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	3301      	adds	r3, #1
 8007faa:	b29a      	uxth	r2, r3
 8007fac:	4b10      	ldr	r3, [pc, #64]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007fae:	821a      	strh	r2, [r3, #16]
    	  if(UART_Debugging_Var.Nxt_Msg_Delay_Counter >= 1000) //1sec counter
 8007fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007fb2:	8a1b      	ldrh	r3, [r3, #16]
 8007fb4:	b29a      	uxth	r2, r3
 8007fb6:	23fa      	movs	r3, #250	@ 0xfa
 8007fb8:	009b      	lsls	r3, r3, #2
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d311      	bcc.n	8007fe2 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x8e>
  			UART_Debugging_Flags.Send_Enable = 0;
 8007fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8007fe8 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x94>)
 8007fc0:	781a      	ldrb	r2, [r3, #0]
 8007fc2:	2104      	movs	r1, #4
 8007fc4:	438a      	bics	r2, r1
 8007fc6:	701a      	strb	r2, [r3, #0]
  			UART_Debugging_Var.Array_Index = 0;
 8007fc8:	4b09      	ldr	r3, [pc, #36]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007fca:	2200      	movs	r2, #0
 8007fcc:	80da      	strh	r2, [r3, #6]
  			UART_Debugging_Var.Nxt_Msg_Delay_Counter = 0;
 8007fce:	4b08      	ldr	r3, [pc, #32]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	821a      	strh	r2, [r3, #16]
  			UART_Debugging_Var.Packet_Number = UART_Debugging_Var.Packet_Number +1; //for loading the new packet
 8007fd4:	4b06      	ldr	r3, [pc, #24]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007fd6:	7c9b      	ldrb	r3, [r3, #18]
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	3301      	adds	r3, #1
 8007fdc:	b2da      	uxtb	r2, r3
 8007fde:	4b04      	ldr	r3, [pc, #16]	@ (8007ff0 <UART_Debugging_Send_Function_Inside_1ms_Timer_Interrupt+0x9c>)
 8007fe0:	749a      	strb	r2, [r3, #18]
}
 8007fe2:	46c0      	nop			@ (mov r8, r8)
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}
 8007fe8:	200009b0 	.word	0x200009b0
 8007fec:	40004400 	.word	0x40004400
 8007ff0:	200009b4 	.word	0x200009b4
 8007ff4:	200007bc 	.word	0x200007bc

08007ff8 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data>:


void UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data(void)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	af00      	add	r7, sp, #0
	if((Inv_Cntrl.Prev_State == 1)&&(Inv_Cntrl.State == 0))
 8007ffc:	4b2c      	ldr	r3, [pc, #176]	@ (80080b0 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xb8>)
 8007ffe:	789b      	ldrb	r3, [r3, #2]
 8008000:	b2db      	uxtb	r3, r3
 8008002:	2b01      	cmp	r3, #1
 8008004:	d107      	bne.n	8008016 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x1e>
 8008006:	4b2a      	ldr	r3, [pc, #168]	@ (80080b0 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xb8>)
 8008008:	785b      	ldrb	r3, [r3, #1]
 800800a:	b2db      	uxtb	r3, r3
 800800c:	2b00      	cmp	r3, #0
 800800e:	d102      	bne.n	8008016 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x1e>
	{
		UART_Debugging_Var.Data_Acq_Stop = 1;
 8008010:	4b28      	ldr	r3, [pc, #160]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 8008012:	2201      	movs	r2, #1
 8008014:	82da      	strh	r2, [r3, #22]
	}

	if(UART_Debugging_Flags.Send_Enable == 0)
 8008016:	4b28      	ldr	r3, [pc, #160]	@ (80080b8 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc0>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	075b      	lsls	r3, r3, #29
 800801c:	0fdb      	lsrs	r3, r3, #31
 800801e:	b2db      	uxtb	r3, r3
 8008020:	2b00      	cmp	r3, #0
 8008022:	d141      	bne.n	80080a8 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xb0>
	{
		switch(UART_Debugging_Var.Packet_Number)
 8008024:	4b23      	ldr	r3, [pc, #140]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 8008026:	7c9b      	ldrb	r3, [r3, #18]
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b00      	cmp	r3, #0
 800802c:	d10c      	bne.n	8008048 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x50>
		{
		case 0:
			UART_Debugging_Txdata[0] = 0; // sending case index numbers to identify the packets
 800802e:	4b23      	ldr	r3, [pc, #140]	@ (80080bc <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc4>)
 8008030:	2200      	movs	r2, #0
 8008032:	701a      	strb	r2, [r3, #0]
			UART_Debugging_Txdata[1] = 0; // sending case index numbers to identify the packets
 8008034:	4b21      	ldr	r3, [pc, #132]	@ (80080bc <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc4>)
 8008036:	2200      	movs	r2, #0
 8008038:	705a      	strb	r2, [r3, #1]

			UART_Debugging_Var.Temp_Var = (int16_t)Debug_Fast.A;
 800803a:	4b21      	ldr	r3, [pc, #132]	@ (80080c0 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc8>)
 800803c:	881b      	ldrh	r3, [r3, #0]
 800803e:	b29b      	uxth	r3, r3
 8008040:	b21a      	sxth	r2, r3
 8008042:	4b1c      	ldr	r3, [pc, #112]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 8008044:	829a      	strh	r2, [r3, #20]

			break;
 8008046:	e003      	b.n	8008050 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0x58>
//			UART_Debugging_Txdata[1] = 0; // sending case index numbers to identify the packets
//
//			UART_Debugging_Var.Temp_Var = (int16_t)Inv_Cntrl.I_Error_Inv;
//			break;

		default: UART_Debugging_Var.Packet_Number = 0;
 8008048:	4b1a      	ldr	r3, [pc, #104]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 800804a:	2200      	movs	r2, #0
 800804c:	749a      	strb	r2, [r3, #18]
			break;
 800804e:	46c0      	nop			@ (mov r8, r8)
		}

		UART_Debugging_Txdata[UART_Debugging_Var.Array_Index]    = 0x00FF & UART_Debugging_Var.Temp_Var;
 8008050:	4b18      	ldr	r3, [pc, #96]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 8008052:	8a9b      	ldrh	r3, [r3, #20]
 8008054:	b219      	sxth	r1, r3
 8008056:	4b17      	ldr	r3, [pc, #92]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 8008058:	88db      	ldrh	r3, [r3, #6]
 800805a:	b29b      	uxth	r3, r3
 800805c:	001a      	movs	r2, r3
 800805e:	b2c9      	uxtb	r1, r1
 8008060:	4b16      	ldr	r3, [pc, #88]	@ (80080bc <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc4>)
 8008062:	5499      	strb	r1, [r3, r2]
		UART_Debugging_Txdata[UART_Debugging_Var.Array_Index + 1]= (0xFF00 & UART_Debugging_Var.Temp_Var)>>8;
 8008064:	4b13      	ldr	r3, [pc, #76]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 8008066:	8a9b      	ldrh	r3, [r3, #20]
 8008068:	b21b      	sxth	r3, r3
 800806a:	121a      	asrs	r2, r3, #8
 800806c:	4b11      	ldr	r3, [pc, #68]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 800806e:	88db      	ldrh	r3, [r3, #6]
 8008070:	b29b      	uxth	r3, r3
 8008072:	3301      	adds	r3, #1
 8008074:	b2d1      	uxtb	r1, r2
 8008076:	4a11      	ldr	r2, [pc, #68]	@ (80080bc <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc4>)
 8008078:	54d1      	strb	r1, [r2, r3]

		UART_Debugging_Var.Array_Index = UART_Debugging_Var.Array_Index + 2;
 800807a:	4b0e      	ldr	r3, [pc, #56]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 800807c:	88db      	ldrh	r3, [r3, #6]
 800807e:	b29b      	uxth	r3, r3
 8008080:	3302      	adds	r3, #2
 8008082:	b29a      	uxth	r2, r3
 8008084:	4b0b      	ldr	r3, [pc, #44]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 8008086:	80da      	strh	r2, [r3, #6]

		if(UART_Debugging_Var.Array_Index >= UART_Debugging_Var.Msg_Length)
 8008088:	4b0a      	ldr	r3, [pc, #40]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 800808a:	88db      	ldrh	r3, [r3, #6]
 800808c:	b29a      	uxth	r2, r3
 800808e:	4b09      	ldr	r3, [pc, #36]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 8008090:	891b      	ldrh	r3, [r3, #8]
 8008092:	b29b      	uxth	r3, r3
 8008094:	429a      	cmp	r2, r3
 8008096:	d307      	bcc.n	80080a8 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xb0>
		{
			UART_Debugging_Flags.Send_Enable = 1;
 8008098:	4b07      	ldr	r3, [pc, #28]	@ (80080b8 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xc0>)
 800809a:	781a      	ldrb	r2, [r3, #0]
 800809c:	2104      	movs	r1, #4
 800809e:	430a      	orrs	r2, r1
 80080a0:	701a      	strb	r2, [r3, #0]
			UART_Debugging_Var.Array_Index = 0;
 80080a2:	4b04      	ldr	r3, [pc, #16]	@ (80080b4 <UART_Debugging_Populate_Txdata_Array_With_Message_Debug_Data+0xbc>)
 80080a4:	2200      	movs	r2, #0
 80080a6:	80da      	strh	r2, [r3, #6]
//		{
//			UART_Debugging_Flags.Send_Enable = 1;
//			UART_Debugging_Var.Array_Index = 0;
//		}
	}
}
 80080a8:	46c0      	nop			@ (mov r8, r8)
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	46c0      	nop			@ (mov r8, r8)
 80080b0:	200002b0 	.word	0x200002b0
 80080b4:	200009b4 	.word	0x200009b4
 80080b8:	200009b0 	.word	0x200009b0
 80080bc:	200007bc 	.word	0x200007bc
 80080c0:	200003b0 	.word	0x200003b0

080080c4 <UART_Debugging_Slave_Variables_Init>:

void UART_Debugging_Slave_Variables_Init(void)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	af00      	add	r7, sp, #0
    UART_Debugging_Rec_Flags.Not_Used1 = 0;
 80080c8:	4b85      	ldr	r3, [pc, #532]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 80080ca:	881a      	ldrh	r2, [r3, #0]
 80080cc:	2101      	movs	r1, #1
 80080ce:	438a      	bics	r2, r1
 80080d0:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used2 = 0;
 80080d2:	4b83      	ldr	r3, [pc, #524]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 80080d4:	881a      	ldrh	r2, [r3, #0]
 80080d6:	2102      	movs	r1, #2
 80080d8:	438a      	bics	r2, r1
 80080da:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used3 = 0;
 80080dc:	4b80      	ldr	r3, [pc, #512]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 80080de:	881a      	ldrh	r2, [r3, #0]
 80080e0:	2104      	movs	r1, #4
 80080e2:	438a      	bics	r2, r1
 80080e4:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used4 = 0;
 80080e6:	4b7e      	ldr	r3, [pc, #504]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 80080e8:	881a      	ldrh	r2, [r3, #0]
 80080ea:	2108      	movs	r1, #8
 80080ec:	438a      	bics	r2, r1
 80080ee:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used5 = 0;
 80080f0:	4b7b      	ldr	r3, [pc, #492]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 80080f2:	881a      	ldrh	r2, [r3, #0]
 80080f4:	2110      	movs	r1, #16
 80080f6:	438a      	bics	r2, r1
 80080f8:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used6 = 0;
 80080fa:	4b79      	ldr	r3, [pc, #484]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 80080fc:	881a      	ldrh	r2, [r3, #0]
 80080fe:	2120      	movs	r1, #32
 8008100:	438a      	bics	r2, r1
 8008102:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used7 = 0;
 8008104:	4b76      	ldr	r3, [pc, #472]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8008106:	881a      	ldrh	r2, [r3, #0]
 8008108:	2140      	movs	r1, #64	@ 0x40
 800810a:	438a      	bics	r2, r1
 800810c:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used8 = 0;
 800810e:	4b74      	ldr	r3, [pc, #464]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8008110:	881a      	ldrh	r2, [r3, #0]
 8008112:	2180      	movs	r1, #128	@ 0x80
 8008114:	438a      	bics	r2, r1
 8008116:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used9 = 0;
 8008118:	4b71      	ldr	r3, [pc, #452]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 800811a:	881a      	ldrh	r2, [r3, #0]
 800811c:	4971      	ldr	r1, [pc, #452]	@ (80082e4 <UART_Debugging_Slave_Variables_Init+0x220>)
 800811e:	400a      	ands	r2, r1
 8008120:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used10 = 0;
 8008122:	4b6f      	ldr	r3, [pc, #444]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8008124:	881a      	ldrh	r2, [r3, #0]
 8008126:	4970      	ldr	r1, [pc, #448]	@ (80082e8 <UART_Debugging_Slave_Variables_Init+0x224>)
 8008128:	400a      	ands	r2, r1
 800812a:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used11 = 0;
 800812c:	4b6c      	ldr	r3, [pc, #432]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 800812e:	881a      	ldrh	r2, [r3, #0]
 8008130:	496e      	ldr	r1, [pc, #440]	@ (80082ec <UART_Debugging_Slave_Variables_Init+0x228>)
 8008132:	400a      	ands	r2, r1
 8008134:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Not_Used12 = 0;
 8008136:	4b6a      	ldr	r3, [pc, #424]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8008138:	881a      	ldrh	r2, [r3, #0]
 800813a:	496d      	ldr	r1, [pc, #436]	@ (80082f0 <UART_Debugging_Slave_Variables_Init+0x22c>)
 800813c:	400a      	ands	r2, r1
 800813e:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.T_Parameters_Copied = 0;
 8008140:	4b67      	ldr	r3, [pc, #412]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8008142:	881a      	ldrh	r2, [r3, #0]
 8008144:	496b      	ldr	r1, [pc, #428]	@ (80082f4 <UART_Debugging_Slave_Variables_Init+0x230>)
 8008146:	400a      	ands	r2, r1
 8008148:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.Mode_Error= 0;
 800814a:	4b65      	ldr	r3, [pc, #404]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 800814c:	881a      	ldrh	r2, [r3, #0]
 800814e:	496a      	ldr	r1, [pc, #424]	@ (80082f8 <UART_Debugging_Slave_Variables_Init+0x234>)
 8008150:	400a      	ands	r2, r1
 8008152:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.recv_check= 0;
 8008154:	4b62      	ldr	r3, [pc, #392]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8008156:	881a      	ldrh	r2, [r3, #0]
 8008158:	4968      	ldr	r1, [pc, #416]	@ (80082fc <UART_Debugging_Slave_Variables_Init+0x238>)
 800815a:	400a      	ands	r2, r1
 800815c:	801a      	strh	r2, [r3, #0]
    UART_Debugging_Rec_Flags.busy_flag = 0;
 800815e:	4b60      	ldr	r3, [pc, #384]	@ (80082e0 <UART_Debugging_Slave_Variables_Init+0x21c>)
 8008160:	881a      	ldrh	r2, [r3, #0]
 8008162:	0452      	lsls	r2, r2, #17
 8008164:	0c52      	lsrs	r2, r2, #17
 8008166:	801a      	strh	r2, [r3, #0]


    UART_Debugging_Rec_Var.recdata = 0;
 8008168:	4b65      	ldr	r3, [pc, #404]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 800816a:	2200      	movs	r2, #0
 800816c:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Rec_Var.U1_CRC = 0;
 800816e:	4b64      	ldr	r3, [pc, #400]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8008170:	2200      	movs	r2, #0
 8008172:	705a      	strb	r2, [r3, #1]
    UART_Debugging_Rec_Var.Array_Index = 0;
 8008174:	4b62      	ldr	r3, [pc, #392]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8008176:	2200      	movs	r2, #0
 8008178:	605a      	str	r2, [r3, #4]
    UART_Debugging_Rec_Var.Not_Used4 = 0;
 800817a:	4b61      	ldr	r3, [pc, #388]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 800817c:	2200      	movs	r2, #0
 800817e:	609a      	str	r2, [r3, #8]
    UART_Debugging_Rec_Var.Not_Used5 = 0;
 8008180:	4b5f      	ldr	r3, [pc, #380]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8008182:	2200      	movs	r2, #0
 8008184:	60da      	str	r2, [r3, #12]
    UART_Debugging_Rec_Var.Not_Used6 = 0;
 8008186:	4b5e      	ldr	r3, [pc, #376]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8008188:	2200      	movs	r2, #0
 800818a:	611a      	str	r2, [r3, #16]
    UART_Debugging_Rec_Var.Not_Used7 = 0;
 800818c:	4b5c      	ldr	r3, [pc, #368]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 800818e:	2200      	movs	r2, #0
 8008190:	615a      	str	r2, [r3, #20]
    UART_Debugging_Rec_Var.Not_Used8 = 0;
 8008192:	4b5b      	ldr	r3, [pc, #364]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 8008194:	2200      	movs	r2, #0
 8008196:	619a      	str	r2, [r3, #24]
    UART_Debugging_Rec_Var.Not_Used9 = 0;
 8008198:	4b59      	ldr	r3, [pc, #356]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 800819a:	2200      	movs	r2, #0
 800819c:	61da      	str	r2, [r3, #28]
    UART_Debugging_Rec_Var.Not_Used11 = 0;
 800819e:	4b58      	ldr	r3, [pc, #352]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	621a      	str	r2, [r3, #32]
    UART_Debugging_Rec_Var.Not_Used12 = 0;
 80081a4:	4b56      	ldr	r3, [pc, #344]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 80081a6:	2200      	movs	r2, #0
 80081a8:	625a      	str	r2, [r3, #36]	@ 0x24
    UART_Debugging_Rec_Var.Not_Used13 = 0;
 80081aa:	4b55      	ldr	r3, [pc, #340]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 80081ac:	2200      	movs	r2, #0
 80081ae:	629a      	str	r2, [r3, #40]	@ 0x28
    UART_Debugging_Rec_Var.Not_Used14 = 0;
 80081b0:	4b53      	ldr	r3, [pc, #332]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 80081b2:	2200      	movs	r2, #0
 80081b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    UART_Debugging_Rec_Var.Not_Used15 = 0;
 80081b6:	4b52      	ldr	r3, [pc, #328]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 80081b8:	2200      	movs	r2, #0
 80081ba:	631a      	str	r2, [r3, #48]	@ 0x30
    UART_Debugging_Rec_Var.Not_Used16 = 0;
 80081bc:	4b50      	ldr	r3, [pc, #320]	@ (8008300 <UART_Debugging_Slave_Variables_Init+0x23c>)
 80081be:	2200      	movs	r2, #0
 80081c0:	635a      	str	r2, [r3, #52]	@ 0x34

    UART_Debugging_Flags.Msg_Send_Fail = 0;
 80081c2:	4b50      	ldr	r3, [pc, #320]	@ (8008304 <UART_Debugging_Slave_Variables_Init+0x240>)
 80081c4:	781a      	ldrb	r2, [r3, #0]
 80081c6:	2101      	movs	r1, #1
 80081c8:	438a      	bics	r2, r1
 80081ca:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Flags.Waiting_for_Ack = 0;
 80081cc:	4b4d      	ldr	r3, [pc, #308]	@ (8008304 <UART_Debugging_Slave_Variables_Init+0x240>)
 80081ce:	781a      	ldrb	r2, [r3, #0]
 80081d0:	2102      	movs	r1, #2
 80081d2:	438a      	bics	r2, r1
 80081d4:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Flags.Send_Enable = 0;
 80081d6:	4b4b      	ldr	r3, [pc, #300]	@ (8008304 <UART_Debugging_Slave_Variables_Init+0x240>)
 80081d8:	781a      	ldrb	r2, [r3, #0]
 80081da:	2104      	movs	r1, #4
 80081dc:	438a      	bics	r2, r1
 80081de:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Flags.Ackw_Byte_Expected = 0;
 80081e0:	4b48      	ldr	r3, [pc, #288]	@ (8008304 <UART_Debugging_Slave_Variables_Init+0x240>)
 80081e2:	781a      	ldrb	r2, [r3, #0]
 80081e4:	2108      	movs	r1, #8
 80081e6:	438a      	bics	r2, r1
 80081e8:	701a      	strb	r2, [r3, #0]
    UART_Debugging_Flags.Ackw_Data_Expected = 0;
 80081ea:	4b46      	ldr	r3, [pc, #280]	@ (8008304 <UART_Debugging_Slave_Variables_Init+0x240>)
 80081ec:	781a      	ldrb	r2, [r3, #0]
 80081ee:	2110      	movs	r1, #16
 80081f0:	438a      	bics	r2, r1
 80081f2:	701a      	strb	r2, [r3, #0]


    UART_Debugging_Var.Ack_Wait_Time_cntr = 0;
 80081f4:	4b44      	ldr	r3, [pc, #272]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 80081f6:	2200      	movs	r2, #0
 80081f8:	601a      	str	r2, [r3, #0]
    UART_Debugging_Var.Ack_Fail_Num = 0;
 80081fa:	4b43      	ldr	r3, [pc, #268]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	711a      	strb	r2, [r3, #4]
    UART_Debugging_Var.Array_Index = 0;
 8008200:	4b41      	ldr	r3, [pc, #260]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 8008202:	2200      	movs	r2, #0
 8008204:	80da      	strh	r2, [r3, #6]
    UART_Debugging_Var.Msg_Length = 0;
 8008206:	4b40      	ldr	r3, [pc, #256]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 8008208:	2200      	movs	r2, #0
 800820a:	811a      	strh	r2, [r3, #8]
    UART_Debugging_Var.Arbitration_Val = 0;
 800820c:	4b3e      	ldr	r3, [pc, #248]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 800820e:	2200      	movs	r2, #0
 8008210:	815a      	strh	r2, [r3, #10]
    UART_Debugging_Var.Received_Ackw = 0;
 8008212:	4b3d      	ldr	r3, [pc, #244]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 8008214:	2200      	movs	r2, #0
 8008216:	731a      	strb	r2, [r3, #12]
    UART_Debugging_Var.Expected_Ackw_Byte = 0;
 8008218:	4b3b      	ldr	r3, [pc, #236]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 800821a:	2200      	movs	r2, #0
 800821c:	735a      	strb	r2, [r3, #13]
    UART_Debugging_Var.Count = 0;
 800821e:	4b3a      	ldr	r3, [pc, #232]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 8008220:	2200      	movs	r2, #0
 8008222:	739a      	strb	r2, [r3, #14]
	UART_Debugging_Var.Msg_Length = 400;
 8008224:	4b38      	ldr	r3, [pc, #224]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 8008226:	22c8      	movs	r2, #200	@ 0xc8
 8008228:	0052      	lsls	r2, r2, #1
 800822a:	811a      	strh	r2, [r3, #8]
	UART_Debugging_Var.Packet_Number = 0;
 800822c:	4b36      	ldr	r3, [pc, #216]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 800822e:	2200      	movs	r2, #0
 8008230:	749a      	strb	r2, [r3, #18]
	UART_Debugging_Var.Data_Acq_Stop = 0;
 8008232:	4b35      	ldr	r3, [pc, #212]	@ (8008308 <UART_Debugging_Slave_Variables_Init+0x244>)
 8008234:	2200      	movs	r2, #0
 8008236:	82da      	strh	r2, [r3, #22]



    UART_Debugging_Msg_Send_Reqt_Flags.Msg_A = 0;
 8008238:	4b34      	ldr	r3, [pc, #208]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 800823a:	681a      	ldr	r2, [r3, #0]
 800823c:	2101      	movs	r1, #1
 800823e:	438a      	bics	r2, r1
 8008240:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_B = 0;
 8008242:	4b32      	ldr	r3, [pc, #200]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	2102      	movs	r1, #2
 8008248:	438a      	bics	r2, r1
 800824a:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_C = 0;
 800824c:	4b2f      	ldr	r3, [pc, #188]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	2104      	movs	r1, #4
 8008252:	438a      	bics	r2, r1
 8008254:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_D = 0;
 8008256:	4b2d      	ldr	r3, [pc, #180]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 8008258:	681a      	ldr	r2, [r3, #0]
 800825a:	2108      	movs	r1, #8
 800825c:	438a      	bics	r2, r1
 800825e:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_E = 0;
 8008260:	4b2a      	ldr	r3, [pc, #168]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	2110      	movs	r1, #16
 8008266:	438a      	bics	r2, r1
 8008268:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_F = 0;
 800826a:	4b28      	ldr	r3, [pc, #160]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 800826c:	681a      	ldr	r2, [r3, #0]
 800826e:	2120      	movs	r1, #32
 8008270:	438a      	bics	r2, r1
 8008272:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_G = 0;
 8008274:	4b25      	ldr	r3, [pc, #148]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	2140      	movs	r1, #64	@ 0x40
 800827a:	438a      	bics	r2, r1
 800827c:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_H = 0;
 800827e:	4b23      	ldr	r3, [pc, #140]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	2180      	movs	r1, #128	@ 0x80
 8008284:	438a      	bics	r2, r1
 8008286:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_I = 0;
 8008288:	4b20      	ldr	r3, [pc, #128]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	4915      	ldr	r1, [pc, #84]	@ (80082e4 <UART_Debugging_Slave_Variables_Init+0x220>)
 800828e:	400a      	ands	r2, r1
 8008290:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_J = 0;
 8008292:	4b1e      	ldr	r3, [pc, #120]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 8008294:	681a      	ldr	r2, [r3, #0]
 8008296:	4914      	ldr	r1, [pc, #80]	@ (80082e8 <UART_Debugging_Slave_Variables_Init+0x224>)
 8008298:	400a      	ands	r2, r1
 800829a:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_K = 0;
 800829c:	4b1b      	ldr	r3, [pc, #108]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 800829e:	681a      	ldr	r2, [r3, #0]
 80082a0:	4912      	ldr	r1, [pc, #72]	@ (80082ec <UART_Debugging_Slave_Variables_Init+0x228>)
 80082a2:	400a      	ands	r2, r1
 80082a4:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_L = 0;
 80082a6:	4b19      	ldr	r3, [pc, #100]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	4911      	ldr	r1, [pc, #68]	@ (80082f0 <UART_Debugging_Slave_Variables_Init+0x22c>)
 80082ac:	400a      	ands	r2, r1
 80082ae:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_M = 0;
 80082b0:	4b16      	ldr	r3, [pc, #88]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	490f      	ldr	r1, [pc, #60]	@ (80082f4 <UART_Debugging_Slave_Variables_Init+0x230>)
 80082b6:	400a      	ands	r2, r1
 80082b8:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_N = 0;
 80082ba:	4b14      	ldr	r3, [pc, #80]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	490e      	ldr	r1, [pc, #56]	@ (80082f8 <UART_Debugging_Slave_Variables_Init+0x234>)
 80082c0:	400a      	ands	r2, r1
 80082c2:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_O = 0;
 80082c4:	4b11      	ldr	r3, [pc, #68]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	490c      	ldr	r1, [pc, #48]	@ (80082fc <UART_Debugging_Slave_Variables_Init+0x238>)
 80082ca:	400a      	ands	r2, r1
 80082cc:	601a      	str	r2, [r3, #0]
    UART_Debugging_Msg_Send_Reqt_Flags.Msg_P = 0;
 80082ce:	4b0f      	ldr	r3, [pc, #60]	@ (800830c <UART_Debugging_Slave_Variables_Init+0x248>)
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	490f      	ldr	r1, [pc, #60]	@ (8008310 <UART_Debugging_Slave_Variables_Init+0x24c>)
 80082d4:	400a      	ands	r2, r1
 80082d6:	601a      	str	r2, [r3, #0]


}
 80082d8:	46c0      	nop			@ (mov r8, r8)
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
 80082de:	46c0      	nop			@ (mov r8, r8)
 80082e0:	20000780 	.word	0x20000780
 80082e4:	fffffeff 	.word	0xfffffeff
 80082e8:	fffffdff 	.word	0xfffffdff
 80082ec:	fffffbff 	.word	0xfffffbff
 80082f0:	fffff7ff 	.word	0xfffff7ff
 80082f4:	ffffefff 	.word	0xffffefff
 80082f8:	ffffdfff 	.word	0xffffdfff
 80082fc:	ffffbfff 	.word	0xffffbfff
 8008300:	20000784 	.word	0x20000784
 8008304:	200009b0 	.word	0x200009b0
 8008308:	200009b4 	.word	0x200009b4
 800830c:	200009cc 	.word	0x200009cc
 8008310:	ffff7fff 	.word	0xffff7fff

08008314 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008314:	480d      	ldr	r0, [pc, #52]	@ (800834c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008316:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008318:	480d      	ldr	r0, [pc, #52]	@ (8008350 <LoopForever+0x6>)
  ldr r1, =_edata
 800831a:	490e      	ldr	r1, [pc, #56]	@ (8008354 <LoopForever+0xa>)
  ldr r2, =_sidata
 800831c:	4a0e      	ldr	r2, [pc, #56]	@ (8008358 <LoopForever+0xe>)
  movs r3, #0
 800831e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008320:	e002      	b.n	8008328 <LoopCopyDataInit>

08008322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008326:	3304      	adds	r3, #4

08008328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800832a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800832c:	d3f9      	bcc.n	8008322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800832e:	4a0b      	ldr	r2, [pc, #44]	@ (800835c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008330:	4c0b      	ldr	r4, [pc, #44]	@ (8008360 <LoopForever+0x16>)
  movs r3, #0
 8008332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008334:	e001      	b.n	800833a <LoopFillZerobss>

08008336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008338:	3204      	adds	r2, #4

0800833a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800833a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800833c:	d3fb      	bcc.n	8008336 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800833e:	f7fe f94f 	bl	80065e0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8008342:	f001 f8bd 	bl	80094c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008346:	f7fd fe25 	bl	8005f94 <main>

0800834a <LoopForever>:

LoopForever:
    b LoopForever
 800834a:	e7fe      	b.n	800834a <LoopForever>
  ldr   r0, =_estack
 800834c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8008350:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008354:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8008358:	08009b20 	.word	0x08009b20
  ldr r2, =_sbss
 800835c:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8008360:	20000b08 	.word	0x20000b08

08008364 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008364:	e7fe      	b.n	8008364 <ADC1_IRQHandler>

08008366 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008366:	b580      	push	{r7, lr}
 8008368:	b082      	sub	sp, #8
 800836a:	af00      	add	r7, sp, #0
 800836c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	2201      	movs	r2, #1
 8008374:	4013      	ands	r3, r2
 8008376:	3b01      	subs	r3, #1
 8008378:	425a      	negs	r2, r3
 800837a:	4153      	adcs	r3, r2
 800837c:	b2db      	uxtb	r3, r3
}
 800837e:	0018      	movs	r0, r3
 8008380:	46bd      	mov	sp, r7
 8008382:	b002      	add	sp, #8
 8008384:	bd80      	pop	{r7, pc}
	...

08008388 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8008392:	230f      	movs	r3, #15
 8008394:	18fb      	adds	r3, r7, r3
 8008396:	2200      	movs	r2, #0
 8008398:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	0018      	movs	r0, r3
 800839e:	f7ff ffe2 	bl	8008366 <LL_ADC_IsEnabled>
 80083a2:	1e03      	subs	r3, r0, #0
 80083a4:	d118      	bne.n	80083d8 <LL_ADC_Init+0x50>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	68db      	ldr	r3, [r3, #12]
 80083aa:	4a11      	ldr	r2, [pc, #68]	@ (80083f0 <LL_ADC_Init+0x68>)
 80083ac:	401a      	ands	r2, r3
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	6859      	ldr	r1, [r3, #4]
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	4319      	orrs	r1, r3
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	430b      	orrs	r3, r1
 80083be:	431a      	orrs	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	60da      	str	r2, [r3, #12]
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->DataAlignment
               | ADC_InitStruct->LowPowerMode
              );

    MODIFY_REG(ADCx->CFGR2,
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	691b      	ldr	r3, [r3, #16]
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	089a      	lsrs	r2, r3, #2
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	431a      	orrs	r2, r3
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	611a      	str	r2, [r3, #16]
 80083d6:	e003      	b.n	80083e0 <LL_ADC_Init+0x58>
              );
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80083d8:	230f      	movs	r3, #15
 80083da:	18fb      	adds	r3, r7, r3
 80083dc:	2201      	movs	r2, #1
 80083de:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80083e0:	230f      	movs	r3, #15
 80083e2:	18fb      	adds	r3, r7, r3
 80083e4:	781b      	ldrb	r3, [r3, #0]
}
 80083e6:	0018      	movs	r0, r3
 80083e8:	46bd      	mov	sp, r7
 80083ea:	b004      	add	sp, #16
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	46c0      	nop			@ (mov r8, r8)
 80083f0:	ffff3fc7 	.word	0xffff3fc7

080083f4 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
 80083fc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80083fe:	230f      	movs	r3, #15
 8008400:	18fb      	adds	r3, r7, r3
 8008402:	2200      	movs	r2, #0
 8008404:	701a      	strb	r2, [r3, #0]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	0018      	movs	r0, r3
 800840a:	f7ff ffac 	bl	8008366 <LL_ADC_IsEnabled>
 800840e:	1e03      	subs	r3, r0, #0
 8008410:	d115      	bne.n	800843e <LL_ADC_REG_Init+0x4a>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    MODIFY_REG(ADCx->CFGR1,
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	4a0f      	ldr	r2, [pc, #60]	@ (8008454 <LL_ADC_REG_Init+0x60>)
 8008418:	401a      	ands	r2, r3
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	6819      	ldr	r1, [r3, #0]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	4319      	orrs	r1, r3
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	4319      	orrs	r1, r3
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	68db      	ldr	r3, [r3, #12]
 800842e:	4319      	orrs	r1, r3
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	691b      	ldr	r3, [r3, #16]
 8008434:	430b      	orrs	r3, r1
 8008436:	431a      	orrs	r2, r3
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	60da      	str	r2, [r3, #12]
 800843c:	e003      	b.n	8008446 <LL_ADC_REG_Init+0x52>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800843e:	230f      	movs	r3, #15
 8008440:	18fb      	adds	r3, r7, r3
 8008442:	2201      	movs	r2, #1
 8008444:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8008446:	230f      	movs	r3, #15
 8008448:	18fb      	adds	r3, r7, r3
 800844a:	781b      	ldrb	r3, [r3, #0]
}
 800844c:	0018      	movs	r0, r3
 800844e:	46bd      	mov	sp, r7
 8008450:	b004      	add	sp, #16
 8008452:	bd80      	pop	{r7, pc}
 8008454:	fffec23c 	.word	0xfffec23c

08008458 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8008460:	4b04      	ldr	r3, [pc, #16]	@ (8008474 <LL_EXTI_EnableIT_0_31+0x1c>)
 8008462:	6819      	ldr	r1, [r3, #0]
 8008464:	4b03      	ldr	r3, [pc, #12]	@ (8008474 <LL_EXTI_EnableIT_0_31+0x1c>)
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	430a      	orrs	r2, r1
 800846a:	601a      	str	r2, [r3, #0]
}
 800846c:	46c0      	nop			@ (mov r8, r8)
 800846e:	46bd      	mov	sp, r7
 8008470:	b002      	add	sp, #8
 8008472:	bd80      	pop	{r7, pc}
 8008474:	40010400 	.word	0x40010400

08008478 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8008480:	4b05      	ldr	r3, [pc, #20]	@ (8008498 <LL_EXTI_DisableIT_0_31+0x20>)
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	43d9      	mvns	r1, r3
 8008488:	4b03      	ldr	r3, [pc, #12]	@ (8008498 <LL_EXTI_DisableIT_0_31+0x20>)
 800848a:	400a      	ands	r2, r1
 800848c:	601a      	str	r2, [r3, #0]
}
 800848e:	46c0      	nop			@ (mov r8, r8)
 8008490:	46bd      	mov	sp, r7
 8008492:	b002      	add	sp, #8
 8008494:	bd80      	pop	{r7, pc}
 8008496:	46c0      	nop			@ (mov r8, r8)
 8008498:	40010400 	.word	0x40010400

0800849c <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80084a4:	4b04      	ldr	r3, [pc, #16]	@ (80084b8 <LL_EXTI_EnableEvent_0_31+0x1c>)
 80084a6:	6859      	ldr	r1, [r3, #4]
 80084a8:	4b03      	ldr	r3, [pc, #12]	@ (80084b8 <LL_EXTI_EnableEvent_0_31+0x1c>)
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	430a      	orrs	r2, r1
 80084ae:	605a      	str	r2, [r3, #4]

}
 80084b0:	46c0      	nop			@ (mov r8, r8)
 80084b2:	46bd      	mov	sp, r7
 80084b4:	b002      	add	sp, #8
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	40010400 	.word	0x40010400

080084bc <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80084c4:	4b05      	ldr	r3, [pc, #20]	@ (80084dc <LL_EXTI_DisableEvent_0_31+0x20>)
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	43d9      	mvns	r1, r3
 80084cc:	4b03      	ldr	r3, [pc, #12]	@ (80084dc <LL_EXTI_DisableEvent_0_31+0x20>)
 80084ce:	400a      	ands	r2, r1
 80084d0:	605a      	str	r2, [r3, #4]
}
 80084d2:	46c0      	nop			@ (mov r8, r8)
 80084d4:	46bd      	mov	sp, r7
 80084d6:	b002      	add	sp, #8
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	46c0      	nop			@ (mov r8, r8)
 80084dc:	40010400 	.word	0x40010400

080084e0 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b082      	sub	sp, #8
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 80084e8:	4b04      	ldr	r3, [pc, #16]	@ (80084fc <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80084ea:	6899      	ldr	r1, [r3, #8]
 80084ec:	4b03      	ldr	r3, [pc, #12]	@ (80084fc <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	430a      	orrs	r2, r1
 80084f2:	609a      	str	r2, [r3, #8]

}
 80084f4:	46c0      	nop			@ (mov r8, r8)
 80084f6:	46bd      	mov	sp, r7
 80084f8:	b002      	add	sp, #8
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	40010400 	.word	0x40010400

08008500 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b082      	sub	sp, #8
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8008508:	4b05      	ldr	r3, [pc, #20]	@ (8008520 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800850a:	689a      	ldr	r2, [r3, #8]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	43d9      	mvns	r1, r3
 8008510:	4b03      	ldr	r3, [pc, #12]	@ (8008520 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8008512:	400a      	ands	r2, r1
 8008514:	609a      	str	r2, [r3, #8]

}
 8008516:	46c0      	nop			@ (mov r8, r8)
 8008518:	46bd      	mov	sp, r7
 800851a:	b002      	add	sp, #8
 800851c:	bd80      	pop	{r7, pc}
 800851e:	46c0      	nop			@ (mov r8, r8)
 8008520:	40010400 	.word	0x40010400

08008524 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b082      	sub	sp, #8
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800852c:	4b04      	ldr	r3, [pc, #16]	@ (8008540 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800852e:	68d9      	ldr	r1, [r3, #12]
 8008530:	4b03      	ldr	r3, [pc, #12]	@ (8008540 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	430a      	orrs	r2, r1
 8008536:	60da      	str	r2, [r3, #12]
}
 8008538:	46c0      	nop			@ (mov r8, r8)
 800853a:	46bd      	mov	sp, r7
 800853c:	b002      	add	sp, #8
 800853e:	bd80      	pop	{r7, pc}
 8008540:	40010400 	.word	0x40010400

08008544 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800854c:	4b05      	ldr	r3, [pc, #20]	@ (8008564 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800854e:	68da      	ldr	r2, [r3, #12]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	43d9      	mvns	r1, r3
 8008554:	4b03      	ldr	r3, [pc, #12]	@ (8008564 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8008556:	400a      	ands	r2, r1
 8008558:	60da      	str	r2, [r3, #12]
}
 800855a:	46c0      	nop			@ (mov r8, r8)
 800855c:	46bd      	mov	sp, r7
 800855e:	b002      	add	sp, #8
 8008560:	bd80      	pop	{r7, pc}
 8008562:	46c0      	nop			@ (mov r8, r8)
 8008564:	40010400 	.word	0x40010400

08008568 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b084      	sub	sp, #16
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8008570:	230f      	movs	r3, #15
 8008572:	18fb      	adds	r3, r7, r3
 8008574:	2200      	movs	r2, #0
 8008576:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	791b      	ldrb	r3, [r3, #4]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d100      	bne.n	8008582 <LL_EXTI_Init+0x1a>
 8008580:	e068      	b.n	8008654 <LL_EXTI_Init+0xec>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d100      	bne.n	800858c <LL_EXTI_Init+0x24>
 800858a:	e06d      	b.n	8008668 <LL_EXTI_Init+0x100>
    {
      switch (EXTI_InitStruct->Mode)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	795b      	ldrb	r3, [r3, #5]
 8008590:	2b02      	cmp	r3, #2
 8008592:	d01b      	beq.n	80085cc <LL_EXTI_Init+0x64>
 8008594:	dc25      	bgt.n	80085e2 <LL_EXTI_Init+0x7a>
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <LL_EXTI_Init+0x38>
 800859a:	2b01      	cmp	r3, #1
 800859c:	d00b      	beq.n	80085b6 <LL_EXTI_Init+0x4e>
 800859e:	e020      	b.n	80085e2 <LL_EXTI_Init+0x7a>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	0018      	movs	r0, r3
 80085a6:	f7ff ff89 	bl	80084bc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	0018      	movs	r0, r3
 80085b0:	f7ff ff52 	bl	8008458 <LL_EXTI_EnableIT_0_31>
          break;
 80085b4:	e01a      	b.n	80085ec <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	0018      	movs	r0, r3
 80085bc:	f7ff ff5c 	bl	8008478 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	0018      	movs	r0, r3
 80085c6:	f7ff ff69 	bl	800849c <LL_EXTI_EnableEvent_0_31>
          break;
 80085ca:	e00f      	b.n	80085ec <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	0018      	movs	r0, r3
 80085d2:	f7ff ff41 	bl	8008458 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	0018      	movs	r0, r3
 80085dc:	f7ff ff5e 	bl	800849c <LL_EXTI_EnableEvent_0_31>
          break;
 80085e0:	e004      	b.n	80085ec <LL_EXTI_Init+0x84>
        default:
          status = ERROR;
 80085e2:	230f      	movs	r3, #15
 80085e4:	18fb      	adds	r3, r7, r3
 80085e6:	2201      	movs	r2, #1
 80085e8:	701a      	strb	r2, [r3, #0]
          break;
 80085ea:	46c0      	nop			@ (mov r8, r8)
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	799b      	ldrb	r3, [r3, #6]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d039      	beq.n	8008668 <LL_EXTI_Init+0x100>
      {
        switch (EXTI_InitStruct->Trigger)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	799b      	ldrb	r3, [r3, #6]
 80085f8:	2b03      	cmp	r3, #3
 80085fa:	d01b      	beq.n	8008634 <LL_EXTI_Init+0xcc>
 80085fc:	dc25      	bgt.n	800864a <LL_EXTI_Init+0xe2>
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d002      	beq.n	8008608 <LL_EXTI_Init+0xa0>
 8008602:	2b02      	cmp	r3, #2
 8008604:	d00b      	beq.n	800861e <LL_EXTI_Init+0xb6>
 8008606:	e020      	b.n	800864a <LL_EXTI_Init+0xe2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	0018      	movs	r0, r3
 800860e:	f7ff ff99 	bl	8008544 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	0018      	movs	r0, r3
 8008618:	f7ff ff62 	bl	80084e0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800861c:	e024      	b.n	8008668 <LL_EXTI_Init+0x100>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	0018      	movs	r0, r3
 8008624:	f7ff ff6c 	bl	8008500 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	0018      	movs	r0, r3
 800862e:	f7ff ff79 	bl	8008524 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8008632:	e019      	b.n	8008668 <LL_EXTI_Init+0x100>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	0018      	movs	r0, r3
 800863a:	f7ff ff51 	bl	80084e0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	0018      	movs	r0, r3
 8008644:	f7ff ff6e 	bl	8008524 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8008648:	e00e      	b.n	8008668 <LL_EXTI_Init+0x100>
          default:
            status = ERROR;
 800864a:	230f      	movs	r3, #15
 800864c:	18fb      	adds	r3, r7, r3
 800864e:	2201      	movs	r2, #1
 8008650:	701a      	strb	r2, [r3, #0]
            break;
 8008652:	e009      	b.n	8008668 <LL_EXTI_Init+0x100>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	0018      	movs	r0, r3
 800865a:	f7ff ff0d 	bl	8008478 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	0018      	movs	r0, r3
 8008664:	f7ff ff2a 	bl	80084bc <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8008668:	230f      	movs	r3, #15
 800866a:	18fb      	adds	r3, r7, r3
 800866c:	781b      	ldrb	r3, [r3, #0]
}
 800866e:	0018      	movs	r0, r3
 8008670:	46bd      	mov	sp, r7
 8008672:	b004      	add	sp, #16
 8008674:	bd80      	pop	{r7, pc}

08008676 <LL_GPIO_SetPinMode>:
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b084      	sub	sp, #16
 800867a:	af00      	add	r7, sp, #0
 800867c:	60f8      	str	r0, [r7, #12]
 800867e:	60b9      	str	r1, [r7, #8]
 8008680:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	6819      	ldr	r1, [r3, #0]
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	435b      	muls	r3, r3
 800868a:	001a      	movs	r2, r3
 800868c:	0013      	movs	r3, r2
 800868e:	005b      	lsls	r3, r3, #1
 8008690:	189b      	adds	r3, r3, r2
 8008692:	43db      	mvns	r3, r3
 8008694:	400b      	ands	r3, r1
 8008696:	001a      	movs	r2, r3
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	435b      	muls	r3, r3
 800869c:	6879      	ldr	r1, [r7, #4]
 800869e:	434b      	muls	r3, r1
 80086a0:	431a      	orrs	r2, r3
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	601a      	str	r2, [r3, #0]
}
 80086a6:	46c0      	nop			@ (mov r8, r8)
 80086a8:	46bd      	mov	sp, r7
 80086aa:	b004      	add	sp, #16
 80086ac:	bd80      	pop	{r7, pc}

080086ae <LL_GPIO_SetPinOutputType>:
{
 80086ae:	b580      	push	{r7, lr}
 80086b0:	b084      	sub	sp, #16
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	60f8      	str	r0, [r7, #12]
 80086b6:	60b9      	str	r1, [r7, #8]
 80086b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	68ba      	ldr	r2, [r7, #8]
 80086c0:	43d2      	mvns	r2, r2
 80086c2:	401a      	ands	r2, r3
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	6879      	ldr	r1, [r7, #4]
 80086c8:	434b      	muls	r3, r1
 80086ca:	431a      	orrs	r2, r3
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	605a      	str	r2, [r3, #4]
}
 80086d0:	46c0      	nop			@ (mov r8, r8)
 80086d2:	46bd      	mov	sp, r7
 80086d4:	b004      	add	sp, #16
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <LL_GPIO_SetPinSpeed>:
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6899      	ldr	r1, [r3, #8]
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	435b      	muls	r3, r3
 80086ec:	001a      	movs	r2, r3
 80086ee:	0013      	movs	r3, r2
 80086f0:	005b      	lsls	r3, r3, #1
 80086f2:	189b      	adds	r3, r3, r2
 80086f4:	43db      	mvns	r3, r3
 80086f6:	400b      	ands	r3, r1
 80086f8:	001a      	movs	r2, r3
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	435b      	muls	r3, r3
 80086fe:	6879      	ldr	r1, [r7, #4]
 8008700:	434b      	muls	r3, r1
 8008702:	431a      	orrs	r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	609a      	str	r2, [r3, #8]
}
 8008708:	46c0      	nop			@ (mov r8, r8)
 800870a:	46bd      	mov	sp, r7
 800870c:	b004      	add	sp, #16
 800870e:	bd80      	pop	{r7, pc}

08008710 <LL_GPIO_SetPinPull>:
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b084      	sub	sp, #16
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	68d9      	ldr	r1, [r3, #12]
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	435b      	muls	r3, r3
 8008724:	001a      	movs	r2, r3
 8008726:	0013      	movs	r3, r2
 8008728:	005b      	lsls	r3, r3, #1
 800872a:	189b      	adds	r3, r3, r2
 800872c:	43db      	mvns	r3, r3
 800872e:	400b      	ands	r3, r1
 8008730:	001a      	movs	r2, r3
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	435b      	muls	r3, r3
 8008736:	6879      	ldr	r1, [r7, #4]
 8008738:	434b      	muls	r3, r1
 800873a:	431a      	orrs	r2, r3
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	60da      	str	r2, [r3, #12]
}
 8008740:	46c0      	nop			@ (mov r8, r8)
 8008742:	46bd      	mov	sp, r7
 8008744:	b004      	add	sp, #16
 8008746:	bd80      	pop	{r7, pc}

08008748 <LL_GPIO_SetAFPin_0_7>:
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	60f8      	str	r0, [r7, #12]
 8008750:	60b9      	str	r1, [r7, #8]
 8008752:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	6a19      	ldr	r1, [r3, #32]
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	435b      	muls	r3, r3
 800875c:	68ba      	ldr	r2, [r7, #8]
 800875e:	4353      	muls	r3, r2
 8008760:	68ba      	ldr	r2, [r7, #8]
 8008762:	435a      	muls	r2, r3
 8008764:	0013      	movs	r3, r2
 8008766:	011b      	lsls	r3, r3, #4
 8008768:	1a9b      	subs	r3, r3, r2
 800876a:	43db      	mvns	r3, r3
 800876c:	400b      	ands	r3, r1
 800876e:	001a      	movs	r2, r3
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	435b      	muls	r3, r3
 8008774:	68b9      	ldr	r1, [r7, #8]
 8008776:	434b      	muls	r3, r1
 8008778:	68b9      	ldr	r1, [r7, #8]
 800877a:	434b      	muls	r3, r1
 800877c:	6879      	ldr	r1, [r7, #4]
 800877e:	434b      	muls	r3, r1
 8008780:	431a      	orrs	r2, r3
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	621a      	str	r2, [r3, #32]
}
 8008786:	46c0      	nop			@ (mov r8, r8)
 8008788:	46bd      	mov	sp, r7
 800878a:	b004      	add	sp, #16
 800878c:	bd80      	pop	{r7, pc}

0800878e <LL_GPIO_SetAFPin_8_15>:
{
 800878e:	b580      	push	{r7, lr}
 8008790:	b084      	sub	sp, #16
 8008792:	af00      	add	r7, sp, #0
 8008794:	60f8      	str	r0, [r7, #12]
 8008796:	60b9      	str	r1, [r7, #8]
 8008798:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	0a1b      	lsrs	r3, r3, #8
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	0a12      	lsrs	r2, r2, #8
 80087a6:	4353      	muls	r3, r2
 80087a8:	68ba      	ldr	r2, [r7, #8]
 80087aa:	0a12      	lsrs	r2, r2, #8
 80087ac:	4353      	muls	r3, r2
 80087ae:	68ba      	ldr	r2, [r7, #8]
 80087b0:	0a12      	lsrs	r2, r2, #8
 80087b2:	435a      	muls	r2, r3
 80087b4:	0013      	movs	r3, r2
 80087b6:	011b      	lsls	r3, r3, #4
 80087b8:	1a9b      	subs	r3, r3, r2
 80087ba:	43db      	mvns	r3, r3
 80087bc:	400b      	ands	r3, r1
 80087be:	001a      	movs	r2, r3
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	0a1b      	lsrs	r3, r3, #8
 80087c4:	68b9      	ldr	r1, [r7, #8]
 80087c6:	0a09      	lsrs	r1, r1, #8
 80087c8:	434b      	muls	r3, r1
 80087ca:	68b9      	ldr	r1, [r7, #8]
 80087cc:	0a09      	lsrs	r1, r1, #8
 80087ce:	434b      	muls	r3, r1
 80087d0:	68b9      	ldr	r1, [r7, #8]
 80087d2:	0a09      	lsrs	r1, r1, #8
 80087d4:	434b      	muls	r3, r1
 80087d6:	6879      	ldr	r1, [r7, #4]
 80087d8:	434b      	muls	r3, r1
 80087da:	431a      	orrs	r2, r3
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80087e0:	46c0      	nop			@ (mov r8, r8)
 80087e2:	46bd      	mov	sp, r7
 80087e4:	b004      	add	sp, #16
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80087f2:	2300      	movs	r3, #0
 80087f4:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80087f6:	e048      	b.n	800888a <LL_GPIO_Init+0xa2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2101      	movs	r1, #1
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	4091      	lsls	r1, r2
 8008802:	000a      	movs	r2, r1
 8008804:	4013      	ands	r3, r2
 8008806:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d03a      	beq.n	8008884 <LL_GPIO_Init+0x9c>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	2b01      	cmp	r3, #1
 8008814:	d003      	beq.n	800881e <LL_GPIO_Init+0x36>
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	2b02      	cmp	r3, #2
 800881c:	d10e      	bne.n	800883c <LL_GPIO_Init+0x54>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	689a      	ldr	r2, [r3, #8]
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	0018      	movs	r0, r3
 8008828:	f7ff ff56 	bl	80086d8 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	6819      	ldr	r1, [r3, #0]
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	68da      	ldr	r2, [r3, #12]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	0018      	movs	r0, r3
 8008838:	f7ff ff39 	bl	80086ae <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	691a      	ldr	r2, [r3, #16]
 8008840:	68b9      	ldr	r1, [r7, #8]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	0018      	movs	r0, r3
 8008846:	f7ff ff63 	bl	8008710 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	2b02      	cmp	r3, #2
 8008850:	d111      	bne.n	8008876 <LL_GPIO_Init+0x8e>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	2bff      	cmp	r3, #255	@ 0xff
 8008856:	d807      	bhi.n	8008868 <LL_GPIO_Init+0x80>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	695a      	ldr	r2, [r3, #20]
 800885c:	68b9      	ldr	r1, [r7, #8]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	0018      	movs	r0, r3
 8008862:	f7ff ff71 	bl	8008748 <LL_GPIO_SetAFPin_0_7>
 8008866:	e006      	b.n	8008876 <LL_GPIO_Init+0x8e>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	695a      	ldr	r2, [r3, #20]
 800886c:	68b9      	ldr	r1, [r7, #8]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	0018      	movs	r0, r3
 8008872:	f7ff ff8c 	bl	800878e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	685a      	ldr	r2, [r3, #4]
 800887a:	68b9      	ldr	r1, [r7, #8]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	0018      	movs	r0, r3
 8008880:	f7ff fef9 	bl	8008676 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	3301      	adds	r3, #1
 8008888:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	40da      	lsrs	r2, r3
 8008892:	1e13      	subs	r3, r2, #0
 8008894:	d1b0      	bne.n	80087f8 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8008896:	2300      	movs	r3, #0
}
 8008898:	0018      	movs	r0, r3
 800889a:	46bd      	mov	sp, r7
 800889c:	b004      	add	sp, #16
 800889e:	bd80      	pop	{r7, pc}

080088a0 <LL_RCC_HSI_IsReady>:
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80088a4:	4b05      	ldr	r3, [pc, #20]	@ (80088bc <LL_RCC_HSI_IsReady+0x1c>)
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	2202      	movs	r2, #2
 80088aa:	4013      	ands	r3, r2
 80088ac:	3b02      	subs	r3, #2
 80088ae:	425a      	negs	r2, r3
 80088b0:	4153      	adcs	r3, r2
 80088b2:	b2db      	uxtb	r3, r3
}
 80088b4:	0018      	movs	r0, r3
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	46c0      	nop			@ (mov r8, r8)
 80088bc:	40021000 	.word	0x40021000

080088c0 <LL_RCC_LSE_IsReady>:
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80088c4:	4b05      	ldr	r3, [pc, #20]	@ (80088dc <LL_RCC_LSE_IsReady+0x1c>)
 80088c6:	6a1b      	ldr	r3, [r3, #32]
 80088c8:	2202      	movs	r2, #2
 80088ca:	4013      	ands	r3, r2
 80088cc:	3b02      	subs	r3, #2
 80088ce:	425a      	negs	r2, r3
 80088d0:	4153      	adcs	r3, r2
 80088d2:	b2db      	uxtb	r3, r3
}
 80088d4:	0018      	movs	r0, r3
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	46c0      	nop			@ (mov r8, r8)
 80088dc:	40021000 	.word	0x40021000

080088e0 <LL_RCC_GetSysClkSource>:
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80088e4:	4b03      	ldr	r3, [pc, #12]	@ (80088f4 <LL_RCC_GetSysClkSource+0x14>)
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	220c      	movs	r2, #12
 80088ea:	4013      	ands	r3, r2
}
 80088ec:	0018      	movs	r0, r3
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	46c0      	nop			@ (mov r8, r8)
 80088f4:	40021000 	.word	0x40021000

080088f8 <LL_RCC_GetAHBPrescaler>:
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80088fc:	4b03      	ldr	r3, [pc, #12]	@ (800890c <LL_RCC_GetAHBPrescaler+0x14>)
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	22f0      	movs	r2, #240	@ 0xf0
 8008902:	4013      	ands	r3, r2
}
 8008904:	0018      	movs	r0, r3
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
 800890a:	46c0      	nop			@ (mov r8, r8)
 800890c:	40021000 	.word	0x40021000

08008910 <LL_RCC_GetAPB1Prescaler>:
{
 8008910:	b580      	push	{r7, lr}
 8008912:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8008914:	4b03      	ldr	r3, [pc, #12]	@ (8008924 <LL_RCC_GetAPB1Prescaler+0x14>)
 8008916:	685a      	ldr	r2, [r3, #4]
 8008918:	23e0      	movs	r3, #224	@ 0xe0
 800891a:	00db      	lsls	r3, r3, #3
 800891c:	4013      	ands	r3, r2
}
 800891e:	0018      	movs	r0, r3
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}
 8008924:	40021000 	.word	0x40021000

08008928 <LL_RCC_GetUSARTClockSource>:
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8008930:	4b06      	ldr	r3, [pc, #24]	@ (800894c <LL_RCC_GetUSARTClockSource+0x24>)
 8008932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008934:	2103      	movs	r1, #3
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	4091      	lsls	r1, r2
 800893a:	000a      	movs	r2, r1
 800893c:	401a      	ands	r2, r3
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	061b      	lsls	r3, r3, #24
 8008942:	4313      	orrs	r3, r2
}
 8008944:	0018      	movs	r0, r3
 8008946:	46bd      	mov	sp, r7
 8008948:	b002      	add	sp, #8
 800894a:	bd80      	pop	{r7, pc}
 800894c:	40021000 	.word	0x40021000

08008950 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8008954:	4b03      	ldr	r3, [pc, #12]	@ (8008964 <LL_RCC_PLL_GetMainSource+0x14>)
 8008956:	685a      	ldr	r2, [r3, #4]
 8008958:	2380      	movs	r3, #128	@ 0x80
 800895a:	025b      	lsls	r3, r3, #9
 800895c:	4013      	ands	r3, r2
}
 800895e:	0018      	movs	r0, r3
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}
 8008964:	40021000 	.word	0x40021000

08008968 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 800896c:	4b03      	ldr	r3, [pc, #12]	@ (800897c <LL_RCC_PLL_GetMultiplicator+0x14>)
 800896e:	685a      	ldr	r2, [r3, #4]
 8008970:	23f0      	movs	r3, #240	@ 0xf0
 8008972:	039b      	lsls	r3, r3, #14
 8008974:	4013      	ands	r3, r2
}
 8008976:	0018      	movs	r0, r3
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}
 800897c:	40021000 	.word	0x40021000

08008980 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8008984:	4b03      	ldr	r3, [pc, #12]	@ (8008994 <LL_RCC_PLL_GetPrediv+0x14>)
 8008986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008988:	220f      	movs	r2, #15
 800898a:	4013      	ands	r3, r2
}
 800898c:	0018      	movs	r0, r3
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
 8008992:	46c0      	nop			@ (mov r8, r8)
 8008994:	40021000 	.word	0x40021000

08008998 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b082      	sub	sp, #8
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80089a0:	f000 f85a 	bl	8008a58 <RCC_GetSystemClockFreq>
 80089a4:	0002      	movs	r2, r0
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	0018      	movs	r0, r3
 80089b0:	f000 f878 	bl	8008aa4 <RCC_GetHCLKClockFreq>
 80089b4:	0002      	movs	r2, r0
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	0018      	movs	r0, r3
 80089c0:	f000 f886 	bl	8008ad0 <RCC_GetPCLK1ClockFreq>
 80089c4:	0002      	movs	r2, r0
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	609a      	str	r2, [r3, #8]
}
 80089ca:	46c0      	nop			@ (mov r8, r8)
 80089cc:	46bd      	mov	sp, r7
 80089ce:	b002      	add	sp, #8
 80089d0:	bd80      	pop	{r7, pc}
	...

080089d4 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80089dc:	2300      	movs	r3, #0
 80089de:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d130      	bne.n	8008a48 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	0018      	movs	r0, r3
 80089ea:	f7ff ff9d 	bl	8008928 <LL_RCC_GetUSARTClockSource>
 80089ee:	0003      	movs	r3, r0
 80089f0:	2b03      	cmp	r3, #3
 80089f2:	d00a      	beq.n	8008a0a <LL_RCC_GetUSARTClockFreq+0x36>
 80089f4:	d818      	bhi.n	8008a28 <LL_RCC_GetUSARTClockFreq+0x54>
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d002      	beq.n	8008a00 <LL_RCC_GetUSARTClockFreq+0x2c>
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d00c      	beq.n	8008a18 <LL_RCC_GetUSARTClockFreq+0x44>
 80089fe:	e013      	b.n	8008a28 <LL_RCC_GetUSARTClockFreq+0x54>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8008a00:	f000 f82a 	bl	8008a58 <RCC_GetSystemClockFreq>
 8008a04:	0003      	movs	r3, r0
 8008a06:	60fb      	str	r3, [r7, #12]
        break;
 8008a08:	e01e      	b.n	8008a48 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8008a0a:	f7ff ff49 	bl	80088a0 <LL_RCC_HSI_IsReady>
 8008a0e:	1e03      	subs	r3, r0, #0
 8008a10:	d017      	beq.n	8008a42 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 8008a12:	4b10      	ldr	r3, [pc, #64]	@ (8008a54 <LL_RCC_GetUSARTClockFreq+0x80>)
 8008a14:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008a16:	e014      	b.n	8008a42 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8008a18:	f7ff ff52 	bl	80088c0 <LL_RCC_LSE_IsReady>
 8008a1c:	1e03      	subs	r3, r0, #0
 8008a1e:	d012      	beq.n	8008a46 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8008a20:	2380      	movs	r3, #128	@ 0x80
 8008a22:	021b      	lsls	r3, r3, #8
 8008a24:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008a26:	e00e      	b.n	8008a46 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008a28:	f000 f816 	bl	8008a58 <RCC_GetSystemClockFreq>
 8008a2c:	0003      	movs	r3, r0
 8008a2e:	0018      	movs	r0, r3
 8008a30:	f000 f838 	bl	8008aa4 <RCC_GetHCLKClockFreq>
 8008a34:	0003      	movs	r3, r0
 8008a36:	0018      	movs	r0, r3
 8008a38:	f000 f84a 	bl	8008ad0 <RCC_GetPCLK1ClockFreq>
 8008a3c:	0003      	movs	r3, r0
 8008a3e:	60fb      	str	r3, [r7, #12]
        break;
 8008a40:	e002      	b.n	8008a48 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8008a42:	46c0      	nop			@ (mov r8, r8)
 8008a44:	e000      	b.n	8008a48 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8008a46:	46c0      	nop			@ (mov r8, r8)
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8008a48:	68fb      	ldr	r3, [r7, #12]
}
 8008a4a:	0018      	movs	r0, r3
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	b004      	add	sp, #16
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	46c0      	nop			@ (mov r8, r8)
 8008a54:	007a1200 	.word	0x007a1200

08008a58 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b082      	sub	sp, #8
 8008a5c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8008a62:	f7ff ff3d 	bl	80088e0 <LL_RCC_GetSysClkSource>
 8008a66:	0003      	movs	r3, r0
 8008a68:	2b08      	cmp	r3, #8
 8008a6a:	d00b      	beq.n	8008a84 <RCC_GetSystemClockFreq+0x2c>
 8008a6c:	d80f      	bhi.n	8008a8e <RCC_GetSystemClockFreq+0x36>
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d002      	beq.n	8008a78 <RCC_GetSystemClockFreq+0x20>
 8008a72:	2b04      	cmp	r3, #4
 8008a74:	d003      	beq.n	8008a7e <RCC_GetSystemClockFreq+0x26>
 8008a76:	e00a      	b.n	8008a8e <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8008a78:	4b09      	ldr	r3, [pc, #36]	@ (8008aa0 <RCC_GetSystemClockFreq+0x48>)
 8008a7a:	607b      	str	r3, [r7, #4]
      break;
 8008a7c:	e00a      	b.n	8008a94 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8008a7e:	4b08      	ldr	r3, [pc, #32]	@ (8008aa0 <RCC_GetSystemClockFreq+0x48>)
 8008a80:	607b      	str	r3, [r7, #4]
      break;
 8008a82:	e007      	b.n	8008a94 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8008a84:	f000 f838 	bl	8008af8 <RCC_PLL_GetFreqDomain_SYS>
 8008a88:	0003      	movs	r3, r0
 8008a8a:	607b      	str	r3, [r7, #4]
      break;
 8008a8c:	e002      	b.n	8008a94 <RCC_GetSystemClockFreq+0x3c>
      frequency = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8008a8e:	4b04      	ldr	r3, [pc, #16]	@ (8008aa0 <RCC_GetSystemClockFreq+0x48>)
 8008a90:	607b      	str	r3, [r7, #4]
      break;
 8008a92:	46c0      	nop			@ (mov r8, r8)
  }

  return frequency;
 8008a94:	687b      	ldr	r3, [r7, #4]
}
 8008a96:	0018      	movs	r0, r3
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	b002      	add	sp, #8
 8008a9c:	bd80      	pop	{r7, pc}
 8008a9e:	46c0      	nop			@ (mov r8, r8)
 8008aa0:	007a1200 	.word	0x007a1200

08008aa4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8008aac:	f7ff ff24 	bl	80088f8 <LL_RCC_GetAHBPrescaler>
 8008ab0:	0003      	movs	r3, r0
 8008ab2:	091b      	lsrs	r3, r3, #4
 8008ab4:	220f      	movs	r2, #15
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	4a04      	ldr	r2, [pc, #16]	@ (8008acc <RCC_GetHCLKClockFreq+0x28>)
 8008aba:	5cd3      	ldrb	r3, [r2, r3]
 8008abc:	001a      	movs	r2, r3
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	40d3      	lsrs	r3, r2
}
 8008ac2:	0018      	movs	r0, r3
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	b002      	add	sp, #8
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	46c0      	nop			@ (mov r8, r8)
 8008acc:	080099e8 	.word	0x080099e8

08008ad0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8008ad8:	f7ff ff1a 	bl	8008910 <LL_RCC_GetAPB1Prescaler>
 8008adc:	0003      	movs	r3, r0
 8008ade:	0a1b      	lsrs	r3, r3, #8
 8008ae0:	4a04      	ldr	r2, [pc, #16]	@ (8008af4 <RCC_GetPCLK1ClockFreq+0x24>)
 8008ae2:	5cd3      	ldrb	r3, [r2, r3]
 8008ae4:	001a      	movs	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	40d3      	lsrs	r3, r2
}
 8008aea:	0018      	movs	r0, r3
 8008aec:	46bd      	mov	sp, r7
 8008aee:	b002      	add	sp, #8
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	46c0      	nop			@ (mov r8, r8)
 8008af4:	080099f8 	.word	0x080099f8

08008af8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8008af8:	b590      	push	{r4, r7, lr}
 8008afa:	b083      	sub	sp, #12
 8008afc:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8008afe:	2300      	movs	r3, #0
 8008b00:	607b      	str	r3, [r7, #4]
 8008b02:	2300      	movs	r3, #0
 8008b04:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8008b06:	f7ff ff23 	bl	8008950 <LL_RCC_PLL_GetMainSource>
 8008b0a:	0003      	movs	r3, r0
 8008b0c:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d005      	beq.n	8008b20 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8008b14:	683a      	ldr	r2, [r7, #0]
 8008b16:	2380      	movs	r3, #128	@ 0x80
 8008b18:	025b      	lsls	r3, r3, #9
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d003      	beq.n	8008b26 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8008b1e:	e005      	b.n	8008b2c <RCC_PLL_GetFreqDomain_SYS+0x34>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8008b20:	4b0f      	ldr	r3, [pc, #60]	@ (8008b60 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 8008b22:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8008b24:	e005      	b.n	8008b32 <RCC_PLL_GetFreqDomain_SYS+0x3a>
      pllinputfreq = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8008b26:	4b0f      	ldr	r3, [pc, #60]	@ (8008b64 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 8008b28:	607b      	str	r3, [r7, #4]
      break;
 8008b2a:	e002      	b.n	8008b32 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8008b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8008b60 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 8008b2e:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8008b30:	46c0      	nop			@ (mov r8, r8)
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8008b32:	f7ff ff25 	bl	8008980 <LL_RCC_PLL_GetPrediv>
 8008b36:	0003      	movs	r3, r0
 8008b38:	3301      	adds	r3, #1
 8008b3a:	0019      	movs	r1, r3
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f7f7 fae3 	bl	8000108 <__udivsi3>
 8008b42:	0003      	movs	r3, r0
 8008b44:	001c      	movs	r4, r3
 8008b46:	f7ff ff0f 	bl	8008968 <LL_RCC_PLL_GetMultiplicator>
 8008b4a:	0003      	movs	r3, r0
 8008b4c:	0c9b      	lsrs	r3, r3, #18
 8008b4e:	220f      	movs	r2, #15
 8008b50:	4013      	ands	r3, r2
 8008b52:	3302      	adds	r3, #2
 8008b54:	4363      	muls	r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8008b56:	0018      	movs	r0, r3
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	b003      	add	sp, #12
 8008b5c:	bd90      	pop	{r4, r7, pc}
 8008b5e:	46c0      	nop			@ (mov r8, r8)
 8008b60:	003d0900 	.word	0x003d0900
 8008b64:	007a1200 	.word	0x007a1200

08008b68 <LL_TIM_SetPrescaler>:
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	683a      	ldr	r2, [r7, #0]
 8008b76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008b78:	46c0      	nop			@ (mov r8, r8)
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	b002      	add	sp, #8
 8008b7e:	bd80      	pop	{r7, pc}

08008b80 <LL_TIM_SetAutoReload>:
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b082      	sub	sp, #8
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8008b90:	46c0      	nop			@ (mov r8, r8)
 8008b92:	46bd      	mov	sp, r7
 8008b94:	b002      	add	sp, #8
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <LL_TIM_SetRepetitionCounter>:
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b082      	sub	sp, #8
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	683a      	ldr	r2, [r7, #0]
 8008ba6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008ba8:	46c0      	nop			@ (mov r8, r8)
 8008baa:	46bd      	mov	sp, r7
 8008bac:	b002      	add	sp, #8
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <LL_TIM_OC_SetCompareCH1>:
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	683a      	ldr	r2, [r7, #0]
 8008bbe:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8008bc0:	46c0      	nop			@ (mov r8, r8)
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	b002      	add	sp, #8
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <LL_TIM_OC_SetCompareCH2>:
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	683a      	ldr	r2, [r7, #0]
 8008bd6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008bd8:	46c0      	nop			@ (mov r8, r8)
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	b002      	add	sp, #8
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <LL_TIM_OC_SetCompareCH3>:
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	683a      	ldr	r2, [r7, #0]
 8008bee:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8008bf0:	46c0      	nop			@ (mov r8, r8)
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	b002      	add	sp, #8
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <LL_TIM_OC_SetCompareCH4>:
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	683a      	ldr	r2, [r7, #0]
 8008c06:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8008c08:	46c0      	nop			@ (mov r8, r8)
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	b002      	add	sp, #8
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	695b      	ldr	r3, [r3, #20]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	431a      	orrs	r2, r3
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	615a      	str	r2, [r3, #20]
}
 8008c24:	46c0      	nop			@ (mov r8, r8)
 8008c26:	46bd      	mov	sp, r7
 8008c28:	b002      	add	sp, #8
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	4a30      	ldr	r2, [pc, #192]	@ (8008d00 <LL_TIM_Init+0xd4>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d003      	beq.n	8008c4c <LL_TIM_Init+0x20>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a2f      	ldr	r2, [pc, #188]	@ (8008d04 <LL_TIM_Init+0xd8>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d107      	bne.n	8008c5c <LL_TIM_Init+0x30>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2270      	movs	r2, #112	@ 0x70
 8008c50:	4393      	bics	r3, r2
 8008c52:	001a      	movs	r2, r3
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	4a28      	ldr	r2, [pc, #160]	@ (8008d00 <LL_TIM_Init+0xd4>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d013      	beq.n	8008c8c <LL_TIM_Init+0x60>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	4a27      	ldr	r2, [pc, #156]	@ (8008d04 <LL_TIM_Init+0xd8>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d00f      	beq.n	8008c8c <LL_TIM_Init+0x60>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a26      	ldr	r2, [pc, #152]	@ (8008d08 <LL_TIM_Init+0xdc>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d00b      	beq.n	8008c8c <LL_TIM_Init+0x60>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4a25      	ldr	r2, [pc, #148]	@ (8008d0c <LL_TIM_Init+0xe0>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d007      	beq.n	8008c8c <LL_TIM_Init+0x60>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	4a24      	ldr	r2, [pc, #144]	@ (8008d10 <LL_TIM_Init+0xe4>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d003      	beq.n	8008c8c <LL_TIM_Init+0x60>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a23      	ldr	r2, [pc, #140]	@ (8008d14 <LL_TIM_Init+0xe8>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d106      	bne.n	8008c9a <LL_TIM_Init+0x6e>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	4a22      	ldr	r2, [pc, #136]	@ (8008d18 <LL_TIM_Init+0xec>)
 8008c90:	401a      	ands	r2, r3
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	4313      	orrs	r3, r2
 8008c98:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	68fa      	ldr	r2, [r7, #12]
 8008c9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	689a      	ldr	r2, [r3, #8]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	0011      	movs	r1, r2
 8008ca8:	0018      	movs	r0, r3
 8008caa:	f7ff ff69 	bl	8008b80 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	881b      	ldrh	r3, [r3, #0]
 8008cb2:	001a      	movs	r2, r3
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	0011      	movs	r1, r2
 8008cb8:	0018      	movs	r0, r3
 8008cba:	f7ff ff55 	bl	8008b68 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4a0f      	ldr	r2, [pc, #60]	@ (8008d00 <LL_TIM_Init+0xd4>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d00b      	beq.n	8008cde <LL_TIM_Init+0xb2>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a10      	ldr	r2, [pc, #64]	@ (8008d0c <LL_TIM_Init+0xe0>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d007      	beq.n	8008cde <LL_TIM_Init+0xb2>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4a0f      	ldr	r2, [pc, #60]	@ (8008d10 <LL_TIM_Init+0xe4>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d003      	beq.n	8008cde <LL_TIM_Init+0xb2>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	4a0e      	ldr	r2, [pc, #56]	@ (8008d14 <LL_TIM_Init+0xe8>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d106      	bne.n	8008cec <LL_TIM_Init+0xc0>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	691a      	ldr	r2, [r3, #16]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	0011      	movs	r1, r2
 8008ce6:	0018      	movs	r0, r3
 8008ce8:	f7ff ff56 	bl	8008b98 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	0018      	movs	r0, r3
 8008cf0:	f7ff ff8e 	bl	8008c10 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	0018      	movs	r0, r3
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	b004      	add	sp, #16
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	46c0      	nop			@ (mov r8, r8)
 8008d00:	40012c00 	.word	0x40012c00
 8008d04:	40000400 	.word	0x40000400
 8008d08:	40002000 	.word	0x40002000
 8008d0c:	40014000 	.word	0x40014000
 8008d10:	40014400 	.word	0x40014400
 8008d14:	40014800 	.word	0x40014800
 8008d18:	fffffcff 	.word	0xfffffcff

08008d1c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8008d1c:	b590      	push	{r4, r7, lr}
 8008d1e:	b087      	sub	sp, #28
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8008d28:	2317      	movs	r3, #23
 8008d2a:	18fb      	adds	r3, r7, r3
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 8008d30:	68ba      	ldr	r2, [r7, #8]
 8008d32:	2380      	movs	r3, #128	@ 0x80
 8008d34:	015b      	lsls	r3, r3, #5
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d036      	beq.n	8008da8 <LL_TIM_OC_Init+0x8c>
 8008d3a:	68ba      	ldr	r2, [r7, #8]
 8008d3c:	2380      	movs	r3, #128	@ 0x80
 8008d3e:	015b      	lsls	r3, r3, #5
 8008d40:	429a      	cmp	r2, r3
 8008d42:	d83c      	bhi.n	8008dbe <LL_TIM_OC_Init+0xa2>
 8008d44:	68ba      	ldr	r2, [r7, #8]
 8008d46:	2380      	movs	r3, #128	@ 0x80
 8008d48:	005b      	lsls	r3, r3, #1
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d021      	beq.n	8008d92 <LL_TIM_OC_Init+0x76>
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	2380      	movs	r3, #128	@ 0x80
 8008d52:	005b      	lsls	r3, r3, #1
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d832      	bhi.n	8008dbe <LL_TIM_OC_Init+0xa2>
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	2b01      	cmp	r3, #1
 8008d5c:	d003      	beq.n	8008d66 <LL_TIM_OC_Init+0x4a>
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	2b10      	cmp	r3, #16
 8008d62:	d00b      	beq.n	8008d7c <LL_TIM_OC_Init+0x60>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8008d64:	e02b      	b.n	8008dbe <LL_TIM_OC_Init+0xa2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8008d66:	2317      	movs	r3, #23
 8008d68:	18fc      	adds	r4, r7, r3
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	0011      	movs	r1, r2
 8008d70:	0018      	movs	r0, r3
 8008d72:	f000 f879 	bl	8008e68 <OC1Config>
 8008d76:	0003      	movs	r3, r0
 8008d78:	7023      	strb	r3, [r4, #0]
      break;
 8008d7a:	e021      	b.n	8008dc0 <LL_TIM_OC_Init+0xa4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8008d7c:	2317      	movs	r3, #23
 8008d7e:	18fc      	adds	r4, r7, r3
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	0011      	movs	r1, r2
 8008d86:	0018      	movs	r0, r3
 8008d88:	f000 f8f2 	bl	8008f70 <OC2Config>
 8008d8c:	0003      	movs	r3, r0
 8008d8e:	7023      	strb	r3, [r4, #0]
      break;
 8008d90:	e016      	b.n	8008dc0 <LL_TIM_OC_Init+0xa4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8008d92:	2317      	movs	r3, #23
 8008d94:	18fc      	adds	r4, r7, r3
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	0011      	movs	r1, r2
 8008d9c:	0018      	movs	r0, r3
 8008d9e:	f000 f971 	bl	8009084 <OC3Config>
 8008da2:	0003      	movs	r3, r0
 8008da4:	7023      	strb	r3, [r4, #0]
      break;
 8008da6:	e00b      	b.n	8008dc0 <LL_TIM_OC_Init+0xa4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8008da8:	2317      	movs	r3, #23
 8008daa:	18fc      	adds	r4, r7, r3
 8008dac:	687a      	ldr	r2, [r7, #4]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	0011      	movs	r1, r2
 8008db2:	0018      	movs	r0, r3
 8008db4:	f000 f9f0 	bl	8009198 <OC4Config>
 8008db8:	0003      	movs	r3, r0
 8008dba:	7023      	strb	r3, [r4, #0]
      break;
 8008dbc:	e000      	b.n	8008dc0 <LL_TIM_OC_Init+0xa4>
      break;
 8008dbe:	46c0      	nop			@ (mov r8, r8)
  }

  return result;
 8008dc0:	2317      	movs	r3, #23
 8008dc2:	18fb      	adds	r3, r7, r3
 8008dc4:	781b      	ldrb	r3, [r3, #0]
}
 8008dc6:	0018      	movs	r0, r3
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	b007      	add	sp, #28
 8008dcc:	bd90      	pop	{r4, r7, pc}
	...

08008dd0 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	22ff      	movs	r2, #255	@ 0xff
 8008de2:	4393      	bics	r3, r2
 8008de4:	683a      	ldr	r2, [r7, #0]
 8008de6:	7b12      	ldrb	r2, [r2, #12]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	4a18      	ldr	r2, [pc, #96]	@ (8008e50 <LL_TIM_BDTR_Init+0x80>)
 8008df0:	401a      	ands	r2, r3
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	4a15      	ldr	r2, [pc, #84]	@ (8008e54 <LL_TIM_BDTR_Init+0x84>)
 8008dfe:	401a      	ands	r2, r3
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	4313      	orrs	r3, r2
 8008e06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	4a13      	ldr	r2, [pc, #76]	@ (8008e58 <LL_TIM_BDTR_Init+0x88>)
 8008e0c:	401a      	ands	r2, r3
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	4a10      	ldr	r2, [pc, #64]	@ (8008e5c <LL_TIM_BDTR_Init+0x8c>)
 8008e1a:	4013      	ands	r3, r2
 8008e1c:	683a      	ldr	r2, [r7, #0]
 8008e1e:	89d2      	ldrh	r2, [r2, #14]
 8008e20:	4313      	orrs	r3, r2
 8008e22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	4a0e      	ldr	r2, [pc, #56]	@ (8008e60 <LL_TIM_BDTR_Init+0x90>)
 8008e28:	401a      	ands	r2, r3
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	691b      	ldr	r3, [r3, #16]
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	4a0b      	ldr	r2, [pc, #44]	@ (8008e64 <LL_TIM_BDTR_Init+0x94>)
 8008e36:	401a      	ands	r2, r3
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	695b      	ldr	r3, [r3, #20]
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	68fa      	ldr	r2, [r7, #12]
 8008e44:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	0018      	movs	r0, r3
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	b004      	add	sp, #16
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	fffffcff 	.word	0xfffffcff
 8008e54:	fffffbff 	.word	0xfffffbff
 8008e58:	fffff7ff 	.word	0xfffff7ff
 8008e5c:	ffffefff 	.word	0xffffefff
 8008e60:	ffffdfff 	.word	0xffffdfff
 8008e64:	ffffbfff 	.word	0xffffbfff

08008e68 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b086      	sub	sp, #24
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6a1b      	ldr	r3, [r3, #32]
 8008e76:	2201      	movs	r2, #1
 8008e78:	4393      	bics	r3, r2
 8008e7a:	001a      	movs	r2, r3
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a1b      	ldr	r3, [r3, #32]
 8008e84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	699b      	ldr	r3, [r3, #24]
 8008e90:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2203      	movs	r2, #3
 8008e96:	4393      	bics	r3, r2
 8008e98:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2270      	movs	r2, #112	@ 0x70
 8008e9e:	4393      	bics	r3, r2
 8008ea0:	001a      	movs	r2, r3
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	2202      	movs	r2, #2
 8008eae:	4393      	bics	r3, r2
 8008eb0:	001a      	movs	r2, r3
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	691b      	ldr	r3, [r3, #16]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	4393      	bics	r3, r2
 8008ec0:	001a      	movs	r2, r3
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a22      	ldr	r2, [pc, #136]	@ (8008f58 <OC1Config+0xf0>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d00b      	beq.n	8008eea <OC1Config+0x82>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4a21      	ldr	r2, [pc, #132]	@ (8008f5c <OC1Config+0xf4>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d007      	beq.n	8008eea <OC1Config+0x82>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4a20      	ldr	r2, [pc, #128]	@ (8008f60 <OC1Config+0xf8>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d003      	beq.n	8008eea <OC1Config+0x82>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8008f64 <OC1Config+0xfc>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d120      	bne.n	8008f2c <OC1Config+0xc4>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	2208      	movs	r2, #8
 8008eee:	4393      	bics	r3, r2
 8008ef0:	001a      	movs	r2, r3
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	695b      	ldr	r3, [r3, #20]
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	2204      	movs	r2, #4
 8008f00:	4393      	bics	r3, r2
 8008f02:	001a      	movs	r2, r3
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	009b      	lsls	r3, r3, #2
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	4a15      	ldr	r2, [pc, #84]	@ (8008f68 <OC1Config+0x100>)
 8008f12:	401a      	ands	r2, r3
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	4a13      	ldr	r2, [pc, #76]	@ (8008f6c <OC1Config+0x104>)
 8008f20:	401a      	ands	r2, r3
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	69db      	ldr	r3, [r3, #28]
 8008f26:	005b      	lsls	r3, r3, #1
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	693a      	ldr	r2, [r7, #16]
 8008f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	68fa      	ldr	r2, [r7, #12]
 8008f36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	68da      	ldr	r2, [r3, #12]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	0011      	movs	r1, r2
 8008f40:	0018      	movs	r0, r3
 8008f42:	f7ff fe35 	bl	8008bb0 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	697a      	ldr	r2, [r7, #20]
 8008f4a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	0018      	movs	r0, r3
 8008f50:	46bd      	mov	sp, r7
 8008f52:	b006      	add	sp, #24
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	46c0      	nop			@ (mov r8, r8)
 8008f58:	40012c00 	.word	0x40012c00
 8008f5c:	40014000 	.word	0x40014000
 8008f60:	40014400 	.word	0x40014400
 8008f64:	40014800 	.word	0x40014800
 8008f68:	fffffeff 	.word	0xfffffeff
 8008f6c:	fffffdff 	.word	0xfffffdff

08008f70 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b086      	sub	sp, #24
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	2210      	movs	r2, #16
 8008f80:	4393      	bics	r3, r2
 8008f82:	001a      	movs	r2, r3
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6a1b      	ldr	r3, [r3, #32]
 8008f8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	699b      	ldr	r3, [r3, #24]
 8008f98:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	4a31      	ldr	r2, [pc, #196]	@ (8009064 <OC2Config+0xf4>)
 8008f9e:	4013      	ands	r3, r2
 8008fa0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	4a30      	ldr	r2, [pc, #192]	@ (8009068 <OC2Config+0xf8>)
 8008fa6:	401a      	ands	r2, r3
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	021b      	lsls	r3, r3, #8
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	2220      	movs	r2, #32
 8008fb6:	4393      	bics	r3, r2
 8008fb8:	001a      	movs	r2, r3
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	691b      	ldr	r3, [r3, #16]
 8008fbe:	011b      	lsls	r3, r3, #4
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	2210      	movs	r2, #16
 8008fc8:	4393      	bics	r3, r2
 8008fca:	001a      	movs	r2, r3
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	011b      	lsls	r3, r3, #4
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a24      	ldr	r2, [pc, #144]	@ (800906c <OC2Config+0xfc>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d00b      	beq.n	8008ff6 <OC2Config+0x86>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a23      	ldr	r2, [pc, #140]	@ (8009070 <OC2Config+0x100>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d007      	beq.n	8008ff6 <OC2Config+0x86>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a22      	ldr	r2, [pc, #136]	@ (8009074 <OC2Config+0x104>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d003      	beq.n	8008ff6 <OC2Config+0x86>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a21      	ldr	r2, [pc, #132]	@ (8009078 <OC2Config+0x108>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d121      	bne.n	800903a <OC2Config+0xca>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	2280      	movs	r2, #128	@ 0x80
 8008ffa:	4393      	bics	r3, r2
 8008ffc:	001a      	movs	r2, r3
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	695b      	ldr	r3, [r3, #20]
 8009002:	019b      	lsls	r3, r3, #6
 8009004:	4313      	orrs	r3, r2
 8009006:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	2240      	movs	r2, #64	@ 0x40
 800900c:	4393      	bics	r3, r2
 800900e:	001a      	movs	r2, r3
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	019b      	lsls	r3, r3, #6
 8009016:	4313      	orrs	r3, r2
 8009018:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	4a17      	ldr	r2, [pc, #92]	@ (800907c <OC2Config+0x10c>)
 800901e:	401a      	ands	r2, r3
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	4313      	orrs	r3, r2
 8009028:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	4a14      	ldr	r2, [pc, #80]	@ (8009080 <OC2Config+0x110>)
 800902e:	401a      	ands	r2, r3
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	69db      	ldr	r3, [r3, #28]
 8009034:	00db      	lsls	r3, r3, #3
 8009036:	4313      	orrs	r3, r2
 8009038:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	693a      	ldr	r2, [r7, #16]
 800903e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	68da      	ldr	r2, [r3, #12]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	0011      	movs	r1, r2
 800904e:	0018      	movs	r0, r3
 8009050:	f7ff fdba 	bl	8008bc8 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	697a      	ldr	r2, [r7, #20]
 8009058:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800905a:	2300      	movs	r3, #0
}
 800905c:	0018      	movs	r0, r3
 800905e:	46bd      	mov	sp, r7
 8009060:	b006      	add	sp, #24
 8009062:	bd80      	pop	{r7, pc}
 8009064:	fffffcff 	.word	0xfffffcff
 8009068:	ffff8fff 	.word	0xffff8fff
 800906c:	40012c00 	.word	0x40012c00
 8009070:	40014000 	.word	0x40014000
 8009074:	40014400 	.word	0x40014400
 8009078:	40014800 	.word	0x40014800
 800907c:	fffffbff 	.word	0xfffffbff
 8009080:	fffff7ff 	.word	0xfffff7ff

08009084 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b086      	sub	sp, #24
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a1b      	ldr	r3, [r3, #32]
 8009092:	4a37      	ldr	r2, [pc, #220]	@ (8009170 <OC3Config+0xec>)
 8009094:	401a      	ands	r2, r3
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a1b      	ldr	r3, [r3, #32]
 800909e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	69db      	ldr	r3, [r3, #28]
 80090aa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2203      	movs	r2, #3
 80090b0:	4393      	bics	r3, r2
 80090b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2270      	movs	r2, #112	@ 0x70
 80090b8:	4393      	bics	r3, r2
 80090ba:	001a      	movs	r2, r3
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4313      	orrs	r3, r2
 80090c2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	4a2b      	ldr	r2, [pc, #172]	@ (8009174 <OC3Config+0xf0>)
 80090c8:	401a      	ands	r2, r3
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	691b      	ldr	r3, [r3, #16]
 80090ce:	021b      	lsls	r3, r3, #8
 80090d0:	4313      	orrs	r3, r2
 80090d2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	4a26      	ldr	r2, [pc, #152]	@ (8009170 <OC3Config+0xec>)
 80090d8:	401a      	ands	r2, r3
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	021b      	lsls	r3, r3, #8
 80090e0:	4313      	orrs	r3, r2
 80090e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a24      	ldr	r2, [pc, #144]	@ (8009178 <OC3Config+0xf4>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d00b      	beq.n	8009104 <OC3Config+0x80>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a23      	ldr	r2, [pc, #140]	@ (800917c <OC3Config+0xf8>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d007      	beq.n	8009104 <OC3Config+0x80>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a22      	ldr	r2, [pc, #136]	@ (8009180 <OC3Config+0xfc>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d003      	beq.n	8009104 <OC3Config+0x80>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a21      	ldr	r2, [pc, #132]	@ (8009184 <OC3Config+0x100>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d11f      	bne.n	8009144 <OC3Config+0xc0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	4a20      	ldr	r2, [pc, #128]	@ (8009188 <OC3Config+0x104>)
 8009108:	401a      	ands	r2, r3
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	695b      	ldr	r3, [r3, #20]
 800910e:	029b      	lsls	r3, r3, #10
 8009110:	4313      	orrs	r3, r2
 8009112:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	4a1d      	ldr	r2, [pc, #116]	@ (800918c <OC3Config+0x108>)
 8009118:	401a      	ands	r2, r3
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	029b      	lsls	r3, r3, #10
 8009120:	4313      	orrs	r3, r2
 8009122:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	4a1a      	ldr	r2, [pc, #104]	@ (8009190 <OC3Config+0x10c>)
 8009128:	401a      	ands	r2, r3
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	699b      	ldr	r3, [r3, #24]
 800912e:	011b      	lsls	r3, r3, #4
 8009130:	4313      	orrs	r3, r2
 8009132:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	4a17      	ldr	r2, [pc, #92]	@ (8009194 <OC3Config+0x110>)
 8009138:	401a      	ands	r2, r3
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	69db      	ldr	r3, [r3, #28]
 800913e:	015b      	lsls	r3, r3, #5
 8009140:	4313      	orrs	r3, r2
 8009142:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	68fa      	ldr	r2, [r7, #12]
 800914e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	68da      	ldr	r2, [r3, #12]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	0011      	movs	r1, r2
 8009158:	0018      	movs	r0, r3
 800915a:	f7ff fd41 	bl	8008be0 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	697a      	ldr	r2, [r7, #20]
 8009162:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009164:	2300      	movs	r3, #0
}
 8009166:	0018      	movs	r0, r3
 8009168:	46bd      	mov	sp, r7
 800916a:	b006      	add	sp, #24
 800916c:	bd80      	pop	{r7, pc}
 800916e:	46c0      	nop			@ (mov r8, r8)
 8009170:	fffffeff 	.word	0xfffffeff
 8009174:	fffffdff 	.word	0xfffffdff
 8009178:	40012c00 	.word	0x40012c00
 800917c:	40014000 	.word	0x40014000
 8009180:	40014400 	.word	0x40014400
 8009184:	40014800 	.word	0x40014800
 8009188:	fffff7ff 	.word	0xfffff7ff
 800918c:	fffffbff 	.word	0xfffffbff
 8009190:	ffffefff 	.word	0xffffefff
 8009194:	ffffdfff 	.word	0xffffdfff

08009198 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b086      	sub	sp, #24
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	4a2b      	ldr	r2, [pc, #172]	@ (8009254 <OC4Config+0xbc>)
 80091a8:	401a      	ands	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a1b      	ldr	r3, [r3, #32]
 80091b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	69db      	ldr	r3, [r3, #28]
 80091be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	4a25      	ldr	r2, [pc, #148]	@ (8009258 <OC4Config+0xc0>)
 80091c4:	4013      	ands	r3, r2
 80091c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	4a24      	ldr	r2, [pc, #144]	@ (800925c <OC4Config+0xc4>)
 80091cc:	401a      	ands	r2, r3
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	021b      	lsls	r3, r3, #8
 80091d4:	4313      	orrs	r3, r2
 80091d6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	4a21      	ldr	r2, [pc, #132]	@ (8009260 <OC4Config+0xc8>)
 80091dc:	401a      	ands	r2, r3
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	691b      	ldr	r3, [r3, #16]
 80091e2:	031b      	lsls	r3, r3, #12
 80091e4:	4313      	orrs	r3, r2
 80091e6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	4a1a      	ldr	r2, [pc, #104]	@ (8009254 <OC4Config+0xbc>)
 80091ec:	401a      	ands	r2, r3
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	031b      	lsls	r3, r3, #12
 80091f4:	4313      	orrs	r3, r2
 80091f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a1a      	ldr	r2, [pc, #104]	@ (8009264 <OC4Config+0xcc>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d00b      	beq.n	8009218 <OC4Config+0x80>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a19      	ldr	r2, [pc, #100]	@ (8009268 <OC4Config+0xd0>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d007      	beq.n	8009218 <OC4Config+0x80>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a18      	ldr	r2, [pc, #96]	@ (800926c <OC4Config+0xd4>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d003      	beq.n	8009218 <OC4Config+0x80>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	4a17      	ldr	r2, [pc, #92]	@ (8009270 <OC4Config+0xd8>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d107      	bne.n	8009228 <OC4Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	4a16      	ldr	r2, [pc, #88]	@ (8009274 <OC4Config+0xdc>)
 800921c:	401a      	ands	r2, r3
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	699b      	ldr	r3, [r3, #24]
 8009222:	019b      	lsls	r3, r3, #6
 8009224:	4313      	orrs	r3, r2
 8009226:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	697a      	ldr	r2, [r7, #20]
 800922c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	68fa      	ldr	r2, [r7, #12]
 8009232:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	68da      	ldr	r2, [r3, #12]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	0011      	movs	r1, r2
 800923c:	0018      	movs	r0, r3
 800923e:	f7ff fcdb 	bl	8008bf8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	693a      	ldr	r2, [r7, #16]
 8009246:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009248:	2300      	movs	r3, #0
}
 800924a:	0018      	movs	r0, r3
 800924c:	46bd      	mov	sp, r7
 800924e:	b006      	add	sp, #24
 8009250:	bd80      	pop	{r7, pc}
 8009252:	46c0      	nop			@ (mov r8, r8)
 8009254:	ffffefff 	.word	0xffffefff
 8009258:	fffffcff 	.word	0xfffffcff
 800925c:	ffff8fff 	.word	0xffff8fff
 8009260:	ffffdfff 	.word	0xffffdfff
 8009264:	40012c00 	.word	0x40012c00
 8009268:	40014000 	.word	0x40014000
 800926c:	40014400 	.word	0x40014400
 8009270:	40014800 	.word	0x40014800
 8009274:	ffffbfff 	.word	0xffffbfff

08009278 <LL_USART_IsEnabled>:
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b082      	sub	sp, #8
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	2201      	movs	r2, #1
 8009286:	4013      	ands	r3, r2
 8009288:	2b01      	cmp	r3, #1
 800928a:	d101      	bne.n	8009290 <LL_USART_IsEnabled+0x18>
 800928c:	2301      	movs	r3, #1
 800928e:	e000      	b.n	8009292 <LL_USART_IsEnabled+0x1a>
 8009290:	2300      	movs	r3, #0
}
 8009292:	0018      	movs	r0, r3
 8009294:	46bd      	mov	sp, r7
 8009296:	b002      	add	sp, #8
 8009298:	bd80      	pop	{r7, pc}
	...

0800929c <LL_USART_SetStopBitsLength>:
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	4a05      	ldr	r2, [pc, #20]	@ (80092c0 <LL_USART_SetStopBitsLength+0x24>)
 80092ac:	401a      	ands	r2, r3
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	431a      	orrs	r2, r3
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	605a      	str	r2, [r3, #4]
}
 80092b6:	46c0      	nop			@ (mov r8, r8)
 80092b8:	46bd      	mov	sp, r7
 80092ba:	b002      	add	sp, #8
 80092bc:	bd80      	pop	{r7, pc}
 80092be:	46c0      	nop			@ (mov r8, r8)
 80092c0:	ffffcfff 	.word	0xffffcfff

080092c4 <LL_USART_SetHWFlowCtrl>:
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	4a05      	ldr	r2, [pc, #20]	@ (80092e8 <LL_USART_SetHWFlowCtrl+0x24>)
 80092d4:	401a      	ands	r2, r3
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	431a      	orrs	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	609a      	str	r2, [r3, #8]
}
 80092de:	46c0      	nop			@ (mov r8, r8)
 80092e0:	46bd      	mov	sp, r7
 80092e2:	b002      	add	sp, #8
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	46c0      	nop			@ (mov r8, r8)
 80092e8:	fffffcff 	.word	0xfffffcff

080092ec <LL_USART_SetBaudRate>:
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b086      	sub	sp, #24
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	607a      	str	r2, [r7, #4]
 80092f8:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	2380      	movs	r3, #128	@ 0x80
 80092fe:	021b      	lsls	r3, r3, #8
 8009300:	429a      	cmp	r2, r3
 8009302:	d11c      	bne.n	800933e <LL_USART_SetBaudRate+0x52>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	005a      	lsls	r2, r3, #1
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	085b      	lsrs	r3, r3, #1
 800930c:	18d3      	adds	r3, r2, r3
 800930e:	6839      	ldr	r1, [r7, #0]
 8009310:	0018      	movs	r0, r3
 8009312:	f7f6 fef9 	bl	8000108 <__udivsi3>
 8009316:	0003      	movs	r3, r0
 8009318:	b29b      	uxth	r3, r3
 800931a:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	4a10      	ldr	r2, [pc, #64]	@ (8009360 <LL_USART_SetBaudRate+0x74>)
 8009320:	4013      	ands	r3, r2
 8009322:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	085b      	lsrs	r3, r3, #1
 8009328:	b29b      	uxth	r3, r3
 800932a:	001a      	movs	r2, r3
 800932c:	2307      	movs	r3, #7
 800932e:	4013      	ands	r3, r2
 8009330:	693a      	ldr	r2, [r7, #16]
 8009332:	4313      	orrs	r3, r2
 8009334:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	693a      	ldr	r2, [r7, #16]
 800933a:	60da      	str	r2, [r3, #12]
}
 800933c:	e00c      	b.n	8009358 <LL_USART_SetBaudRate+0x6c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	085a      	lsrs	r2, r3, #1
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	18d3      	adds	r3, r2, r3
 8009346:	6839      	ldr	r1, [r7, #0]
 8009348:	0018      	movs	r0, r3
 800934a:	f7f6 fedd 	bl	8000108 <__udivsi3>
 800934e:	0003      	movs	r3, r0
 8009350:	b29b      	uxth	r3, r3
 8009352:	001a      	movs	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	60da      	str	r2, [r3, #12]
}
 8009358:	46c0      	nop			@ (mov r8, r8)
 800935a:	46bd      	mov	sp, r7
 800935c:	b006      	add	sp, #24
 800935e:	bd80      	pop	{r7, pc}
 8009360:	0000fff0 	.word	0x0000fff0

08009364 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8009364:	b590      	push	{r4, r7, lr}
 8009366:	b089      	sub	sp, #36	@ 0x24
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800936e:	231f      	movs	r3, #31
 8009370:	18fb      	adds	r3, r7, r3
 8009372:	2201      	movs	r2, #1
 8009374:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8009376:	2300      	movs	r3, #0
 8009378:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	0018      	movs	r0, r3
 800937e:	f7ff ff7b 	bl	8009278 <LL_USART_IsEnabled>
 8009382:	1e03      	subs	r3, r0, #0
 8009384:	d148      	bne.n	8009418 <LL_USART_Init+0xb4>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a27      	ldr	r2, [pc, #156]	@ (8009428 <LL_USART_Init+0xc4>)
 800938c:	401a      	ands	r2, r3
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	6859      	ldr	r1, [r3, #4]
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	4319      	orrs	r1, r3
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	4319      	orrs	r1, r3
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	699b      	ldr	r3, [r3, #24]
 80093a2:	430b      	orrs	r3, r1
 80093a4:	431a      	orrs	r2, r3
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	689a      	ldr	r2, [r3, #8]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	0011      	movs	r1, r2
 80093b2:	0018      	movs	r0, r3
 80093b4:	f7ff ff72 	bl	800929c <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	695a      	ldr	r2, [r3, #20]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	0011      	movs	r1, r2
 80093c0:	0018      	movs	r0, r3
 80093c2:	f7ff ff7f 	bl	80092c4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a18      	ldr	r2, [pc, #96]	@ (800942c <LL_USART_Init+0xc8>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d105      	bne.n	80093da <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80093ce:	2000      	movs	r0, #0
 80093d0:	f7ff fb00 	bl	80089d4 <LL_RCC_GetUSARTClockFreq>
 80093d4:	0003      	movs	r3, r0
 80093d6:	61bb      	str	r3, [r7, #24]
 80093d8:	e00b      	b.n	80093f2 <LL_USART_Init+0x8e>
    }
#if defined(USART2)
    else if (USARTx == USART2)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	4a14      	ldr	r2, [pc, #80]	@ (8009430 <LL_USART_Init+0xcc>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d107      	bne.n	80093f2 <LL_USART_Init+0x8e>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80093e2:	240c      	movs	r4, #12
 80093e4:	193b      	adds	r3, r7, r4
 80093e6:	0018      	movs	r0, r3
 80093e8:	f7ff fad6 	bl	8008998 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80093ec:	193b      	adds	r3, r7, r4
 80093ee:	689b      	ldr	r3, [r3, #8]
 80093f0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d00f      	beq.n	8009418 <LL_USART_Init+0xb4>
        && (USART_InitStruct->BaudRate != 0U))
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d00b      	beq.n	8009418 <LL_USART_Init+0xb4>
    {
      status = SUCCESS;
 8009400:	231f      	movs	r3, #31
 8009402:	18fb      	adds	r3, r7, r3
 8009404:	2200      	movs	r2, #0
 8009406:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8009410:	69b9      	ldr	r1, [r7, #24]
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f7ff ff6a 	bl	80092ec <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8009418:	231f      	movs	r3, #31
 800941a:	18fb      	adds	r3, r7, r3
 800941c:	781b      	ldrb	r3, [r3, #0]
}
 800941e:	0018      	movs	r0, r3
 8009420:	46bd      	mov	sp, r7
 8009422:	b009      	add	sp, #36	@ 0x24
 8009424:	bd90      	pop	{r4, r7, pc}
 8009426:	46c0      	nop			@ (mov r8, r8)
 8009428:	ffff69f3 	.word	0xffff69f3
 800942c:	40013800 	.word	0x40013800
 8009430:	40004400 	.word	0x40004400

08009434 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b082      	sub	sp, #8
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800943e:	6839      	ldr	r1, [r7, #0]
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f7f6 fe61 	bl	8000108 <__udivsi3>
 8009446:	0003      	movs	r3, r0
 8009448:	001a      	movs	r2, r3
 800944a:	4b06      	ldr	r3, [pc, #24]	@ (8009464 <LL_InitTick+0x30>)
 800944c:	3a01      	subs	r2, #1
 800944e:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8009450:	4b04      	ldr	r3, [pc, #16]	@ (8009464 <LL_InitTick+0x30>)
 8009452:	2200      	movs	r2, #0
 8009454:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009456:	4b03      	ldr	r3, [pc, #12]	@ (8009464 <LL_InitTick+0x30>)
 8009458:	2205      	movs	r2, #5
 800945a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800945c:	46c0      	nop			@ (mov r8, r8)
 800945e:	46bd      	mov	sp, r7
 8009460:	b002      	add	sp, #8
 8009462:	bd80      	pop	{r7, pc}
 8009464:	e000e010 	.word	0xe000e010

08009468 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8009470:	23fa      	movs	r3, #250	@ 0xfa
 8009472:	009a      	lsls	r2, r3, #2
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	0011      	movs	r1, r2
 8009478:	0018      	movs	r0, r3
 800947a:	f7ff ffdb 	bl	8009434 <LL_InitTick>
}
 800947e:	46c0      	nop			@ (mov r8, r8)
 8009480:	46bd      	mov	sp, r7
 8009482:	b002      	add	sp, #8
 8009484:	bd80      	pop	{r7, pc}
	...

08009488 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8009490:	4b03      	ldr	r3, [pc, #12]	@ (80094a0 <LL_SetSystemCoreClock+0x18>)
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	601a      	str	r2, [r3, #0]
}
 8009496:	46c0      	nop			@ (mov r8, r8)
 8009498:	46bd      	mov	sp, r7
 800949a:	b002      	add	sp, #8
 800949c:	bd80      	pop	{r7, pc}
 800949e:	46c0      	nop			@ (mov r8, r8)
 80094a0:	20000000 	.word	0x20000000

080094a4 <memset>:
 80094a4:	0003      	movs	r3, r0
 80094a6:	1882      	adds	r2, r0, r2
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d100      	bne.n	80094ae <memset+0xa>
 80094ac:	4770      	bx	lr
 80094ae:	7019      	strb	r1, [r3, #0]
 80094b0:	3301      	adds	r3, #1
 80094b2:	e7f9      	b.n	80094a8 <memset+0x4>

080094b4 <__errno>:
 80094b4:	4b01      	ldr	r3, [pc, #4]	@ (80094bc <__errno+0x8>)
 80094b6:	6818      	ldr	r0, [r3, #0]
 80094b8:	4770      	bx	lr
 80094ba:	46c0      	nop			@ (mov r8, r8)
 80094bc:	20000004 	.word	0x20000004

080094c0 <__libc_init_array>:
 80094c0:	b570      	push	{r4, r5, r6, lr}
 80094c2:	2600      	movs	r6, #0
 80094c4:	4c0c      	ldr	r4, [pc, #48]	@ (80094f8 <__libc_init_array+0x38>)
 80094c6:	4d0d      	ldr	r5, [pc, #52]	@ (80094fc <__libc_init_array+0x3c>)
 80094c8:	1b64      	subs	r4, r4, r5
 80094ca:	10a4      	asrs	r4, r4, #2
 80094cc:	42a6      	cmp	r6, r4
 80094ce:	d109      	bne.n	80094e4 <__libc_init_array+0x24>
 80094d0:	2600      	movs	r6, #0
 80094d2:	f000 f8b3 	bl	800963c <_init>
 80094d6:	4c0a      	ldr	r4, [pc, #40]	@ (8009500 <__libc_init_array+0x40>)
 80094d8:	4d0a      	ldr	r5, [pc, #40]	@ (8009504 <__libc_init_array+0x44>)
 80094da:	1b64      	subs	r4, r4, r5
 80094dc:	10a4      	asrs	r4, r4, #2
 80094de:	42a6      	cmp	r6, r4
 80094e0:	d105      	bne.n	80094ee <__libc_init_array+0x2e>
 80094e2:	bd70      	pop	{r4, r5, r6, pc}
 80094e4:	00b3      	lsls	r3, r6, #2
 80094e6:	58eb      	ldr	r3, [r5, r3]
 80094e8:	4798      	blx	r3
 80094ea:	3601      	adds	r6, #1
 80094ec:	e7ee      	b.n	80094cc <__libc_init_array+0xc>
 80094ee:	00b3      	lsls	r3, r6, #2
 80094f0:	58eb      	ldr	r3, [r5, r3]
 80094f2:	4798      	blx	r3
 80094f4:	3601      	adds	r6, #1
 80094f6:	e7f2      	b.n	80094de <__libc_init_array+0x1e>
 80094f8:	08009b18 	.word	0x08009b18
 80094fc:	08009b18 	.word	0x08009b18
 8009500:	08009b1c 	.word	0x08009b1c
 8009504:	08009b18 	.word	0x08009b18

08009508 <memcpy>:
 8009508:	2300      	movs	r3, #0
 800950a:	b510      	push	{r4, lr}
 800950c:	429a      	cmp	r2, r3
 800950e:	d100      	bne.n	8009512 <memcpy+0xa>
 8009510:	bd10      	pop	{r4, pc}
 8009512:	5ccc      	ldrb	r4, [r1, r3]
 8009514:	54c4      	strb	r4, [r0, r3]
 8009516:	3301      	adds	r3, #1
 8009518:	e7f8      	b.n	800950c <memcpy+0x4>

0800951a <sqrtf>:
 800951a:	b570      	push	{r4, r5, r6, lr}
 800951c:	1c05      	adds	r5, r0, #0
 800951e:	f000 f819 	bl	8009554 <__ieee754_sqrtf>
 8009522:	1c29      	adds	r1, r5, #0
 8009524:	1c04      	adds	r4, r0, #0
 8009526:	1c28      	adds	r0, r5, #0
 8009528:	f7f7 fe9c 	bl	8001264 <__aeabi_fcmpun>
 800952c:	2800      	cmp	r0, #0
 800952e:	d10e      	bne.n	800954e <sqrtf+0x34>
 8009530:	2100      	movs	r1, #0
 8009532:	1c28      	adds	r0, r5, #0
 8009534:	f7f6 fe86 	bl	8000244 <__aeabi_fcmplt>
 8009538:	2800      	cmp	r0, #0
 800953a:	d008      	beq.n	800954e <sqrtf+0x34>
 800953c:	f7ff ffba 	bl	80094b4 <__errno>
 8009540:	2321      	movs	r3, #33	@ 0x21
 8009542:	2100      	movs	r1, #0
 8009544:	6003      	str	r3, [r0, #0]
 8009546:	1c08      	adds	r0, r1, #0
 8009548:	f7f7 f900 	bl	800074c <__aeabi_fdiv>
 800954c:	1c04      	adds	r4, r0, #0
 800954e:	1c20      	adds	r0, r4, #0
 8009550:	bd70      	pop	{r4, r5, r6, pc}
	...

08009554 <__ieee754_sqrtf>:
 8009554:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009556:	21ff      	movs	r1, #255	@ 0xff
 8009558:	0042      	lsls	r2, r0, #1
 800955a:	0003      	movs	r3, r0
 800955c:	1c04      	adds	r4, r0, #0
 800955e:	0852      	lsrs	r2, r2, #1
 8009560:	05c9      	lsls	r1, r1, #23
 8009562:	428a      	cmp	r2, r1
 8009564:	d309      	bcc.n	800957a <__ieee754_sqrtf+0x26>
 8009566:	1c01      	adds	r1, r0, #0
 8009568:	f7f7 fabe 	bl	8000ae8 <__aeabi_fmul>
 800956c:	1c01      	adds	r1, r0, #0
 800956e:	1c20      	adds	r0, r4, #0
 8009570:	f7f6 fefa 	bl	8000368 <__aeabi_fadd>
 8009574:	1c04      	adds	r4, r0, #0
 8009576:	1c20      	adds	r0, r4, #0
 8009578:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800957a:	2a00      	cmp	r2, #0
 800957c:	d0fb      	beq.n	8009576 <__ieee754_sqrtf+0x22>
 800957e:	2800      	cmp	r0, #0
 8009580:	da06      	bge.n	8009590 <__ieee754_sqrtf+0x3c>
 8009582:	1c01      	adds	r1, r0, #0
 8009584:	f7f7 fc0a 	bl	8000d9c <__aeabi_fsub>
 8009588:	1c01      	adds	r1, r0, #0
 800958a:	f7f7 f8df 	bl	800074c <__aeabi_fdiv>
 800958e:	e7f1      	b.n	8009574 <__ieee754_sqrtf+0x20>
 8009590:	0002      	movs	r2, r0
 8009592:	400a      	ands	r2, r1
 8009594:	4208      	tst	r0, r1
 8009596:	d040      	beq.n	800961a <__ieee754_sqrtf+0xc6>
 8009598:	15c1      	asrs	r1, r0, #23
 800959a:	2280      	movs	r2, #128	@ 0x80
 800959c:	000f      	movs	r7, r1
 800959e:	025b      	lsls	r3, r3, #9
 80095a0:	0a5b      	lsrs	r3, r3, #9
 80095a2:	0412      	lsls	r2, r2, #16
 80095a4:	3f7f      	subs	r7, #127	@ 0x7f
 80095a6:	4313      	orrs	r3, r2
 80095a8:	07c9      	lsls	r1, r1, #31
 80095aa:	d400      	bmi.n	80095ae <__ieee754_sqrtf+0x5a>
 80095ac:	005b      	lsls	r3, r3, #1
 80095ae:	2400      	movs	r4, #0
 80095b0:	2180      	movs	r1, #128	@ 0x80
 80095b2:	2019      	movs	r0, #25
 80095b4:	0026      	movs	r6, r4
 80095b6:	107f      	asrs	r7, r7, #1
 80095b8:	005b      	lsls	r3, r3, #1
 80095ba:	0449      	lsls	r1, r1, #17
 80095bc:	1875      	adds	r5, r6, r1
 80095be:	001a      	movs	r2, r3
 80095c0:	429d      	cmp	r5, r3
 80095c2:	dc02      	bgt.n	80095ca <__ieee754_sqrtf+0x76>
 80095c4:	186e      	adds	r6, r5, r1
 80095c6:	1b5a      	subs	r2, r3, r5
 80095c8:	1864      	adds	r4, r4, r1
 80095ca:	3801      	subs	r0, #1
 80095cc:	0053      	lsls	r3, r2, #1
 80095ce:	0849      	lsrs	r1, r1, #1
 80095d0:	2800      	cmp	r0, #0
 80095d2:	d1f3      	bne.n	80095bc <__ieee754_sqrtf+0x68>
 80095d4:	2a00      	cmp	r2, #0
 80095d6:	d019      	beq.n	800960c <__ieee754_sqrtf+0xb8>
 80095d8:	4d16      	ldr	r5, [pc, #88]	@ (8009634 <__ieee754_sqrtf+0xe0>)
 80095da:	4e17      	ldr	r6, [pc, #92]	@ (8009638 <__ieee754_sqrtf+0xe4>)
 80095dc:	6828      	ldr	r0, [r5, #0]
 80095de:	6831      	ldr	r1, [r6, #0]
 80095e0:	682b      	ldr	r3, [r5, #0]
 80095e2:	9301      	str	r3, [sp, #4]
 80095e4:	f7f7 fbda 	bl	8000d9c <__aeabi_fsub>
 80095e8:	1c01      	adds	r1, r0, #0
 80095ea:	9801      	ldr	r0, [sp, #4]
 80095ec:	f7f6 fe34 	bl	8000258 <__aeabi_fcmple>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	d00b      	beq.n	800960c <__ieee754_sqrtf+0xb8>
 80095f4:	6828      	ldr	r0, [r5, #0]
 80095f6:	6831      	ldr	r1, [r6, #0]
 80095f8:	f7f6 feb6 	bl	8000368 <__aeabi_fadd>
 80095fc:	682d      	ldr	r5, [r5, #0]
 80095fe:	1c01      	adds	r1, r0, #0
 8009600:	1c28      	adds	r0, r5, #0
 8009602:	f7f6 fe1f 	bl	8000244 <__aeabi_fcmplt>
 8009606:	2800      	cmp	r0, #0
 8009608:	d010      	beq.n	800962c <__ieee754_sqrtf+0xd8>
 800960a:	3402      	adds	r4, #2
 800960c:	23fc      	movs	r3, #252	@ 0xfc
 800960e:	1064      	asrs	r4, r4, #1
 8009610:	059b      	lsls	r3, r3, #22
 8009612:	18e3      	adds	r3, r4, r3
 8009614:	05fc      	lsls	r4, r7, #23
 8009616:	18e4      	adds	r4, r4, r3
 8009618:	e7ad      	b.n	8009576 <__ieee754_sqrtf+0x22>
 800961a:	2080      	movs	r0, #128	@ 0x80
 800961c:	0400      	lsls	r0, r0, #16
 800961e:	005b      	lsls	r3, r3, #1
 8009620:	0011      	movs	r1, r2
 8009622:	3201      	adds	r2, #1
 8009624:	4203      	tst	r3, r0
 8009626:	d0fa      	beq.n	800961e <__ieee754_sqrtf+0xca>
 8009628:	4249      	negs	r1, r1
 800962a:	e7b6      	b.n	800959a <__ieee754_sqrtf+0x46>
 800962c:	2301      	movs	r3, #1
 800962e:	3401      	adds	r4, #1
 8009630:	439c      	bics	r4, r3
 8009632:	e7eb      	b.n	800960c <__ieee754_sqrtf+0xb8>
 8009634:	08009b14 	.word	0x08009b14
 8009638:	08009b10 	.word	0x08009b10

0800963c <_init>:
 800963c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800963e:	46c0      	nop			@ (mov r8, r8)
 8009640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009642:	bc08      	pop	{r3}
 8009644:	469e      	mov	lr, r3
 8009646:	4770      	bx	lr

08009648 <_fini>:
 8009648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964a:	46c0      	nop			@ (mov r8, r8)
 800964c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800964e:	bc08      	pop	{r3}
 8009650:	469e      	mov	lr, r3
 8009652:	4770      	bx	lr
