$version Generated by VerilatedVcd $end
$date Wed Mar 30 20:01:18 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  2 , io_alu_op [1:0] $end
  $var wire  1 & io_alu_src $end
  $var wire  1 + io_branch $end
  $var wire 32 % io_inst [31:0] $end
  $var wire  1 ) io_mem_read $end
  $var wire  1 ' io_mem_to_reg $end
  $var wire  1 * io_mem_write $end
  $var wire  1 ( io_reg_write $end
  $var wire  1 $ reset $end
  $scope module Ctrl $end
   $var wire  1 . alu_op0 $end
   $var wire  1 / alu_op1 $end
   $var wire  1 # clock $end
   $var wire  2 , io_alu_op [1:0] $end
   $var wire  1 & io_alu_src $end
   $var wire  1 + io_branch $end
   $var wire 32 % io_inst [31:0] $end
   $var wire  1 ) io_mem_read $end
   $var wire  1 ' io_mem_to_reg $end
   $var wire  1 * io_mem_write $end
   $var wire  1 ( io_reg_write $end
   $var wire  7 - opcode [6:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
1&
1'
1(
1)
0*
0+
b00 ,
b0000000 -
0.
0/
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
b00000000000000000000000000110011 %
0&
0'
0)
b10 ,
b0110011 -
1/
#11
1#
#12
0#
b00000000000000000000000000000011 %
1&
1'
1)
b00 ,
b0000011 -
0/
#13
1#
#14
0#
b00000000000000000000000000100011 %
0'
0(
0)
1*
b0100011 -
#15
1#
#16
0#
b00000000000000000000000001100011 %
0&
0*
1+
b01 ,
b1100011 -
1.
#17
1#
