static void T_1 F_1 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 , V_2 , V_3 , 0x68 ) ;\r\nif ( V_4 & ( 1 << 18 ) ) {\r\nF_3 ( V_5 L_1\r\nL_2 ) ;\r\nif ( ( V_4 & ( 1 << 17 ) ) == 0 ) {\r\nF_3 ( V_5 L_3\r\nL_4 ) ;\r\nF_3 ( V_5 L_5\r\nL_6 ) ;\r\nV_4 |= ( 1 << 17 ) ;\r\nF_4 ( V_1 , V_2 , V_3 , 0x68 , V_4 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_5 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n#ifdef F_6\r\nif ( ( V_6 > V_7 || V_8 ) &&\r\n! V_9 ) {\r\nF_3 ( V_5\r\nL_7\r\nL_8 ) ;\r\nV_10 = 1 ;\r\n}\r\n#endif\r\n}\r\nstatic int T_1 F_7 ( struct V_11 * V_12 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_8 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n#ifdef F_9\r\n#ifdef F_10\r\nif ( V_13 )\r\nreturn;\r\nif ( F_11 ( V_14 , F_7 ) ) {\r\nV_15 = 1 ;\r\nF_3 ( V_5 L_9\r\nL_10\r\nL_11 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n#endif\r\n#endif\r\n}\r\nstatic T_2 T_1 F_12 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nV_17 = F_13 ( V_1 , V_2 , V_3 , 0xac ) ;\r\nV_17 &= ~ ( 1 << 5 ) ;\r\nF_14 ( V_1 , V_2 , V_3 , 0xac , V_17 ) ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x70 ) ;\r\nV_16 |= 1 << 8 ;\r\nF_4 ( V_1 , V_2 , V_3 , 0x70 , V_16 ) ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x8 ) ;\r\nV_16 &= 0xff ;\r\nreturn V_16 ;\r\n}\r\nstatic void T_1 F_15 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nif ( V_13 )\r\nreturn;\r\nV_16 = F_12 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_16 < 0x82 )\r\nV_15 = 1 ;\r\nelse {\r\nF_16 ( 0x72 , 0xcd6 ) ; V_17 = F_17 ( 0xcd7 ) ;\r\nif ( ! ( V_17 & 0x2 ) )\r\nV_15 = 1 ;\r\n}\r\nif ( V_15 ) {\r\nF_3 ( V_5 L_14 , V_16 ) ;\r\nF_3 ( V_5 L_15 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n}\r\nstatic T_2 T_1 F_18 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x8 ) ;\r\nV_16 &= 0xff ;\r\nreturn V_16 ;\r\n}\r\nstatic void T_1 F_19 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 , V_18 ;\r\nV_18 = F_18 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_18 >= 0x40 )\r\nV_19 = 1 ;\r\nif ( V_18 >= 0x39 )\r\nreturn;\r\nif ( V_13 )\r\nreturn;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x64 ) ;\r\nif ( ! ( V_16 & ( 1 << 14 ) ) )\r\nV_15 = 1 ;\r\nif ( V_15 ) {\r\nF_3 ( V_5 L_16 , V_18 ) ;\r\nF_3 ( V_5 L_15 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n}\r\nstatic void T_1 F_15 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n}\r\nstatic void T_1 F_19 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n}\r\nstatic void T_1 F_20 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_3 V_20 ;\r\nT_4 V_21 ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nV_20 = F_13 ( V_1 , V_2 , V_3 , V_23 ) ;\r\nif ( V_20 == 0x13 )\r\nF_22 () ;\r\nelse if ( ( V_21 == 0x3405 ) &&\r\n( ( V_20 == 0x12 ) ||\r\n( V_20 == 0x22 ) ) )\r\nF_22 () ;\r\n}\r\nstatic T_2 T_1 F_23 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_24 ;\r\nV_24 = F_2 ( V_1 , V_2 , V_3 , 0x5c ) ;\r\nV_24 &= ~ ( ( 1 << 20 ) - 1 ) ;\r\nreturn V_24 ;\r\n}\r\nstatic T_5 T_1 F_24 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_5 V_25 ;\r\nT_4 V_26 ;\r\nV_26 = F_21 ( 0 , 0 , 0 , V_27 ) ;\r\nswitch ( V_26 & V_28 ) {\r\ncase V_29 :\r\nV_25 = F_25 ( 1 ) ;\r\nbreak;\r\ncase V_30 :\r\nV_25 = F_25 ( 4 ) ;\r\nbreak;\r\ncase V_31 :\r\nV_25 = F_25 ( 8 ) ;\r\nbreak;\r\ncase V_32 :\r\nV_25 = F_25 ( 16 ) ;\r\nbreak;\r\ncase V_33 :\r\nV_25 = F_25 ( 32 ) ;\r\nbreak;\r\ncase V_34 :\r\nV_25 = F_25 ( 48 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_25 = F_25 ( 64 ) ;\r\nbreak;\r\ncase V_36 :\r\nV_25 = F_25 ( 128 ) ;\r\nbreak;\r\ncase V_37 :\r\nV_25 = F_25 ( 256 ) ;\r\nbreak;\r\ncase V_38 :\r\nV_25 = F_25 ( 96 ) ;\r\nbreak;\r\ncase V_39 :\r\nV_25 = F_25 ( 160 ) ;\r\nbreak;\r\ncase V_40 :\r\nV_25 = F_25 ( 224 ) ;\r\nbreak;\r\ncase V_41 :\r\nV_25 = F_25 ( 352 ) ;\r\nbreak;\r\ndefault:\r\nV_25 = 0 ;\r\nbreak;\r\n}\r\nreturn V_25 ;\r\n}\r\nstatic T_5 T_1 F_26 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_26 ;\r\nV_26 = F_21 ( V_1 , V_2 , V_3 , V_42 ) ;\r\nV_26 >>= V_43 ;\r\nV_26 &= V_44 ;\r\nreturn V_26 << 25 ;\r\n}\r\nstatic inline T_5 F_27 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_26 ;\r\nV_26 = F_21 ( V_1 , V_2 , V_3 , V_42 ) ;\r\nV_26 >>= V_45 ;\r\nV_26 &= V_46 ;\r\nreturn V_26 << 25 ;\r\n}\r\nstatic void T_1 F_28 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_5 V_47 ;\r\nint V_48 ;\r\nT_2 V_49 ;\r\nT_4 V_21 , V_50 , V_51 ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nV_50 = F_21 ( V_1 , V_2 , V_3 ,\r\nV_52 ) ;\r\nV_51 = F_21 ( V_1 , V_2 , V_3 , V_53 ) ;\r\nfor ( V_48 = 0 ; V_48 < F_29 ( V_54 ) ; V_48 ++ ) {\r\nif ( V_54 [ V_48 ] . V_21 == V_21 ) {\r\nT_6 V_25 =\r\n( T_6 ) V_54 [ V_48 ] . V_55 ;\r\nV_47 = V_25 ( V_1 , V_2 , V_3 ) ;\r\nV_49 = F_23 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_47 && V_49 ) {\r\nF_30 ( V_49 , V_47 , V_56 ) ;\r\nF_31 ( V_57 . V_58 ,\r\nF_29 ( V_57 . V_58 ) ,\r\n& V_57 . V_59 ) ;\r\n}\r\nreturn;\r\n}\r\n}\r\n}\r\nstatic int T_1 F_32 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_60 ;\r\nT_4 V_61 ;\r\nT_4 V_21 ;\r\nT_3 type ;\r\nint V_48 ;\r\nV_60 = F_21 ( V_1 , V_2 , V_3 , V_62 ) ;\r\nif ( V_60 == 0xffff )\r\nreturn - 1 ;\r\nV_61 = F_21 ( V_1 , V_2 , V_3 , V_63 ) ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nfor ( V_48 = 0 ; V_64 [ V_48 ] . V_65 != NULL ; V_48 ++ ) {\r\nif ( ( ( V_64 [ V_48 ] . V_61 == V_66 ) ||\r\n( V_64 [ V_48 ] . V_61 == V_61 ) ) &&\r\n( ( V_64 [ V_48 ] . V_21 == V_66 ) ||\r\n( V_64 [ V_48 ] . V_21 == V_21 ) ) &&\r\n( ! ( ( V_64 [ V_48 ] . V_60 ^ V_60 ) &\r\nV_64 [ V_48 ] . V_67 ) ) ) {\r\nif ( ( V_64 [ V_48 ] . V_68 &\r\nV_69 ) != V_69 )\r\nV_64 [ V_48 ] . V_65 ( V_1 , V_2 , V_3 ) ;\r\nV_64 [ V_48 ] . V_68 |= V_70 ;\r\n}\r\n}\r\ntype = F_13 ( V_1 , V_2 , V_3 ,\r\nV_71 ) ;\r\nif ( ! ( type & 0x80 ) )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_33 ( void )\r\n{\r\nint V_2 , V_3 ;\r\nif ( ! F_34 () )\r\nreturn;\r\nfor ( V_2 = 0 ; V_2 < 32 ; V_2 ++ )\r\nfor ( V_3 = 0 ; V_3 < 8 ; V_3 ++ ) {\r\nif ( F_32 ( 0 , V_2 , V_3 ) )\r\nbreak;\r\n}\r\n}
