VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {vedic8x8}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {PVT Mode} {max}
  {Tree Type} {balanced_tree}
  {Process} {1.0}
  {Voltage} {0.9}
  {Temperature} {125.0}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {Genus(TM) Synthesis Solution v21.14-s082_1}
  {DATE} {Fri Dec 29 12:55:32 IST 2023}
END_BANNER

PATH 1
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[7]} {CK}
  ENDPT {A1_sum_reg[7]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_op_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7610000000000001}
    {=} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.029} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.029} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_op_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.363} {} {2} {}
    NET {} {} {} {} {} {t3[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.363} {} {} {}
    INST {g5739__5107} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {0.520} {} {2} {}
    NET {} {} {} {} {} {n_121} {} {0.000} {0.000} {0.185} {0.005} {0.490} {0.520} {} {} {}
    INST {g5718__6161} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {0.643} {} {3} {}
    NET {} {} {} {} {} {n_164} {} {0.000} {0.000} {0.122} {0.006} {0.613} {0.643} {} {} {}
    INST {g5667} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {0.703} {} {1} {}
    NET {} {} {} {} {} {n_139} {} {0.000} {0.000} {0.055} {0.003} {0.673} {0.703} {} {} {}
    INST {g5638__7410} {A1} {^} {Y} {v} {} {OAI21X1} {0.100} {0.000} {0.125} {} {0.773} {0.803} {} {3} {}
    NET {} {} {} {} {} {n_182} {} {0.000} {0.000} {0.125} {0.006} {0.773} {0.803} {} {} {}
    INST {g5592__5122} {A1} {v} {Y} {^} {} {AOI21X1} {0.132} {0.000} {0.122} {} {0.905} {0.935} {} {2} {}
    NET {} {} {} {} {} {n_181} {} {0.000} {0.000} {0.122} {0.005} {0.905} {0.935} {} {} {}
    INST {g5542__4319} {A1} {^} {Y} {v} {} {OAI21X1} {0.112} {0.000} {0.124} {} {1.018} {1.047} {} {3} {}
    NET {} {} {} {} {} {n_260} {} {0.000} {0.000} {0.124} {0.006} {1.018} {1.047} {} {} {}
    INST {g5521} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {1.078} {1.108} {} {1} {}
    NET {} {} {} {} {} {n_240} {} {0.000} {0.000} {0.055} {0.003} {1.078} {1.108} {} {} {}
    INST {g5501__6131} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {1.167} {1.197} {} {1} {}
    NET {} {} {} {} {} {n_258} {} {0.000} {0.000} {0.111} {0.005} {1.167} {1.197} {} {} {}
    INST {g5471__4319} {CI} {v} {CO} {v} {} {ADDFX1} {0.254} {0.000} {0.096} {} {1.421} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_275} {} {0.000} {0.000} {0.096} {0.005} {1.421} {1.451} {} {} {}
    INST {g5467__2398} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.761} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_280} {} {0.000} {0.000} {0.075} {0.002} {1.761} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.029} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.029} {} {} {}
  END_CAP_CLK_PATH

END_PATH 1

PATH 2
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[9]} {CK}
  ENDPT {A2_sum_reg[9]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.824}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.766}
    {=} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.058} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.058} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.339} {} {2} {}
    NET {} {} {} {} {} {t1[4]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.339} {} {} {}
    INST {g5559__5115} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {0.500} {} {4} {}
    NET {} {} {} {} {} {n_264} {} {0.000} {0.000} {0.204} {0.008} {0.442} {0.500} {} {} {}
    INST {g5500__7098} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {0.663} {} {3} {}
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.152} {0.006} {0.605} {0.663} {} {} {}
    INST {g5480} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {0.713} {} {1} {}
    NET {} {} {} {} {} {n_266} {} {0.000} {0.000} {0.059} {0.003} {0.655} {0.713} {} {} {}
    INST {g5474__5526} {A1} {v} {Y} {^} {} {OAI21X1} {0.111} {0.000} {0.122} {} {0.766} {0.824} {} {1} {}
    NET {} {} {} {} {} {n_271} {} {0.000} {0.000} {0.122} {0.005} {0.766} {0.824} {} {} {}
    INST {g5466__5107} {CI} {^} {CO} {^} {} {ADDFX1} {0.226} {0.000} {0.081} {} {0.992} {1.050} {} {2} {}
    NET {} {} {} {} {} {n_281} {} {0.000} {0.000} {0.081} {0.003} {0.992} {1.050} {} {} {}
    INST {g5465__5477} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {1.116} {1.174} {} {3} {}
    NET {} {} {} {} {} {n_283} {} {0.000} {0.000} {0.142} {0.005} {1.116} {1.174} {} {} {}
    INST {g5458__6417} {B} {v} {Y} {^} {} {NOR2XL} {0.167} {0.000} {0.176} {} {1.283} {1.341} {} {3} {}
    NET {} {} {} {} {} {n_286} {} {0.000} {0.000} {0.176} {0.005} {1.283} {1.341} {} {} {}
    INST {g5453__2346} {B} {^} {Y} {v} {} {NAND2XL} {0.148} {0.000} {0.157} {} {1.431} {1.489} {} {3} {}
    NET {} {} {} {} {} {n_288} {} {0.000} {0.000} {0.157} {0.005} {1.431} {1.489} {} {} {}
    INST {g5443__9945} {B} {v} {Y} {^} {} {NOR2XL} {0.193} {0.000} {0.207} {} {1.624} {1.682} {} {2} {}
    NET {} {} {} {} {} {n_290} {} {0.000} {0.000} {0.207} {0.006} {1.624} {1.682} {} {} {}
    INST {g5429__8246} {B} {^} {CO} {^} {} {ADDHXL} {0.142} {0.000} {0.055} {} {1.766} {1.824} {} {1} {}
    NET {} {} {} {} {} {n_295} {} {0.000} {0.000} {0.055} {0.002} {1.766} {1.824} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.058} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.058} {} {} {}
  END_CAP_CLK_PATH

END_PATH 2

PATH 3
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[7]} {CK}
  ENDPT {A3_sum_reg[7]} {D} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A2_sum_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.266}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.724}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.66}
    {=} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.064} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.064} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A2_sum_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.345} {} {2} {}
    NET {} {} {} {} {} {t5[4]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.345} {} {} {}
    INST {g5455__2883} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {0.506} {} {4} {}
    NET {} {} {} {} {} {n_300} {} {0.000} {0.000} {0.204} {0.008} {0.442} {0.506} {} {} {}
    INST {g5445__5122} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {0.668} {} {3} {}
    NET {} {} {} {} {} {n_304} {} {0.000} {0.000} {0.152} {0.006} {0.605} {0.668} {} {} {}
    INST {g5436} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {0.719} {} {1} {}
    NET {} {} {} {} {} {n_302} {} {0.000} {0.000} {0.059} {0.003} {0.655} {0.719} {} {} {}
    INST {g5432__6783} {A1} {v} {Y} {^} {} {OAI21X1} {0.111} {0.000} {0.122} {} {0.766} {0.830} {} {1} {}
    NET {} {} {} {} {} {n_307} {} {0.000} {0.000} {0.122} {0.005} {0.766} {0.830} {} {} {}
    INST {g5424__8428} {CI} {^} {CO} {^} {} {ADDFX1} {0.241} {0.000} {0.094} {} {1.007} {1.071} {} {1} {}
    NET {} {} {} {} {} {n_309} {} {0.000} {0.000} {0.094} {0.005} {1.007} {1.071} {} {} {}
    INST {g5421__4319} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {1.242} {1.305} {} {1} {}
    NET {} {} {} {} {} {n_311} {} {0.000} {0.000} {0.094} {0.005} {1.242} {1.305} {} {} {}
    INST {g5418__6260} {CI} {^} {CO} {^} {} {ADDFX1} {0.219} {0.000} {0.081} {} {1.460} {1.524} {} {2} {}
    NET {} {} {} {} {} {n_314} {} {0.000} {0.000} {0.081} {0.003} {1.460} {1.524} {} {} {}
    INST {g5417__5107} {B} {^} {Y} {v} {} {NAND2XL} {0.141} {0.000} {0.167} {} {1.602} {1.666} {} {3} {}
    NET {} {} {} {} {} {n_316} {} {0.000} {0.000} {0.167} {0.006} {1.602} {1.666} {} {} {}
    INST {g5413} {A} {v} {Y} {^} {} {CLKINVX1} {0.058} {0.000} {0.058} {} {1.660} {1.724} {} {1} {}
    NET {} {} {} {} {} {n_315} {} {0.000} {0.000} {0.058} {0.002} {1.660} {1.724} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.064} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.064} {} {} {}
  END_CAP_CLK_PATH

END_PATH 3

PATH 4
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[8]} {CK}
  ENDPT {A2_sum_reg[8]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.822}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.752}
    {=} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.070} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.070} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.351} {} {2} {}
    NET {} {} {} {} {} {t1[4]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.351} {} {} {}
    INST {g5559__5115} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {0.512} {} {4} {}
    NET {} {} {} {} {} {n_264} {} {0.000} {0.000} {0.204} {0.008} {0.442} {0.512} {} {} {}
    INST {g5500__7098} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {0.675} {} {3} {}
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.152} {0.006} {0.605} {0.675} {} {} {}
    INST {g5480} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {0.725} {} {1} {}
    NET {} {} {} {} {} {n_266} {} {0.000} {0.000} {0.059} {0.003} {0.655} {0.725} {} {} {}
    INST {g5474__5526} {A1} {v} {Y} {^} {} {OAI21X1} {0.111} {0.000} {0.122} {} {0.766} {0.836} {} {1} {}
    NET {} {} {} {} {} {n_271} {} {0.000} {0.000} {0.122} {0.005} {0.766} {0.836} {} {} {}
    INST {g5466__5107} {CI} {^} {CO} {^} {} {ADDFX1} {0.226} {0.000} {0.081} {} {0.992} {1.062} {} {2} {}
    NET {} {} {} {} {} {n_281} {} {0.000} {0.000} {0.081} {0.003} {0.992} {1.062} {} {} {}
    INST {g5465__5477} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {1.116} {1.186} {} {3} {}
    NET {} {} {} {} {} {n_283} {} {0.000} {0.000} {0.142} {0.005} {1.116} {1.186} {} {} {}
    INST {g5458__6417} {B} {v} {Y} {^} {} {NOR2XL} {0.167} {0.000} {0.176} {} {1.283} {1.353} {} {3} {}
    NET {} {} {} {} {} {n_286} {} {0.000} {0.000} {0.176} {0.005} {1.283} {1.353} {} {} {}
    INST {g5453__2346} {B} {^} {Y} {v} {} {NAND2XL} {0.148} {0.000} {0.157} {} {1.431} {1.501} {} {3} {}
    NET {} {} {} {} {} {n_288} {} {0.000} {0.000} {0.157} {0.005} {1.431} {1.501} {} {} {}
    INST {g5443__9945} {B} {v} {Y} {^} {} {NOR2XL} {0.193} {0.000} {0.207} {} {1.624} {1.694} {} {2} {}
    NET {} {} {} {} {} {n_290} {} {0.000} {0.000} {0.207} {0.006} {1.624} {1.694} {} {} {}
    INST {g5429__8246} {B} {^} {S} {^} {} {ADDHXL} {0.128} {0.000} {0.056} {} {1.752} {1.822} {} {1} {}
    NET {} {} {} {} {} {n_296} {} {0.000} {0.000} {0.056} {0.002} {1.752} {1.822} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.070} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.070} {} {} {}
  END_CAP_CLK_PATH

END_PATH 4

PATH 5
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[6]} {CK}
  ENDPT {A3_sum_reg[6]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_op_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.162}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.828}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.749}
    {=} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.079} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.079} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_op_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.413} {} {2} {}
    NET {} {} {} {} {} {t6[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.413} {} {} {}
    INST {g5451__7482} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {0.569} {} {2} {}
    NET {} {} {} {} {} {n_293} {} {0.000} {0.000} {0.185} {0.005} {0.490} {0.569} {} {} {}
    INST {g5445__5122} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {0.693} {} {3} {}
    NET {} {} {} {} {} {n_304} {} {0.000} {0.000} {0.122} {0.006} {0.613} {0.693} {} {} {}
    INST {g5436} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {0.752} {} {1} {}
    NET {} {} {} {} {} {n_302} {} {0.000} {0.000} {0.055} {0.003} {0.673} {0.752} {} {} {}
    INST {g5432__6783} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {0.762} {0.842} {} {1} {}
    NET {} {} {} {} {} {n_307} {} {0.000} {0.000} {0.111} {0.005} {0.762} {0.842} {} {} {}
    INST {g5424__8428} {CI} {v} {CO} {v} {} {ADDFX1} {0.254} {0.000} {0.096} {} {1.016} {1.096} {} {1} {}
    NET {} {} {} {} {} {n_309} {} {0.000} {0.000} {0.096} {0.005} {1.016} {1.096} {} {} {}
    INST {g5421__4319} {CI} {v} {CO} {v} {} {ADDFX1} {0.250} {0.000} {0.096} {} {1.266} {1.345} {} {1} {}
    NET {} {} {} {} {} {n_311} {} {0.000} {0.000} {0.096} {0.005} {1.266} {1.345} {} {} {}
    INST {g5418__6260} {CI} {v} {CO} {v} {} {ADDFX1} {0.236} {0.000} {0.084} {} {1.502} {1.581} {} {2} {}
    NET {} {} {} {} {} {n_314} {} {0.000} {0.000} {0.084} {0.003} {1.502} {1.581} {} {} {}
    INST {g5417__5107} {B} {v} {Y} {^} {} {NAND2XL} {0.107} {0.000} {0.111} {} {1.610} {1.689} {} {3} {}
    NET {} {} {} {} {} {n_316} {} {0.000} {0.000} {0.111} {0.006} {1.610} {1.689} {} {} {}
    INST {g5415__2398} {B0} {^} {Y} {^} {} {OA21XL} {0.139} {0.000} {0.052} {} {1.749} {1.828} {} {1} {}
    NET {} {} {} {} {} {n_317} {} {0.000} {0.000} {0.052} {0.002} {1.749} {1.828} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.079} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.079} {} {} {}
  END_CAP_CLK_PATH

END_PATH 5

PATH 6
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[7]} {CK}
  ENDPT {A3_sum_reg[7]} {SI} {SDFFQX1} {v} {leading} {clk} {clk(C)(P)}
  BEGINPT {A2_sum_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.243}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.747}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6010000000000002}
    {=} {Slack Time} {0.146}
  END_SLK_CLC
  SLK 0.146

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.146} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.146} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A2_sum_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.427} {} {2} {}
    NET {} {} {} {} {} {t5[4]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.427} {} {} {}
    INST {g5455__2883} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {0.588} {} {4} {}
    NET {} {} {} {} {} {n_300} {} {0.000} {0.000} {0.204} {0.008} {0.442} {0.588} {} {} {}
    INST {g5445__5122} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {0.750} {} {3} {}
    NET {} {} {} {} {} {n_304} {} {0.000} {0.000} {0.152} {0.006} {0.605} {0.750} {} {} {}
    INST {g5436} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {0.801} {} {1} {}
    NET {} {} {} {} {} {n_302} {} {0.000} {0.000} {0.059} {0.003} {0.655} {0.801} {} {} {}
    INST {g5432__6783} {A1} {v} {Y} {^} {} {OAI21X1} {0.111} {0.000} {0.122} {} {0.766} {0.912} {} {1} {}
    NET {} {} {} {} {} {n_307} {} {0.000} {0.000} {0.122} {0.005} {0.766} {0.912} {} {} {}
    INST {g5424__8428} {CI} {^} {CO} {^} {} {ADDFX1} {0.241} {0.000} {0.094} {} {1.007} {1.153} {} {1} {}
    NET {} {} {} {} {} {n_309} {} {0.000} {0.000} {0.094} {0.005} {1.007} {1.153} {} {} {}
    INST {g5421__4319} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {1.242} {1.387} {} {1} {}
    NET {} {} {} {} {} {n_311} {} {0.000} {0.000} {0.094} {0.005} {1.242} {1.387} {} {} {}
    INST {g5418__6260} {CI} {^} {CO} {^} {} {ADDFX1} {0.219} {0.000} {0.081} {} {1.460} {1.606} {} {2} {}
    NET {} {} {} {} {} {n_314} {} {0.000} {0.000} {0.081} {0.003} {1.460} {1.606} {} {} {}
    INST {g5417__5107} {B} {^} {Y} {v} {} {NAND2XL} {0.141} {0.000} {0.167} {} {1.602} {1.747} {} {3} {}
    NET {} {} {} {} {} {n_316} {} {0.000} {0.000} {0.167} {0.006} {1.602} {1.747} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.146} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.146} {} {} {}
  END_CAP_CLK_PATH

END_PATH 6

PATH 7
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[5]} {CK}
  ENDPT {A3_sum_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_op_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.648}
    {=} {Slack Time} {0.149}
  END_SLK_CLC
  SLK 0.149

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.149} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.149} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_op_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.483} {} {2} {}
    NET {} {} {} {} {} {t6[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.483} {} {} {}
    INST {g5451__7482} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {0.640} {} {2} {}
    NET {} {} {} {} {} {n_293} {} {0.000} {0.000} {0.185} {0.005} {0.490} {0.640} {} {} {}
    INST {g5445__5122} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {0.763} {} {3} {}
    NET {} {} {} {} {} {n_304} {} {0.000} {0.000} {0.122} {0.006} {0.613} {0.763} {} {} {}
    INST {g5436} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {0.823} {} {1} {}
    NET {} {} {} {} {} {n_302} {} {0.000} {0.000} {0.055} {0.003} {0.673} {0.823} {} {} {}
    INST {g5432__6783} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {0.762} {0.912} {} {1} {}
    NET {} {} {} {} {} {n_307} {} {0.000} {0.000} {0.111} {0.005} {0.762} {0.912} {} {} {}
    INST {g5424__8428} {CI} {v} {CO} {v} {} {ADDFX1} {0.254} {0.000} {0.096} {} {1.016} {1.166} {} {1} {}
    NET {} {} {} {} {} {n_309} {} {0.000} {0.000} {0.096} {0.005} {1.016} {1.166} {} {} {}
    INST {g5421__4319} {CI} {v} {CO} {v} {} {ADDFX1} {0.250} {0.000} {0.096} {} {1.266} {1.416} {} {1} {}
    NET {} {} {} {} {} {n_311} {} {0.000} {0.000} {0.096} {0.005} {1.266} {1.416} {} {} {}
    INST {g5418__6260} {CI} {v} {S} {^} {} {ADDFX1} {0.382} {0.000} {0.070} {} {1.648} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_313} {} {0.000} {0.000} {0.070} {0.002} {1.648} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.149} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.149} {} {} {}
  END_CAP_CLK_PATH

END_PATH 7

PATH 8
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[8]} {CK}
  ENDPT {A1_sum_reg[8]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_op_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.196}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.794}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.641}
    {=} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.153} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.153} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_op_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.434} {} {2} {}
    NET {} {} {} {} {} {t2[0]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.434} {} {} {}
    INST {g5783__1666} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {0.596} {} {4} {}
    NET {} {} {} {} {} {n_141} {} {0.000} {0.000} {0.204} {0.008} {0.442} {0.596} {} {} {}
    INST {g5718__6161} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {0.758} {} {3} {}
    NET {} {} {} {} {} {n_164} {} {0.000} {0.000} {0.152} {0.006} {0.605} {0.758} {} {} {}
    INST {g5667} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {0.808} {} {1} {}
    NET {} {} {} {} {} {n_139} {} {0.000} {0.000} {0.059} {0.003} {0.655} {0.808} {} {} {}
    INST {g5638__7410} {A1} {v} {Y} {^} {} {OAI21X1} {0.124} {0.000} {0.140} {} {0.779} {0.932} {} {3} {}
    NET {} {} {} {} {} {n_182} {} {0.000} {0.000} {0.140} {0.006} {0.779} {0.932} {} {} {}
    INST {g5592__5122} {A1} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.123} {} {0.901} {1.054} {} {2} {}
    NET {} {} {} {} {} {n_181} {} {0.000} {0.000} {0.123} {0.005} {0.901} {1.054} {} {} {}
    INST {g5542__4319} {A1} {v} {Y} {^} {} {OAI21X1} {0.141} {0.000} {0.144} {} {1.042} {1.196} {} {3} {}
    NET {} {} {} {} {} {n_260} {} {0.000} {0.000} {0.144} {0.006} {1.042} {1.196} {} {} {}
    INST {g5521} {A} {^} {Y} {v} {} {CLKINVX1} {0.049} {0.000} {0.057} {} {1.092} {1.245} {} {1} {}
    NET {} {} {} {} {} {n_240} {} {0.000} {0.000} {0.057} {0.003} {1.092} {1.245} {} {} {}
    INST {g5501__6131} {A1} {v} {Y} {^} {} {OAI21X1} {0.111} {0.000} {0.121} {} {1.202} {1.355} {} {1} {}
    NET {} {} {} {} {} {n_258} {} {0.000} {0.000} {0.121} {0.005} {1.202} {1.355} {} {} {}
    INST {g5471__4319} {CI} {^} {CO} {^} {} {ADDFX1} {0.241} {0.000} {0.094} {} {1.443} {1.597} {} {1} {}
    NET {} {} {} {} {} {n_275} {} {0.000} {0.000} {0.094} {0.005} {1.443} {1.597} {} {} {}
    INST {g5467__2398} {CI} {^} {CO} {^} {} {ADDFXL} {0.198} {0.000} {0.072} {} {1.641} {1.794} {} {1} {}
    NET {} {} {} {} {} {n_279} {} {0.000} {0.000} {0.072} {0.002} {1.641} {1.794} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.153} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.153} {} {} {}
  END_CAP_CLK_PATH

END_PATH 8

PATH 9
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[7]} {CK}
  ENDPT {A2_sum_reg[7]} {D} {DFFQXL} {v} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.120}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.870}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.685}
    {=} {Slack Time} {0.185}
  END_SLK_CLC
  SLK 0.185

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.185} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.185} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.467} {} {2} {}
    NET {} {} {} {} {} {t1[4]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.467} {} {} {}
    INST {g5559__5115} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {0.628} {} {4} {}
    NET {} {} {} {} {} {n_264} {} {0.000} {0.000} {0.204} {0.008} {0.442} {0.628} {} {} {}
    INST {g5500__7098} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {0.790} {} {3} {}
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.152} {0.006} {0.605} {0.790} {} {} {}
    INST {g5480} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {0.840} {} {1} {}
    NET {} {} {} {} {} {n_266} {} {0.000} {0.000} {0.059} {0.003} {0.655} {0.840} {} {} {}
    INST {g5474__5526} {A1} {v} {Y} {^} {} {OAI21X1} {0.111} {0.000} {0.122} {} {0.766} {0.952} {} {1} {}
    NET {} {} {} {} {} {n_271} {} {0.000} {0.000} {0.122} {0.005} {0.766} {0.952} {} {} {}
    INST {g5466__5107} {CI} {^} {CO} {^} {} {ADDFX1} {0.226} {0.000} {0.081} {} {0.992} {1.177} {} {2} {}
    NET {} {} {} {} {} {n_281} {} {0.000} {0.000} {0.081} {0.003} {0.992} {1.177} {} {} {}
    INST {g5465__5477} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {1.116} {1.302} {} {3} {}
    NET {} {} {} {} {} {n_283} {} {0.000} {0.000} {0.142} {0.005} {1.116} {1.302} {} {} {}
    INST {g5458__6417} {B} {v} {Y} {^} {} {NOR2XL} {0.167} {0.000} {0.176} {} {1.283} {1.469} {} {3} {}
    NET {} {} {} {} {} {n_286} {} {0.000} {0.000} {0.176} {0.005} {1.283} {1.469} {} {} {}
    INST {g5453__2346} {B} {^} {Y} {v} {} {NAND2XL} {0.148} {0.000} {0.157} {} {1.431} {1.616} {} {3} {}
    NET {} {} {} {} {} {n_288} {} {0.000} {0.000} {0.157} {0.005} {1.431} {1.616} {} {} {}
    INST {g5443__9945} {B} {v} {Y} {^} {} {NOR2XL} {0.193} {0.000} {0.207} {} {1.624} {1.809} {} {2} {}
    NET {} {} {} {} {} {n_290} {} {0.000} {0.000} {0.207} {0.006} {1.624} {1.809} {} {} {}
    INST {g5440__6161} {B0} {^} {Y} {v} {} {AOI21XL} {0.061} {0.000} {0.087} {} {1.684} {1.870} {} {1} {}
    NET {} {} {} {} {} {n_291} {} {0.000} {0.000} {0.087} {0.002} {1.684} {1.870} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.185} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.185} {} {} {}
  END_CAP_CLK_PATH

END_PATH 9

PATH 10
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[6]} {CK}
  ENDPT {A1_sum_reg[6]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_op_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.553}
    {=} {Slack Time} {0.244}
  END_SLK_CLC
  SLK 0.244

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.244} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.244} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_op_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.578} {} {2} {}
    NET {} {} {} {} {} {t3[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.578} {} {} {}
    INST {g5739__5107} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {0.735} {} {2} {}
    NET {} {} {} {} {} {n_121} {} {0.000} {0.000} {0.185} {0.005} {0.490} {0.735} {} {} {}
    INST {g5718__6161} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {0.858} {} {3} {}
    NET {} {} {} {} {} {n_164} {} {0.000} {0.000} {0.122} {0.006} {0.613} {0.858} {} {} {}
    INST {g5667} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {0.917} {} {1} {}
    NET {} {} {} {} {} {n_139} {} {0.000} {0.000} {0.055} {0.003} {0.673} {0.917} {} {} {}
    INST {g5638__7410} {A1} {^} {Y} {v} {} {OAI21X1} {0.100} {0.000} {0.125} {} {0.773} {1.018} {} {3} {}
    NET {} {} {} {} {} {n_182} {} {0.000} {0.000} {0.125} {0.006} {0.773} {1.018} {} {} {}
    INST {g5592__5122} {A1} {v} {Y} {^} {} {AOI21X1} {0.132} {0.000} {0.122} {} {0.905} {1.150} {} {2} {}
    NET {} {} {} {} {} {n_181} {} {0.000} {0.000} {0.122} {0.005} {0.905} {1.150} {} {} {}
    INST {g5542__4319} {A1} {^} {Y} {v} {} {OAI21X1} {0.112} {0.000} {0.124} {} {1.018} {1.262} {} {3} {}
    NET {} {} {} {} {} {n_260} {} {0.000} {0.000} {0.124} {0.006} {1.018} {1.262} {} {} {}
    INST {g5521} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {1.078} {1.322} {} {1} {}
    NET {} {} {} {} {} {n_240} {} {0.000} {0.000} {0.055} {0.003} {1.078} {1.322} {} {} {}
    INST {g5501__6131} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {1.167} {1.412} {} {1} {}
    NET {} {} {} {} {} {n_258} {} {0.000} {0.000} {0.111} {0.005} {1.167} {1.412} {} {} {}
    INST {g5471__4319} {CI} {v} {S} {^} {} {ADDFX1} {0.386} {0.000} {0.070} {} {1.553} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_276} {} {0.000} {0.000} {0.070} {0.002} {1.553} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.244} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.244} {} {} {}
  END_CAP_CLK_PATH

END_PATH 10

PATH 11
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[6]} {CK}
  ENDPT {A2_sum_reg[6]} {D} {DFFQX1} {v} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.065}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.925}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.55}
    {=} {Slack Time} {0.375}
  END_SLK_CLC
  SLK 0.375

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.375} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.375} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.656} {} {2} {}
    NET {} {} {} {} {} {t1[4]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.656} {} {} {}
    INST {g5559__5115} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {0.817} {} {4} {}
    NET {} {} {} {} {} {n_264} {} {0.000} {0.000} {0.204} {0.008} {0.442} {0.817} {} {} {}
    INST {g5500__7098} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {0.979} {} {3} {}
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.152} {0.006} {0.605} {0.979} {} {} {}
    INST {g5480} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {1.030} {} {1} {}
    NET {} {} {} {} {} {n_266} {} {0.000} {0.000} {0.059} {0.003} {0.655} {1.030} {} {} {}
    INST {g5474__5526} {A1} {v} {Y} {^} {} {OAI21X1} {0.111} {0.000} {0.122} {} {0.766} {1.141} {} {1} {}
    NET {} {} {} {} {} {n_271} {} {0.000} {0.000} {0.122} {0.005} {0.766} {1.141} {} {} {}
    INST {g5466__5107} {CI} {^} {CO} {^} {} {ADDFX1} {0.226} {0.000} {0.081} {} {0.992} {1.366} {} {2} {}
    NET {} {} {} {} {} {n_281} {} {0.000} {0.000} {0.081} {0.003} {0.992} {1.366} {} {} {}
    INST {g5465__5477} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {1.116} {1.491} {} {3} {}
    NET {} {} {} {} {} {n_283} {} {0.000} {0.000} {0.142} {0.005} {1.116} {1.491} {} {} {}
    INST {g5458__6417} {B} {v} {Y} {^} {} {NOR2XL} {0.167} {0.000} {0.176} {} {1.283} {1.658} {} {3} {}
    NET {} {} {} {} {} {n_286} {} {0.000} {0.000} {0.176} {0.005} {1.283} {1.658} {} {} {}
    INST {g5453__2346} {B} {^} {Y} {v} {} {NAND2XL} {0.148} {0.000} {0.157} {} {1.431} {1.806} {} {3} {}
    NET {} {} {} {} {} {n_288} {} {0.000} {0.000} {0.157} {0.005} {1.431} {1.806} {} {} {}
    INST {g5450__9315} {B0} {v} {Y} {v} {} {OA21XL} {0.120} {0.000} {0.050} {} {1.551} {1.925} {} {1} {}
    NET {} {} {} {} {} {n_289} {} {0.000} {0.000} {0.050} {0.002} {1.551} {1.925} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.375} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.375} {} {} {}
  END_CAP_CLK_PATH

END_PATH 11

PATH 12
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[4]} {CK}
  ENDPT {A3_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_op_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.398}
    {=} {Slack Time} {0.399}
  END_SLK_CLC
  SLK 0.399

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.399} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.399} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_op_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.733} {} {2} {}
    NET {} {} {} {} {} {t6[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.733} {} {} {}
    INST {g5451__7482} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {0.889} {} {2} {}
    NET {} {} {} {} {} {n_293} {} {0.000} {0.000} {0.185} {0.005} {0.490} {0.889} {} {} {}
    INST {g5445__5122} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {1.013} {} {3} {}
    NET {} {} {} {} {} {n_304} {} {0.000} {0.000} {0.122} {0.006} {0.613} {1.013} {} {} {}
    INST {g5436} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {1.073} {} {1} {}
    NET {} {} {} {} {} {n_302} {} {0.000} {0.000} {0.055} {0.003} {0.673} {1.073} {} {} {}
    INST {g5432__6783} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {0.762} {1.162} {} {1} {}
    NET {} {} {} {} {} {n_307} {} {0.000} {0.000} {0.111} {0.005} {0.762} {1.162} {} {} {}
    INST {g5424__8428} {CI} {v} {CO} {v} {} {ADDFX1} {0.254} {0.000} {0.096} {} {1.016} {1.416} {} {1} {}
    NET {} {} {} {} {} {n_309} {} {0.000} {0.000} {0.096} {0.005} {1.016} {1.416} {} {} {}
    INST {g5421__4319} {CI} {v} {S} {^} {} {ADDFX1} {0.382} {0.000} {0.070} {} {1.398} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_312} {} {0.000} {0.000} {0.070} {0.002} {1.398} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.399} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.399} {} {} {}
  END_CAP_CLK_PATH

END_PATH 12

PATH 13
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A1_sum_reg[3]} {CK}
  ENDPT {M2_A1_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.316}
    {=} {Slack Time} {0.474}
  END_SLK_CLC
  SLK 0.474

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.474} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.474} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {0.861} {} {2} {}
    NET {} {} {} {} {} {M2_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {0.861} {} {} {}
    INST {g5810__1881} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {0.950} {} {2} {}
    NET {} {} {} {} {} {n_86} {} {0.000} {0.000} {0.100} {0.007} {0.476} {0.950} {} {} {}
    INST {g5678__2346} {CI} {v} {CO} {v} {} {ADDFX1} {0.251} {0.000} {0.096} {} {0.727} {1.201} {} {1} {}
    NET {} {} {} {} {} {n_123} {} {0.000} {0.000} {0.096} {0.005} {0.727} {1.201} {} {} {}
    INST {g5657__5526} {CI} {v} {CO} {v} {} {ADDFX1} {0.250} {0.000} {0.096} {} {0.977} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_154} {} {0.000} {0.000} {0.096} {0.005} {0.977} {1.451} {} {} {}
    INST {g5631__7482} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.316} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_170} {} {0.000} {0.000} {0.075} {0.002} {1.316} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.474} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.474} {} {} {}
  END_CAP_CLK_PATH

END_PATH 13

PATH 14
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A1_sum_reg[3]} {CK}
  ENDPT {M4_A1_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.316}
    {=} {Slack Time} {0.474}
  END_SLK_CLC
  SLK 0.474

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.474} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.474} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {0.861} {} {2} {}
    NET {} {} {} {} {} {M4_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {0.861} {} {} {}
    INST {g5807__7098} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {0.950} {} {2} {}
    NET {} {} {} {} {} {n_84} {} {0.000} {0.000} {0.100} {0.007} {0.476} {0.950} {} {} {}
    INST {g5676__9945} {CI} {v} {CO} {v} {} {ADDFX1} {0.251} {0.000} {0.096} {} {0.727} {1.201} {} {1} {}
    NET {} {} {} {} {} {n_127} {} {0.000} {0.000} {0.096} {0.005} {0.727} {1.201} {} {} {}
    INST {g5655__5122} {CI} {v} {CO} {v} {} {ADDFX1} {0.250} {0.000} {0.096} {} {0.977} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_146} {} {0.000} {0.000} {0.096} {0.005} {0.977} {1.451} {} {} {}
    INST {g5629__1881} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.316} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_174} {} {0.000} {0.000} {0.075} {0.002} {1.316} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.474} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.474} {} {} {}
  END_CAP_CLK_PATH

END_PATH 14

PATH 15
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A1_sum_reg[3]} {CK}
  ENDPT {M3_A1_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.316}
    {=} {Slack Time} {0.474}
  END_SLK_CLC
  SLK 0.474

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.474} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.474} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {0.861} {} {2} {}
    NET {} {} {} {} {} {M3_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {0.861} {} {} {}
    INST {g5809__5115} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {0.950} {} {2} {}
    NET {} {} {} {} {} {n_82} {} {0.000} {0.000} {0.100} {0.007} {0.476} {0.950} {} {} {}
    INST {g5679__9315} {CI} {v} {CO} {v} {} {ADDFX1} {0.251} {0.000} {0.096} {} {0.727} {1.201} {} {1} {}
    NET {} {} {} {} {} {n_129} {} {0.000} {0.000} {0.096} {0.005} {0.727} {1.201} {} {} {}
    INST {g5654__1705} {CI} {v} {CO} {v} {} {ADDFX1} {0.250} {0.000} {0.096} {} {0.977} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_148} {} {0.000} {0.000} {0.096} {0.005} {0.977} {1.451} {} {} {}
    INST {g5628__6131} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.316} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_176} {} {0.000} {0.000} {0.075} {0.002} {1.316} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.474} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.474} {} {} {}
  END_CAP_CLK_PATH

END_PATH 15

PATH 16
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A1_sum_reg[3]} {CK}
  ENDPT {M1_A1_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.316}
    {=} {Slack Time} {0.474}
  END_SLK_CLC
  SLK 0.474

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.474} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.474} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {0.861} {} {2} {}
    NET {} {} {} {} {} {M1_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {0.861} {} {} {}
    INST {g5808__6131} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {0.950} {} {2} {}
    NET {} {} {} {} {} {n_80} {} {0.000} {0.000} {0.100} {0.007} {0.476} {0.950} {} {} {}
    INST {g5677__2883} {CI} {v} {CO} {v} {} {ADDFX1} {0.251} {0.000} {0.096} {} {0.727} {1.201} {} {1} {}
    NET {} {} {} {} {} {n_125} {} {0.000} {0.000} {0.096} {0.005} {0.727} {1.201} {} {} {}
    INST {g5656__8246} {CI} {v} {CO} {v} {} {ADDFX1} {0.250} {0.000} {0.096} {} {0.977} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_144} {} {0.000} {0.000} {0.096} {0.005} {0.977} {1.451} {} {} {}
    INST {g5630__5115} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.316} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_172} {} {0.000} {0.000} {0.075} {0.002} {1.316} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.474} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.474} {} {} {}
  END_CAP_CLK_PATH

END_PATH 16

PATH 17
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[0]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[0]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[0]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[0]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 17

PATH 18
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[1]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[1]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[1]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[1]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 18

PATH 19
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[2]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[2]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[2]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[2]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 19

PATH 20
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[3]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[3]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[3]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[3]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 20

PATH 21
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[4]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[4]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[4]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[4]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 21

PATH 22
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[5]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[5]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[5]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[5]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 22

PATH 23
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[6]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[6]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[6]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[6]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 23

PATH 24
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[7]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[7]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[7]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[7]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 24

PATH 25
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[8]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[8]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[8]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[8]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 25

PATH 26
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[9]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[9]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[9]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[9]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 26

PATH 27
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[10]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[10]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[10]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[10]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 27

PATH 28
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[11]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[11]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[11]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[11]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 28

PATH 29
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[12]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[12]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[12]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[12]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 29

PATH 30
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[13]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[13]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[13]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[13]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 30

PATH 31
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[14]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[14]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[14]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[14]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 31

PATH 32
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {result[15]} {} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {op_reg[15]} {Q} {DFFQX2} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.800}
    {+} {Phase Shift} {2.000}
    {=} {Required Time} {1.200}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.716}
    {=} {Slack Time} {0.484}
  END_SLK_CLC
  SLK 0.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.284} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.284} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {op_reg[15]} {CK} {^} {Q} {^} {} {DFFQX2} {0.716} {0.000} {0.628} {} {0.716} {1.200} {} {1} {}
    NET {} {} {} {} {} {result[15]} {} {0.000} {0.000} {0.628} {0.150} {0.716} {1.200} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {0.316} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {0.316} {} {} {}
  END_CAP_CLK_PATH

END_PATH 32

PATH 33
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[5]} {CK}
  ENDPT {A2_sum_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A1_sum_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.208}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.782}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.272}
    {=} {Slack Time} {0.510}
  END_SLK_CLC
  SLK 0.510

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.510} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.510} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A1_sum_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.843} {} {2} {}
    NET {} {} {} {} {} {t4[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.843} {} {} {}
    INST {g5517__9945} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {1.000} {} {2} {}
    NET {} {} {} {} {} {n_254} {} {0.000} {0.000} {0.185} {0.005} {0.490} {1.000} {} {} {}
    INST {g5500__7098} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {1.123} {} {3} {}
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.122} {0.006} {0.613} {1.123} {} {} {}
    INST {g5480} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {1.183} {} {1} {}
    NET {} {} {} {} {} {n_266} {} {0.000} {0.000} {0.055} {0.003} {0.673} {1.183} {} {} {}
    INST {g5474__5526} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {0.762} {1.272} {} {1} {}
    NET {} {} {} {} {} {n_271} {} {0.000} {0.000} {0.111} {0.005} {0.762} {1.272} {} {} {}
    INST {g5466__5107} {CI} {v} {CO} {v} {} {ADDFX1} {0.240} {0.000} {0.084} {} {1.002} {1.512} {} {2} {}
    NET {} {} {} {} {} {n_281} {} {0.000} {0.000} {0.084} {0.003} {1.002} {1.512} {} {} {}
    INST {g5465__5477} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {1.099} {1.608} {} {3} {}
    NET {} {} {} {} {} {n_283} {} {0.000} {0.000} {0.094} {0.005} {1.099} {1.608} {} {} {}
    INST {g5458__6417} {B} {^} {Y} {v} {} {NOR2XL} {0.081} {0.000} {0.080} {} {1.180} {1.690} {} {3} {}
    NET {} {} {} {} {} {n_286} {} {0.000} {0.000} {0.080} {0.005} {1.180} {1.690} {} {} {}
    INST {g5456__1666} {B0} {v} {Y} {^} {} {AOI21XL} {0.093} {0.000} {0.090} {} {1.272} {1.782} {} {1} {}
    NET {} {} {} {} {} {n_285} {} {0.000} {0.000} {0.090} {0.002} {1.272} {1.782} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.510} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.510} {} {} {}
  END_CAP_CLK_PATH

END_PATH 33

PATH 34
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A1_sum_reg[4]} {CK}
  ENDPT {M3_A1_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V3_res_reg} {QN} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.196}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.794}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.201}
    {=} {Slack Time} {0.593}
  END_SLK_CLC
  SLK 0.593

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.593} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V3_res_reg} {CK} {^} {QN} {v} {} {DFFTRXL} {0.325} {0.000} {0.055} {} {0.325} {0.918} {} {2} {}
    NET {} {} {} {} {} {M3_t3[0]} {} {0.000} {0.000} {0.055} {0.003} {0.325} {0.918} {} {} {}
    INST {g5809__5115} {A} {v} {Y} {^} {} {NOR2XL} {0.179} {0.000} {0.217} {} {0.504} {1.097} {} {2} {}
    NET {} {} {} {} {} {n_82} {} {0.000} {0.000} {0.217} {0.007} {0.504} {1.097} {} {} {}
    INST {g5679__9315} {CI} {^} {CO} {^} {} {ADDFX1} {0.265} {0.000} {0.095} {} {0.769} {1.362} {} {1} {}
    NET {} {} {} {} {} {n_129} {} {0.000} {0.000} {0.095} {0.005} {0.769} {1.362} {} {} {}
    INST {g5654__1705} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {1.004} {1.597} {} {1} {}
    NET {} {} {} {} {} {n_148} {} {0.000} {0.000} {0.094} {0.005} {1.004} {1.597} {} {} {}
    INST {g5628__6131} {CI} {^} {CO} {^} {} {ADDFXL} {0.198} {0.000} {0.072} {} {1.202} {1.794} {} {1} {}
    NET {} {} {} {} {} {n_175} {} {0.000} {0.000} {0.072} {0.002} {1.202} {1.794} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.593} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.593} {} {} {}
  END_CAP_CLK_PATH

END_PATH 34

PATH 35
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A1_sum_reg[4]} {CK}
  ENDPT {M4_A1_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V3_res_reg} {QN} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.196}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.794}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.201}
    {=} {Slack Time} {0.593}
  END_SLK_CLC
  SLK 0.593

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.593} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V3_res_reg} {CK} {^} {QN} {v} {} {DFFTRXL} {0.325} {0.000} {0.055} {} {0.325} {0.918} {} {2} {}
    NET {} {} {} {} {} {M4_t3[0]} {} {0.000} {0.000} {0.055} {0.003} {0.325} {0.918} {} {} {}
    INST {g5807__7098} {A} {v} {Y} {^} {} {NOR2XL} {0.179} {0.000} {0.217} {} {0.504} {1.097} {} {2} {}
    NET {} {} {} {} {} {n_84} {} {0.000} {0.000} {0.217} {0.007} {0.504} {1.097} {} {} {}
    INST {g5676__9945} {CI} {^} {CO} {^} {} {ADDFX1} {0.265} {0.000} {0.095} {} {0.769} {1.362} {} {1} {}
    NET {} {} {} {} {} {n_127} {} {0.000} {0.000} {0.095} {0.005} {0.769} {1.362} {} {} {}
    INST {g5655__5122} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {1.004} {1.597} {} {1} {}
    NET {} {} {} {} {} {n_146} {} {0.000} {0.000} {0.094} {0.005} {1.004} {1.597} {} {} {}
    INST {g5629__1881} {CI} {^} {CO} {^} {} {ADDFXL} {0.198} {0.000} {0.072} {} {1.202} {1.794} {} {1} {}
    NET {} {} {} {} {} {n_173} {} {0.000} {0.000} {0.072} {0.002} {1.202} {1.794} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.593} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.593} {} {} {}
  END_CAP_CLK_PATH

END_PATH 35

PATH 36
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A1_sum_reg[4]} {CK}
  ENDPT {M2_A1_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V3_res_reg} {QN} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.196}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.794}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.201}
    {=} {Slack Time} {0.593}
  END_SLK_CLC
  SLK 0.593

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.593} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V3_res_reg} {CK} {^} {QN} {v} {} {DFFTRXL} {0.325} {0.000} {0.055} {} {0.325} {0.918} {} {2} {}
    NET {} {} {} {} {} {M2_t3[0]} {} {0.000} {0.000} {0.055} {0.003} {0.325} {0.918} {} {} {}
    INST {g5810__1881} {A} {v} {Y} {^} {} {NOR2XL} {0.179} {0.000} {0.217} {} {0.504} {1.097} {} {2} {}
    NET {} {} {} {} {} {n_86} {} {0.000} {0.000} {0.217} {0.007} {0.504} {1.097} {} {} {}
    INST {g5678__2346} {CI} {^} {CO} {^} {} {ADDFX1} {0.265} {0.000} {0.095} {} {0.769} {1.362} {} {1} {}
    NET {} {} {} {} {} {n_123} {} {0.000} {0.000} {0.095} {0.005} {0.769} {1.362} {} {} {}
    INST {g5657__5526} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {1.004} {1.597} {} {1} {}
    NET {} {} {} {} {} {n_154} {} {0.000} {0.000} {0.094} {0.005} {1.004} {1.597} {} {} {}
    INST {g5631__7482} {CI} {^} {CO} {^} {} {ADDFXL} {0.198} {0.000} {0.072} {} {1.202} {1.794} {} {1} {}
    NET {} {} {} {} {} {n_169} {} {0.000} {0.000} {0.072} {0.002} {1.202} {1.794} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.593} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.593} {} {} {}
  END_CAP_CLK_PATH

END_PATH 36

PATH 37
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A1_sum_reg[4]} {CK}
  ENDPT {M1_A1_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V3_res_reg} {QN} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.196}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.794}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.201}
    {=} {Slack Time} {0.593}
  END_SLK_CLC
  SLK 0.593

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.593} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.593} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V3_res_reg} {CK} {^} {QN} {v} {} {DFFTRXL} {0.325} {0.000} {0.055} {} {0.325} {0.918} {} {2} {}
    NET {} {} {} {} {} {M1_t3[0]} {} {0.000} {0.000} {0.055} {0.003} {0.325} {0.918} {} {} {}
    INST {g5808__6131} {A} {v} {Y} {^} {} {NOR2XL} {0.179} {0.000} {0.217} {} {0.504} {1.097} {} {2} {}
    NET {} {} {} {} {} {n_80} {} {0.000} {0.000} {0.217} {0.007} {0.504} {1.097} {} {} {}
    INST {g5677__2883} {CI} {^} {CO} {^} {} {ADDFX1} {0.265} {0.000} {0.095} {} {0.769} {1.362} {} {1} {}
    NET {} {} {} {} {} {n_125} {} {0.000} {0.000} {0.095} {0.005} {0.769} {1.362} {} {} {}
    INST {g5656__8246} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {1.004} {1.597} {} {1} {}
    NET {} {} {} {} {} {n_144} {} {0.000} {0.000} {0.094} {0.005} {1.004} {1.597} {} {} {}
    INST {g5630__5115} {CI} {^} {CO} {^} {} {ADDFXL} {0.198} {0.000} {0.072} {} {1.202} {1.794} {} {1} {}
    NET {} {} {} {} {} {n_171} {} {0.000} {0.000} {0.072} {0.002} {1.202} {1.794} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.593} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.593} {} {} {}
  END_CAP_CLK_PATH

END_PATH 37

PATH 38
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[4]} {CK}
  ENDPT {A2_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A1_sum_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.829}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.234}
    {=} {Slack Time} {0.595}
  END_SLK_CLC
  SLK 0.595

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.595} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.595} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A1_sum_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.928} {} {2} {}
    NET {} {} {} {} {} {t4[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.928} {} {} {}
    INST {g5517__9945} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {1.085} {} {2} {}
    NET {} {} {} {} {} {n_254} {} {0.000} {0.000} {0.185} {0.005} {0.490} {1.085} {} {} {}
    INST {g5500__7098} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {1.208} {} {3} {}
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.122} {0.006} {0.613} {1.208} {} {} {}
    INST {g5480} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {1.268} {} {1} {}
    NET {} {} {} {} {} {n_266} {} {0.000} {0.000} {0.055} {0.003} {0.673} {1.268} {} {} {}
    INST {g5474__5526} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {0.762} {1.357} {} {1} {}
    NET {} {} {} {} {} {n_271} {} {0.000} {0.000} {0.111} {0.005} {0.762} {1.357} {} {} {}
    INST {g5466__5107} {CI} {v} {CO} {v} {} {ADDFX1} {0.240} {0.000} {0.084} {} {1.002} {1.597} {} {2} {}
    NET {} {} {} {} {} {n_281} {} {0.000} {0.000} {0.084} {0.003} {1.002} {1.597} {} {} {}
    INST {g5465__5477} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {1.099} {1.694} {} {3} {}
    NET {} {} {} {} {} {n_283} {} {0.000} {0.000} {0.094} {0.005} {1.099} {1.694} {} {} {}
    INST {g5460__7410} {B0} {^} {Y} {^} {} {OA21XL} {0.135} {0.000} {0.052} {} {1.234} {1.829} {} {1} {}
    NET {} {} {} {} {} {n_284} {} {0.000} {0.000} {0.052} {0.002} {1.234} {1.829} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.595} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.595} {} {} {}
  END_CAP_CLK_PATH

END_PATH 38

PATH 39
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[5]} {CK}
  ENDPT {A1_sum_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_op_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.793}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.19}
    {=} {Slack Time} {0.603}
  END_SLK_CLC
  SLK 0.603

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.603} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.603} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_op_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.885} {} {2} {}
    NET {} {} {} {} {} {t2[0]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.885} {} {} {}
    INST {g5783__1666} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {1.046} {} {4} {}
    NET {} {} {} {} {} {n_141} {} {0.000} {0.000} {0.204} {0.008} {0.442} {1.046} {} {} {}
    INST {g5718__6161} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {1.208} {} {3} {}
    NET {} {} {} {} {} {n_164} {} {0.000} {0.000} {0.152} {0.006} {0.605} {1.208} {} {} {}
    INST {g5667} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {1.258} {} {1} {}
    NET {} {} {} {} {} {n_139} {} {0.000} {0.000} {0.059} {0.003} {0.655} {1.258} {} {} {}
    INST {g5638__7410} {A1} {v} {Y} {^} {} {OAI21X1} {0.124} {0.000} {0.140} {} {0.779} {1.383} {} {3} {}
    NET {} {} {} {} {} {n_182} {} {0.000} {0.000} {0.140} {0.006} {0.779} {1.383} {} {} {}
    INST {g5592__5122} {A1} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.123} {} {0.901} {1.504} {} {2} {}
    NET {} {} {} {} {} {n_181} {} {0.000} {0.000} {0.123} {0.005} {0.901} {1.504} {} {} {}
    INST {g5542__4319} {A1} {v} {Y} {^} {} {OAI21X1} {0.141} {0.000} {0.144} {} {1.042} {1.646} {} {3} {}
    NET {} {} {} {} {} {n_260} {} {0.000} {0.000} {0.144} {0.006} {1.042} {1.646} {} {} {}
    INST {g5498__8246} {B} {^} {Y} {v} {} {NAND2XL} {0.084} {0.000} {0.088} {} {1.126} {1.729} {} {1} {}
    NET {} {} {} {} {} {n_262} {} {0.000} {0.000} {0.088} {0.002} {1.126} {1.729} {} {} {}
    INST {g5491__1617} {B0} {v} {Y} {^} {} {OAI21XL} {0.064} {0.000} {0.102} {} {1.189} {1.793} {} {1} {}
    NET {} {} {} {} {} {n_267} {} {0.000} {0.000} {0.102} {0.002} {1.189} {1.793} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.603} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.603} {} {} {}
  END_CAP_CLK_PATH

END_PATH 39

PATH 40
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[3]} {CK}
  ENDPT {A2_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A1_sum_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.148}
    {=} {Slack Time} {0.649}
  END_SLK_CLC
  SLK 0.649

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.649} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.649} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A1_sum_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.983} {} {2} {}
    NET {} {} {} {} {} {t4[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.983} {} {} {}
    INST {g5517__9945} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {1.139} {} {2} {}
    NET {} {} {} {} {} {n_254} {} {0.000} {0.000} {0.185} {0.005} {0.490} {1.139} {} {} {}
    INST {g5500__7098} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {1.263} {} {3} {}
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.122} {0.006} {0.613} {1.263} {} {} {}
    INST {g5480} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {1.323} {} {1} {}
    NET {} {} {} {} {} {n_266} {} {0.000} {0.000} {0.055} {0.003} {0.673} {1.323} {} {} {}
    INST {g5474__5526} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {0.762} {1.412} {} {1} {}
    NET {} {} {} {} {} {n_271} {} {0.000} {0.000} {0.111} {0.005} {0.762} {1.412} {} {} {}
    INST {g5466__5107} {CI} {v} {S} {^} {} {ADDFX1} {0.386} {0.000} {0.070} {} {1.148} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_278} {} {0.000} {0.000} {0.070} {0.002} {1.148} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.649} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.649} {} {} {}
  END_CAP_CLK_PATH

END_PATH 40

PATH 41
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[3]} {CK}
  ENDPT {A3_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_op_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.148}
    {=} {Slack Time} {0.649}
  END_SLK_CLC
  SLK 0.649

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.649} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.649} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_op_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {0.983} {} {2} {}
    NET {} {} {} {} {} {t6[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {0.983} {} {} {}
    INST {g5451__7482} {A} {v} {Y} {^} {} {NOR2XL} {0.157} {0.000} {0.185} {} {0.490} {1.139} {} {2} {}
    NET {} {} {} {} {} {n_293} {} {0.000} {0.000} {0.185} {0.005} {0.490} {1.139} {} {} {}
    INST {g5445__5122} {A1} {^} {Y} {v} {} {OAI21X1} {0.123} {0.000} {0.122} {} {0.613} {1.263} {} {3} {}
    NET {} {} {} {} {} {n_304} {} {0.000} {0.000} {0.122} {0.006} {0.613} {1.263} {} {} {}
    INST {g5436} {A} {v} {Y} {^} {} {CLKINVX1} {0.060} {0.000} {0.055} {} {0.673} {1.323} {} {1} {}
    NET {} {} {} {} {} {n_302} {} {0.000} {0.000} {0.055} {0.003} {0.673} {1.323} {} {} {}
    INST {g5432__6783} {A1} {^} {Y} {v} {} {OAI21X1} {0.089} {0.000} {0.111} {} {0.762} {1.412} {} {1} {}
    NET {} {} {} {} {} {n_307} {} {0.000} {0.000} {0.111} {0.005} {0.762} {1.412} {} {} {}
    INST {g5424__8428} {CI} {v} {S} {^} {} {ADDFX1} {0.386} {0.000} {0.070} {} {1.148} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_310} {} {0.000} {0.000} {0.070} {0.002} {1.148} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.649} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.649} {} {} {}
  END_CAP_CLK_PATH

END_PATH 41

PATH 42
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A1_sum_reg[2]} {CK}
  ENDPT {M3_A1_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.108}
    {=} {Slack Time} {0.689}
  END_SLK_CLC
  SLK 0.689

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.689} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.689} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.076} {} {2} {}
    NET {} {} {} {} {} {M3_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.076} {} {} {}
    INST {g5809__5115} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.165} {} {2} {}
    NET {} {} {} {} {} {n_82} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.165} {} {} {}
    INST {g5679__9315} {CI} {v} {CO} {v} {} {ADDFX1} {0.251} {0.000} {0.096} {} {0.727} {1.416} {} {1} {}
    NET {} {} {} {} {} {n_129} {} {0.000} {0.000} {0.096} {0.005} {0.727} {1.416} {} {} {}
    INST {g5654__1705} {CI} {v} {S} {^} {} {ADDFX1} {0.382} {0.000} {0.070} {} {1.108} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_149} {} {0.000} {0.000} {0.070} {0.002} {1.108} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.689} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.689} {} {} {}
  END_CAP_CLK_PATH

END_PATH 42

PATH 43
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A1_sum_reg[2]} {CK}
  ENDPT {M2_A1_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.108}
    {=} {Slack Time} {0.689}
  END_SLK_CLC
  SLK 0.689

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.689} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.689} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.076} {} {2} {}
    NET {} {} {} {} {} {M2_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.076} {} {} {}
    INST {g5810__1881} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.165} {} {2} {}
    NET {} {} {} {} {} {n_86} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.165} {} {} {}
    INST {g5678__2346} {CI} {v} {CO} {v} {} {ADDFX1} {0.251} {0.000} {0.096} {} {0.727} {1.416} {} {1} {}
    NET {} {} {} {} {} {n_123} {} {0.000} {0.000} {0.096} {0.005} {0.727} {1.416} {} {} {}
    INST {g5657__5526} {CI} {v} {S} {^} {} {ADDFX1} {0.382} {0.000} {0.070} {} {1.108} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_155} {} {0.000} {0.000} {0.070} {0.002} {1.108} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.689} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.689} {} {} {}
  END_CAP_CLK_PATH

END_PATH 43

PATH 44
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A1_sum_reg[2]} {CK}
  ENDPT {M4_A1_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.108}
    {=} {Slack Time} {0.689}
  END_SLK_CLC
  SLK 0.689

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.689} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.689} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.076} {} {2} {}
    NET {} {} {} {} {} {M4_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.076} {} {} {}
    INST {g5807__7098} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.165} {} {2} {}
    NET {} {} {} {} {} {n_84} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.165} {} {} {}
    INST {g5676__9945} {CI} {v} {CO} {v} {} {ADDFX1} {0.251} {0.000} {0.096} {} {0.727} {1.416} {} {1} {}
    NET {} {} {} {} {} {n_127} {} {0.000} {0.000} {0.096} {0.005} {0.727} {1.416} {} {} {}
    INST {g5655__5122} {CI} {v} {S} {^} {} {ADDFX1} {0.382} {0.000} {0.070} {} {1.108} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_147} {} {0.000} {0.000} {0.070} {0.002} {1.108} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.689} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.689} {} {} {}
  END_CAP_CLK_PATH

END_PATH 44

PATH 45
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A1_sum_reg[2]} {CK}
  ENDPT {M1_A1_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.108}
    {=} {Slack Time} {0.689}
  END_SLK_CLC
  SLK 0.689

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.689} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.689} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.076} {} {2} {}
    NET {} {} {} {} {} {M1_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.076} {} {} {}
    INST {g5808__6131} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.165} {} {2} {}
    NET {} {} {} {} {} {n_80} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.165} {} {} {}
    INST {g5677__2883} {CI} {v} {CO} {v} {} {ADDFX1} {0.251} {0.000} {0.096} {} {0.727} {1.416} {} {1} {}
    NET {} {} {} {} {} {n_125} {} {0.000} {0.000} {0.096} {0.005} {0.727} {1.416} {} {} {}
    INST {g5656__8246} {CI} {v} {S} {^} {} {ADDFX1} {0.382} {0.000} {0.070} {} {1.108} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_145} {} {0.000} {0.000} {0.070} {0.002} {1.108} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.689} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.689} {} {} {}
  END_CAP_CLK_PATH

END_PATH 45

PATH 46
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A2_sum_reg[5]} {CK}
  ENDPT {M4_A2_sum_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V1_H1_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.824}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1260000000000001}
    {=} {Slack Time} {0.698}
  END_SLK_CLC
  SLK 0.698

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.698} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.698} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V1_H1_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.283} {0.000} {0.055} {} {0.283} {0.981} {} {2} {}
    NET {} {} {} {} {} {M4_t1[2]} {} {0.000} {0.000} {0.055} {0.004} {0.283} {0.981} {} {} {}
    INST {g5684__5477} {A} {^} {Y} {^} {} {AND2X1} {0.170} {0.000} {0.092} {} {0.453} {1.151} {} {2} {}
    NET {} {} {} {} {} {n_135} {} {0.000} {0.000} {0.092} {0.008} {0.453} {1.151} {} {} {}
    INST {g5644__1617} {CI} {^} {CO} {^} {} {ADDFX1} {0.218} {0.000} {0.081} {} {0.671} {1.369} {} {2} {}
    NET {} {} {} {} {} {n_158} {} {0.000} {0.000} {0.081} {0.003} {0.671} {1.369} {} {} {}
    INST {g5636__2398} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {0.796} {1.493} {} {3} {}
    NET {} {} {} {} {} {n_191} {} {0.000} {0.000} {0.142} {0.005} {0.796} {1.493} {} {} {}
    INST {g5599__6260} {B} {v} {Y} {^} {} {NOR2XL} {0.189} {0.000} {0.206} {} {0.984} {1.682} {} {2} {}
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.206} {0.006} {0.984} {1.682} {} {} {}
    INST {g5563__9315} {B} {^} {CO} {^} {} {ADDHXL} {0.142} {0.000} {0.055} {} {1.126} {1.824} {} {1} {}
    NET {} {} {} {} {} {n_210} {} {0.000} {0.000} {0.055} {0.002} {1.126} {1.824} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.698} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.698} {} {} {}
  END_CAP_CLK_PATH

END_PATH 46

PATH 47
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A2_sum_reg[5]} {CK}
  ENDPT {M2_A2_sum_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V1_H1_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.824}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1260000000000001}
    {=} {Slack Time} {0.698}
  END_SLK_CLC
  SLK 0.698

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.698} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.698} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V1_H1_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.283} {0.000} {0.055} {} {0.283} {0.981} {} {2} {}
    NET {} {} {} {} {} {M2_t1[2]} {} {0.000} {0.000} {0.055} {0.004} {0.283} {0.981} {} {} {}
    INST {g5683__6417} {A} {^} {Y} {^} {} {AND2X1} {0.170} {0.000} {0.092} {} {0.453} {1.151} {} {2} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.092} {0.008} {0.453} {1.151} {} {} {}
    INST {g5642__6783} {CI} {^} {CO} {^} {} {ADDFX1} {0.218} {0.000} {0.081} {} {0.671} {1.369} {} {2} {}
    NET {} {} {} {} {} {n_159} {} {0.000} {0.000} {0.081} {0.003} {0.671} {1.369} {} {} {}
    INST {g5639__5477} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {0.796} {1.493} {} {3} {}
    NET {} {} {} {} {} {n_189} {} {0.000} {0.000} {0.142} {0.005} {0.796} {1.493} {} {} {}
    INST {g5600__4319} {B} {v} {Y} {^} {} {NOR2XL} {0.189} {0.000} {0.206} {} {0.984} {1.682} {} {2} {}
    NET {} {} {} {} {} {n_202} {} {0.000} {0.000} {0.206} {0.006} {0.984} {1.682} {} {} {}
    INST {g5561__4733} {B} {^} {CO} {^} {} {ADDHXL} {0.142} {0.000} {0.055} {} {1.126} {1.824} {} {1} {}
    NET {} {} {} {} {} {n_214} {} {0.000} {0.000} {0.055} {0.002} {1.126} {1.824} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.698} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.698} {} {} {}
  END_CAP_CLK_PATH

END_PATH 47

PATH 48
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A2_sum_reg[5]} {CK}
  ENDPT {M3_A2_sum_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V1_H1_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.824}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1260000000000001}
    {=} {Slack Time} {0.698}
  END_SLK_CLC
  SLK 0.698

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.698} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.698} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V1_H1_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.283} {0.000} {0.055} {} {0.283} {0.981} {} {2} {}
    NET {} {} {} {} {} {M3_t1[2]} {} {0.000} {0.000} {0.055} {0.004} {0.283} {0.981} {} {} {}
    INST {g5681__7410} {A} {^} {Y} {^} {} {AND2X1} {0.170} {0.000} {0.092} {} {0.453} {1.151} {} {2} {}
    NET {} {} {} {} {} {n_133} {} {0.000} {0.000} {0.092} {0.008} {0.453} {1.151} {} {} {}
    INST {g5643__3680} {CI} {^} {CO} {^} {} {ADDFX1} {0.218} {0.000} {0.081} {} {0.671} {1.369} {} {2} {}
    NET {} {} {} {} {} {n_157} {} {0.000} {0.000} {0.081} {0.003} {0.671} {1.369} {} {} {}
    INST {g5641__5107} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {0.796} {1.493} {} {3} {}
    NET {} {} {} {} {} {n_187} {} {0.000} {0.000} {0.142} {0.005} {0.796} {1.493} {} {} {}
    INST {g5601__8428} {B} {v} {Y} {^} {} {NOR2XL} {0.189} {0.000} {0.206} {} {0.984} {1.682} {} {2} {}
    NET {} {} {} {} {} {n_206} {} {0.000} {0.000} {0.206} {0.006} {0.984} {1.682} {} {} {}
    INST {g5560__7482} {B} {^} {CO} {^} {} {ADDHXL} {0.142} {0.000} {0.055} {} {1.126} {1.824} {} {1} {}
    NET {} {} {} {} {} {n_216} {} {0.000} {0.000} {0.055} {0.002} {1.126} {1.824} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.698} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.698} {} {} {}
  END_CAP_CLK_PATH

END_PATH 48

PATH 49
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A2_sum_reg[5]} {CK}
  ENDPT {M1_A2_sum_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V1_H1_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.824}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1260000000000001}
    {=} {Slack Time} {0.698}
  END_SLK_CLC
  SLK 0.698

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.698} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.698} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V1_H1_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.283} {0.000} {0.055} {} {0.283} {0.981} {} {2} {}
    NET {} {} {} {} {} {M1_t1[2]} {} {0.000} {0.000} {0.055} {0.004} {0.283} {0.981} {} {} {}
    INST {g5680__1666} {A} {^} {Y} {^} {} {AND2X1} {0.170} {0.000} {0.092} {} {0.453} {1.151} {} {2} {}
    NET {} {} {} {} {} {n_137} {} {0.000} {0.000} {0.092} {0.008} {0.453} {1.151} {} {} {}
    INST {g5645__2802} {CI} {^} {CO} {^} {} {ADDFX1} {0.218} {0.000} {0.081} {} {0.671} {1.369} {} {2} {}
    NET {} {} {} {} {} {n_156} {} {0.000} {0.000} {0.081} {0.003} {0.671} {1.369} {} {} {}
    INST {g5640__6260} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {0.796} {1.493} {} {3} {}
    NET {} {} {} {} {} {n_185} {} {0.000} {0.000} {0.142} {0.005} {0.796} {1.493} {} {} {}
    INST {g5602__5526} {B} {v} {Y} {^} {} {NOR2XL} {0.189} {0.000} {0.206} {} {0.984} {1.682} {} {2} {}
    NET {} {} {} {} {} {n_204} {} {0.000} {0.000} {0.206} {0.006} {0.984} {1.682} {} {} {}
    INST {g5562__6161} {B} {^} {CO} {^} {} {ADDHXL} {0.142} {0.000} {0.055} {} {1.126} {1.824} {} {1} {}
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.055} {0.002} {1.126} {1.824} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.698} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.698} {} {} {}
  END_CAP_CLK_PATH

END_PATH 49

PATH 50
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[4]} {CK}
  ENDPT {A1_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_op_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.793}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.091}
    {=} {Slack Time} {0.702}
  END_SLK_CLC
  SLK 0.702

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.702} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.702} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_op_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {0.984} {} {2} {}
    NET {} {} {} {} {} {t2[0]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {0.984} {} {} {}
    INST {g5783__1666} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {1.145} {} {4} {}
    NET {} {} {} {} {} {n_141} {} {0.000} {0.000} {0.204} {0.008} {0.442} {1.145} {} {} {}
    INST {g5718__6161} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {1.307} {} {3} {}
    NET {} {} {} {} {} {n_164} {} {0.000} {0.000} {0.152} {0.006} {0.605} {1.307} {} {} {}
    INST {g5667} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {1.357} {} {1} {}
    NET {} {} {} {} {} {n_139} {} {0.000} {0.000} {0.059} {0.003} {0.655} {1.357} {} {} {}
    INST {g5638__7410} {A1} {v} {Y} {^} {} {OAI21X1} {0.124} {0.000} {0.140} {} {0.779} {1.481} {} {3} {}
    NET {} {} {} {} {} {n_182} {} {0.000} {0.000} {0.140} {0.006} {0.779} {1.481} {} {} {}
    INST {g5592__5122} {A1} {^} {Y} {v} {} {AOI21X1} {0.122} {0.000} {0.123} {} {0.901} {1.603} {} {2} {}
    NET {} {} {} {} {} {n_181} {} {0.000} {0.000} {0.123} {0.005} {0.901} {1.603} {} {} {}
    INST {g5573} {A} {v} {Y} {^} {} {CLKINVX1} {0.065} {0.000} {0.059} {} {0.966} {1.668} {} {2} {}
    NET {} {} {} {} {} {n_237} {} {0.000} {0.000} {0.059} {0.003} {0.966} {1.668} {} {} {}
    INST {g5537__6417} {B} {^} {Y} {v} {} {NAND2XL} {0.067} {0.000} {0.069} {} {1.032} {1.735} {} {1} {}
    NET {} {} {} {} {} {n_239} {} {0.000} {0.000} {0.069} {0.002} {1.032} {1.735} {} {} {}
    INST {g5532__7410} {B0} {v} {Y} {^} {} {OAI21XL} {0.058} {0.000} {0.102} {} {1.090} {1.793} {} {1} {}
    NET {} {} {} {} {} {n_241} {} {0.000} {0.000} {0.102} {0.002} {1.090} {1.793} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.702} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.702} {} {} {}
  END_CAP_CLK_PATH

END_PATH 50

PATH 51
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A2_sum_reg[4]} {CK}
  ENDPT {M4_A2_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V1_H1_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.822}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.112}
    {=} {Slack Time} {0.710}
  END_SLK_CLC
  SLK 0.710

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.710} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.710} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V1_H1_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.283} {0.000} {0.055} {} {0.283} {0.993} {} {2} {}
    NET {} {} {} {} {} {M4_t1[2]} {} {0.000} {0.000} {0.055} {0.004} {0.283} {0.993} {} {} {}
    INST {g5684__5477} {A} {^} {Y} {^} {} {AND2X1} {0.170} {0.000} {0.092} {} {0.453} {1.163} {} {2} {}
    NET {} {} {} {} {} {n_135} {} {0.000} {0.000} {0.092} {0.008} {0.453} {1.163} {} {} {}
    INST {g5644__1617} {CI} {^} {CO} {^} {} {ADDFX1} {0.218} {0.000} {0.081} {} {0.671} {1.381} {} {2} {}
    NET {} {} {} {} {} {n_158} {} {0.000} {0.000} {0.081} {0.003} {0.671} {1.381} {} {} {}
    INST {g5636__2398} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {0.796} {1.506} {} {3} {}
    NET {} {} {} {} {} {n_191} {} {0.000} {0.000} {0.142} {0.005} {0.796} {1.506} {} {} {}
    INST {g5599__6260} {B} {v} {Y} {^} {} {NOR2XL} {0.189} {0.000} {0.206} {} {0.984} {1.694} {} {2} {}
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.206} {0.006} {0.984} {1.694} {} {} {}
    INST {g5563__9315} {B} {^} {S} {^} {} {ADDHXL} {0.128} {0.000} {0.056} {} {1.112} {1.822} {} {1} {}
    NET {} {} {} {} {} {n_211} {} {0.000} {0.000} {0.056} {0.002} {1.112} {1.822} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.710} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.710} {} {} {}
  END_CAP_CLK_PATH

END_PATH 51

PATH 52
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A2_sum_reg[4]} {CK}
  ENDPT {M2_A2_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V1_H1_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.822}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.112}
    {=} {Slack Time} {0.710}
  END_SLK_CLC
  SLK 0.710

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.710} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.710} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V1_H1_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.283} {0.000} {0.055} {} {0.283} {0.993} {} {2} {}
    NET {} {} {} {} {} {M2_t1[2]} {} {0.000} {0.000} {0.055} {0.004} {0.283} {0.993} {} {} {}
    INST {g5683__6417} {A} {^} {Y} {^} {} {AND2X1} {0.170} {0.000} {0.092} {} {0.453} {1.163} {} {2} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.092} {0.008} {0.453} {1.163} {} {} {}
    INST {g5642__6783} {CI} {^} {CO} {^} {} {ADDFX1} {0.218} {0.000} {0.081} {} {0.671} {1.381} {} {2} {}
    NET {} {} {} {} {} {n_159} {} {0.000} {0.000} {0.081} {0.003} {0.671} {1.381} {} {} {}
    INST {g5639__5477} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {0.796} {1.506} {} {3} {}
    NET {} {} {} {} {} {n_189} {} {0.000} {0.000} {0.142} {0.005} {0.796} {1.506} {} {} {}
    INST {g5600__4319} {B} {v} {Y} {^} {} {NOR2XL} {0.189} {0.000} {0.206} {} {0.984} {1.694} {} {2} {}
    NET {} {} {} {} {} {n_202} {} {0.000} {0.000} {0.206} {0.006} {0.984} {1.694} {} {} {}
    INST {g5561__4733} {B} {^} {S} {^} {} {ADDHXL} {0.128} {0.000} {0.056} {} {1.112} {1.822} {} {1} {}
    NET {} {} {} {} {} {n_215} {} {0.000} {0.000} {0.056} {0.002} {1.112} {1.822} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.710} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.710} {} {} {}
  END_CAP_CLK_PATH

END_PATH 52

PATH 53
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A2_sum_reg[4]} {CK}
  ENDPT {M1_A2_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V1_H1_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.822}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.112}
    {=} {Slack Time} {0.710}
  END_SLK_CLC
  SLK 0.710

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.710} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.710} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V1_H1_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.283} {0.000} {0.055} {} {0.283} {0.993} {} {2} {}
    NET {} {} {} {} {} {M1_t1[2]} {} {0.000} {0.000} {0.055} {0.004} {0.283} {0.993} {} {} {}
    INST {g5680__1666} {A} {^} {Y} {^} {} {AND2X1} {0.170} {0.000} {0.092} {} {0.453} {1.163} {} {2} {}
    NET {} {} {} {} {} {n_137} {} {0.000} {0.000} {0.092} {0.008} {0.453} {1.163} {} {} {}
    INST {g5645__2802} {CI} {^} {CO} {^} {} {ADDFX1} {0.218} {0.000} {0.081} {} {0.671} {1.381} {} {2} {}
    NET {} {} {} {} {} {n_156} {} {0.000} {0.000} {0.081} {0.003} {0.671} {1.381} {} {} {}
    INST {g5640__6260} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {0.796} {1.506} {} {3} {}
    NET {} {} {} {} {} {n_185} {} {0.000} {0.000} {0.142} {0.005} {0.796} {1.506} {} {} {}
    INST {g5602__5526} {B} {v} {Y} {^} {} {NOR2XL} {0.189} {0.000} {0.206} {} {0.984} {1.694} {} {2} {}
    NET {} {} {} {} {} {n_204} {} {0.000} {0.000} {0.206} {0.006} {0.984} {1.694} {} {} {}
    INST {g5562__6161} {B} {^} {S} {^} {} {ADDHXL} {0.128} {0.000} {0.056} {} {1.112} {1.822} {} {1} {}
    NET {} {} {} {} {} {n_213} {} {0.000} {0.000} {0.056} {0.002} {1.112} {1.822} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.710} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.710} {} {} {}
  END_CAP_CLK_PATH

END_PATH 53

PATH 54
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A2_sum_reg[4]} {CK}
  ENDPT {M3_A2_sum_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V1_H1_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.822}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.112}
    {=} {Slack Time} {0.710}
  END_SLK_CLC
  SLK 0.710

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.710} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.710} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V1_H1_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.283} {0.000} {0.055} {} {0.283} {0.993} {} {2} {}
    NET {} {} {} {} {} {M3_t1[2]} {} {0.000} {0.000} {0.055} {0.004} {0.283} {0.993} {} {} {}
    INST {g5681__7410} {A} {^} {Y} {^} {} {AND2X1} {0.170} {0.000} {0.092} {} {0.453} {1.163} {} {2} {}
    NET {} {} {} {} {} {n_133} {} {0.000} {0.000} {0.092} {0.008} {0.453} {1.163} {} {} {}
    INST {g5643__3680} {CI} {^} {CO} {^} {} {ADDFX1} {0.218} {0.000} {0.081} {} {0.671} {1.381} {} {2} {}
    NET {} {} {} {} {} {n_157} {} {0.000} {0.000} {0.081} {0.003} {0.671} {1.381} {} {} {}
    INST {g5641__5107} {B} {^} {Y} {v} {} {NAND2XL} {0.124} {0.000} {0.142} {} {0.796} {1.506} {} {3} {}
    NET {} {} {} {} {} {n_187} {} {0.000} {0.000} {0.142} {0.005} {0.796} {1.506} {} {} {}
    INST {g5601__8428} {B} {v} {Y} {^} {} {NOR2XL} {0.189} {0.000} {0.206} {} {0.984} {1.694} {} {2} {}
    NET {} {} {} {} {} {n_206} {} {0.000} {0.000} {0.206} {0.006} {0.984} {1.694} {} {} {}
    INST {g5560__7482} {B} {^} {S} {^} {} {ADDHXL} {0.128} {0.000} {0.056} {} {1.112} {1.822} {} {1} {}
    NET {} {} {} {} {} {n_217} {} {0.000} {0.000} {0.056} {0.002} {1.112} {1.822} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.710} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.710} {} {} {}
  END_CAP_CLK_PATH

END_PATH 54

PATH 55
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A3_sum_reg[2]} {CK}
  ENDPT {M2_A3_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.0630000000000002}
    {=} {Slack Time} {0.727}
  END_SLK_CLC
  SLK 0.727

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.727} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.727} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.077} {} {2} {}
    NET {} {} {} {} {} {M2_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.077} {} {} {}
    INST {g5586__2802} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.208} {} {2} {}
    NET {} {} {} {} {} {n_194} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.208} {} {} {}
    INST {g5535__1617} {CI} {v} {CO} {v} {} {ADDFX1} {0.243} {0.000} {0.096} {} {0.724} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_224} {} {0.000} {0.000} {0.096} {0.005} {0.724} {1.451} {} {} {}
    INST {g5513__4733} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.063} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_244} {} {0.000} {0.000} {0.075} {0.002} {1.063} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.727} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.727} {} {} {}
  END_CAP_CLK_PATH

END_PATH 55

PATH 56
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A3_sum_reg[2]} {CK}
  ENDPT {M4_A3_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.0630000000000002}
    {=} {Slack Time} {0.727}
  END_SLK_CLC
  SLK 0.727

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.727} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.727} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.077} {} {2} {}
    NET {} {} {} {} {} {M4_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.077} {} {} {}
    INST {g5584__3680} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.208} {} {2} {}
    NET {} {} {} {} {} {n_196} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.208} {} {} {}
    INST {g5534__3680} {CI} {v} {CO} {v} {} {ADDFX1} {0.243} {0.000} {0.096} {} {0.724} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_226} {} {0.000} {0.000} {0.096} {0.005} {0.724} {1.451} {} {} {}
    INST {g5512__7482} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.063} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_245} {} {0.000} {0.000} {0.075} {0.002} {1.063} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.727} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.727} {} {} {}
  END_CAP_CLK_PATH

END_PATH 56

PATH 57
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A3_sum_reg[2]} {CK}
  ENDPT {M1_A3_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.0630000000000002}
    {=} {Slack Time} {0.727}
  END_SLK_CLC
  SLK 0.727

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.727} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.727} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.077} {} {2} {}
    NET {} {} {} {} {} {M1_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.077} {} {} {}
    INST {g5585__1705} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.208} {} {2} {}
    NET {} {} {} {} {} {n_198} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.208} {} {} {}
    INST {g5536__2802} {CI} {v} {CO} {v} {} {ADDFX1} {0.243} {0.000} {0.096} {} {0.724} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_222} {} {0.000} {0.000} {0.096} {0.005} {0.724} {1.451} {} {} {}
    INST {g5515__9315} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.063} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.075} {0.002} {1.063} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.727} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.727} {} {} {}
  END_CAP_CLK_PATH

END_PATH 57

PATH 58
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A3_sum_reg[2]} {CK}
  ENDPT {M3_A3_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.200}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.790}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.0630000000000002}
    {=} {Slack Time} {0.727}
  END_SLK_CLC
  SLK 0.727

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.727} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.727} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.077} {} {2} {}
    NET {} {} {} {} {} {M3_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.077} {} {} {}
    INST {g5587__1617} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.208} {} {2} {}
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.208} {} {} {}
    INST {g5533__6783} {CI} {v} {CO} {v} {} {ADDFX1} {0.243} {0.000} {0.096} {} {0.724} {1.451} {} {1} {}
    NET {} {} {} {} {} {n_228} {} {0.000} {0.000} {0.096} {0.005} {0.724} {1.451} {} {} {}
    INST {g5514__6161} {CI} {v} {S} {^} {} {ADDFXL} {0.339} {0.000} {0.075} {} {1.063} {1.790} {} {1} {}
    NET {} {} {} {} {} {n_243} {} {0.000} {0.000} {0.075} {0.002} {1.063} {1.790} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.727} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.727} {} {} {}
  END_CAP_CLK_PATH

END_PATH 58

PATH 59
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A3_sum_reg[3]} {CK}
  ENDPT {M2_A3_sum_reg[3]} {SI} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.240}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.750}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.017}
    {=} {Slack Time} {0.733}
  END_SLK_CLC
  SLK 0.733

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.733} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.083} {} {2} {}
    NET {} {} {} {} {} {M2_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.083} {} {} {}
    INST {g5586__2802} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.214} {} {2} {}
    NET {} {} {} {} {} {n_194} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.214} {} {} {}
    INST {g5535__1617} {CI} {v} {CO} {v} {} {ADDFX1} {0.243} {0.000} {0.096} {} {0.724} {1.457} {} {1} {}
    NET {} {} {} {} {} {n_224} {} {0.000} {0.000} {0.096} {0.005} {0.724} {1.457} {} {} {}
    INST {g5513__4733} {CI} {v} {CO} {v} {} {ADDFXL} {0.233} {0.000} {0.097} {} {0.958} {1.691} {} {2} {}
    NET {} {} {} {} {} {n_250} {} {0.000} {0.000} {0.097} {0.003} {0.958} {1.691} {} {} {}
    INST {g5509} {A} {v} {Y} {^} {} {INVXL} {0.059} {0.000} {0.051} {} {1.017} {1.750} {} {1} {}
    NET {} {} {} {} {} {n_251} {} {0.000} {0.000} {0.051} {0.002} {1.017} {1.750} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.733} {} {} {}
  END_CAP_CLK_PATH

END_PATH 59

PATH 60
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A3_sum_reg[3]} {CK}
  ENDPT {M3_A3_sum_reg[3]} {SI} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.240}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.750}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.017}
    {=} {Slack Time} {0.733}
  END_SLK_CLC
  SLK 0.733

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.733} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.083} {} {2} {}
    NET {} {} {} {} {} {M3_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.083} {} {} {}
    INST {g5587__1617} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.214} {} {2} {}
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.214} {} {} {}
    INST {g5533__6783} {CI} {v} {CO} {v} {} {ADDFX1} {0.243} {0.000} {0.096} {} {0.724} {1.457} {} {1} {}
    NET {} {} {} {} {} {n_228} {} {0.000} {0.000} {0.096} {0.005} {0.724} {1.457} {} {} {}
    INST {g5514__6161} {CI} {v} {CO} {v} {} {ADDFXL} {0.233} {0.000} {0.097} {} {0.958} {1.691} {} {2} {}
    NET {} {} {} {} {} {n_248} {} {0.000} {0.000} {0.097} {0.003} {0.958} {1.691} {} {} {}
    INST {g5510} {A} {v} {Y} {^} {} {INVXL} {0.059} {0.000} {0.051} {} {1.017} {1.750} {} {1} {}
    NET {} {} {} {} {} {n_249} {} {0.000} {0.000} {0.051} {0.002} {1.017} {1.750} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.733} {} {} {}
  END_CAP_CLK_PATH

END_PATH 60

PATH 61
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A3_sum_reg[3]} {CK}
  ENDPT {M1_A3_sum_reg[3]} {SI} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.240}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.750}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.017}
    {=} {Slack Time} {0.733}
  END_SLK_CLC
  SLK 0.733

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.733} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.083} {} {2} {}
    NET {} {} {} {} {} {M1_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.083} {} {} {}
    INST {g5585__1705} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.214} {} {2} {}
    NET {} {} {} {} {} {n_198} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.214} {} {} {}
    INST {g5536__2802} {CI} {v} {CO} {v} {} {ADDFX1} {0.243} {0.000} {0.096} {} {0.724} {1.457} {} {1} {}
    NET {} {} {} {} {} {n_222} {} {0.000} {0.000} {0.096} {0.005} {0.724} {1.457} {} {} {}
    INST {g5515__9315} {CI} {v} {CO} {v} {} {ADDFXL} {0.233} {0.000} {0.097} {} {0.958} {1.691} {} {2} {}
    NET {} {} {} {} {} {n_246} {} {0.000} {0.000} {0.097} {0.003} {0.958} {1.691} {} {} {}
    INST {g5511} {A} {v} {Y} {^} {} {INVXL} {0.059} {0.000} {0.051} {} {1.017} {1.750} {} {1} {}
    NET {} {} {} {} {} {n_247} {} {0.000} {0.000} {0.051} {0.002} {1.017} {1.750} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.733} {} {} {}
  END_CAP_CLK_PATH

END_PATH 61

PATH 62
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A3_sum_reg[3]} {CK}
  ENDPT {M4_A3_sum_reg[3]} {SI} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.240}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.750}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.017}
    {=} {Slack Time} {0.733}
  END_SLK_CLC
  SLK 0.733

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.733} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.083} {} {2} {}
    NET {} {} {} {} {} {M4_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.083} {} {} {}
    INST {g5584__3680} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.214} {} {2} {}
    NET {} {} {} {} {} {n_196} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.214} {} {} {}
    INST {g5534__3680} {CI} {v} {CO} {v} {} {ADDFX1} {0.243} {0.000} {0.096} {} {0.724} {1.457} {} {1} {}
    NET {} {} {} {} {} {n_226} {} {0.000} {0.000} {0.096} {0.005} {0.724} {1.457} {} {} {}
    INST {g5512__7482} {CI} {v} {CO} {v} {} {ADDFXL} {0.233} {0.000} {0.097} {} {0.958} {1.691} {} {2} {}
    NET {} {} {} {} {} {n_252} {} {0.000} {0.000} {0.097} {0.003} {0.958} {1.691} {} {} {}
    INST {g5508} {A} {v} {Y} {^} {} {INVXL} {0.059} {0.000} {0.051} {} {1.017} {1.750} {} {1} {}
    NET {} {} {} {} {} {n_253} {} {0.000} {0.000} {0.051} {0.002} {1.017} {1.750} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.733} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.733} {} {} {}
  END_CAP_CLK_PATH

END_PATH 62

PATH 63
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V1_H0_sum_reg} {CK}
  ENDPT {M1_V1_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {v} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5871__9945} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_39} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5838__9945} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_71} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5788__5107} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_72} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 63

PATH 64
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V2_H0_sum_reg} {CK}
  ENDPT {M1_V2_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {v} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5863__9945} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_21} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5835__6260} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_68} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5793__4319} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_69} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 64

PATH 65
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V4_H0_sum_reg} {CK}
  ENDPT {M4_V4_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {v} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5888__2346} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_35} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5829__2346} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_56} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5804__2802} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_57} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 65

PATH 66
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V3_H0_sum_reg} {CK}
  ENDPT {M4_V3_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {v} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5884__7098} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_47} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5831__7482} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_58} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5803__1617} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_59} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 66

PATH 67
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V2_H0_sum_reg} {CK}
  ENDPT {M2_V2_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {v} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5879__4733} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_25} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5839__2398} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_54} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5790__1705} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_55} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 67

PATH 68
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V3_H0_sum_reg} {CK}
  ENDPT {M2_V3_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {v} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5849__2883} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_19} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5834__4319} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_60} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5801__3680} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_61} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 68

PATH 69
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V2_H0_sum_reg} {CK}
  ENDPT {M4_V2_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {v} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5885__1881} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_27} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5841__5477} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_77} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5802__6417} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_78} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 69

PATH 70
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V3_H0_sum_reg} {CK}
  ENDPT {M1_V3_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {v} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5865__3680} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_45} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5830__4733} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_64} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5795__5526} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_65} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 70

PATH 71
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V4_H0_sum_reg} {CK}
  ENDPT {M3_V4_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {v} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5876__1666} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_43} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5837__6161} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_75} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5806__5477} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_76} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 71

PATH 72
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V1_H0_sum_reg} {CK}
  ENDPT {M2_V1_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {v} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5883__2398} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_23} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5828__5107} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_51} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5799__6783} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_63} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 72

PATH 73
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V1_H0_sum_reg} {CK}
  ENDPT {M4_V1_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {v} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5867__5115} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_41} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5827__9315} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_73} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5805__2398} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_74} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 73

PATH 74
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V1_H0_sum_reg} {CK}
  ENDPT {M3_V1_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {v} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5880__8246} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_33} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5842__1666} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_66} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5794__8428} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_67} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 74

PATH 75
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V2_H0_sum_reg} {CK}
  ENDPT {M3_V2_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {v} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5874__2802} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_37} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5832__2883} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_48} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5791__8246} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_49} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 75

PATH 76
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V3_H0_sum_reg} {CK}
  ENDPT {M3_V3_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {v} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5862__5115} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_17} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5840__8428} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_62} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5787__7410} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_79} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 76

PATH 77
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V4_H0_sum_reg} {CK}
  ENDPT {M2_V4_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {v} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5846__7482} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_31} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5833__7410} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_50} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5792__6260} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_70} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 77

PATH 78
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V4_H0_sum_reg} {CK}
  ENDPT {M1_V4_H0_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.736}
  END_SLK_CLC
  SLK 0.736

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.536} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.536} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {v} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.536} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.536} {} {} {}
    INST {g5856__6417} {A} {v} {Y} {^} {} {NAND2XL} {0.092} {0.000} {0.082} {} {0.892} {1.628} {} {2} {}
    NET {} {} {} {} {} {n_29} {} {0.000} {0.000} {0.082} {0.003} {0.892} {1.628} {} {} {}
    INST {g5836__6417} {A} {^} {Y} {v} {} {NOR2XL} {0.067} {0.000} {0.066} {} {0.959} {1.696} {} {2} {}
    NET {} {} {} {} {} {n_52} {} {0.000} {0.000} {0.066} {0.003} {0.959} {1.696} {} {} {}
    INST {g5800__5122} {B0} {v} {Y} {^} {} {AOI21XL} {0.089} {0.000} {0.092} {} {1.048} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_53} {} {0.000} {0.000} {0.092} {0.002} {1.048} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.736} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.736} {} {} {}
  END_CAP_CLK_PATH

END_PATH 78

PATH 79
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V4_H1_carry_reg} {CK}
  ENDPT {M2_V4_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {^} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5859__6131} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_6} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5721__1617} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_109} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 79

PATH 80
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V1_H1_carry_reg} {CK}
  ENDPT {M4_V1_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {^} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5847__5122} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_9} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5732__8246} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_101} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 80

PATH 81
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V3_H1_carry_reg} {CK}
  ENDPT {M2_V3_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {^} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5889__2802} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_11} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5723__1881} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_95} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 81

PATH 82
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V1_H1_carry_reg} {CK}
  ENDPT {M3_V1_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {^} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5854__7098} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_7} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5724__6783} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_113} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 82

PATH 83
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V2_H1_carry_reg} {CK}
  ENDPT {M4_V2_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {^} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5875__8428} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_2} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5729__6131} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_97} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 83

PATH 84
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V1_H1_carry_reg} {CK}
  ENDPT {M1_V1_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {^} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5866__5107} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_5} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5720__5115} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_93} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 84

PATH 85
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V3_H1_carry_reg} {CK}
  ENDPT {M3_V3_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {^} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5877__6783} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_0} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5733__5526} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_115} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 85

PATH 86
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V1_H1_carry_reg} {CK}
  ENDPT {M2_V1_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {^} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5852__8246} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_8} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5725__7098} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_99} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 86

PATH 87
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V4_H1_carry_reg} {CK}
  ENDPT {M3_V4_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {^} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5857__1705} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_10} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5730__4733} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_89} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 87

PATH 88
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V4_H1_carry_reg} {CK}
  ENDPT {M4_V4_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {^} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5886__5526} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_15} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5726__4319} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_119} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 88

PATH 89
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V4_H1_carry_reg} {CK}
  ENDPT {M1_V4_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {^} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5881__6783} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_14} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5727__7482} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_91} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 89

PATH 90
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V3_H1_carry_reg} {CK}
  ENDPT {M4_V3_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {^} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5869__6260} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_4} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5719__5122} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_103} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 90

PATH 91
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V2_H1_carry_reg} {CK}
  ENDPT {M2_V2_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {^} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5870__4319} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_3} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5722__8428} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_117} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 91

PATH 92
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V2_H1_carry_reg} {CK}
  ENDPT {M3_V2_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {^} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5845__3680} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_13} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5734__2802} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_107} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 92

PATH 93
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V2_H1_carry_reg} {CK}
  ENDPT {M1_V2_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {^} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5873__1617} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_12} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5728__1705} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_105} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 93

PATH 94
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V3_H1_carry_reg} {CK}
  ENDPT {M1_V3_H1_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.152}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.838}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.752}
  END_SLK_CLC
  SLK 0.752

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.552} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.552} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {^} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.552} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.552} {} {} {}
    INST {g5890__5526} {A} {^} {Y} {^} {} {AND2X1} {0.161} {0.000} {0.068} {} {0.961} {1.714} {} {1} {}
    NET {} {} {} {} {} {n_1} {} {0.000} {0.000} {0.068} {0.004} {0.961} {1.714} {} {} {}
    INST {g5731__3680} {B} {^} {CO} {^} {} {ADDHX1} {0.125} {0.000} {0.045} {} {1.086} {1.838} {} {1} {}
    NET {} {} {} {} {} {n_111} {} {0.000} {0.000} {0.045} {0.002} {1.086} {1.838} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.752} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.752} {} {} {}
  END_CAP_CLK_PATH

END_PATH 94

PATH 95
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V1_H1_sum_reg} {CK}
  ENDPT {M3_V1_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {v} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5854__7098} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_7} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5724__6783} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_114} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 95

PATH 96
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V1_H1_sum_reg} {CK}
  ENDPT {M2_V1_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {v} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5852__8246} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_8} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5725__7098} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_100} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 96

PATH 97
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V4_H1_sum_reg} {CK}
  ENDPT {M1_V4_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {v} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5881__6783} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_14} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5727__7482} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_92} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 97

PATH 98
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V3_H1_sum_reg} {CK}
  ENDPT {M4_V3_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {v} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5869__6260} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_4} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5719__5122} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_104} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 98

PATH 99
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V2_H1_sum_reg} {CK}
  ENDPT {M2_V2_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {v} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5870__4319} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_3} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5722__8428} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_118} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 99

PATH 100
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V4_H1_sum_reg} {CK}
  ENDPT {M2_V4_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {v} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5859__6131} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_6} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5721__1617} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_110} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 100

PATH 101
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V3_H1_sum_reg} {CK}
  ENDPT {M3_V3_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {v} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5877__6783} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_0} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5733__5526} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_116} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 101

PATH 102
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V2_H1_sum_reg} {CK}
  ENDPT {M3_V2_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {v} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5845__3680} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_13} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5734__2802} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_108} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 102

PATH 103
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V1_H1_sum_reg} {CK}
  ENDPT {M1_V1_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {v} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5866__5107} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_5} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5720__5115} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_94} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 103

PATH 104
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V1_H1_sum_reg} {CK}
  ENDPT {M4_V1_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {v} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5847__5122} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_9} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5732__8246} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_102} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 104

PATH 105
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V4_H1_sum_reg} {CK}
  ENDPT {M4_V4_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {v} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5886__5526} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_15} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5726__4319} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_120} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 105

PATH 106
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V2_H1_sum_reg} {CK}
  ENDPT {M4_V2_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[5]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[5]} {v} {} {} {b[5]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[5]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5875__8428} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_2} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5729__6131} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_98} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 106

PATH 107
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V4_H1_sum_reg} {CK}
  ENDPT {M3_V4_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[7]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[7]} {v} {} {} {b[7]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[7]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5857__1705} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_10} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5730__4733} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_90} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 107

PATH 108
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V3_H1_sum_reg} {CK}
  ENDPT {M2_V3_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {v} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5889__2802} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_11} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5723__1881} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_96} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 108

PATH 109
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V2_H1_sum_reg} {CK}
  ENDPT {M1_V2_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[1]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[1]} {v} {} {} {b[1]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[1]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5873__1617} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_12} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5728__1705} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_106} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 109

PATH 110
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V3_H1_sum_reg} {CK}
  ENDPT {M1_V3_H1_sum_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[3]} {} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.156}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.834}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.08}
    {=} {Slack Time} {0.754}
  END_SLK_CLC
  SLK 0.754

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.554} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.554} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[3]} {v} {} {} {b[3]} {} {} {} {0.120} {0.014} {0.800} {1.554} {} {8} {}
    NET {} {} {} {} {} {b[3]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.554} {} {} {}
    INST {g5890__5526} {A} {v} {Y} {v} {} {AND2X1} {0.135} {0.000} {0.053} {} {0.935} {1.690} {} {1} {}
    NET {} {} {} {} {} {n_1} {} {0.000} {0.000} {0.053} {0.004} {0.935} {1.690} {} {} {}
    INST {g5731__3680} {B} {v} {S} {^} {} {ADDHX1} {0.144} {0.000} {0.048} {} {1.080} {1.834} {} {1} {}
    NET {} {} {} {} {} {n_112} {} {0.000} {0.000} {0.048} {0.002} {1.080} {1.834} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.754} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.754} {} {} {}
  END_CAP_CLK_PATH

END_PATH 110

PATH 111
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A3_sum_reg[3]} {CK}
  ENDPT {M2_A3_sum_reg[3]} {D} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V4_res_reg} {Q} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.695}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.933}
    {=} {Slack Time} {0.762}
  END_SLK_CLC
  SLK 0.762

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.762} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.762} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V4_res_reg} {CK} {^} {Q} {^} {} {DFFTRXL} {0.302} {0.000} {0.079} {} {0.302} {1.064} {} {2} {}
    NET {} {} {} {} {} {M2_t6[0]} {} {0.000} {0.000} {0.079} {0.003} {0.302} {1.064} {} {} {}
    INST {g5586__2802} {B} {^} {Y} {^} {} {AND2X1} {0.172} {0.000} {0.092} {} {0.474} {1.236} {} {2} {}
    NET {} {} {} {} {} {n_194} {} {0.000} {0.000} {0.092} {0.008} {0.474} {1.236} {} {} {}
    INST {g5535__1617} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {0.708} {1.470} {} {1} {}
    NET {} {} {} {} {} {n_224} {} {0.000} {0.000} {0.094} {0.005} {0.708} {1.470} {} {} {}
    INST {g5513__4733} {CI} {^} {CO} {^} {} {ADDFXL} {0.226} {0.000} {0.098} {} {0.933} {1.695} {} {2} {}
    NET {} {} {} {} {} {n_250} {} {0.000} {0.000} {0.098} {0.003} {0.933} {1.695} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.762} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.762} {} {} {}
  END_CAP_CLK_PATH

END_PATH 111

PATH 112
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A3_sum_reg[3]} {CK}
  ENDPT {M3_A3_sum_reg[3]} {D} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V4_res_reg} {Q} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.695}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.933}
    {=} {Slack Time} {0.762}
  END_SLK_CLC
  SLK 0.762

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.762} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.762} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V4_res_reg} {CK} {^} {Q} {^} {} {DFFTRXL} {0.302} {0.000} {0.079} {} {0.302} {1.064} {} {2} {}
    NET {} {} {} {} {} {M3_t6[0]} {} {0.000} {0.000} {0.079} {0.003} {0.302} {1.064} {} {} {}
    INST {g5587__1617} {B} {^} {Y} {^} {} {AND2X1} {0.172} {0.000} {0.092} {} {0.474} {1.236} {} {2} {}
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.092} {0.008} {0.474} {1.236} {} {} {}
    INST {g5533__6783} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {0.708} {1.470} {} {1} {}
    NET {} {} {} {} {} {n_228} {} {0.000} {0.000} {0.094} {0.005} {0.708} {1.470} {} {} {}
    INST {g5514__6161} {CI} {^} {CO} {^} {} {ADDFXL} {0.226} {0.000} {0.098} {} {0.933} {1.695} {} {2} {}
    NET {} {} {} {} {} {n_248} {} {0.000} {0.000} {0.098} {0.003} {0.933} {1.695} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.762} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.762} {} {} {}
  END_CAP_CLK_PATH

END_PATH 112

PATH 113
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A3_sum_reg[3]} {CK}
  ENDPT {M1_A3_sum_reg[3]} {D} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V4_res_reg} {Q} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.695}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.933}
    {=} {Slack Time} {0.762}
  END_SLK_CLC
  SLK 0.762

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.762} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.762} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V4_res_reg} {CK} {^} {Q} {^} {} {DFFTRXL} {0.302} {0.000} {0.079} {} {0.302} {1.064} {} {2} {}
    NET {} {} {} {} {} {M1_t6[0]} {} {0.000} {0.000} {0.079} {0.003} {0.302} {1.064} {} {} {}
    INST {g5585__1705} {B} {^} {Y} {^} {} {AND2X1} {0.172} {0.000} {0.092} {} {0.474} {1.236} {} {2} {}
    NET {} {} {} {} {} {n_198} {} {0.000} {0.000} {0.092} {0.008} {0.474} {1.236} {} {} {}
    INST {g5536__2802} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {0.708} {1.470} {} {1} {}
    NET {} {} {} {} {} {n_222} {} {0.000} {0.000} {0.094} {0.005} {0.708} {1.470} {} {} {}
    INST {g5515__9315} {CI} {^} {CO} {^} {} {ADDFXL} {0.226} {0.000} {0.098} {} {0.933} {1.695} {} {2} {}
    NET {} {} {} {} {} {n_246} {} {0.000} {0.000} {0.098} {0.003} {0.933} {1.695} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.762} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.762} {} {} {}
  END_CAP_CLK_PATH

END_PATH 113

PATH 114
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A3_sum_reg[3]} {CK}
  ENDPT {M4_A3_sum_reg[3]} {D} {SDFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V4_res_reg} {Q} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.695}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.933}
    {=} {Slack Time} {0.762}
  END_SLK_CLC
  SLK 0.762

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.762} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.762} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V4_res_reg} {CK} {^} {Q} {^} {} {DFFTRXL} {0.302} {0.000} {0.079} {} {0.302} {1.064} {} {2} {}
    NET {} {} {} {} {} {M4_t6[0]} {} {0.000} {0.000} {0.079} {0.003} {0.302} {1.064} {} {} {}
    INST {g5584__3680} {B} {^} {Y} {^} {} {AND2X1} {0.172} {0.000} {0.092} {} {0.474} {1.236} {} {2} {}
    NET {} {} {} {} {} {n_196} {} {0.000} {0.000} {0.092} {0.008} {0.474} {1.236} {} {} {}
    INST {g5534__3680} {CI} {^} {CO} {^} {} {ADDFX1} {0.234} {0.000} {0.094} {} {0.708} {1.470} {} {1} {}
    NET {} {} {} {} {} {n_226} {} {0.000} {0.000} {0.094} {0.005} {0.708} {1.470} {} {} {}
    INST {g5512__7482} {CI} {^} {CO} {^} {} {ADDFXL} {0.226} {0.000} {0.098} {} {0.933} {1.695} {} {2} {}
    NET {} {} {} {} {} {n_252} {} {0.000} {0.000} {0.098} {0.003} {0.933} {1.695} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.762} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.762} {} {} {}
  END_CAP_CLK_PATH

END_PATH 114

PATH 115
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V4_H0_carry_reg} {CK}
  ENDPT {M2_V4_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[6]} {^} {} {} {a[6]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[6]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5846__7482} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_31} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5833__7410} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_50} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 115

PATH 116
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V1_H0_carry_reg} {CK}
  ENDPT {M2_V1_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[4]} {^} {} {} {a[4]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[4]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5883__2398} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_23} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5828__5107} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_51} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 116

PATH 117
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V2_H0_carry_reg} {CK}
  ENDPT {M3_V2_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[2]} {^} {} {} {a[2]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[2]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5874__2802} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_37} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5832__2883} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_48} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 117

PATH 118
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V3_H0_carry_reg} {CK}
  ENDPT {M3_V3_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[0]} {^} {} {} {a[0]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5862__5115} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_17} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5840__8428} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_62} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 118

PATH 119
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V3_H0_carry_reg} {CK}
  ENDPT {M1_V3_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[0]} {^} {} {} {a[0]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5865__3680} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_45} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5830__4733} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_64} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 119

PATH 120
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V4_H0_carry_reg} {CK}
  ENDPT {M4_V4_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[6]} {^} {} {} {a[6]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[6]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5888__2346} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_35} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5829__2346} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_56} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 120

PATH 121
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V3_H0_carry_reg} {CK}
  ENDPT {M4_V3_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[4]} {^} {} {} {a[4]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[4]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5884__7098} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_47} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5831__7482} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_58} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 121

PATH 122
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V2_H0_carry_reg} {CK}
  ENDPT {M1_V2_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[2]} {^} {} {} {a[2]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[2]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5863__9945} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_21} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5835__6260} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_68} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 122

PATH 123
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V1_H0_carry_reg} {CK}
  ENDPT {M4_V1_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[4]} {^} {} {} {a[4]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[4]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5867__5115} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_41} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5827__9315} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_73} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 123

PATH 124
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V2_H0_carry_reg} {CK}
  ENDPT {M2_V2_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[6]} {^} {} {} {a[6]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[6]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5879__4733} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_25} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5839__2398} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_54} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 124

PATH 125
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V3_H0_carry_reg} {CK}
  ENDPT {M2_V3_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[4]} {^} {} {} {a[4]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[4]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5849__2883} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_19} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5834__4319} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_60} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 125

PATH 126
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V1_H0_carry_reg} {CK}
  ENDPT {M1_V1_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[0]} {^} {} {} {a[0]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5871__9945} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_39} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5838__9945} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_71} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 126

PATH 127
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V4_H0_carry_reg} {CK}
  ENDPT {M1_V4_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[2]} {^} {} {} {a[2]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[2]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5856__6417} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_29} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5836__6417} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_52} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 127

PATH 128
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V2_H0_carry_reg} {CK}
  ENDPT {M4_V2_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[6]} {^} {} {} {a[6]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[6]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5885__1881} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_27} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5841__5477} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_77} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 128

PATH 129
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V1_H0_carry_reg} {CK}
  ENDPT {M3_V1_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[0]} {^} {} {} {a[0]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5880__8246} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_33} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5842__1666} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_66} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 129

PATH 130
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V4_H0_carry_reg} {CK}
  ENDPT {M3_V4_H0_carry_reg} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.175}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.815}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.033}
    {=} {Slack Time} {0.782}
  END_SLK_CLC
  SLK 0.782

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.582} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.582} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[2]} {^} {} {} {a[2]} {} {} {} {0.120} {0.014} {0.800} {1.583} {} {8} {}
    NET {} {} {} {} {} {a[2]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.583} {} {} {}
    INST {g5876__1666} {B} {^} {Y} {v} {} {NAND2XL} {0.105} {0.000} {0.111} {} {0.905} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_43} {} {0.000} {0.000} {0.111} {0.003} {0.905} {1.688} {} {} {}
    INST {g5837__6161} {A} {v} {Y} {^} {} {NOR2XL} {0.127} {0.000} {0.129} {} {1.032} {1.815} {} {2} {}
    NET {} {} {} {} {} {n_75} {} {0.000} {0.000} {0.129} {0.003} {1.032} {1.815} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.782} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.782} {} {} {}
  END_CAP_CLK_PATH

END_PATH 130

PATH 131
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A2_sum_reg[3]} {CK}
  ENDPT {M2_A2_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.977}
    {=} {Slack Time} {0.807}
  END_SLK_CLC
  SLK 0.807

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.807} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.807} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.142} {} {2} {}
    NET {} {} {} {} {} {M2_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.142} {} {} {}
    INST {g5683__6417} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.272} {} {2} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.272} {} {} {}
    INST {g5642__6783} {CI} {v} {CO} {v} {} {ADDFX1} {0.229} {0.000} {0.084} {} {0.695} {1.501} {} {2} {}
    NET {} {} {} {} {} {n_159} {} {0.000} {0.000} {0.084} {0.003} {0.695} {1.501} {} {} {}
    INST {g5639__5477} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {0.791} {1.597} {} {3} {}
    NET {} {} {} {} {} {n_189} {} {0.000} {0.000} {0.094} {0.005} {0.791} {1.597} {} {} {}
    INST {g5600__4319} {B} {^} {Y} {v} {} {NOR2XL} {0.090} {0.000} {0.092} {} {0.881} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_202} {} {0.000} {0.000} {0.092} {0.006} {0.881} {1.688} {} {} {}
    INST {g5591__1666} {B0} {v} {Y} {^} {} {AOI21XL} {0.096} {0.000} {0.092} {} {0.977} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_203} {} {0.000} {0.000} {0.092} {0.002} {0.977} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.807} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.807} {} {} {}
  END_CAP_CLK_PATH

END_PATH 131

PATH 132
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A2_sum_reg[3]} {CK}
  ENDPT {M4_A2_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.977}
    {=} {Slack Time} {0.807}
  END_SLK_CLC
  SLK 0.807

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.807} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.807} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.142} {} {2} {}
    NET {} {} {} {} {} {M4_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.142} {} {} {}
    INST {g5684__5477} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.272} {} {2} {}
    NET {} {} {} {} {} {n_135} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.272} {} {} {}
    INST {g5644__1617} {CI} {v} {CO} {v} {} {ADDFX1} {0.229} {0.000} {0.084} {} {0.695} {1.501} {} {2} {}
    NET {} {} {} {} {} {n_158} {} {0.000} {0.000} {0.084} {0.003} {0.695} {1.501} {} {} {}
    INST {g5636__2398} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {0.791} {1.597} {} {3} {}
    NET {} {} {} {} {} {n_191} {} {0.000} {0.000} {0.094} {0.005} {0.791} {1.597} {} {} {}
    INST {g5599__6260} {B} {^} {Y} {v} {} {NOR2XL} {0.090} {0.000} {0.092} {} {0.881} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.092} {0.006} {0.881} {1.688} {} {} {}
    INST {g5588__9945} {B0} {v} {Y} {^} {} {AOI21XL} {0.096} {0.000} {0.092} {} {0.977} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_209} {} {0.000} {0.000} {0.092} {0.002} {0.977} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.807} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.807} {} {} {}
  END_CAP_CLK_PATH

END_PATH 132

PATH 133
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A2_sum_reg[3]} {CK}
  ENDPT {M1_A2_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.977}
    {=} {Slack Time} {0.807}
  END_SLK_CLC
  SLK 0.807

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.807} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.807} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.142} {} {2} {}
    NET {} {} {} {} {} {M1_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.142} {} {} {}
    INST {g5680__1666} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.272} {} {2} {}
    NET {} {} {} {} {} {n_137} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.272} {} {} {}
    INST {g5645__2802} {CI} {v} {CO} {v} {} {ADDFX1} {0.229} {0.000} {0.084} {} {0.695} {1.501} {} {2} {}
    NET {} {} {} {} {} {n_156} {} {0.000} {0.000} {0.084} {0.003} {0.695} {1.501} {} {} {}
    INST {g5640__6260} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {0.791} {1.597} {} {3} {}
    NET {} {} {} {} {} {n_185} {} {0.000} {0.000} {0.094} {0.005} {0.791} {1.597} {} {} {}
    INST {g5602__5526} {B} {^} {Y} {v} {} {NOR2XL} {0.090} {0.000} {0.092} {} {0.881} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_204} {} {0.000} {0.000} {0.092} {0.006} {0.881} {1.688} {} {} {}
    INST {g5590__2346} {B0} {v} {Y} {^} {} {AOI21XL} {0.096} {0.000} {0.092} {} {0.977} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_205} {} {0.000} {0.000} {0.092} {0.002} {0.977} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.807} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.807} {} {} {}
  END_CAP_CLK_PATH

END_PATH 133

PATH 134
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A2_sum_reg[3]} {CK}
  ENDPT {M3_A2_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.206}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.784}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.977}
    {=} {Slack Time} {0.807}
  END_SLK_CLC
  SLK 0.807

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.807} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.807} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.142} {} {2} {}
    NET {} {} {} {} {} {M3_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.142} {} {} {}
    INST {g5681__7410} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.272} {} {2} {}
    NET {} {} {} {} {} {n_133} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.272} {} {} {}
    INST {g5643__3680} {CI} {v} {CO} {v} {} {ADDFX1} {0.229} {0.000} {0.084} {} {0.695} {1.501} {} {2} {}
    NET {} {} {} {} {} {n_157} {} {0.000} {0.000} {0.084} {0.003} {0.695} {1.501} {} {} {}
    INST {g5641__5107} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {0.791} {1.597} {} {3} {}
    NET {} {} {} {} {} {n_187} {} {0.000} {0.000} {0.094} {0.005} {0.791} {1.597} {} {} {}
    INST {g5601__8428} {B} {^} {Y} {v} {} {NOR2XL} {0.090} {0.000} {0.092} {} {0.881} {1.688} {} {2} {}
    NET {} {} {} {} {} {n_206} {} {0.000} {0.000} {0.092} {0.006} {0.881} {1.688} {} {} {}
    INST {g5589__2883} {B0} {v} {Y} {^} {} {AOI21XL} {0.096} {0.000} {0.092} {} {0.977} {1.784} {} {1} {}
    NET {} {} {} {} {} {n_207} {} {0.000} {0.000} {0.092} {0.002} {0.977} {1.784} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.807} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.807} {} {} {}
  END_CAP_CLK_PATH

END_PATH 134

PATH 135
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[3]} {CK}
  ENDPT {A1_sum_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_op_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.793}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.9249999999999999}
    {=} {Slack Time} {0.868}
  END_SLK_CLC
  SLK 0.868

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.868} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.868} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_op_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {1.149} {} {2} {}
    NET {} {} {} {} {} {t2[0]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {1.149} {} {} {}
    INST {g5783__1666} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {1.310} {} {4} {}
    NET {} {} {} {} {} {n_141} {} {0.000} {0.000} {0.204} {0.008} {0.442} {1.310} {} {} {}
    INST {g5718__6161} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {1.472} {} {3} {}
    NET {} {} {} {} {} {n_164} {} {0.000} {0.000} {0.152} {0.006} {0.605} {1.472} {} {} {}
    INST {g5667} {A} {^} {Y} {v} {} {CLKINVX1} {0.050} {0.000} {0.059} {} {0.655} {1.522} {} {1} {}
    NET {} {} {} {} {} {n_139} {} {0.000} {0.000} {0.059} {0.003} {0.655} {1.522} {} {} {}
    INST {g5638__7410} {A1} {v} {Y} {^} {} {OAI21X1} {0.124} {0.000} {0.140} {} {0.779} {1.647} {} {3} {}
    NET {} {} {} {} {} {n_182} {} {0.000} {0.000} {0.140} {0.006} {0.779} {1.647} {} {} {}
    INST {g5583__6783} {B} {^} {Y} {v} {} {NAND2XL} {0.083} {0.000} {0.086} {} {0.862} {1.729} {} {1} {}
    NET {} {} {} {} {} {n_184} {} {0.000} {0.000} {0.086} {0.002} {0.862} {1.729} {} {} {}
    INST {g5582__5107} {B0} {v} {Y} {^} {} {OAI21XL} {0.063} {0.000} {0.102} {} {0.925} {1.793} {} {1} {}
    NET {} {} {} {} {} {n_193} {} {0.000} {0.000} {0.102} {0.002} {0.925} {1.793} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.868} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.868} {} {} {}
  END_CAP_CLK_PATH

END_PATH 135

PATH 136
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A2_sum_reg[2]} {CK}
  ENDPT {M4_A2_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.829}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.9259999999999999}
    {=} {Slack Time} {0.903}
  END_SLK_CLC
  SLK 0.903

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.903} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.903} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.238} {} {2} {}
    NET {} {} {} {} {} {M4_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.238} {} {} {}
    INST {g5684__5477} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.368} {} {2} {}
    NET {} {} {} {} {} {n_135} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.368} {} {} {}
    INST {g5644__1617} {CI} {v} {CO} {v} {} {ADDFX1} {0.229} {0.000} {0.084} {} {0.695} {1.597} {} {2} {}
    NET {} {} {} {} {} {n_158} {} {0.000} {0.000} {0.084} {0.003} {0.695} {1.597} {} {} {}
    INST {g5636__2398} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {0.791} {1.694} {} {3} {}
    NET {} {} {} {} {} {n_191} {} {0.000} {0.000} {0.094} {0.005} {0.791} {1.694} {} {} {}
    INST {g5621__6161} {B0} {^} {Y} {^} {} {OA21XL} {0.135} {0.000} {0.052} {} {0.926} {1.829} {} {1} {}
    NET {} {} {} {} {} {n_167} {} {0.000} {0.000} {0.052} {0.002} {0.926} {1.829} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.903} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.903} {} {} {}
  END_CAP_CLK_PATH

END_PATH 136

PATH 137
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A2_sum_reg[2]} {CK}
  ENDPT {M1_A2_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.829}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.9259999999999999}
    {=} {Slack Time} {0.903}
  END_SLK_CLC
  SLK 0.903

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.903} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.903} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.238} {} {2} {}
    NET {} {} {} {} {} {M1_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.238} {} {} {}
    INST {g5680__1666} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.368} {} {2} {}
    NET {} {} {} {} {} {n_137} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.368} {} {} {}
    INST {g5645__2802} {CI} {v} {CO} {v} {} {ADDFX1} {0.229} {0.000} {0.084} {} {0.695} {1.597} {} {2} {}
    NET {} {} {} {} {} {n_156} {} {0.000} {0.000} {0.084} {0.003} {0.695} {1.597} {} {} {}
    INST {g5640__6260} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {0.791} {1.694} {} {3} {}
    NET {} {} {} {} {} {n_185} {} {0.000} {0.000} {0.094} {0.005} {0.791} {1.694} {} {} {}
    INST {g5623__2346} {B0} {^} {Y} {^} {} {OA21XL} {0.135} {0.000} {0.052} {} {0.926} {1.829} {} {1} {}
    NET {} {} {} {} {} {n_163} {} {0.000} {0.000} {0.052} {0.002} {0.926} {1.829} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.903} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.903} {} {} {}
  END_CAP_CLK_PATH

END_PATH 137

PATH 138
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A2_sum_reg[2]} {CK}
  ENDPT {M2_A2_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.829}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.9259999999999999}
    {=} {Slack Time} {0.903}
  END_SLK_CLC
  SLK 0.903

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.903} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.903} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.238} {} {2} {}
    NET {} {} {} {} {} {M2_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.238} {} {} {}
    INST {g5683__6417} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.368} {} {2} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.368} {} {} {}
    INST {g5642__6783} {CI} {v} {CO} {v} {} {ADDFX1} {0.229} {0.000} {0.084} {} {0.695} {1.597} {} {2} {}
    NET {} {} {} {} {} {n_159} {} {0.000} {0.000} {0.084} {0.003} {0.695} {1.597} {} {} {}
    INST {g5639__5477} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {0.791} {1.694} {} {3} {}
    NET {} {} {} {} {} {n_189} {} {0.000} {0.000} {0.094} {0.005} {0.791} {1.694} {} {} {}
    INST {g5620__4733} {B0} {^} {Y} {^} {} {OA21XL} {0.135} {0.000} {0.052} {} {0.926} {1.829} {} {1} {}
    NET {} {} {} {} {} {n_168} {} {0.000} {0.000} {0.052} {0.002} {0.926} {1.829} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.903} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.903} {} {} {}
  END_CAP_CLK_PATH

END_PATH 138

PATH 139
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A2_sum_reg[2]} {CK}
  ENDPT {M3_A2_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.829}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.9259999999999999}
    {=} {Slack Time} {0.903}
  END_SLK_CLC
  SLK 0.903

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.903} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.903} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.238} {} {2} {}
    NET {} {} {} {} {} {M3_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.238} {} {} {}
    INST {g5681__7410} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.368} {} {2} {}
    NET {} {} {} {} {} {n_133} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.368} {} {} {}
    INST {g5643__3680} {CI} {v} {CO} {v} {} {ADDFX1} {0.229} {0.000} {0.084} {} {0.695} {1.597} {} {2} {}
    NET {} {} {} {} {} {n_157} {} {0.000} {0.000} {0.084} {0.003} {0.695} {1.597} {} {} {}
    INST {g5641__5107} {B} {v} {Y} {^} {} {NAND2XL} {0.096} {0.000} {0.094} {} {0.791} {1.694} {} {3} {}
    NET {} {} {} {} {} {n_187} {} {0.000} {0.000} {0.094} {0.005} {0.791} {1.694} {} {} {}
    INST {g5622__1666} {B0} {^} {Y} {^} {} {OA21XL} {0.135} {0.000} {0.052} {} {0.926} {1.829} {} {1} {}
    NET {} {} {} {} {} {n_162} {} {0.000} {0.000} {0.052} {0.002} {0.926} {1.829} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.903} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.903} {} {} {}
  END_CAP_CLK_PATH

END_PATH 139

PATH 140
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A1_sum_reg[1]} {CK}
  ENDPT {M4_A1_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.858}
    {=} {Slack Time} {0.939}
  END_SLK_CLC
  SLK 0.939

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.939} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.939} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.326} {} {2} {}
    NET {} {} {} {} {} {M4_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.326} {} {} {}
    INST {g5807__7098} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.415} {} {2} {}
    NET {} {} {} {} {} {n_84} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.415} {} {} {}
    INST {g5676__9945} {CI} {v} {S} {^} {} {ADDFX1} {0.383} {0.000} {0.070} {} {0.858} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_128} {} {0.000} {0.000} {0.070} {0.002} {0.858} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.939} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.939} {} {} {}
  END_CAP_CLK_PATH

END_PATH 140

PATH 141
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A1_sum_reg[1]} {CK}
  ENDPT {M3_A1_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.858}
    {=} {Slack Time} {0.939}
  END_SLK_CLC
  SLK 0.939

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.939} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.939} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.326} {} {2} {}
    NET {} {} {} {} {} {M3_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.326} {} {} {}
    INST {g5809__5115} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.415} {} {2} {}
    NET {} {} {} {} {} {n_82} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.415} {} {} {}
    INST {g5679__9315} {CI} {v} {S} {^} {} {ADDFX1} {0.383} {0.000} {0.070} {} {0.858} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_130} {} {0.000} {0.000} {0.070} {0.002} {0.858} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.939} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.939} {} {} {}
  END_CAP_CLK_PATH

END_PATH 141

PATH 142
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A1_sum_reg[1]} {CK}
  ENDPT {M2_A1_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.858}
    {=} {Slack Time} {0.939}
  END_SLK_CLC
  SLK 0.939

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.939} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.939} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.326} {} {2} {}
    NET {} {} {} {} {} {M2_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.326} {} {} {}
    INST {g5810__1881} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.415} {} {2} {}
    NET {} {} {} {} {} {n_86} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.415} {} {} {}
    INST {g5678__2346} {CI} {v} {S} {^} {} {ADDFX1} {0.383} {0.000} {0.070} {} {0.858} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_124} {} {0.000} {0.000} {0.070} {0.002} {0.858} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.939} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.939} {} {} {}
  END_CAP_CLK_PATH

END_PATH 142

PATH 143
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A1_sum_reg[1]} {CK}
  ENDPT {M1_A1_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.858}
    {=} {Slack Time} {0.939}
  END_SLK_CLC
  SLK 0.939

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.939} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.939} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.326} {} {2} {}
    NET {} {} {} {} {} {M1_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.326} {} {} {}
    INST {g5808__6131} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.415} {} {2} {}
    NET {} {} {} {} {} {n_80} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.415} {} {} {}
    INST {g5677__2883} {CI} {v} {S} {^} {} {ADDFX1} {0.383} {0.000} {0.070} {} {0.858} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_126} {} {0.000} {0.000} {0.070} {0.002} {0.858} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.939} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.939} {} {} {}
  END_CAP_CLK_PATH

END_PATH 143

PATH 144
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A3_sum_reg[1]} {CK}
  ENDPT {M2_A3_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.856}
    {=} {Slack Time} {0.941}
  END_SLK_CLC
  SLK 0.941

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.941} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.941} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.292} {} {2} {}
    NET {} {} {} {} {} {M2_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.292} {} {} {}
    INST {g5586__2802} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.422} {} {2} {}
    NET {} {} {} {} {} {n_194} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.422} {} {} {}
    INST {g5535__1617} {CI} {v} {S} {^} {} {ADDFX1} {0.375} {0.000} {0.070} {} {0.856} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_225} {} {0.000} {0.000} {0.070} {0.002} {0.856} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.941} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.941} {} {} {}
  END_CAP_CLK_PATH

END_PATH 144

PATH 145
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A3_sum_reg[1]} {CK}
  ENDPT {M3_A3_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.856}
    {=} {Slack Time} {0.941}
  END_SLK_CLC
  SLK 0.941

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.941} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.941} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.292} {} {2} {}
    NET {} {} {} {} {} {M3_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.292} {} {} {}
    INST {g5587__1617} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.422} {} {2} {}
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.422} {} {} {}
    INST {g5533__6783} {CI} {v} {S} {^} {} {ADDFX1} {0.375} {0.000} {0.070} {} {0.856} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_229} {} {0.000} {0.000} {0.070} {0.002} {0.856} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.941} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.941} {} {} {}
  END_CAP_CLK_PATH

END_PATH 145

PATH 146
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A3_sum_reg[1]} {CK}
  ENDPT {M1_A3_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.856}
    {=} {Slack Time} {0.941}
  END_SLK_CLC
  SLK 0.941

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.941} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.941} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.292} {} {2} {}
    NET {} {} {} {} {} {M1_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.292} {} {} {}
    INST {g5585__1705} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.422} {} {2} {}
    NET {} {} {} {} {} {n_198} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.422} {} {} {}
    INST {g5536__2802} {CI} {v} {S} {^} {} {ADDFX1} {0.375} {0.000} {0.070} {} {0.856} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_223} {} {0.000} {0.000} {0.070} {0.002} {0.856} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.941} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.941} {} {} {}
  END_CAP_CLK_PATH

END_PATH 146

PATH 147
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A3_sum_reg[1]} {CK}
  ENDPT {M4_A3_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.856}
    {=} {Slack Time} {0.941}
  END_SLK_CLC
  SLK 0.941

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.941} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.941} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.292} {} {2} {}
    NET {} {} {} {} {} {M4_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.292} {} {} {}
    INST {g5584__3680} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.422} {} {2} {}
    NET {} {} {} {} {} {n_196} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.422} {} {} {}
    INST {g5534__3680} {CI} {v} {S} {^} {} {ADDFX1} {0.375} {0.000} {0.070} {} {0.856} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_227} {} {0.000} {0.000} {0.070} {0.002} {0.856} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.941} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.941} {} {} {}
  END_CAP_CLK_PATH

END_PATH 147

PATH 148
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A2_sum_reg[1]} {CK}
  ENDPT {M2_A2_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.84}
    {=} {Slack Time} {0.957}
  END_SLK_CLC
  SLK 0.957

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.957} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.957} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.292} {} {2} {}
    NET {} {} {} {} {} {M2_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.292} {} {} {}
    INST {g5683__6417} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.422} {} {2} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.422} {} {} {}
    INST {g5642__6783} {CI} {v} {S} {^} {} {ADDFX1} {0.375} {0.000} {0.070} {} {0.840} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_153} {} {0.000} {0.000} {0.070} {0.002} {0.840} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.957} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.957} {} {} {}
  END_CAP_CLK_PATH

END_PATH 148

PATH 149
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A2_sum_reg[1]} {CK}
  ENDPT {M4_A2_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.84}
    {=} {Slack Time} {0.957}
  END_SLK_CLC
  SLK 0.957

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.957} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.957} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.292} {} {2} {}
    NET {} {} {} {} {} {M4_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.292} {} {} {}
    INST {g5684__5477} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.422} {} {2} {}
    NET {} {} {} {} {} {n_135} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.422} {} {} {}
    INST {g5644__1617} {CI} {v} {S} {^} {} {ADDFX1} {0.375} {0.000} {0.070} {} {0.840} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_151} {} {0.000} {0.000} {0.070} {0.002} {0.840} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.957} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.957} {} {} {}
  END_CAP_CLK_PATH

END_PATH 149

PATH 150
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A2_sum_reg[1]} {CK}
  ENDPT {M3_A2_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.84}
    {=} {Slack Time} {0.957}
  END_SLK_CLC
  SLK 0.957

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.957} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.957} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.292} {} {2} {}
    NET {} {} {} {} {} {M3_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.292} {} {} {}
    INST {g5681__7410} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.422} {} {2} {}
    NET {} {} {} {} {} {n_133} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.422} {} {} {}
    INST {g5643__3680} {CI} {v} {S} {^} {} {ADDFX1} {0.375} {0.000} {0.070} {} {0.840} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_152} {} {0.000} {0.000} {0.070} {0.002} {0.840} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.957} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.957} {} {} {}
  END_CAP_CLK_PATH

END_PATH 150

PATH 151
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A2_sum_reg[1]} {CK}
  ENDPT {M1_A2_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.797}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.84}
    {=} {Slack Time} {0.957}
  END_SLK_CLC
  SLK 0.957

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {0.957} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {0.957} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.292} {} {2} {}
    NET {} {} {} {} {} {M1_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.292} {} {} {}
    INST {g5680__1666} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.422} {} {2} {}
    NET {} {} {} {} {} {n_137} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.422} {} {} {}
    INST {g5645__2802} {CI} {v} {S} {^} {} {ADDFX1} {0.375} {0.000} {0.070} {} {0.840} {1.797} {} {1} {}
    NET {} {} {} {} {} {n_150} {} {0.000} {0.000} {0.070} {0.002} {0.840} {1.797} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.957} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.957} {} {} {}
  END_CAP_CLK_PATH

END_PATH 151

PATH 152
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V3_res_reg} {CK}
  ENDPT {M1_V3_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[2]} {^} {} {} {b[2]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[2]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 152

PATH 153
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V3_res_reg} {CK}
  ENDPT {M1_V3_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[0]} {^} {} {} {a[0]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 153

PATH 154
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V2_res_reg} {CK}
  ENDPT {M3_V2_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[4]} {^} {} {} {b[4]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[4]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 154

PATH 155
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V2_res_reg} {CK}
  ENDPT {M3_V2_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[2]} {^} {} {} {a[2]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[2]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 155

PATH 156
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V2_res_reg} {CK}
  ENDPT {M4_V2_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[4]} {^} {} {} {b[4]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[4]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 156

PATH 157
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V2_res_reg} {CK}
  ENDPT {M4_V2_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[6]} {^} {} {} {a[6]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[6]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 157

PATH 158
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V4_res_reg} {CK}
  ENDPT {M2_V4_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[2]} {^} {} {} {b[2]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[2]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 158

PATH 159
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V4_res_reg} {CK}
  ENDPT {M2_V4_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[6]} {^} {} {} {a[6]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[6]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 159

PATH 160
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V2_res_reg} {CK}
  ENDPT {M2_V2_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[0]} {^} {} {} {b[0]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[0]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 160

PATH 161
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V2_res_reg} {CK}
  ENDPT {M2_V2_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[6]} {^} {} {} {a[6]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[6]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 161

PATH 162
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V4_res_reg} {CK}
  ENDPT {M4_V4_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[6]} {^} {} {} {b[6]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[6]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 162

PATH 163
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V4_res_reg} {CK}
  ENDPT {M4_V4_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[6]} {^} {} {} {a[6]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[6]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 163

PATH 164
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V1_res_reg} {CK}
  ENDPT {M4_V1_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[4]} {^} {} {} {b[4]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[4]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 164

PATH 165
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V1_res_reg} {CK}
  ENDPT {M4_V1_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[4]} {^} {} {} {a[4]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[4]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 165

PATH 166
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V1_res_reg} {CK}
  ENDPT {M2_V1_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[0]} {^} {} {} {b[0]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[0]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 166

PATH 167
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V1_res_reg} {CK}
  ENDPT {M2_V1_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[4]} {^} {} {} {a[4]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[4]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 167

PATH 168
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V4_res_reg} {CK}
  ENDPT {M3_V4_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[6]} {^} {} {} {b[6]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[6]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 168

PATH 169
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V4_res_reg} {CK}
  ENDPT {M3_V4_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[2]} {^} {} {} {a[2]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[2]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 169

PATH 170
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V3_res_reg} {CK}
  ENDPT {M3_V3_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[6]} {^} {} {} {b[6]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[6]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 170

PATH 171
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V3_res_reg} {CK}
  ENDPT {M3_V3_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[0]} {^} {} {} {a[0]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 171

PATH 172
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V2_res_reg} {CK}
  ENDPT {M1_V2_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[0]} {^} {} {} {b[0]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[0]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 172

PATH 173
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V2_res_reg} {CK}
  ENDPT {M1_V2_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[2]} {^} {} {} {a[2]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[2]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 173

PATH 174
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V3_res_reg} {CK}
  ENDPT {M2_V3_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[2]} {^} {} {} {b[2]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[2]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 174

PATH 175
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_V3_res_reg} {CK}
  ENDPT {M2_V3_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[4]} {^} {} {} {a[4]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[4]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 175

PATH 176
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V3_res_reg} {CK}
  ENDPT {M4_V3_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[6]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[6]} {^} {} {} {b[6]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[6]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 176

PATH 177
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_V3_res_reg} {CK}
  ENDPT {M4_V3_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[4]} {^} {} {} {a[4]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[4]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 177

PATH 178
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V4_res_reg} {CK}
  ENDPT {M1_V4_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[2]} {^} {} {} {b[2]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[2]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 178

PATH 179
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V4_res_reg} {CK}
  ENDPT {M1_V4_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[2]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[2]} {^} {} {} {a[2]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[2]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 179

PATH 180
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V1_res_reg} {CK}
  ENDPT {M3_V1_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[4]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[4]} {^} {} {} {b[4]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[4]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 180

PATH 181
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_V1_res_reg} {CK}
  ENDPT {M3_V1_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[0]} {^} {} {} {a[0]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 181

PATH 182
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V1_res_reg} {CK}
  ENDPT {M1_V1_res_reg} {RN} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {b[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {b[0]} {^} {} {} {b[0]} {} {} {} {0.120} {0.013} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {b[0]} {} {0.000} {0.000} {0.120} {0.013} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 182

PATH 183
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_V1_res_reg} {CK}
  ENDPT {M1_V1_res_reg} {D} {DFFTRXL} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {} {a[0]} {} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.761}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7999999999999999}
    {=} {Slack Time} {0.961}
  END_SLK_CLC
  SLK 0.961

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.800}
    {=} {Beginpoint Arrival Time} {0.800}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.800} {1.761} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.800} {1.761} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {a[0]} {^} {} {} {a[0]} {} {} {} {0.120} {0.014} {0.800} {1.761} {} {8} {}
    NET {} {} {} {} {} {a[0]} {} {0.000} {0.000} {0.120} {0.014} {0.800} {1.761} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-0.961} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-0.961} {} {} {}
  END_CAP_CLK_PATH

END_PATH 183

PATH 184
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[2]} {CK}
  ENDPT {A1_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_op_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.793}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.754}
    {=} {Slack Time} {1.039}
  END_SLK_CLC
  SLK 1.039

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.039} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.039} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_op_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {1.320} {} {2} {}
    NET {} {} {} {} {} {t2[0]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {1.320} {} {} {}
    INST {g5783__1666} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {1.481} {} {4} {}
    NET {} {} {} {} {} {n_141} {} {0.000} {0.000} {0.204} {0.008} {0.442} {1.481} {} {} {}
    INST {g5718__6161} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {1.644} {} {3} {}
    NET {} {} {} {} {} {n_164} {} {0.000} {0.000} {0.152} {0.006} {0.605} {1.644} {} {} {}
    INST {g5637__2883} {B} {^} {Y} {v} {} {NAND2XL} {0.085} {0.000} {0.090} {} {0.690} {1.729} {} {1} {}
    NET {} {} {} {} {} {n_166} {} {0.000} {0.000} {0.090} {0.002} {0.690} {1.729} {} {} {}
    INST {g5619__7098} {B0} {v} {Y} {^} {} {OAI21XL} {0.064} {0.000} {0.102} {} {0.754} {1.793} {} {1} {}
    NET {} {} {} {} {} {n_179} {} {0.000} {0.000} {0.102} {0.002} {0.754} {1.793} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.039} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.039} {} {} {}
  END_CAP_CLK_PATH

END_PATH 184

PATH 185
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[2]} {CK}
  ENDPT {A2_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.793}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.754}
    {=} {Slack Time} {1.039}
  END_SLK_CLC
  SLK 1.039

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.039} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.039} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {1.320} {} {2} {}
    NET {} {} {} {} {} {t1[4]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {1.320} {} {} {}
    INST {g5559__5115} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {1.481} {} {4} {}
    NET {} {} {} {} {} {n_264} {} {0.000} {0.000} {0.204} {0.008} {0.442} {1.481} {} {} {}
    INST {g5500__7098} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {1.644} {} {3} {}
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.152} {0.006} {0.605} {1.644} {} {} {}
    INST {g5477__8428} {B} {^} {Y} {v} {} {NAND2XL} {0.085} {0.000} {0.090} {} {0.690} {1.729} {} {1} {}
    NET {} {} {} {} {} {n_274} {} {0.000} {0.000} {0.090} {0.002} {0.690} {1.729} {} {} {}
    INST {g5473__6260} {B0} {v} {Y} {^} {} {OAI21XL} {0.064} {0.000} {0.102} {} {0.754} {1.793} {} {1} {}
    NET {} {} {} {} {} {n_277} {} {0.000} {0.000} {0.102} {0.002} {0.754} {1.793} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.039} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.039} {} {} {}
  END_CAP_CLK_PATH

END_PATH 185

PATH 186
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[2]} {CK}
  ENDPT {A3_sum_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A2_sum_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.793}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.754}
    {=} {Slack Time} {1.039}
  END_SLK_CLC
  SLK 1.039

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.039} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.039} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A2_sum_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.281} {0.000} {0.054} {} {0.281} {1.320} {} {2} {}
    NET {} {} {} {} {} {t5[4]} {} {0.000} {0.000} {0.054} {0.003} {0.281} {1.320} {} {} {}
    INST {g5455__2883} {B} {^} {Y} {v} {} {NAND2XL} {0.161} {0.000} {0.204} {} {0.442} {1.481} {} {4} {}
    NET {} {} {} {} {} {n_300} {} {0.000} {0.000} {0.204} {0.008} {0.442} {1.481} {} {} {}
    INST {g5445__5122} {A0} {v} {Y} {^} {} {OAI21X1} {0.162} {0.000} {0.152} {} {0.605} {1.644} {} {3} {}
    NET {} {} {} {} {} {n_304} {} {0.000} {0.000} {0.152} {0.006} {0.605} {1.644} {} {} {}
    INST {g5435__3680} {B} {^} {Y} {v} {} {NAND2XL} {0.085} {0.000} {0.090} {} {0.690} {1.729} {} {1} {}
    NET {} {} {} {} {} {n_306} {} {0.000} {0.000} {0.090} {0.002} {0.690} {1.729} {} {} {}
    INST {g5431__5526} {B0} {v} {Y} {^} {} {OAI21XL} {0.064} {0.000} {0.102} {} {0.754} {1.793} {} {1} {}
    NET {} {} {} {} {} {n_308} {} {0.000} {0.000} {0.102} {0.002} {0.754} {1.793} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.039} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.039} {} {} {}
  END_CAP_CLK_PATH

END_PATH 186

PATH 187
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[1]} {CK}
  ENDPT {A1_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_op_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.179}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.811}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.6869999999999998}
    {=} {Slack Time} {1.124}
  END_SLK_CLC
  SLK 1.124

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.124} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.124} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_op_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {1.457} {} {2} {}
    NET {} {} {} {} {} {t3[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {1.457} {} {} {}
    INST {g5738__6260} {A} {v} {Y} {^} {} {NAND2XL} {0.082} {0.000} {0.087} {} {0.416} {1.539} {} {2} {}
    NET {} {} {} {} {} {n_122} {} {0.000} {0.000} {0.087} {0.004} {0.416} {1.539} {} {} {}
    INST {g5735__2398} {AN} {^} {Y} {^} {} {NOR2BX1} {0.138} {0.000} {0.084} {} {0.554} {1.677} {} {2} {}
    NET {} {} {} {} {} {n_140} {} {0.000} {0.000} {0.084} {0.003} {0.554} {1.677} {} {} {}
    INST {g5702__6131} {B} {^} {Y} {v} {} {NAND2XL} {0.073} {0.000} {0.078} {} {0.626} {1.750} {} {1} {}
    NET {} {} {} {} {} {n_142} {} {0.000} {0.000} {0.078} {0.002} {0.626} {1.750} {} {} {}
    INST {g5682__7098} {B0} {v} {Y} {^} {} {OAI21XL} {0.061} {0.000} {0.124} {} {0.687} {1.811} {} {1} {}
    NET {} {} {} {} {} {n_143} {} {0.000} {0.000} {0.124} {0.002} {0.687} {1.811} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.124} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.124} {} {} {}
  END_CAP_CLK_PATH

END_PATH 187

PATH 188
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[1]} {CK}
  ENDPT {A2_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A1_sum_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.179}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.811}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.6869999999999998}
    {=} {Slack Time} {1.124}
  END_SLK_CLC
  SLK 1.124

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.124} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.124} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A1_sum_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {1.457} {} {2} {}
    NET {} {} {} {} {} {t4[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {1.457} {} {} {}
    INST {g5520__1666} {A} {v} {Y} {^} {} {NAND2XL} {0.082} {0.000} {0.087} {} {0.416} {1.539} {} {2} {}
    NET {} {} {} {} {} {n_255} {} {0.000} {0.000} {0.087} {0.004} {0.416} {1.539} {} {} {}
    INST {g5506__5115} {AN} {^} {Y} {^} {} {NOR2BX1} {0.138} {0.000} {0.084} {} {0.554} {1.677} {} {2} {}
    NET {} {} {} {} {} {n_263} {} {0.000} {0.000} {0.084} {0.003} {0.554} {1.677} {} {} {}
    INST {g5499__5122} {B} {^} {Y} {v} {} {NAND2XL} {0.073} {0.000} {0.078} {} {0.626} {1.750} {} {1} {}
    NET {} {} {} {} {} {n_265} {} {0.000} {0.000} {0.078} {0.002} {0.626} {1.750} {} {} {}
    INST {g5490__3680} {B0} {v} {Y} {^} {} {OAI21XL} {0.061} {0.000} {0.124} {} {0.687} {1.811} {} {1} {}
    NET {} {} {} {} {} {n_268} {} {0.000} {0.000} {0.124} {0.002} {0.687} {1.811} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.124} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.124} {} {} {}
  END_CAP_CLK_PATH

END_PATH 188

PATH 189
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[1]} {CK}
  ENDPT {A3_sum_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_op_reg[1]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.179}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.811}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.6869999999999998}
    {=} {Slack Time} {1.124}
  END_SLK_CLC
  SLK 1.124

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.124} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.124} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_op_reg[1]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {1.457} {} {2} {}
    NET {} {} {} {} {} {t6[1]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {1.457} {} {} {}
    INST {g5449__5115} {A} {v} {Y} {^} {} {NAND2XL} {0.082} {0.000} {0.087} {} {0.416} {1.539} {} {2} {}
    NET {} {} {} {} {} {n_294} {} {0.000} {0.000} {0.087} {0.004} {0.416} {1.539} {} {} {}
    INST {g5447__7098} {AN} {^} {Y} {^} {} {NOR2BX1} {0.138} {0.000} {0.084} {} {0.554} {1.677} {} {2} {}
    NET {} {} {} {} {} {n_299} {} {0.000} {0.000} {0.084} {0.003} {0.554} {1.677} {} {} {}
    INST {g5444__2802} {B} {^} {Y} {v} {} {NAND2XL} {0.073} {0.000} {0.078} {} {0.626} {1.750} {} {1} {}
    NET {} {} {} {} {} {n_301} {} {0.000} {0.000} {0.078} {0.002} {0.626} {1.750} {} {} {}
    INST {g5441__1617} {B0} {v} {Y} {^} {} {OAI21XL} {0.061} {0.000} {0.124} {} {0.687} {1.811} {} {1} {}
    NET {} {} {} {} {} {n_303} {} {0.000} {0.000} {0.124} {0.002} {0.687} {1.811} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.124} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.124} {} {} {}
  END_CAP_CLK_PATH

END_PATH 189

PATH 190
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A3_sum_reg[3]} {CK}
  ENDPT {M2_A3_sum_reg[3]} {SE} {SDFFQX1} {v} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V4_H1_carry_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.311}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.679}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.504}
    {=} {Slack Time} {1.175}
  END_SLK_CLC
  SLK 1.175

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.175} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.175} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V4_H1_carry_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.340} {0.000} {0.057} {} {0.340} {1.516} {} {2} {}
    NET {} {} {} {} {} {M2_t6[3]} {} {0.000} {0.000} {0.057} {0.004} {0.340} {1.516} {} {} {}
    INST {g5547__5122} {A} {v} {Y} {^} {} {NOR2XL} {0.105} {0.000} {0.109} {} {0.445} {1.621} {} {1} {}
    NET {} {} {} {} {} {n_220} {} {0.000} {0.000} {0.109} {0.003} {0.445} {1.621} {} {} {}
    INST {g5541__6260} {B0} {^} {Y} {v} {} {AOI21X1} {0.058} {0.000} {0.092} {} {0.503} {1.679} {} {1} {}
    NET {} {} {} {} {} {n_233} {} {0.000} {0.000} {0.092} {0.004} {0.503} {1.679} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.175} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.175} {} {} {}
  END_CAP_CLK_PATH

END_PATH 190

PATH 191
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A3_sum_reg[3]} {CK}
  ENDPT {M3_A3_sum_reg[3]} {SE} {SDFFQX1} {v} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V4_H1_carry_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.311}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.679}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.504}
    {=} {Slack Time} {1.175}
  END_SLK_CLC
  SLK 1.175

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.175} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.175} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V4_H1_carry_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.340} {0.000} {0.057} {} {0.340} {1.516} {} {2} {}
    NET {} {} {} {} {} {M3_t6[3]} {} {0.000} {0.000} {0.057} {0.004} {0.340} {1.516} {} {} {}
    INST {g5543__8246} {A} {v} {Y} {^} {} {NOR2XL} {0.105} {0.000} {0.109} {} {0.445} {1.621} {} {1} {}
    NET {} {} {} {} {} {n_219} {} {0.000} {0.000} {0.109} {0.003} {0.445} {1.621} {} {} {}
    INST {g5539__2398} {B0} {^} {Y} {v} {} {AOI21X1} {0.058} {0.000} {0.092} {} {0.503} {1.679} {} {1} {}
    NET {} {} {} {} {} {n_235} {} {0.000} {0.000} {0.092} {0.004} {0.503} {1.679} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.175} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.175} {} {} {}
  END_CAP_CLK_PATH

END_PATH 191

PATH 192
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A3_sum_reg[3]} {CK}
  ENDPT {M1_A3_sum_reg[3]} {SE} {SDFFQX1} {v} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V4_H1_carry_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.311}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.679}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.504}
    {=} {Slack Time} {1.175}
  END_SLK_CLC
  SLK 1.175

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.175} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.175} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V4_H1_carry_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.340} {0.000} {0.057} {} {0.340} {1.516} {} {2} {}
    NET {} {} {} {} {} {M1_t6[3]} {} {0.000} {0.000} {0.057} {0.004} {0.340} {1.516} {} {} {}
    INST {g5544__7098} {A} {v} {Y} {^} {} {NOR2XL} {0.105} {0.000} {0.109} {} {0.445} {1.621} {} {1} {}
    NET {} {} {} {} {} {n_218} {} {0.000} {0.000} {0.109} {0.003} {0.445} {1.621} {} {} {}
    INST {g5538__5107} {B0} {^} {Y} {v} {} {AOI21X1} {0.058} {0.000} {0.092} {} {0.503} {1.679} {} {1} {}
    NET {} {} {} {} {} {n_234} {} {0.000} {0.000} {0.092} {0.004} {0.503} {1.679} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.175} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.175} {} {} {}
  END_CAP_CLK_PATH

END_PATH 192

PATH 193
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A3_sum_reg[3]} {CK}
  ENDPT {M4_A3_sum_reg[3]} {SE} {SDFFQX1} {v} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V4_H1_carry_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.311}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.679}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.504}
    {=} {Slack Time} {1.175}
  END_SLK_CLC
  SLK 1.175

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.175} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.175} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V4_H1_carry_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.340} {0.000} {0.057} {} {0.340} {1.516} {} {2} {}
    NET {} {} {} {} {} {M4_t6[3]} {} {0.000} {0.000} {0.057} {0.004} {0.340} {1.516} {} {} {}
    INST {g5546__1705} {A} {v} {Y} {^} {} {NOR2XL} {0.105} {0.000} {0.109} {} {0.445} {1.621} {} {1} {}
    NET {} {} {} {} {} {n_221} {} {0.000} {0.000} {0.109} {0.003} {0.445} {1.621} {} {} {}
    INST {g5540__5477} {B0} {^} {Y} {v} {} {AOI21X1} {0.058} {0.000} {0.092} {} {0.503} {1.679} {} {1} {}
    NET {} {} {} {} {} {n_236} {} {0.000} {0.000} {0.092} {0.004} {0.503} {1.679} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.175} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.175} {} {} {}
  END_CAP_CLK_PATH

END_PATH 193

PATH 194
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A1_sum_reg[0]} {CK}
  ENDPT {M4_A1_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.205}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.785}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.5739999999999998}
    {=} {Slack Time} {1.211}
  END_SLK_CLC
  SLK 1.211

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.211} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.211} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.598} {} {2} {}
    NET {} {} {} {} {} {M4_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.598} {} {} {}
    INST {g5807__7098} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.687} {} {2} {}
    NET {} {} {} {} {} {n_84} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.687} {} {} {}
    INST {g5784__9945} {B0} {v} {Y} {^} {} {AOI21XL} {0.098} {0.000} {0.094} {} {0.574} {1.785} {} {1} {}
    NET {} {} {} {} {} {n_85} {} {0.000} {0.000} {0.094} {0.002} {0.574} {1.785} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.211} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.211} {} {} {}
  END_CAP_CLK_PATH

END_PATH 194

PATH 195
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A1_sum_reg[0]} {CK}
  ENDPT {M1_A1_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.205}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.785}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.5739999999999998}
    {=} {Slack Time} {1.211}
  END_SLK_CLC
  SLK 1.211

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.211} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.211} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.598} {} {2} {}
    NET {} {} {} {} {} {M1_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.598} {} {} {}
    INST {g5808__6131} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.687} {} {2} {}
    NET {} {} {} {} {} {n_80} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.687} {} {} {}
    INST {g5786__2346} {B0} {v} {Y} {^} {} {AOI21XL} {0.098} {0.000} {0.094} {} {0.574} {1.785} {} {1} {}
    NET {} {} {} {} {} {n_81} {} {0.000} {0.000} {0.094} {0.002} {0.574} {1.785} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.211} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.211} {} {} {}
  END_CAP_CLK_PATH

END_PATH 195

PATH 196
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A1_sum_reg[0]} {CK}
  ENDPT {M2_A1_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.205}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.785}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.5739999999999998}
    {=} {Slack Time} {1.211}
  END_SLK_CLC
  SLK 1.211

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.211} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.211} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.598} {} {2} {}
    NET {} {} {} {} {} {M2_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.598} {} {} {}
    INST {g5810__1881} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.687} {} {2} {}
    NET {} {} {} {} {} {n_86} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.687} {} {} {}
    INST {g5782__9315} {B0} {v} {Y} {^} {} {AOI21XL} {0.098} {0.000} {0.094} {} {0.574} {1.785} {} {1} {}
    NET {} {} {} {} {} {n_87} {} {0.000} {0.000} {0.094} {0.002} {0.574} {1.785} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.211} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.211} {} {} {}
  END_CAP_CLK_PATH

END_PATH 196

PATH 197
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A1_sum_reg[0]} {CK}
  ENDPT {M3_A1_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V3_res_reg} {QN} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.205}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.785}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.5739999999999998}
    {=} {Slack Time} {1.211}
  END_SLK_CLC
  SLK 1.211

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.211} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.211} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V3_res_reg} {CK} {^} {QN} {^} {} {DFFTRXL} {0.387} {0.000} {0.063} {} {0.387} {1.598} {} {2} {}
    NET {} {} {} {} {} {M3_t3[0]} {} {0.000} {0.000} {0.063} {0.003} {0.387} {1.598} {} {} {}
    INST {g5809__5115} {A} {^} {Y} {v} {} {NOR2XL} {0.089} {0.000} {0.100} {} {0.476} {1.687} {} {2} {}
    NET {} {} {} {} {} {n_82} {} {0.000} {0.000} {0.100} {0.007} {0.476} {1.687} {} {} {}
    INST {g5785__2883} {B0} {v} {Y} {^} {} {AOI21XL} {0.098} {0.000} {0.094} {} {0.574} {1.785} {} {1} {}
    NET {} {} {} {} {} {n_83} {} {0.000} {0.000} {0.094} {0.002} {0.574} {1.785} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.211} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.211} {} {} {}
  END_CAP_CLK_PATH

END_PATH 197

PATH 198
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A1_sum_reg[0]} {CK}
  ENDPT {A1_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_op_reg[0]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.163}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.827}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.593}
    {=} {Slack Time} {1.234}
  END_SLK_CLC
  SLK 1.234

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.234} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.234} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_op_reg[0]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {1.567} {} {2} {}
    NET {} {} {} {} {} {t3[0]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {1.567} {} {} {}
    INST {g5783__1666} {A} {v} {Y} {^} {} {NAND2XL} {0.115} {0.000} {0.135} {} {0.448} {1.682} {} {4} {}
    NET {} {} {} {} {} {n_141} {} {0.000} {0.000} {0.135} {0.008} {0.448} {1.682} {} {} {}
    INST {g5766__6161} {B0} {^} {Y} {^} {} {OA21XL} {0.145} {0.000} {0.053} {} {0.593} {1.827} {} {1} {}
    NET {} {} {} {} {} {n_88} {} {0.000} {0.000} {0.053} {0.002} {0.593} {1.827} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.234} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.234} {} {} {}
  END_CAP_CLK_PATH

END_PATH 198

PATH 199
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A2_sum_reg[0]} {CK}
  ENDPT {A2_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A1_sum_reg[0]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.163}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.827}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.593}
    {=} {Slack Time} {1.234}
  END_SLK_CLC
  SLK 1.234

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.234} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.234} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A1_sum_reg[0]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {1.567} {} {2} {}
    NET {} {} {} {} {} {t4[0]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {1.567} {} {} {}
    INST {g5559__5115} {A} {v} {Y} {^} {} {NAND2XL} {0.115} {0.000} {0.135} {} {0.448} {1.682} {} {4} {}
    NET {} {} {} {} {} {n_264} {} {0.000} {0.000} {0.135} {0.008} {0.448} {1.682} {} {} {}
    INST {g5548__5526} {B0} {^} {Y} {^} {} {OA21XL} {0.145} {0.000} {0.053} {} {0.593} {1.827} {} {1} {}
    NET {} {} {} {} {} {n_230} {} {0.000} {0.000} {0.053} {0.002} {0.593} {1.827} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.234} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.234} {} {} {}
  END_CAP_CLK_PATH

END_PATH 199

PATH 200
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[0]} {CK}
  ENDPT {A3_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_op_reg[0]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.163}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.827}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.593}
    {=} {Slack Time} {1.234}
  END_SLK_CLC
  SLK 1.234

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.234} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.234} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_op_reg[0]} {CK} {^} {Q} {v} {} {DFFQX1} {0.334} {0.000} {0.050} {} {0.334} {1.567} {} {2} {}
    NET {} {} {} {} {} {t6[0]} {} {0.000} {0.000} {0.050} {0.003} {0.334} {1.567} {} {} {}
    INST {g5455__2883} {A} {v} {Y} {^} {} {NAND2XL} {0.115} {0.000} {0.135} {} {0.448} {1.682} {} {4} {}
    NET {} {} {} {} {} {n_300} {} {0.000} {0.000} {0.135} {0.008} {0.448} {1.682} {} {} {}
    INST {g5454__4733} {B0} {^} {Y} {^} {} {OA21XL} {0.145} {0.000} {0.053} {} {0.593} {1.827} {} {1} {}
    NET {} {} {} {} {} {n_292} {} {0.000} {0.000} {0.053} {0.002} {0.593} {1.827} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.234} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.234} {} {} {}
  END_CAP_CLK_PATH

END_PATH 200

PATH 201
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A3_sum_reg[0]} {CK}
  ENDPT {M2_A3_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.817}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.552}
    {=} {Slack Time} {1.265}
  END_SLK_CLC
  SLK 1.265

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.265} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.265} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.615} {} {2} {}
    NET {} {} {} {} {} {M2_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.615} {} {} {}
    INST {g5586__2802} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.746} {} {2} {}
    NET {} {} {} {} {} {n_194} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.746} {} {} {}
    INST {g5581__2398} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.070} {0.000} {0.059} {} {0.551} {1.817} {} {1} {}
    NET {} {} {} {} {} {n_195} {} {0.000} {0.000} {0.059} {0.002} {0.551} {1.817} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.265} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.265} {} {} {}
  END_CAP_CLK_PATH

END_PATH 201

PATH 202
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A3_sum_reg[0]} {CK}
  ENDPT {M4_A3_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.817}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.552}
    {=} {Slack Time} {1.265}
  END_SLK_CLC
  SLK 1.265

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.265} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.265} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.615} {} {2} {}
    NET {} {} {} {} {} {M4_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.615} {} {} {}
    INST {g5584__3680} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.746} {} {2} {}
    NET {} {} {} {} {} {n_196} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.746} {} {} {}
    INST {g5580__5477} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.070} {0.000} {0.059} {} {0.551} {1.817} {} {1} {}
    NET {} {} {} {} {} {n_197} {} {0.000} {0.000} {0.059} {0.002} {0.551} {1.817} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.265} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.265} {} {} {}
  END_CAP_CLK_PATH

END_PATH 202

PATH 203
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A3_sum_reg[0]} {CK}
  ENDPT {M1_A3_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.817}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.552}
    {=} {Slack Time} {1.265}
  END_SLK_CLC
  SLK 1.265

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.265} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.265} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.615} {} {2} {}
    NET {} {} {} {} {} {M1_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.615} {} {} {}
    INST {g5585__1705} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.746} {} {2} {}
    NET {} {} {} {} {} {n_198} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.746} {} {} {}
    INST {g5579__6417} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.070} {0.000} {0.059} {} {0.551} {1.817} {} {1} {}
    NET {} {} {} {} {} {n_199} {} {0.000} {0.000} {0.059} {0.002} {0.551} {1.817} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.265} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.265} {} {} {}
  END_CAP_CLK_PATH

END_PATH 203

PATH 204
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A3_sum_reg[0]} {CK}
  ENDPT {M3_A3_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V4_res_reg} {Q} {DFFTRXL} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.817}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.552}
    {=} {Slack Time} {1.265}
  END_SLK_CLC
  SLK 1.265

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.265} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.265} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V4_res_reg} {CK} {^} {Q} {v} {} {DFFTRXL} {0.350} {0.000} {0.072} {} {0.350} {1.615} {} {2} {}
    NET {} {} {} {} {} {M3_t6[0]} {} {0.000} {0.000} {0.072} {0.003} {0.350} {1.615} {} {} {}
    INST {g5587__1617} {B} {v} {Y} {v} {} {AND2X1} {0.131} {0.000} {0.071} {} {0.481} {1.746} {} {2} {}
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.071} {0.008} {0.481} {1.746} {} {} {}
    INST {g5578__7410} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.070} {0.000} {0.059} {} {0.551} {1.817} {} {1} {}
    NET {} {} {} {} {} {n_201} {} {0.000} {0.000} {0.059} {0.002} {0.551} {1.817} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.265} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.265} {} {} {}
  END_CAP_CLK_PATH

END_PATH 204

PATH 205
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_A2_sum_reg[0]} {CK}
  ENDPT {M3_A2_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.817}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.536}
    {=} {Slack Time} {1.281}
  END_SLK_CLC
  SLK 1.281

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.281} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.281} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.617} {} {2} {}
    NET {} {} {} {} {} {M3_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.617} {} {} {}
    INST {g5681__7410} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.747} {} {2} {}
    NET {} {} {} {} {} {n_133} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.747} {} {} {}
    INST {g5674__7482} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.070} {0.000} {0.059} {} {0.536} {1.817} {} {1} {}
    NET {} {} {} {} {} {n_134} {} {0.000} {0.000} {0.059} {0.002} {0.536} {1.817} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.281} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.281} {} {} {}
  END_CAP_CLK_PATH

END_PATH 205

PATH 206
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_A2_sum_reg[0]} {CK}
  ENDPT {M4_A2_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.817}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.536}
    {=} {Slack Time} {1.281}
  END_SLK_CLC
  SLK 1.281

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.281} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.281} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.617} {} {2} {}
    NET {} {} {} {} {} {M4_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.617} {} {} {}
    INST {g5684__5477} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.747} {} {2} {}
    NET {} {} {} {} {} {n_135} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.747} {} {} {}
    INST {g5672__5115} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.070} {0.000} {0.059} {} {0.536} {1.817} {} {1} {}
    NET {} {} {} {} {} {n_136} {} {0.000} {0.000} {0.059} {0.002} {0.536} {1.817} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.281} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.281} {} {} {}
  END_CAP_CLK_PATH

END_PATH 206

PATH 207
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_A2_sum_reg[0]} {CK}
  ENDPT {M1_A2_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.817}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.536}
    {=} {Slack Time} {1.281}
  END_SLK_CLC
  SLK 1.281

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.281} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.281} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.617} {} {2} {}
    NET {} {} {} {} {} {M1_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.617} {} {} {}
    INST {g5680__1666} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.747} {} {2} {}
    NET {} {} {} {} {} {n_137} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.747} {} {} {}
    INST {g5673__1881} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.070} {0.000} {0.059} {} {0.536} {1.817} {} {1} {}
    NET {} {} {} {} {} {n_138} {} {0.000} {0.000} {0.059} {0.002} {0.536} {1.817} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.281} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.281} {} {} {}
  END_CAP_CLK_PATH

END_PATH 207

PATH 208
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_A2_sum_reg[0]} {CK}
  ENDPT {M2_A2_sum_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V1_H1_sum_reg} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.817}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.536}
    {=} {Slack Time} {1.281}
  END_SLK_CLC
  SLK 1.281

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.281} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.281} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V1_H1_sum_reg} {CK} {^} {Q} {v} {} {DFFQX1} {0.336} {0.000} {0.052} {} {0.336} {1.617} {} {2} {}
    NET {} {} {} {} {} {M2_t1[2]} {} {0.000} {0.000} {0.052} {0.004} {0.336} {1.617} {} {} {}
    INST {g5683__6417} {A} {v} {Y} {v} {} {AND2X1} {0.130} {0.000} {0.071} {} {0.466} {1.747} {} {2} {}
    NET {} {} {} {} {} {n_131} {} {0.000} {0.000} {0.071} {0.008} {0.466} {1.747} {} {} {}
    INST {g5675__4733} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.070} {0.000} {0.059} {} {0.536} {1.817} {} {1} {}
    NET {} {} {} {} {} {n_132} {} {0.000} {0.000} {0.059} {0.002} {0.536} {1.817} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.281} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.281} {} {} {}
  END_CAP_CLK_PATH

END_PATH 208

PATH 209
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {A3_sum_reg[7]} {CK}
  ENDPT {A3_sum_reg[7]} {SE} {SDFFQX1} {v} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_op_reg[7]} {Q} {DFFQX1} {v} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.259}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.731}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.3380000000000001}
    {=} {Slack Time} {1.393}
  END_SLK_CLC
  SLK 1.393

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.393} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.393} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_op_reg[7]} {CK} {^} {Q} {v} {} {DFFQX1} {0.338} {0.000} {0.054} {} {0.338} {1.731} {} {1} {}
    NET {} {} {} {} {} {t6[7]} {} {0.000} {0.000} {0.054} {0.004} {0.338} {1.731} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.393} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.393} {} {} {}
  END_CAP_CLK_PATH

END_PATH 209

PATH 210
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_op_reg[0]} {CK}
  ENDPT {M4_op_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V1_res_reg} {Q} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.164}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.826}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.27900000000000014}
    {=} {Slack Time} {1.547}
  END_SLK_CLC
  SLK 1.547

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.547} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.547} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V1_res_reg} {CK} {^} {Q} {^} {} {DFFTRXL} {0.278} {0.000} {0.053} {} {0.278} {1.826} {} {1} {}
    NET {} {} {} {} {} {M4_t1[0]} {} {0.000} {0.000} {0.053} {0.002} {0.278} {1.826} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.547} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.547} {} {} {}
  END_CAP_CLK_PATH

END_PATH 210

PATH 211
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_op_reg[0]} {CK}
  ENDPT {M2_op_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V1_res_reg} {Q} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.164}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.826}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.27900000000000014}
    {=} {Slack Time} {1.547}
  END_SLK_CLC
  SLK 1.547

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.547} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.547} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V1_res_reg} {CK} {^} {Q} {^} {} {DFFTRXL} {0.278} {0.000} {0.053} {} {0.278} {1.826} {} {1} {}
    NET {} {} {} {} {} {M2_t1[0]} {} {0.000} {0.000} {0.053} {0.002} {0.278} {1.826} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.547} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.547} {} {} {}
  END_CAP_CLK_PATH

END_PATH 211

PATH 212
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_op_reg[0]} {CK}
  ENDPT {M3_op_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V1_res_reg} {Q} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.164}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.826}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.27900000000000014}
    {=} {Slack Time} {1.547}
  END_SLK_CLC
  SLK 1.547

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.547} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.547} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V1_res_reg} {CK} {^} {Q} {^} {} {DFFTRXL} {0.278} {0.000} {0.053} {} {0.278} {1.826} {} {1} {}
    NET {} {} {} {} {} {M3_t1[0]} {} {0.000} {0.000} {0.053} {0.002} {0.278} {1.826} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.547} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.547} {} {} {}
  END_CAP_CLK_PATH

END_PATH 212

PATH 213
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_op_reg[0]} {CK}
  ENDPT {M1_op_reg[0]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V1_res_reg} {Q} {DFFTRXL} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.164}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.826}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.27900000000000014}
    {=} {Slack Time} {1.547}
  END_SLK_CLC
  SLK 1.547

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.547} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.547} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V1_res_reg} {CK} {^} {Q} {^} {} {DFFTRXL} {0.278} {0.000} {0.053} {} {0.278} {1.826} {} {1} {}
    NET {} {} {} {} {} {M1_t1[0]} {} {0.000} {0.000} {0.053} {0.002} {0.278} {1.826} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.547} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.547} {} {} {}
  END_CAP_CLK_PATH

END_PATH 213

PATH 214
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[0]} {CK}
  ENDPT {op_reg[0]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t1[0]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 214

PATH 215
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[1]} {CK}
  ENDPT {op_reg[1]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t1[1]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 215

PATH 216
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[2]} {CK}
  ENDPT {op_reg[2]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[2]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[2]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t1[2]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 216

PATH 217
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[3]} {CK}
  ENDPT {op_reg[3]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_op_reg[3]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_op_reg[3]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t1[3]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 217

PATH 218
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[4]} {CK}
  ENDPT {op_reg[4]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A2_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A2_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t5[0]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 218

PATH 219
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[5]} {CK}
  ENDPT {op_reg[5]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A2_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A2_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t5[1]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 219

PATH 220
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[6]} {CK}
  ENDPT {op_reg[6]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A2_sum_reg[2]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A2_sum_reg[2]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t5[2]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 220

PATH 221
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[7]} {CK}
  ENDPT {op_reg[7]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A2_sum_reg[3]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A2_sum_reg[3]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t5[3]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 221

PATH 222
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[8]} {CK}
  ENDPT {op_reg[8]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A3_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A3_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t7[0]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 222

PATH 223
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[9]} {CK}
  ENDPT {op_reg[9]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A3_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A3_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t7[1]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 223

PATH 224
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[10]} {CK}
  ENDPT {op_reg[10]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A3_sum_reg[2]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A3_sum_reg[2]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t7[2]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 224

PATH 225
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[11]} {CK}
  ENDPT {op_reg[11]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A3_sum_reg[3]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A3_sum_reg[3]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t7[3]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 225

PATH 226
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[12]} {CK}
  ENDPT {op_reg[12]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A3_sum_reg[4]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A3_sum_reg[4]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t7[4]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 226

PATH 227
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[13]} {CK}
  ENDPT {op_reg[13]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A3_sum_reg[5]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A3_sum_reg[5]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t7[5]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 227

PATH 228
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[14]} {CK}
  ENDPT {op_reg[14]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A3_sum_reg[6]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.26900000000000013}
    {=} {Slack Time} {1.567}
  END_SLK_CLC
  SLK 1.567

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.567} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A3_sum_reg[6]} {CK} {^} {Q} {^} {} {DFFQX1} {0.268} {0.000} {0.042} {} {0.268} {1.836} {} {1} {}
    NET {} {} {} {} {} {t7[6]} {} {0.000} {0.000} {0.042} {0.002} {0.268} {1.836} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.567} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.567} {} {} {}
  END_CAP_CLK_PATH

END_PATH 228

PATH 229
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_op_reg[1]} {CK}
  ENDPT {M3_op_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_V1_H0_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_V1_H0_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M3_t1[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 229

PATH 230
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_op_reg[1]} {CK}
  ENDPT {M1_op_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_V1_H0_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_V1_H0_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M1_t1[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 230

PATH 231
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_op_reg[1]} {CK}
  ENDPT {M4_op_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_V1_H0_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_V1_H0_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M4_t1[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 231

PATH 232
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_op_reg[1]} {CK}
  ENDPT {M2_op_reg[1]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_V1_H0_sum_reg} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_V1_H0_sum_reg} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M2_t1[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 232

PATH 233
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_op_reg[2]} {CK}
  ENDPT {M2_op_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_A2_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_A2_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M2_t5[0]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 233

PATH 234
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_op_reg[2]} {CK}
  ENDPT {M3_op_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_A2_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_A2_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M3_t5[0]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 234

PATH 235
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_op_reg[2]} {CK}
  ENDPT {M4_op_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_A2_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_A2_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M4_t5[0]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 235

PATH 236
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_op_reg[2]} {CK}
  ENDPT {M1_op_reg[2]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_A2_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_A2_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M1_t5[0]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 236

PATH 237
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_op_reg[3]} {CK}
  ENDPT {M2_op_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_A2_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_A2_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M2_t5[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 237

PATH 238
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_op_reg[3]} {CK}
  ENDPT {M3_op_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_A2_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_A2_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M3_t5[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 238

PATH 239
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_op_reg[3]} {CK}
  ENDPT {M4_op_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_A2_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_A2_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M4_t5[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 239

PATH 240
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_op_reg[3]} {CK}
  ENDPT {M1_op_reg[3]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_A2_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_A2_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M1_t5[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 240

PATH 241
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_op_reg[4]} {CK}
  ENDPT {M1_op_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_A3_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_A3_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M1_t7[0]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 241

PATH 242
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_op_reg[4]} {CK}
  ENDPT {M4_op_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_A3_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_A3_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M4_t7[0]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 242

PATH 243
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_op_reg[4]} {CK}
  ENDPT {M2_op_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_A3_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_A3_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M2_t7[0]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 243

PATH 244
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_op_reg[4]} {CK}
  ENDPT {M3_op_reg[4]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_A3_sum_reg[0]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_A3_sum_reg[0]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M3_t7[0]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 244

PATH 245
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_op_reg[5]} {CK}
  ENDPT {M2_op_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_A3_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_A3_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M2_t7[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 245

PATH 246
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_op_reg[5]} {CK}
  ENDPT {M4_op_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_A3_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_A3_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M4_t7[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 246

PATH 247
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_op_reg[5]} {CK}
  ENDPT {M3_op_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_A3_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_A3_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M3_t7[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 247

PATH 248
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_op_reg[5]} {CK}
  ENDPT {M1_op_reg[5]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_A3_sum_reg[1]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_A3_sum_reg[1]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M1_t7[1]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 248

PATH 249
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_op_reg[6]} {CK}
  ENDPT {M4_op_reg[6]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_A3_sum_reg[2]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_A3_sum_reg[2]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M4_t7[2]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 249

PATH 250
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_op_reg[6]} {CK}
  ENDPT {M1_op_reg[6]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_A3_sum_reg[2]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_A3_sum_reg[2]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M1_t7[2]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 250

PATH 251
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_op_reg[6]} {CK}
  ENDPT {M2_op_reg[6]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_A3_sum_reg[2]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_A3_sum_reg[2]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M2_t7[2]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 251

PATH 252
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_op_reg[6]} {CK}
  ENDPT {M3_op_reg[6]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_A3_sum_reg[2]} {Q} {DFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2669999999999999}
    {=} {Slack Time} {1.568}
  END_SLK_CLC
  SLK 1.568

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.568} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_A3_sum_reg[2]} {CK} {^} {Q} {^} {} {DFFQX1} {0.267} {0.000} {0.041} {} {0.267} {1.835} {} {1} {}
    NET {} {} {} {} {} {M3_t7[2]} {} {0.000} {0.000} {0.041} {0.002} {0.267} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.568} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.568} {} {} {}
  END_CAP_CLK_PATH

END_PATH 252

PATH 253
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {op_reg[15]} {CK}
  ENDPT {op_reg[15]} {D} {DFFQX2} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {A3_sum_reg[7]} {Q} {SDFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.154}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.836}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.2630000000000001}
    {=} {Slack Time} {1.573}
  END_SLK_CLC
  SLK 1.573

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.573} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {A3_sum_reg[7]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.263} {0.000} {0.042} {} {0.263} {1.835} {} {1} {}
    NET {} {} {} {} {} {t7[7]} {} {0.000} {0.000} {0.042} {0.002} {0.263} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.573} {} {} {}
  END_CAP_CLK_PATH

END_PATH 253

PATH 254
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M4_op_reg[7]} {CK}
  ENDPT {M4_op_reg[7]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M4_A3_sum_reg[3]} {Q} {SDFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.262}
    {=} {Slack Time} {1.573}
  END_SLK_CLC
  SLK 1.573

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.573} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M4_A3_sum_reg[3]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.262} {0.000} {0.041} {} {0.262} {1.835} {} {1} {}
    NET {} {} {} {} {} {M4_t7[3]} {} {0.000} {0.000} {0.041} {0.002} {0.262} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.573} {} {} {}
  END_CAP_CLK_PATH

END_PATH 254

PATH 255
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M2_op_reg[7]} {CK}
  ENDPT {M2_op_reg[7]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M2_A3_sum_reg[3]} {Q} {SDFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.262}
    {=} {Slack Time} {1.573}
  END_SLK_CLC
  SLK 1.573

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.573} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M2_A3_sum_reg[3]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.262} {0.000} {0.041} {} {0.262} {1.835} {} {1} {}
    NET {} {} {} {} {} {M2_t7[3]} {} {0.000} {0.000} {0.041} {0.002} {0.262} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.573} {} {} {}
  END_CAP_CLK_PATH

END_PATH 255

PATH 256
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M3_op_reg[7]} {CK}
  ENDPT {M3_op_reg[7]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M3_A3_sum_reg[3]} {Q} {SDFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.262}
    {=} {Slack Time} {1.573}
  END_SLK_CLC
  SLK 1.573

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.573} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M3_A3_sum_reg[3]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.262} {0.000} {0.041} {} {0.262} {1.835} {} {1} {}
    NET {} {} {} {} {} {M3_t7[3]} {} {0.000} {0.000} {0.041} {0.002} {0.262} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.573} {} {} {}
  END_CAP_CLK_PATH

END_PATH 256

PATH 257
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {M1_op_reg[7]} {CK}
  ENDPT {M1_op_reg[7]} {D} {DFFQX1} {^} {leading} {clk} {clk(C)(P)}
  BEGINPT {M1_A3_sum_reg[3]} {Q} {SDFFQX1} {^} {leading} {clk} {clk(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {2.000}
    {-} {Uncertainty} {0.010}
    {=} {Required Time} {1.835}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.262}
    {=} {Slack Time} {1.573}
  END_SLK_CLC
  SLK 1.573

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {1.573} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {M1_A3_sum_reg[3]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.262} {0.000} {0.041} {} {0.262} {1.835} {} {1} {}
    NET {} {} {} {} {} {M1_t7[3]} {} {0.000} {0.000} {0.041} {0.002} {0.262} {1.835} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {} {} {} {} {} {} {0.000} {-1.573} {} {} {}
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.362r/0.361f} {0.000} {-1.573} {} {} {}
  END_CAP_CLK_PATH

END_PATH 257


