<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\ekran.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\ekran1.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\gowin_rpll\gowin_rpll_pix.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\gowin_sdpb\gowin_sdpb.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\gowin_sdpb\gowin_sdpb1.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\top.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\gowin_sdpb\gowin_sdpb2.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\ekran2.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\Binary_video.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\gowin_sdpb\gowin_sdpb3.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\gowin_sdpb\gowin_sdpb4.v<br>
C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\Morphology_3x3_video.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Sep 11 18:02:41 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 289.340MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.085s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.194s, Peak memory usage = 289.340MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 289.340MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.116s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 15s, Elapsed time = 0h 0m 15s, Peak memory usage = 289.340MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.209s, Peak memory usage = 289.340MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.209s, Peak memory usage = 289.340MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 17s, Elapsed time = 0h 0m 17s, Peak memory usage = 289.340MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>163</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>93</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>640</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>142</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>452</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>42</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>42</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>50</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>45</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>736(686 LUTs, 50 ALUs) / 20736</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>163 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>163 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>45 / 46</td>
<td>98%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk_27</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_27_ibuf/I </td>
</tr>
<tr>
<td>pixclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>pixclk_ibuf/I </td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.0</td>
<td>0.000</td>
<td>6.667</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>rPLL_75/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.0</td>
<td>0.000</td>
<td>6.667</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>rPLL_75/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>26.667</td>
<td>37.5</td>
<td>0.000</td>
<td>13.333</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>rPLL_75/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>rPLL_75/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixclk</td>
<td>100.0(MHz)</td>
<td>46.3(MHz)</td>
<td>29</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/endWrite_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s58/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s49/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n457_s49/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s56/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s56/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s109/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n455_s109/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s97/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s97/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s90/I0</td>
</tr>
<tr>
<td>6.601</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n455_s90/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>7.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s65/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s25/I1</td>
</tr>
<tr>
<td>8.147</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n457_s25/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/I1</td>
</tr>
<tr>
<td>8.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/F</td>
</tr>
<tr>
<td>9.176</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s30/I1</td>
</tr>
<tr>
<td>9.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n457_s30/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s29/I1</td>
</tr>
<tr>
<td>10.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s29/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s20/I2</td>
</tr>
<tr>
<td>11.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s20/F</td>
</tr>
<tr>
<td>11.450</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s15/I1</td>
</tr>
<tr>
<td>12.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s15/F</td>
</tr>
<tr>
<td>12.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n459_s15/I0</td>
</tr>
<tr>
<td>12.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n459_s15/F</td>
</tr>
<tr>
<td>12.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>13.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s23/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s19/I1</td>
</tr>
<tr>
<td>14.343</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s19/F</td>
</tr>
<tr>
<td>14.580</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n456_s24/I1</td>
</tr>
<tr>
<td>15.135</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Mv/n456_s24/F</td>
</tr>
<tr>
<td>15.372</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s9/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s9/F</td>
</tr>
<tr>
<td>16.126</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s8/I0</td>
</tr>
<tr>
<td>16.643</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s8/F</td>
</tr>
<tr>
<td>16.880</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n472_s0/I0</td>
</tr>
<tr>
<td>17.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n472_s0/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n471_s/CIN</td>
</tr>
<tr>
<td>17.464</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Mv/n471_s/COUT</td>
</tr>
<tr>
<td>17.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n470_s/CIN</td>
</tr>
<tr>
<td>17.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n470_s/COUT</td>
</tr>
<tr>
<td>17.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n469_s/CIN</td>
</tr>
<tr>
<td>17.534</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n469_s/COUT</td>
</tr>
<tr>
<td>17.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n468_s/CIN</td>
</tr>
<tr>
<td>18.004</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n468_s/SUM</td>
</tr>
<tr>
<td>18.241</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n515_s/I0</td>
</tr>
<tr>
<td>18.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n515_s/COUT</td>
</tr>
<tr>
<td>18.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n514_s/CIN</td>
</tr>
<tr>
<td>19.260</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>Mv/n514_s/SUM</td>
</tr>
<tr>
<td>19.497</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n595_s3/I1</td>
</tr>
<tr>
<td>20.052</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n595_s3/F</td>
</tr>
<tr>
<td>20.289</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n617_s7/I1</td>
</tr>
<tr>
<td>20.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n617_s7/F</td>
</tr>
<tr>
<td>21.081</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n617_s2/I3</td>
</tr>
<tr>
<td>21.452</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n617_s2/F</td>
</tr>
<tr>
<td>21.689</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n617_s0/I1</td>
</tr>
<tr>
<td>22.259</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n617_s0/F</td>
</tr>
<tr>
<td>22.439</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/endWrite_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/endWrite_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Mv/endWrite_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.003, 69.532%; route: 6.342, 29.393%; tC2Q: 0.232, 1.075%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s58/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s49/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n457_s49/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s56/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s56/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s109/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n455_s109/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s97/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s97/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s90/I0</td>
</tr>
<tr>
<td>6.601</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n455_s90/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>7.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s65/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s25/I1</td>
</tr>
<tr>
<td>8.147</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n457_s25/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/I1</td>
</tr>
<tr>
<td>8.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/F</td>
</tr>
<tr>
<td>9.176</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s30/I1</td>
</tr>
<tr>
<td>9.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n457_s30/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>10.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Mv/n455_s52/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>11.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n455_s42/F</td>
</tr>
<tr>
<td>11.514</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>12.069</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Mv/n455_s31/F</td>
</tr>
<tr>
<td>12.306</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>12.759</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n459_s15/F</td>
</tr>
<tr>
<td>12.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>13.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s23/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s19/I1</td>
</tr>
<tr>
<td>14.343</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s19/F</td>
</tr>
<tr>
<td>14.580</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n456_s24/I1</td>
</tr>
<tr>
<td>15.135</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Mv/n456_s24/F</td>
</tr>
<tr>
<td>15.372</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s9/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s9/F</td>
</tr>
<tr>
<td>16.126</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s8/I0</td>
</tr>
<tr>
<td>16.643</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s8/F</td>
</tr>
<tr>
<td>16.880</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n472_s0/I0</td>
</tr>
<tr>
<td>17.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n472_s0/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n471_s/CIN</td>
</tr>
<tr>
<td>17.464</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Mv/n471_s/COUT</td>
</tr>
<tr>
<td>17.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n470_s/CIN</td>
</tr>
<tr>
<td>17.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n470_s/COUT</td>
</tr>
<tr>
<td>17.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n469_s/CIN</td>
</tr>
<tr>
<td>17.534</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n469_s/COUT</td>
</tr>
<tr>
<td>17.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n468_s/CIN</td>
</tr>
<tr>
<td>17.569</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n468_s/COUT</td>
</tr>
<tr>
<td>17.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n467_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n467_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n466_s/CIN</td>
</tr>
<tr>
<td>18.075</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n466_s/SUM</td>
</tr>
<tr>
<td>18.312</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n513_s/I0</td>
</tr>
<tr>
<td>18.861</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n513_s/COUT</td>
</tr>
<tr>
<td>18.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n512_s/CIN</td>
</tr>
<tr>
<td>19.331</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Mv/n512_s/SUM</td>
</tr>
<tr>
<td>19.568</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n593_s2/I0</td>
</tr>
<tr>
<td>20.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n593_s2/F</td>
</tr>
<tr>
<td>20.322</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n593_s1/I1</td>
</tr>
<tr>
<td>20.877</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n593_s1/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/addrRead1_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/addrRead1_17_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Mv/addrRead1_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.094, 69.596%; route: 5.925, 29.258%; tC2Q: 0.232, 1.146%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s58/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s49/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n457_s49/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s56/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s56/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s109/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n455_s109/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s97/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s97/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s90/I0</td>
</tr>
<tr>
<td>6.601</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n455_s90/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>7.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s65/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s25/I1</td>
</tr>
<tr>
<td>8.147</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n457_s25/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/I1</td>
</tr>
<tr>
<td>8.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/F</td>
</tr>
<tr>
<td>9.176</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s30/I1</td>
</tr>
<tr>
<td>9.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n457_s30/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s29/I1</td>
</tr>
<tr>
<td>10.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s29/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s20/I2</td>
</tr>
<tr>
<td>11.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s20/F</td>
</tr>
<tr>
<td>11.450</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s15/I1</td>
</tr>
<tr>
<td>12.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s15/F</td>
</tr>
<tr>
<td>12.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n459_s15/I0</td>
</tr>
<tr>
<td>12.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n459_s15/F</td>
</tr>
<tr>
<td>12.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>13.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s23/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s19/I1</td>
</tr>
<tr>
<td>14.343</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s19/F</td>
</tr>
<tr>
<td>14.580</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n456_s24/I1</td>
</tr>
<tr>
<td>15.135</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Mv/n456_s24/F</td>
</tr>
<tr>
<td>15.372</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s9/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s9/F</td>
</tr>
<tr>
<td>16.126</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s8/I0</td>
</tr>
<tr>
<td>16.643</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s8/F</td>
</tr>
<tr>
<td>16.880</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n472_s0/I0</td>
</tr>
<tr>
<td>17.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n472_s0/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n471_s/CIN</td>
</tr>
<tr>
<td>17.464</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Mv/n471_s/COUT</td>
</tr>
<tr>
<td>17.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n470_s/CIN</td>
</tr>
<tr>
<td>17.934</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n470_s/SUM</td>
</tr>
<tr>
<td>18.171</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n517_s/I0</td>
</tr>
<tr>
<td>18.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n517_s/COUT</td>
</tr>
<tr>
<td>18.720</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n516_s/CIN</td>
</tr>
<tr>
<td>19.190</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Mv/n516_s/SUM</td>
</tr>
<tr>
<td>19.427</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n597_s2/I0</td>
</tr>
<tr>
<td>19.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n597_s2/F</td>
</tr>
<tr>
<td>20.181</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n597_s1/I1</td>
</tr>
<tr>
<td>20.736</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n597_s1/F</td>
</tr>
<tr>
<td>20.973</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/addrRead1_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/addrRead1_13_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Mv/addrRead1_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.953, 69.383%; route: 5.925, 29.463%; tC2Q: 0.232, 1.154%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s58/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s49/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n457_s49/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s56/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s56/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s109/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n455_s109/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s97/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s97/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s90/I0</td>
</tr>
<tr>
<td>6.601</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n455_s90/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>7.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s65/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s25/I1</td>
</tr>
<tr>
<td>8.147</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n457_s25/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/I1</td>
</tr>
<tr>
<td>8.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/F</td>
</tr>
<tr>
<td>9.176</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s30/I1</td>
</tr>
<tr>
<td>9.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n457_s30/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s29/I1</td>
</tr>
<tr>
<td>10.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s29/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s20/I2</td>
</tr>
<tr>
<td>11.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s20/F</td>
</tr>
<tr>
<td>11.450</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s15/I1</td>
</tr>
<tr>
<td>12.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s15/F</td>
</tr>
<tr>
<td>12.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n459_s15/I0</td>
</tr>
<tr>
<td>12.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n459_s15/F</td>
</tr>
<tr>
<td>12.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>13.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s23/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s19/I1</td>
</tr>
<tr>
<td>14.343</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s19/F</td>
</tr>
<tr>
<td>14.580</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n456_s24/I1</td>
</tr>
<tr>
<td>15.135</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Mv/n456_s24/F</td>
</tr>
<tr>
<td>15.372</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s9/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s9/F</td>
</tr>
<tr>
<td>16.126</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s8/I0</td>
</tr>
<tr>
<td>16.643</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s8/F</td>
</tr>
<tr>
<td>16.880</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n472_s0/I0</td>
</tr>
<tr>
<td>17.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n472_s0/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n471_s/CIN</td>
</tr>
<tr>
<td>17.464</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Mv/n471_s/COUT</td>
</tr>
<tr>
<td>17.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n470_s/CIN</td>
</tr>
<tr>
<td>17.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n470_s/COUT</td>
</tr>
<tr>
<td>17.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n469_s/CIN</td>
</tr>
<tr>
<td>17.534</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n469_s/COUT</td>
</tr>
<tr>
<td>17.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n468_s/CIN</td>
</tr>
<tr>
<td>17.569</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n468_s/COUT</td>
</tr>
<tr>
<td>17.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n467_s/CIN</td>
</tr>
<tr>
<td>18.039</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n467_s/SUM</td>
</tr>
<tr>
<td>18.276</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n514_s/I0</td>
</tr>
<tr>
<td>18.825</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n514_s/COUT</td>
</tr>
<tr>
<td>18.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n513_s/CIN</td>
</tr>
<tr>
<td>19.295</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Mv/n513_s/SUM</td>
</tr>
<tr>
<td>19.532</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n594_s1/I0</td>
</tr>
<tr>
<td>20.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n594_s1/F</td>
</tr>
<tr>
<td>20.286</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/addrRead1_16_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/addrRead1_16_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Mv/addrRead1_16_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.504, 69.522%; route: 5.688, 29.284%; tC2Q: 0.232, 1.194%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s58/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s49/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n457_s49/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s56/I1</td>
</tr>
<tr>
<td>4.263</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s56/F</td>
</tr>
<tr>
<td>4.500</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s109/I1</td>
</tr>
<tr>
<td>5.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n455_s109/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s97/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s97/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s90/I0</td>
</tr>
<tr>
<td>6.601</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>Mv/n455_s90/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>7.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s65/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s25/I1</td>
</tr>
<tr>
<td>8.147</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n457_s25/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/I1</td>
</tr>
<tr>
<td>8.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s43/F</td>
</tr>
<tr>
<td>9.176</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s30/I1</td>
</tr>
<tr>
<td>9.731</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>Mv/n457_s30/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s29/I1</td>
</tr>
<tr>
<td>10.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s29/F</td>
</tr>
<tr>
<td>10.760</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s20/I2</td>
</tr>
<tr>
<td>11.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n457_s20/F</td>
</tr>
<tr>
<td>11.450</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n457_s15/I1</td>
</tr>
<tr>
<td>12.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Mv/n457_s15/F</td>
</tr>
<tr>
<td>12.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n459_s15/I0</td>
</tr>
<tr>
<td>12.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n459_s15/F</td>
</tr>
<tr>
<td>12.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>13.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>Mv/n455_s23/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n455_s19/I1</td>
</tr>
<tr>
<td>14.343</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Mv/n455_s19/F</td>
</tr>
<tr>
<td>14.580</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n456_s24/I1</td>
</tr>
<tr>
<td>15.135</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Mv/n456_s24/F</td>
</tr>
<tr>
<td>15.372</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s9/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s9/F</td>
</tr>
<tr>
<td>16.126</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n460_s8/I0</td>
</tr>
<tr>
<td>16.643</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Mv/n460_s8/F</td>
</tr>
<tr>
<td>16.880</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n472_s0/I0</td>
</tr>
<tr>
<td>17.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n472_s0/COUT</td>
</tr>
<tr>
<td>17.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n471_s/CIN</td>
</tr>
<tr>
<td>17.464</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Mv/n471_s/COUT</td>
</tr>
<tr>
<td>17.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n470_s/CIN</td>
</tr>
<tr>
<td>17.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n470_s/COUT</td>
</tr>
<tr>
<td>17.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n469_s/CIN</td>
</tr>
<tr>
<td>17.969</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n469_s/SUM</td>
</tr>
<tr>
<td>18.206</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Mv/n516_s/I0</td>
</tr>
<tr>
<td>18.755</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Mv/n516_s/COUT</td>
</tr>
<tr>
<td>18.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Mv/n515_s/CIN</td>
</tr>
<tr>
<td>19.225</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>Mv/n515_s/SUM</td>
</tr>
<tr>
<td>19.462</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/n596_s1/I0</td>
</tr>
<tr>
<td>19.979</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Mv/n596_s1/F</td>
</tr>
<tr>
<td>20.216</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Mv/addrRead1_14_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Mv/addrRead1_14_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Mv/addrRead1_14_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.433, 69.411%; route: 5.688, 29.390%; tC2Q: 0.232, 1.199%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
