Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 08:32:04 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIO_timing_summary_routed.rpt -pb DIO_timing_summary_routed.pb -rpx DIO_timing_summary_routed.rpx -warn_on_violation
| Design       : DIO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/a0/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.969        0.000                      0                  324        0.070        0.000                      0                  324        3.750        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.969        0.000                      0                  324        0.070        0.000                      0                  324        3.750        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 4.917ns (54.420%)  route 4.118ns (45.580%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      3.841    11.081 f  p1/p/P[3]
                         net (fo=4, routed)           1.078    12.160    p1/p_n_102
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.124    12.284 f  p1/DR[2]_i_4/O
                         net (fo=1, routed)           0.663    12.947    p1/DR[2]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I1_O)        0.124    13.071 f  p1/DR[2]_i_3/O
                         net (fo=1, routed)           0.492    13.562    p1/DR[2]_i_3_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I1_O)        0.124    13.686 r  p1/DR[2]_i_2/O
                         net (fo=1, routed)           0.457    14.143    f1/c[0]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124    14.267 r  f1/DR[2]_i_1/O
                         net (fo=1, routed)           0.000    14.267    dd/D[2]
    SLICE_X8Y80          FDRE                                         r  dd/DR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.513    14.936    dd/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  dd/DR_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.077    15.236    dd/DR_reg[2]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 4.911ns (56.024%)  route 3.855ns (43.976%))
  Logic Levels:           6  (DSP48E1=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841    11.081 r  p1/p/P[5]
                         net (fo=4, routed)           0.884    11.965    p1/p_n_100
    SLICE_X10Y77         LUT3 (Prop_lut3_I1_O)        0.124    12.089 r  p1/DR[3]_i_4/O
                         net (fo=2, routed)           0.514    12.603    p1/DR[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    12.727 f  p1/DR[3]_i_2/O
                         net (fo=3, routed)           0.465    13.192    p1/p_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  p1/FSM_onehot_cs[5]_i_2/O
                         net (fo=3, routed)           0.564    13.880    f1/FSM_onehot_cs_reg[3]_0
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.118    13.998 r  f1/FSM_onehot_cs[3]_i_1/O
                         net (fo=1, routed)           0.000    13.998    f1/FSM_onehot_cs[3]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  f1/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.513    14.936    f1/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  f1/FSM_onehot_cs_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.047    15.206    f1/FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 4.917ns (56.473%)  route 3.790ns (43.527%))
  Logic Levels:           6  (DSP48E1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841    11.081 f  p1/p/P[5]
                         net (fo=4, routed)           0.884    11.965    p1/p_n_100
    SLICE_X10Y77         LUT3 (Prop_lut3_I1_O)        0.124    12.089 f  p1/DR[3]_i_4/O
                         net (fo=2, routed)           0.514    12.603    p1/DR[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  p1/DR[3]_i_2/O
                         net (fo=3, routed)           0.518    13.245    p1/p_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    13.369 r  p1/FSM_onehot_cs[6]_i_5/O
                         net (fo=2, routed)           0.445    13.815    f1/FSM_onehot_cs_reg[2]_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I2_O)        0.124    13.939 r  f1/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000    13.939    f1/FSM_onehot_cs[2]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  f1/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.513    14.936    f1/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  f1/FSM_onehot_cs_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.031    15.190    f1/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 4.793ns (54.727%)  route 3.965ns (45.273%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.841    11.081 r  p1/p/P[7]
                         net (fo=6, routed)           1.417    12.498    p1/p_n_98
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.622 r  p1/DR[0]_i_5/O
                         net (fo=1, routed)           0.570    13.192    p1/DR[0]_i_5_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  p1/DR[0]_i_2/O
                         net (fo=1, routed)           0.549    13.866    f1/DR_reg[0]
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    13.990 r  f1/DR[0]_i_1/O
                         net (fo=1, routed)           0.000    13.990    dd/D[0]
    SLICE_X7Y78          FDRE                                         r  dd/DR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.591    15.014    dd/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dd/DR_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.029    15.266    dd/DR_reg[0]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 4.917ns (57.028%)  route 3.705ns (42.972%))
  Logic Levels:           6  (DSP48E1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841    11.081 f  p1/p/P[5]
                         net (fo=4, routed)           0.884    11.965    p1/p_n_100
    SLICE_X10Y77         LUT3 (Prop_lut3_I1_O)        0.124    12.089 f  p1/DR[3]_i_4/O
                         net (fo=2, routed)           0.514    12.603    p1/DR[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  p1/DR[3]_i_2/O
                         net (fo=3, routed)           0.465    13.192    p1/p_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124    13.316 f  p1/FSM_onehot_cs[5]_i_2/O
                         net (fo=3, routed)           0.414    13.730    d22/FSM_onehot_cs_reg[4]_1
    SLICE_X9Y78          LUT5 (Prop_lut5_I4_O)        0.124    13.854 r  d22/FSM_onehot_cs[4]_i_1/O
                         net (fo=1, routed)           0.000    13.854    f1/FSM_onehot_cs_reg[6]_0[0]
    SLICE_X9Y78          FDRE                                         r  f1/FSM_onehot_cs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.935    f1/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  f1/FSM_onehot_cs_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.029    15.187    f1/FSM_onehot_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -13.854    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 5.043ns (58.476%)  route 3.581ns (41.524%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      3.841    11.081 f  p1/p/P[13]
                         net (fo=5, routed)           1.068    12.149    p1/p_n_92
    SLICE_X10Y77         LUT4 (Prop_lut4_I1_O)        0.150    12.299 f  p1/FSM_onehot_cs[6]_i_8/O
                         net (fo=5, routed)           0.517    12.816    p1/FSM_onehot_cs[6]_i_8_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.348    13.164 f  p1/DR[3]_i_3/O
                         net (fo=1, routed)           0.568    13.732    f1/DR_reg[3]_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  f1/DR[3]_i_1/O
                         net (fo=1, routed)           0.000    13.856    dd/D[3]
    SLICE_X8Y80          FDRE                                         r  dd/DR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.513    14.936    dd/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  dd/DR_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.081    15.240    dd/DR_reg[3]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 4.917ns (57.598%)  route 3.620ns (42.402%))
  Logic Levels:           6  (DSP48E1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841    11.081 f  p1/p/P[5]
                         net (fo=4, routed)           0.884    11.965    p1/p_n_100
    SLICE_X10Y77         LUT3 (Prop_lut3_I1_O)        0.124    12.089 f  p1/DR[3]_i_4/O
                         net (fo=2, routed)           0.514    12.603    p1/DR[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  p1/DR[3]_i_2/O
                         net (fo=3, routed)           0.518    13.245    p1/p_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    13.369 r  p1/FSM_onehot_cs[6]_i_5/O
                         net (fo=2, routed)           0.275    13.644    d3/FSM_onehot_cs_reg[6]_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.124    13.768 r  d3/FSM_onehot_cs[6]_i_3/O
                         net (fo=1, routed)           0.000    13.768    f1/FSM_onehot_cs_reg[6]_0[2]
    SLICE_X9Y78          FDRE                                         r  f1/FSM_onehot_cs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.935    f1/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  f1/FSM_onehot_cs_reg[6]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.031    15.189    f1/FSM_onehot_cs_reg[6]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 4.917ns (57.691%)  route 3.606ns (42.309%))
  Logic Levels:           6  (DSP48E1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841    11.081 f  p1/p/P[5]
                         net (fo=4, routed)           0.884    11.965    p1/p_n_100
    SLICE_X10Y77         LUT3 (Prop_lut3_I1_O)        0.124    12.089 f  p1/DR[3]_i_4/O
                         net (fo=2, routed)           0.514    12.603    p1/DR[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    12.727 r  p1/DR[3]_i_2/O
                         net (fo=3, routed)           0.465    13.192    p1/p_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124    13.316 f  p1/FSM_onehot_cs[5]_i_2/O
                         net (fo=3, routed)           0.315    13.631    d22/FSM_onehot_cs_reg[4]_1
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    13.755 r  d22/FSM_onehot_cs[5]_i_1/O
                         net (fo=1, routed)           0.000    13.755    f1/FSM_onehot_cs_reg[6]_0[1]
    SLICE_X9Y78          FDRE                                         r  f1/FSM_onehot_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.935    f1/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  f1/FSM_onehot_cs_reg[5]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.031    15.189    f1/FSM_onehot_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 5.029ns (59.175%)  route 3.470ns (40.825%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.629     5.232    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  d11/FSM_sequential_cs_reg[0]/Q
                         net (fo=56, routed)          0.837     6.524    d11/Q[0]
    SLICE_X12Y77         LUT3 (Prop_lut3_I0_O)        0.124     6.648 r  d11/p_i_23/O
                         net (fo=1, routed)           0.592     7.240    p1/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.841    11.081 r  p1/p/P[7]
                         net (fo=6, routed)           1.217    12.299    p1/p_n_98
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.152    12.451 f  p1/DR[1]_i_4/O
                         net (fo=1, routed)           0.266    12.716    p1/DR[1]_i_4_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.332    13.048 r  p1/DR[1]_i_2/O
                         net (fo=1, routed)           0.558    13.606    f1/DR_reg[1]
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.730 r  f1/DR[1]_i_1/O
                         net (fo=1, routed)           0.000    13.730    dd/D[1]
    SLICE_X10Y79         FDRE                                         r  dd/DR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.516    14.939    dd/clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  dd/DR_reg[1]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.077    15.255    dd/DR_reg[1]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -13.730    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 d11/c2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d11/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.014ns (25.496%)  route 2.963ns (74.504%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.626     5.229    d11/c2/clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  d11/c2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.518     5.747 f  d11/c2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.820     6.566    d11/c2/cnt_reg[3]
    SLICE_X15Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.690 r  d11/c2/FSM_sequential_cs[1]_i_10/O
                         net (fo=1, routed)           0.634     7.325    d11/c2/FSM_sequential_cs[1]_i_10_n_0
    SLICE_X15Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.449 r  d11/c2/FSM_sequential_cs[1]_i_9/O
                         net (fo=1, routed)           0.774     8.223    d11/c2/FSM_sequential_cs[1]_i_9_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.347 f  d11/c2/FSM_sequential_cs[1]_i_3/O
                         net (fo=2, routed)           0.735     9.082    d11/c2/FSM_sequential_cs[1]_i_3_n_0
    SLICE_X11Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.206 r  d11/c2/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     9.206    d11/ns[0]
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.512    14.935    d11/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  d11/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.029    15.187    d11/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aa/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_13_13/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    aa/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  aa/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aa/ra_reg[0]/Q
                         net (fo=22, routed)          0.252     1.906    nolabel_line43/rf_reg_0_31_13_13/A0
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_13_13/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    nolabel_line43/rf_reg_0_31_13_13/WCLK
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_13_13/SP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.836    nolabel_line43/rf_reg_0_31_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aa/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_14_14/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    aa/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  aa/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aa/ra_reg[0]/Q
                         net (fo=22, routed)          0.252     1.906    nolabel_line43/rf_reg_0_31_14_14/A0
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_14_14/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    nolabel_line43/rf_reg_0_31_14_14/WCLK
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_14_14/SP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.836    nolabel_line43/rf_reg_0_31_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aa/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_15_15/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    aa/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  aa/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aa/ra_reg[0]/Q
                         net (fo=22, routed)          0.252     1.906    nolabel_line43/rf_reg_0_31_15_15/A0
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_15_15/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    nolabel_line43/rf_reg_0_31_15_15/WCLK
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_15_15/SP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.836    nolabel_line43/rf_reg_0_31_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aa/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    aa/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  aa/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aa/ra_reg[0]/Q
                         net (fo=22, routed)          0.252     1.906    nolabel_line43/rf_reg_0_31_1_1/A0
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    nolabel_line43/rf_reg_0_31_1_1/WCLK
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.836    nolabel_line43/rf_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dd/DR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.512    dd/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  dd/DR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  dd/DR_reg[0]/Q
                         net (fo=3, routed)           0.122     1.775    nolabel_line43/rf_reg_0_31_0_0/D
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    nolabel_line43/rf_reg_0_31_0_0/WCLK
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.646    nolabel_line43/rf_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dd/DR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.452%)  route 0.128ns (47.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.595     1.514    dd/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  dd/DR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  dd/DR_reg[13]/Q
                         net (fo=3, routed)           0.128     1.783    nolabel_line43/rf_reg_0_31_13_13/D
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.028    nolabel_line43/rf_reg_0_31_13_13/WCLK
    SLICE_X6Y79          RAMS32                                       r  nolabel_line43/rf_reg_0_31_13_13/SP/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.648    nolabel_line43/rf_reg_0_31_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 aa/ra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.010%)  route 0.262ns (64.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    aa/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  aa/ra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aa/ra_reg[2]/Q
                         net (fo=20, routed)          0.262     1.916    nolabel_line43/rf_reg_0_31_0_0/A2
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    nolabel_line43/rf_reg_0_31_0_0/WCLK
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.780    nolabel_line43/rf_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 aa/ra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_10_10/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.010%)  route 0.262ns (64.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    aa/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  aa/ra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aa/ra_reg[2]/Q
                         net (fo=20, routed)          0.262     1.916    nolabel_line43/rf_reg_0_31_10_10/A2
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_10_10/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    nolabel_line43/rf_reg_0_31_10_10/WCLK
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.780    nolabel_line43/rf_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 aa/ra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_11_11/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.010%)  route 0.262ns (64.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    aa/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  aa/ra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aa/ra_reg[2]/Q
                         net (fo=20, routed)          0.262     1.916    nolabel_line43/rf_reg_0_31_11_11/A2
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_11_11/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    nolabel_line43/rf_reg_0_31_11_11/WCLK
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.780    nolabel_line43/rf_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 aa/ra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_12_12/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.010%)  route 0.262ns (64.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.594     1.513    aa/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  aa/ra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  aa/ra_reg[2]/Q
                         net (fo=20, routed)          0.262     1.916    nolabel_line43/rf_reg_0_31_12_12/A2
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_12_12/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     2.027    nolabel_line43/rf_reg_0_31_12_12/WCLK
    SLICE_X6Y78          RAMS32                                       r  nolabel_line43/rf_reg_0_31_12_12/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.780    nolabel_line43/rf_reg_0_31_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y79     aa/ra_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y79     aa/ra_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y79     aa/ra_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y79     aa/ra_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y79     aa/ra_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y75    p1/t_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y79    p1/t_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y75    p1/t_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y78    p1/t_reg[12]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79     nolabel_line43/rf_reg_0_31_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79     nolabel_line43/rf_reg_0_31_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79     nolabel_line43/rf_reg_0_31_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79     nolabel_line43/rf_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     nolabel_line43/rf_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y81     nolabel_line43/rf_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     nolabel_line43/rf_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79     nolabel_line43/rf_reg_0_31_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79     nolabel_line43/rf_reg_0_31_13_13/SP/CLK



