v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 46600 47100 1 90 0 resistor-1.sym
{
T 46200 47400 5 10 0 0 90 0 1
device=RESISTOR
T 46300 47500 5 10 1 1 180 0 1
refdes=R3
T 46100 47600 5 10 1 1 0 0 1
value=1K
}
C 52300 44000 1 0 0 vdc-1.sym
{
T 53000 44650 5 10 1 1 0 0 1
refdes=VDC
T 53000 44850 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 53000 45050 5 10 0 0 0 0 1
footprint=none
T 53000 44950 5 10 1 1 0 0 1
value=DC 12V
}
C 44800 44000 1 0 0 vpulse-1.sym
{
T 45500 44650 5 10 1 1 0 0 1
refdes=V1
T 45500 44850 5 10 0 0 0 0 1
device=vpulse
T 45500 45050 5 10 0 0 0 0 1
footprint=none
T 44000 43450 5 10 1 1 0 0 1
value=pulse 0 5 10n 10n 100n 10u 25u
}
C 46400 45300 1 180 0 resistor-1.sym
{
T 46100 44900 5 10 0 0 180 0 1
device=RESISTOR
T 45900 44700 5 10 1 1 0 0 1
refdes=R2
T 45900 45400 5 10 1 1 0 0 1
value=10K
}
C 45000 43700 1 0 0 gnd-1.sym
N 46500 48000 52600 48000 4
N 49700 46300 49700 47200 4
{
T 49100 46500 5 10 1 1 0 0 1
netname=switch
}
N 47100 45200 46400 45200 4
N 45100 45200 45500 45200 4
{
T 45000 45300 5 10 1 1 0 0 1
netname=drive
}
C 50400 43700 1 0 0 gnd-1.sym
N 49200 47800 48700 47800 4
{
T 48700 47600 5 10 1 1 0 0 1
netname=gate
}
N 49700 45000 49700 44000 4
N 52600 45200 52600 48000 4
C 50900 46800 1 180 0 inductor-1.sym
{
T 50700 46300 5 10 0 0 180 0 1
device=INDUCTOR
T 50600 46900 5 10 1 1 0 0 1
refdes=L1
T 50700 46100 5 10 0 0 180 0 1
symversion=0.1
T 51000 47200 5 10 1 1 180 0 1
value=180uH
}
N 49700 46700 50000 46700 4
C 52000 45400 1 90 0 resistor-1.sym
{
T 51600 45700 5 10 0 0 90 0 1
device=RESISTOR
T 52400 45900 5 10 1 1 180 0 1
refdes=R4
T 52200 45500 5 10 1 1 0 0 1
value=6
}
N 50900 46700 51900 46700 4
{
T 51500 46800 5 10 1 1 0 0 1
netname=out
}
N 51900 46700 51900 46300 4
N 45100 44000 52600 44000 4
N 51900 44000 51900 45400 4
C 51400 45300 1 90 0 capacitor-1.sym
{
T 50700 45500 5 10 0 0 90 0 1
device=CAPACITOR
T 50900 45700 5 10 1 1 180 0 1
refdes=C2
T 50500 45500 5 10 0 0 90 0 1
symversion=0.1
T 51100 45400 5 10 1 1 180 0 1
value=47uF IC=6V
}
N 51200 44000 51200 45300 4
N 51200 46200 51200 46700 4
C 49200 48000 1 180 1 pmos-3.sym
{
T 49800 47500 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 49900 47400 5 10 1 1 180 6 1
refdes=X1
T 49200 48000 5 10 0 0 180 6 1
file=/home/ksarkies/Development-Electronics/Spice-models/models.lib
T 49900 47700 5 10 1 1 180 6 1
value=irf5305s
}
C 47100 46600 1 0 0 npn-2.sym
{
T 47700 47100 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 47700 47100 5 10 1 1 0 0 1
refdes=Q1
T 47100 46600 5 10 0 0 0 0 1
file=/home/ksarkies/Development-Electronics/Spice-models/models.lib
T 47600 46900 5 10 1 1 0 0 1
value=T2N2222
}
N 47600 47600 47600 48000 4
N 46500 47100 47100 47100 4
C 47400 46600 1 270 0 diode-1.sym
{
T 48000 46200 5 10 0 0 270 0 1
device=DIODE
T 48000 46200 5 10 1 1 0 0 1
refdes=D1
T 47400 46600 5 10 0 0 180 0 1
file=/home/ksarkies/Development-Electronics/Spice-models/models.lib
T 48800 46100 5 10 1 1 180 0 1
value=D1N4001
}
C 47100 44700 1 0 0 npn-2.sym
{
T 47700 45200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 47800 45200 5 10 1 1 0 0 1
refdes=Q2
T 47100 44700 5 10 0 0 0 0 1
file=/home/ksarkies/Development-Electronics/Spice-models/models.lib
T 47800 45000 5 10 1 1 0 0 1
value=T2N2222
}
N 47600 46600 48700 46600 4
N 48700 46600 48700 47800 4
N 47600 45700 46500 45700 4
N 46500 45700 46500 47100 4
{
T 46600 46900 5 10 1 1 0 0 1
netname=Q1B
}
C 50000 45400 1 90 0 diode-2.sym
{
T 49400 45800 5 10 0 0 90 0 1
device=DIODE
T 49300 45800 5 10 1 1 180 0 1
refdes=D2
T 50000 45400 5 10 0 0 0 0 1
file=/home/ksarkies/Development-Electronics/Spice-models/models.lib
T 49900 46100 5 10 1 1 0 0 1
value=D1N5819
}
N 47600 44700 47600 44000 4
C 49900 44800 1 90 0 CurrentProbe.sym
{
T 49300 45200 5 10 0 0 90 0 1
device=VOLTAGE_SOURCE
T 49400 45300 5 10 1 1 180 0 1
refdes=V3
T 49800 44995 5 8 0 1 90 0 1
value=0V
}
