#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jun  4 14:47:33 2025
# Process ID: 15932
# Current directory: D:/FPGA/PE_array/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3260 D:\FPGA\PE_array\project_1\project_1.xpr
# Log file: D:/FPGA/PE_array/project_1/vivado.log
# Journal file: D:/FPGA/PE_array/project_1\vivado.jou
# Running On: DESKTOP-HEQPM12, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34128 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/PE_array/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1576.094 ; gain = 293.922
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:72]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/GIN/GIN.v:72]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:58]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:72]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:72]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:72]
update_module_reference design_1_PE_array_0_2
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [d:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [d:/FPGA/PE_array/GIN/GIN.v:72]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [d:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [d:/FPGA/PE_array/GIN/GIN.v:72]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:Controller:1.0 - Controller_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_6
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_8
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_9
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_10
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_11
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_12
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_13
Adding component instance block -- xilinx.com:module_ref:PE_array:1.0 - PE_array_0
Successfully read diagram <design_1> from block design file <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1783.270 ; gain = 129.922
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1783.270 ; gain = 129.922
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:72]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:72]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [D:/FPGA/PE_array/GIN/GIN.v:72]
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2050.109 ; gain = 236.113
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 177.098 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 177.098 MB.
[Wed Jun  4 15:01:21 2025] Launched design_1_PE_array_0_2_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_2_synth_1/runme.log
[Wed Jun  4 15:01:21 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed Jun  4 15:04:35 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2125.152 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 177.098 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 177.098 MB.
[Wed Jun  4 15:12:58 2025] Launched design_1_PE_array_0_2_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_2_synth_1/runme.log
[Wed Jun  4 15:12:58 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed Jun  4 15:16:07 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 15:19:36 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Vivado/2023.2/data/embeddedsw) loading 0 seconds
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp' for cell 'design_1_i/Controller_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp' for cell 'design_1_i/PE_array_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.dcp' for cell 'design_1_i/axi_gpio_10'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.dcp' for cell 'design_1_i/axi_gpio_11'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0.dcp' for cell 'design_1_i/axi_gpio_12'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0.dcp' for cell 'design_1_i/axi_gpio_13'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_10/design_1_axi_gpio_0_10.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.dcp' for cell 'design_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.dcp' for cell 'design_1_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2.dcp' for cell 'design_1_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.dcp' for cell 'design_1_i/axi_gpio_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1.dcp' for cell 'design_1_i/axi_gpio_7'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2.dcp' for cell 'design_1_i/axi_gpio_8'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3.dcp' for cell 'design_1_i/axi_gpio_9'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 2342.094 ; gain = 1.176
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_10/design_1_axi_gpio_0_10_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_10/design_1_axi_gpio_0_10_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_10/design_1_axi_gpio_0_10.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_10/design_1_axi_gpio_0_10.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_board.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_board.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_board.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_board.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_board.xdc] for cell 'design_1_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_board.xdc] for cell 'design_1_i/axi_gpio_6/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.xdc] for cell 'design_1_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.xdc] for cell 'design_1_i/axi_gpio_6/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_board.xdc] for cell 'design_1_i/axi_gpio_7/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_board.xdc] for cell 'design_1_i/axi_gpio_7/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1.xdc] for cell 'design_1_i/axi_gpio_7/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1.xdc] for cell 'design_1_i/axi_gpio_7/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_board.xdc] for cell 'design_1_i/axi_gpio_8/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_board.xdc] for cell 'design_1_i/axi_gpio_8/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2.xdc] for cell 'design_1_i/axi_gpio_8/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2.xdc] for cell 'design_1_i/axi_gpio_8/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_board.xdc] for cell 'design_1_i/axi_gpio_9/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_board.xdc] for cell 'design_1_i/axi_gpio_9/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3.xdc] for cell 'design_1_i/axi_gpio_9/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3.xdc] for cell 'design_1_i/axi_gpio_9/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_board.xdc] for cell 'design_1_i/axi_gpio_10/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_board.xdc] for cell 'design_1_i/axi_gpio_10/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.xdc] for cell 'design_1_i/axi_gpio_10/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.xdc] for cell 'design_1_i/axi_gpio_10/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_board.xdc] for cell 'design_1_i/axi_gpio_11/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_board.xdc] for cell 'design_1_i/axi_gpio_11/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.xdc] for cell 'design_1_i/axi_gpio_11/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.xdc] for cell 'design_1_i/axi_gpio_11/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_board.xdc] for cell 'design_1_i/axi_gpio_12/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_board.xdc] for cell 'design_1_i/axi_gpio_12/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0.xdc] for cell 'design_1_i/axi_gpio_12/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0.xdc] for cell 'design_1_i/axi_gpio_12/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_board.xdc] for cell 'design_1_i/axi_gpio_13/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_board.xdc] for cell 'design_1_i/axi_gpio_13/U0'
Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0.xdc] for cell 'design_1_i/axi_gpio_13/U0'
Finished Parsing XDC File [d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0.xdc] for cell 'design_1_i/axi_gpio_13/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2517.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 672 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 480 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2705.301 ; gain = 421.211
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3183.160 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
close_design
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 195.620 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3dcf7451a5f7b48b to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 3dcf7451a5f7b48b; cache size = 195.620 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 195.620 MB.
[Wed Jun  4 15:45:25 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed Jun  4 15:46:21 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 15:49:32 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3233.402 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3dcf7451a5f7b48b to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 3dcf7451a5f7b48b; cache size = 195.620 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 195.620 MB.
[Wed Jun  4 16:09:23 2025] Launched design_1_Controller_1_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Wed Jun  4 16:09:23 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed Jun  4 16:10:54 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 16:13:56 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:7]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:7]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:7]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:7]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [D:/FPGA/PE_array/Controller.v:8]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:127]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:128]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:132]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:130]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:142]
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'tag_X'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'tag_Y'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Controller_1_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Controller_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_14
endgroup
set_property location {5 2018 613} [get_bd_cells axi_gpio_14]
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells axi_gpio_14]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins axi_gpio_14/gpio_io_o] [get_bd_pins Controller_1/tag_X]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_14/gpio_io_o> is being overridden by the user with net <axi_gpio_14_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_15/gpio_io_o] [get_bd_pins Controller_1/tag_Y]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_15/gpio_io_o> is being overridden by the user with net <axi_gpio_15_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_14/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_14/S_AXI]
Slave segment '/axi_gpio_14/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x412E_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_15/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_15/S_AXI]
Slave segment '/axi_gpio_15/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x412F_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3244.219 ; gain = 0.723
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run design_1_xbar_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_15 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_14_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_14_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3dcf7451a5f7b48b to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 3dcf7451a5f7b48b; cache size = 195.777 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 195.777 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_14_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_14_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Wed Jun  4 16:33:42 2025] Launched design_1_xbar_0_synth_1, design_1_Controller_1_0_synth_1, design_1_axi_gpio_14_0_synth_1, design_1_axi_gpio_14_1_synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_Controller_1_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
design_1_axi_gpio_14_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_14_0_synth_1/runme.log
design_1_axi_gpio_14_1_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_14_1_synth_1/runme.log
[Wed Jun  4 16:33:42 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3261.473 ; gain = 17.254
launch_runs impl_1 -jobs 16
[Wed Jun  4 16:35:34 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 21:01:18 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:60]
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.637 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:60]
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'tag_X'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'tag_Y'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Controller_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'tag_X' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_14_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'tag_Y' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_15_gpio_io_o' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Controller_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
delete_bd_objs [get_bd_nets axi_gpio_15_gpio_io_o] [get_bd_nets axi_gpio_14_gpio_io_o] [get_bd_intf_nets ps7_0_axi_periph_M14_AXI] [get_bd_intf_nets ps7_0_axi_periph_M15_AXI] [get_bd_cells axi_gpio_15] [get_bd_cells axi_gpio_14]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M14_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M15_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M14_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M15_AXI'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M14_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M15_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M14_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M15_AXI'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3322.500 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run design_1_xbar_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 197.360 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3dcf7451a5f7b48b to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 3dcf7451a5f7b48b; cache size = 197.360 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 197.360 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Thu Jun  5 11:58:44 2025] Launched design_1_xbar_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
[Thu Jun  5 11:58:44 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.500 ; gain = 0.000
launch_runs impl_1 -jobs 16
[Thu Jun  5 12:04:52 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  5 12:08:09 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M14_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M15_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M14_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M15_AXI'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3378.879 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 198.568 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3dcf7451a5f7b48b to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/d/3dcf7451a5f7b48b/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 3dcf7451a5f7b48b; cache size = 198.568 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 198.568 MB.
[Thu Jun  5 12:22:31 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Thu Jun  5 12:23:37 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  5 12:26:32 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 12:31:27 2025...
