Job <84716563> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on odcbench-00003-0032.static.us01-p10.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_7_synp.tcl -log Bundle_7.log -zlog 1 
# start time is Wed May 14 18:56:30 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : rl_complete
#   step REPORT : Synthesizing module : mss_bus_switch_ibp_compr_0000_0000
#   step REPORT : Synthesizing module : rl_debug
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0010
#   step REPORT : Synthesizing module : alb_mss_fab_ahbl2ibp_0000
#   step REPORT : Synthesizing module : rl_ifu_align
#   step REPORT : Synthesizing module : ls_sfty_mnt_diag_ctrl
#   step REPORT : Synthesizing module : rl_dmp_amo
#   step REPORT : Synthesizing module : mss_bus_switch_ibp_split_0000
#   step REPORT : Synthesizing module : arcv_watchdog_ctrl
#   step REPORT : Synthesizing module : mss_bus_switch_fifo_0001_0000
#   step REPORT : Synthesizing module : rl_ifu_icache_ctl
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2single_0000_0001
#   step REPORT : Synthesizing module : rl_dmp_dccm_ibp_wrapper
#   step REPORT : Synthesizing module : rl_dmp_lsq
#   step REPORT : Synthesizing module : arcv_timer
#   step REPORT : Synthesizing module : rl_dmp_dccm
#   step REPORT : Synthesizing module : alb_mss_mem_fifo_0003_0000
#   step REPORT : Synthesizing module : alb_mss_mem_fifo_0001
#   step REPORT : Synthesizing module : mss_bus_switch_ibpn2ibpw_0001
#   step REPORT : Synthesizing module : rl_dmp_cwb
#   step REPORT : Synthesizing module : rl_shifter_0000
#   step REPORT : Synthesizing module : rl_uop_seq
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : rl_complete
#   step REPORT : [39.350] Instance count of module rl_complete is 2
#   step REPORT : [6.1691] Total net count: 927
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 6 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 14
#   step REPORT : [6.1695] 3-input LUTs: 28
#   step REPORT : [6.1695] 4-input LUTs: 28
#   step REPORT : [6.1695] 5-input LUTs: 75
#   step REPORT : [6.1695] 6-input LUTs: 55
#   step REPORT : [6.1696] Total LUT area: 200
#   step REPORT : [6.1697] State    : 108
#   step REPORT : [6.1697]   (FF)   : 108
#   step REPORT : [6.1697] CARRY    : 10
#   step REPORT : [6.1697] +CSA LUTs: 128
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_complete' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 108 |                 328 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 393 |                   0 |                   0 |                   0 |                   0 || rl_complete
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_complete' to 'edif/rl_complete/rl_complete.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_complete/rl_complete.edf.gz'
#   step SERIALIZE : #bytes in: 28171, #bytes out: 12733, compression ratio: 2.212440
#   step REPORT : [87.28] Resource usage for rl_complete: 0.162s 112.2M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_ibp_compr_0000_0000
#   step REPORT : [39.350] Instance count of module mss_bus_switch_ibp_compr_0000_0000 is 1
#   step REPORT : [6.1691] Total net count: 1979
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 17
#   step REPORT : [6.1695] 3-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 141
#   step REPORT : [6.1695] 5-input LUTs: 161
#   step REPORT : [6.1695] 6-input LUTs: 165
#   step REPORT : [6.1696] Total LUT area: 490
#   step REPORT : [6.1697] State    : 4
#   step REPORT : [6.1697]   (FF)   : 4
#   step REPORT : [6.1697] +CSA LUTs: 345
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_ibp_compr_0000_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   4 |                 835 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                1085 |                   4 |                   0 |                   0 |                   0 || mss_bus_switch_ibp_compr_0000_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_ibp_compr_0000_0000' to 'edif/mss_bus_switch_ibp_compr_0000_0000/mss_bus_switch_ibp_compr_0000_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_ibp_compr_0000_0000/mss_bus_switch_ibp_compr_0000_0000.edf.gz'
#   step SERIALIZE : #bytes in: 94142, #bytes out: 28300, compression ratio: 3.326572
#   step REPORT : [87.28] Resource usage for mss_bus_switch_ibp_compr_0000_0000: 0.150s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_debug
#   step REPORT : [39.350] Instance count of module rl_debug is 2
#   step REPORT : [6.1691] Total net count: 844
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 85
#   step REPORT : [6.1695] 3-input LUTs: 49
#   step REPORT : [6.1695] 4-input LUTs: 16
#   step REPORT : [6.1695] 5-input LUTs: 11
#   step REPORT : [6.1695] 6-input LUTs: 19
#   step REPORT : [6.1696] Total LUT area: 180
#   step REPORT : [6.1697] State    : 116
#   step REPORT : [6.1697]   (FF)   : 116
#   step REPORT : [6.1697] CARRY    : 4
#   step REPORT : [6.1697] +CSA LUTs: 91
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_debug' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 116 |                 271 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 269 |                   0 |                   0 |                   0 |                   0 || rl_debug
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_debug' to 'edif/rl_debug/rl_debug.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_debug/rl_debug.edf.gz'
#   step SERIALIZE : #bytes in: 25762, #bytes out: 9909, compression ratio: 2.599859
#   step REPORT : [87.28] Resource usage for rl_debug: 0.068s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0010
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0010 is 1
#   step REPORT : [6.1691] Total net count: 548
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 74
#   step REPORT : [6.1696] Total LUT area: 84
#   step REPORT : [6.1697] State    : 150
#   step REPORT : [6.1697]   (FF)   : 150
#   step REPORT : [6.1697] +CSA LUTs: 78
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0010' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 150 |                 162 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 156 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0010
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0010' to 'edif/alb_mss_fab_fifo_0000_0010/alb_mss_fab_fifo_0000_0010.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0010/alb_mss_fab_fifo_0000_0010.edf.gz'
#   step SERIALIZE : #bytes in: 22221, #bytes out: 5133, compression ratio: 4.329047
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0010: 0.062s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_ahbl2ibp_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fab_ahbl2ibp_0000 is 2
#   step REPORT : [6.1691] Total net count: 1047
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 3 distinct nets driving control pins
### warning in ZFAST [6.1835] : Net ibp_cmd_excl is connected to GND
#   step REPORT : [6.1695] 2-input LUTs: 73
#   step REPORT : [6.1695] 3-input LUTs: 88
#   step REPORT : [6.1695] 4-input LUTs: 42
#   step REPORT : [6.1695] 5-input LUTs: 10
#   step REPORT : [6.1695] 6-input LUTs: 18
#   step REPORT : [6.1696] Total LUT area: 231
#   step REPORT : [6.1697] State    : 73
#   step REPORT : [6.1697]   (FF)   : 73
#   step REPORT : [6.1697] +CSA LUTs: 126
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_ahbl2ibp_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  73 |                 357 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 277 |                   3 |                   0 |                   0 |                   0 || alb_mss_fab_ahbl2ibp_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_ahbl2ibp_0000' to 'edif/alb_mss_fab_ahbl2ibp_0000/alb_mss_fab_ahbl2ibp_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_ahbl2ibp_0000/alb_mss_fab_ahbl2ibp_0000.edf.gz'
#   step SERIALIZE : #bytes in: 38892, #bytes out: 12700, compression ratio: 3.062362
#   step REPORT : [87.28] Resource usage for alb_mss_fab_ahbl2ibp_0000: 0.075s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_ifu_align
#   step REPORT : [39.350] Instance count of module rl_ifu_align is 2
#   step REPORT : [6.1691] Total net count: 1013
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 10
#   step REPORT : [6.1695] 3-input LUTs: 29
#   step REPORT : [6.1695] 4-input LUTs: 39
#   step REPORT : [6.1695] 5-input LUTs: 80
#   step REPORT : [6.1695] 6-input LUTs: 25
#   step REPORT : [6.1696] Total LUT area: 183
#   step REPORT : [6.1697] State    : 83
#   step REPORT : [6.1697]   (FF)   : 83
#   step REPORT : [6.1697] CARRY    : 7
#   step REPORT : [6.1697] +CSA LUTs: 149
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_ifu_align' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  83 |                 332 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 372 |                   1 |                   0 |                   0 |                   0 || rl_ifu_align
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_ifu_align' to 'edif/rl_ifu_align/rl_ifu_align.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_ifu_align/rl_ifu_align.edf.gz'
#   step SERIALIZE : #bytes in: 30221, #bytes out: 12039, compression ratio: 2.510258
#   step REPORT : [87.28] Resource usage for rl_ifu_align: 0.081s 0.0M
#   step REPORT : [39.349] Optimizing module : ls_sfty_mnt_diag_ctrl
#   step REPORT : [39.350] Instance count of module ls_sfty_mnt_diag_ctrl is 1
#   step REPORT : [6.1691] Total net count: 338
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 12
#   step REPORT : [6.1695] 3-input LUTs: 31
#   step REPORT : [6.1695] 4-input LUTs: 17
#   step REPORT : [6.1695] 5-input LUTs: 22
#   step REPORT : [6.1695] 6-input LUTs: 15
#   step REPORT : [6.1696] Total LUT area: 97
#   step REPORT : [6.1697] State    : 27
#   step REPORT : [6.1697]   (FF)   : 27
#   step REPORT : [6.1697] CARRY    : 3
#   step REPORT : [6.1697] +CSA LUTs: 105
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ls_sfty_mnt_diag_ctrl' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  27 |                 202 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  58 |                   0 |                   0 |                   0 |                   0 || ls_sfty_mnt_diag_ctrl
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ls_sfty_mnt_diag_ctrl' to 'edif/ls_sfty_mnt_diag_ctrl/ls_sfty_mnt_diag_ctrl.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ls_sfty_mnt_diag_ctrl/ls_sfty_mnt_diag_ctrl.edf.gz'
#   step SERIALIZE : #bytes in: 14206, #bytes out: 5567, compression ratio: 2.551823
#   step REPORT : [87.28] Resource usage for ls_sfty_mnt_diag_ctrl: 0.067s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_amo
#   step REPORT : [39.350] Instance count of module rl_dmp_amo is 4
#   step REPORT : [6.1691] Total net count: 347
#   step REPORT : [6.1690] There are 12 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 31
#   step REPORT : [6.1695] 3-input LUTs: 7
#   step REPORT : [6.1695] 4-input LUTs: 2
#   step REPORT : [6.1695] 5-input LUTs: 36
#   step REPORT : [6.1695] 6-input LUTs: 104
#   step REPORT : [6.1696] Total LUT area: 180
#   step REPORT : [6.1697] CARRY    : 5
#   step REPORT : [6.1697] +CSA LUTs: 10
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_amo' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 190 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 105 |                   0 |                   0 |                   0 |                   0 || rl_dmp_amo
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_amo' to 'edif/rl_dmp_amo/rl_dmp_amo.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_amo/rl_dmp_amo.edf.gz'
#   step SERIALIZE : #bytes in: 12531, #bytes out: 5873, compression ratio: 2.133662
#   step REPORT : [87.28] Resource usage for rl_dmp_amo: 0.073s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_ibp_split_0000
#   step REPORT : [39.350] Instance count of module mss_bus_switch_ibp_split_0000 is 3
#   step REPORT : [6.1691] Total net count: 1861
#   step REPORT : [6.1690] There are 15 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 15
#   step REPORT : [6.1695] 3-input LUTs: 22
#   step REPORT : [6.1695] 4-input LUTs: 64
#   step REPORT : [6.1695] 5-input LUTs: 60
#   step REPORT : [6.1695] 6-input LUTs: 103
#   step REPORT : [6.1696] Total LUT area: 264
#   step REPORT : [6.1697] +CSA LUTs: 77
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_ibp_split_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 341 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                1441 |                   3 |                   0 |                   0 |                   0 || mss_bus_switch_ibp_split_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_ibp_split_0000' to 'edif/mss_bus_switch_ibp_split_0000/mss_bus_switch_ibp_split_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_ibp_split_0000/mss_bus_switch_ibp_split_0000.edf.gz'
#   step SERIALIZE : #bytes in: 96480, #bytes out: 26494, compression ratio: 3.641579
#   step REPORT : [87.28] Resource usage for mss_bus_switch_ibp_split_0000: 0.116s 0.0M
#   step REPORT : [39.349] Optimizing module : arcv_watchdog_ctrl
#   step REPORT : [39.350] Instance count of module arcv_watchdog_ctrl is 2
#   step REPORT : [6.1691] Total net count: 1043
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 3 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 31
#   step REPORT : [6.1695] 4-input LUTs: 144
#   step REPORT : [6.1695] 5-input LUTs: 43
#   step REPORT : [6.1695] 6-input LUTs: 154
#   step REPORT : [6.1696] Total LUT area: 379
#   step REPORT : [6.1697] State    : 13
#   step REPORT : [6.1697]   (FF)   : 13
#   step REPORT : [6.1697] CARRY    : 10
#   step REPORT : [6.1697] +CSA LUTs: 133
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'arcv_watchdog_ctrl' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  13 |                 512 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 200 |                   7 |                   0 |                   0 |                   0 || arcv_watchdog_ctrl
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'arcv_watchdog_ctrl' to 'edif/arcv_watchdog_ctrl/arcv_watchdog_ctrl.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/arcv_watchdog_ctrl/arcv_watchdog_ctrl.edf.gz'
#   step SERIALIZE : #bytes in: 37419, #bytes out: 15700, compression ratio: 2.383376
#   step REPORT : [87.28] Resource usage for arcv_watchdog_ctrl: 0.104s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_fifo_0001_0000
#   step REPORT : [39.350] Instance count of module mss_bus_switch_fifo_0001_0000 is 45
#   step REPORT : [6.1691] Total net count: 1349
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 128
#   step REPORT : [6.1695] 3-input LUTs: 3
#   step REPORT : [6.1695] 4-input LUTs: 80
#   step REPORT : [6.1695] 5-input LUTs: 79
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 291
#   step REPORT : [6.1697] State    : 322
#   step REPORT : [6.1697]   (FF)   : 322
#   step REPORT : [6.1697] CARRY    : 2
#   step REPORT : [6.1697] +CSA LUTs: 66
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_fifo_0001_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 322 |                 357 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 140 |                   0 |                   0 |                   0 |                   0 || mss_bus_switch_fifo_0001_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_fifo_0001_0000' to 'edif/mss_bus_switch_fifo_0001_0000/mss_bus_switch_fifo_0001_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_fifo_0001_0000/mss_bus_switch_fifo_0001_0000.edf.gz'
#   step SERIALIZE : #bytes in: 43770, #bytes out: 11745, compression ratio: 3.726692
#   step REPORT : [87.28] Resource usage for mss_bus_switch_fifo_0001_0000: 0.089s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_ifu_icache_ctl
#   step REPORT : [39.350] Instance count of module rl_ifu_icache_ctl is 2
#   step REPORT : [6.1691] Total net count: 1048
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 22
#   step REPORT : [6.1695] 3-input LUTs: 9
#   step REPORT : [6.1695] 4-input LUTs: 20
#   step REPORT : [6.1695] 5-input LUTs: 57
#   step REPORT : [6.1695] 6-input LUTs: 46
#   step REPORT : [6.1696] Total LUT area: 154
#   step REPORT : [6.1697] State    : 165
#   step REPORT : [6.1697]   (FF)   : 165
#   step REPORT : [6.1697] CARRY    : 4
#   step REPORT : [6.1697] +CSA LUTs: 164
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_ifu_icache_ctl' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 165 |                 318 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 310 |                   0 |                   0 |                   0 |                   0 || rl_ifu_icache_ctl
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_ifu_icache_ctl' to 'edif/rl_ifu_icache_ctl/rl_ifu_icache_ctl.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_ifu_icache_ctl/rl_ifu_icache_ctl.edf.gz'
#   step SERIALIZE : #bytes in: 34960, #bytes out: 13568, compression ratio: 2.576651
#   step REPORT : [87.28] Resource usage for rl_ifu_icache_ctl: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_ibp2single_0000_0001
#   step REPORT : [39.350] Instance count of module alb_mss_fab_ibp2single_0000_0001 is 1
#   step REPORT : [6.1691] Total net count: 601
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 28
#   step REPORT : [6.1695] 4-input LUTs: 26
#   step REPORT : [6.1695] 5-input LUTs: 23
#   step REPORT : [6.1695] 6-input LUTs: 32
#   step REPORT : [6.1696] Total LUT area: 116
#   step REPORT : [6.1697] State    : 38
#   step REPORT : [6.1697]   (FF)   : 38
#   step REPORT : [6.1697] CARRY    : 1
#   step REPORT : [6.1697] +CSA LUTs: 118
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_ibp2single_0000_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  38 |                 234 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 235 |                   3 |                   0 |                   0 |                   0 || alb_mss_fab_ibp2single_0000_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_ibp2single_0000_0001' to 'edif/alb_mss_fab_ibp2single_0000_0001/alb_mss_fab_ibp2single_0000_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_ibp2single_0000_0001/alb_mss_fab_ibp2single_0000_0001.edf.gz'
#   step SERIALIZE : #bytes in: 23710, #bytes out: 9759, compression ratio: 2.429552
#   step REPORT : [87.28] Resource usage for alb_mss_fab_ibp2single_0000_0001: 0.070s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_dccm_ibp_wrapper
#   step REPORT : [39.350] Instance count of module rl_dmp_dccm_ibp_wrapper is 2
#   step REPORT : [6.1691] Total net count: 849
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 10
#   step REPORT : [6.1695] 3-input LUTs: 58
#   step REPORT : [6.1695] 4-input LUTs: 61
#   step REPORT : [6.1695] 5-input LUTs: 45
#   step REPORT : [6.1695] 6-input LUTs: 59
#   step REPORT : [6.1696] Total LUT area: 233
#   step REPORT : [6.1697] State    : 76
#   step REPORT : [6.1697]   (FF)   : 76
#   step REPORT : [6.1697] +CSA LUTs: 79
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_dccm_ibp_wrapper' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  76 |                 312 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 327 |                   0 |                   0 |                   0 |                   0 || rl_dmp_dccm_ibp_wrapper
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_dccm_ibp_wrapper' to 'edif/rl_dmp_dccm_ibp_wrapper/rl_dmp_dccm_ibp_wrapper.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_dccm_ibp_wrapper/rl_dmp_dccm_ibp_wrapper.edf.gz'
#   step SERIALIZE : #bytes in: 28051, #bytes out: 11156, compression ratio: 2.514432
#   step REPORT : [87.28] Resource usage for rl_dmp_dccm_ibp_wrapper: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_lsq
#   step REPORT : [39.350] Instance count of module rl_dmp_lsq is 2
#   step REPORT : [6.1691] Total net count: 1485
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 328
#   step REPORT : [6.1695] 3-input LUTs: 5
#   step REPORT : [6.1695] 4-input LUTs: 42
#   step REPORT : [6.1695] 5-input LUTs: 3
#   step REPORT : [6.1695] 6-input LUTs: 45
#   step REPORT : [6.1696] Total LUT area: 423
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_lsq' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 423 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 757 |                   2 |                   0 |                   0 |                   0 || rl_dmp_lsq
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_lsq' to 'edif/rl_dmp_lsq/rl_dmp_lsq.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_lsq/rl_dmp_lsq.edf.gz'
#   step SERIALIZE : #bytes in: 51685, #bytes out: 15003, compression ratio: 3.444978
#   step REPORT : [87.28] Resource usage for rl_dmp_lsq: 0.076s 0.0M
#   step REPORT : [39.349] Optimizing module : arcv_timer
#   step REPORT : [39.350] Instance count of module arcv_timer is 2
#   step REPORT : [6.1691] Total net count: 1281
#   step REPORT : [6.1690] There are 19 levels of combinational cells
#   step REPORT : [6.1689] There are 7 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 9
#   step REPORT : [6.1695] 3-input LUTs: 96
#   step REPORT : [6.1695] 4-input LUTs: 93
#   step REPORT : [6.1695] 5-input LUTs: 95
#   step REPORT : [6.1695] 6-input LUTs: 96
#   step REPORT : [6.1696] Total LUT area: 389
#   step REPORT : [6.1697] State    : 208
#   step REPORT : [6.1697]   (FF)   : 208
#   step REPORT : [6.1697] CARRY    : 14
#   step REPORT : [6.1697] +CSA LUTs: 339
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'arcv_timer' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 208 |                 728 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 204 |                   0 |                   0 |                   0 |                   0 || arcv_timer
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'arcv_timer' to 'edif/arcv_timer/arcv_timer.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/arcv_timer/arcv_timer.edf.gz'
#   step SERIALIZE : #bytes in: 47929, #bytes out: 20852, compression ratio: 2.298532
#   step REPORT : [87.28] Resource usage for arcv_timer: 0.131s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_dccm
#   step REPORT : [39.350] Instance count of module rl_dmp_dccm is 2
#   step REPORT : [6.1691] Total net count: 1421
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 8
#   step REPORT : [6.1695] 3-input LUTs: 176
#   step REPORT : [6.1695] 4-input LUTs: 26
#   step REPORT : [6.1695] 5-input LUTs: 50
#   step REPORT : [6.1695] 6-input LUTs: 81
#   step REPORT : [6.1696] Total LUT area: 341
#   step REPORT : [6.1697] State    : 9
#   step REPORT : [6.1697]   (FF)   : 9
#   step REPORT : [6.1697] +CSA LUTs: 45
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_dccm' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   9 |                 386 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 815 |                   6 |                   0 |                   0 |                   0 || rl_dmp_dccm
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_dccm' to 'edif/rl_dmp_dccm/rl_dmp_dccm.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_dccm/rl_dmp_dccm.edf.gz'
#   step SERIALIZE : #bytes in: 47834, #bytes out: 16605, compression ratio: 2.880699
#   step REPORT : [87.28] Resource usage for rl_dmp_dccm: 0.094s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_mem_fifo_0003_0000
#   step REPORT : [39.350] Instance count of module alb_mss_mem_fifo_0003_0000 is 1
#   step REPORT : [6.1691] Total net count: 962
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 4
#   step REPORT : [6.1695] 3-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 129
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 143
#   step REPORT : [6.1697] State    : 266
#   step REPORT : [6.1697]   (FF)   : 266
#   step REPORT : [6.1697] +CSA LUTs: 135
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_mem_fifo_0003_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 266 |                 278 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 270 |                   0 |                   0 |                   0 |                   0 || alb_mss_mem_fifo_0003_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_mem_fifo_0003_0000' to 'edif/alb_mss_mem_fifo_0003_0000/alb_mss_mem_fifo_0003_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_mem_fifo_0003_0000/alb_mss_mem_fifo_0003_0000.edf.gz'
#   step SERIALIZE : #bytes in: 30535, #bytes out: 8493, compression ratio: 3.595314
#   step REPORT : [87.28] Resource usage for alb_mss_mem_fifo_0003_0000: 0.071s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_mem_fifo_0001
#   step REPORT : [39.350] Instance count of module alb_mss_mem_fifo_0001 is 3
#   step REPORT : [6.1691] Total net count: 1349
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 128
#   step REPORT : [6.1695] 3-input LUTs: 3
#   step REPORT : [6.1695] 4-input LUTs: 80
#   step REPORT : [6.1695] 5-input LUTs: 79
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 291
#   step REPORT : [6.1697] State    : 322
#   step REPORT : [6.1697]   (FF)   : 322
#   step REPORT : [6.1697] CARRY    : 2
#   step REPORT : [6.1697] +CSA LUTs: 66
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_mem_fifo_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 322 |                 357 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 140 |                   0 |                   0 |                   0 |                   0 || alb_mss_mem_fifo_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_mem_fifo_0001' to 'edif/alb_mss_mem_fifo_0001/alb_mss_mem_fifo_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_mem_fifo_0001/alb_mss_mem_fifo_0001.edf.gz'
#   step SERIALIZE : #bytes in: 43747, #bytes out: 11746, compression ratio: 3.724417
#   step REPORT : [87.28] Resource usage for alb_mss_mem_fifo_0001: 0.087s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_ibpn2ibpw_0001
#   step REPORT : [39.350] Instance count of module mss_bus_switch_ibpn2ibpw_0001 is 3
#   step REPORT : [6.1691] Total net count: 1292
#   step REPORT : [6.1690] There are 11 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 49
#   step REPORT : [6.1695] 3-input LUTs: 18
#   step REPORT : [6.1695] 4-input LUTs: 116
#   step REPORT : [6.1695] 5-input LUTs: 50
#   step REPORT : [6.1695] 6-input LUTs: 37
#   step REPORT : [6.1696] Total LUT area: 270
#   step REPORT : [6.1697] State    : 120
#   step REPORT : [6.1697]   (FF)   : 120
#   step REPORT : [6.1697] +CSA LUTs: 186
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_ibpn2ibpw_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 120 |                 456 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 494 |                   2 |                   0 |                   0 |                   0 || mss_bus_switch_ibpn2ibpw_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_ibpn2ibpw_0001' to 'edif/mss_bus_switch_ibpn2ibpw_0001/mss_bus_switch_ibpn2ibpw_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_ibpn2ibpw_0001/mss_bus_switch_ibpn2ibpw_0001.edf.gz'
#   step SERIALIZE : #bytes in: 45332, #bytes out: 13118, compression ratio: 3.455710
#   step REPORT : [87.28] Resource usage for mss_bus_switch_ibpn2ibpw_0001: 0.088s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_cwb
#   step REPORT : [39.350] Instance count of module rl_dmp_cwb is 2
#   step REPORT : [6.1691] Total net count: 1312
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 260
#   step REPORT : [6.1695] 4-input LUTs: 15
#   step REPORT : [6.1695] 5-input LUTs: 25
#   step REPORT : [6.1695] 6-input LUTs: 83
#   step REPORT : [6.1696] Total LUT area: 390
#   step REPORT : [6.1697] State    : 146
#   step REPORT : [6.1697]   (FF)   : 146
#   step REPORT : [6.1697] +CSA LUTs: 143
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_cwb' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 146 |                 533 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 339 |                   0 |                   0 |                   0 |                   0 || rl_dmp_cwb
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_cwb' to 'edif/rl_dmp_cwb/rl_dmp_cwb.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_cwb/rl_dmp_cwb.edf.gz'
#   step SERIALIZE : #bytes in: 39364, #bytes out: 15140, compression ratio: 2.600000
#   step REPORT : [87.28] Resource usage for rl_dmp_cwb: 0.105s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_shifter_0000
#   step REPORT : [39.350] Instance count of module rl_shifter_0000 is 2
#   step REPORT : [6.1691] Total net count: 673
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 5
#   step REPORT : [6.1695] 3-input LUTs: 66
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 55
#   step REPORT : [6.1695] 6-input LUTs: 118
#   step REPORT : [6.1696] Total LUT area: 247
#   step REPORT : [6.1697] +CSA LUTs: 136
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_shifter_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 383 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 100 |                   0 |                   0 |                   0 |                   0 || rl_shifter_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_shifter_0000' to 'edif/rl_shifter_0000/rl_shifter_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_shifter_0000/rl_shifter_0000.edf.gz'
#   step SERIALIZE : #bytes in: 19464, #bytes out: 8012, compression ratio: 2.429356
#   step REPORT : [87.28] Resource usage for rl_shifter_0000: 0.069s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_uop_seq
#   step REPORT : [39.350] Instance count of module rl_uop_seq is 2
#   step REPORT : [6.1691] Total net count: 370
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 23
#   step REPORT : [6.1695] 3-input LUTs: 25
#   step REPORT : [6.1695] 4-input LUTs: 14
#   step REPORT : [6.1695] 5-input LUTs: 23
#   step REPORT : [6.1695] 6-input LUTs: 31
#   step REPORT : [6.1696] Total LUT area: 116
#   step REPORT : [6.1697] State    : 34
#   step REPORT : [6.1697]   (FF)   : 34
#   step REPORT : [6.1697] CARRY    : 6
#   step REPORT : [6.1697] +CSA LUTs: 88
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_uop_seq' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  34 |                 204 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  52 |                   0 |                   0 |                   0 |                   0 || rl_uop_seq
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_uop_seq' to 'edif/rl_uop_seq/rl_uop_seq.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_uop_seq/rl_uop_seq.edf.gz'
#   step SERIALIZE : #bytes in: 14518, #bytes out: 6948, compression ratio: 2.089522
#   step REPORT : [87.28] Resource usage for rl_uop_seq: 0.068s 0.0M
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 23 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_7,rl_uop_seq,rl_shifter_0000,rl_dmp_cwb,mss_bus_switch_ibpn2ibpw_0001,alb_mss_mem_fifo_0001,alb_mss_mem_fifo_0003_0000,rl_dmp_dccm,arcv_timer,rl_dmp_lsq,rl_dmp_dccm_ibp_wrapper,alb_mss_fab_ibp2single_0000_0001,rl_ifu_icache_ctl,mss_bus_switch_fifo_0001_0000,arcv_watchdog_ctrl,mss_bus_switch_ibp_split_0000,rl_dmp_amo,ls_sfty_mnt_diag_ctrl,rl_ifu_align,alb_mss_fab_ahbl2ibp_0000,alb_mss_fab_fifo_0000_0010,rl_debug,mss_bus_switch_ibp_compr_0000_0000,rl_complete,
Got following -X option = show_times
#     Wed May 14 18:56:34 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-14 18:56:34.798186] [0x000015555540d300] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-14 18:56:34.798740] [0x000015555540d300] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-14 18:56:34.805862] [0x000015555540d300] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-14 18:56:34.806997] [0x000015555540d300] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-14 18:56:34.808439] [0x000015555540d300] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-14 18:56:34.809641] [0x000015555540d300] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-14 18:56:34.810615] [0x000015555540d300] [info]    #      : Populating Dfs Table

### Wed May 14 18:56:34 2025 : RTL Deserialized
### Wed May 14 18:56:34 2025 : Starting CHUNK Population
#     Wed May 14 18:56:34 2025 : Populating CHUNK rl_uop_seq
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module rl_uop_seq
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module rl_uop_seq
#     Wed May 14 18:56:34 2025 : Populating CHUNK rl_shifter_0000
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module rl_shifter_0000
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module rl_shifter_0000
#     Wed May 14 18:56:34 2025 : Populating CHUNK rl_dmp_cwb
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module rl_dmp_cwb
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module rl_dmp_cwb
#     Wed May 14 18:56:34 2025 : Populating CHUNK mss_bus_switch_ibpn2ibpw_0001
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module mss_bus_switch_ibpn2ibpw_0001
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module mss_bus_switch_ibpn2ibpw_0001
#     Wed May 14 18:56:34 2025 : Populating CHUNK alb_mss_mem_fifo_0001
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module alb_mss_mem_fifo_0001
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module alb_mss_mem_fifo_0001
#     Wed May 14 18:56:34 2025 : Populating CHUNK alb_mss_mem_fifo_0003_0000
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module alb_mss_mem_fifo_0003_0000
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module alb_mss_mem_fifo_0003_0000
#     Wed May 14 18:56:34 2025 : Populating CHUNK rl_dmp_dccm
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module rl_dmp_dccm
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module rl_dmp_dccm
#     Wed May 14 18:56:34 2025 : Populating CHUNK arcv_timer
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module arcv_timer
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module arcv_timer
#     Wed May 14 18:56:34 2025 : Populating CHUNK rl_dmp_lsq
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module rl_dmp_lsq
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module rl_dmp_lsq
#     Wed May 14 18:56:34 2025 : Populating CHUNK rl_dmp_dccm_ibp_wrapper
#     Wed May 14 18:56:34 2025 : Gate Building light signal container for module rl_dmp_dccm_ibp_wrapper
#     Wed May 14 18:56:34 2025 : End of Gate Building light signal container for module rl_dmp_dccm_ibp_wrapper
#     Wed May 14 18:56:34 2025 : Populating CHUNK alb_mss_fab_ibp2single_0000_0001
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module alb_mss_fab_ibp2single_0000_0001
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module alb_mss_fab_ibp2single_0000_0001
#     Wed May 14 18:56:35 2025 : Populating CHUNK rl_ifu_icache_ctl
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module rl_ifu_icache_ctl
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module rl_ifu_icache_ctl
#     Wed May 14 18:56:35 2025 : Populating CHUNK mss_bus_switch_fifo_0001_0000
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module mss_bus_switch_fifo_0001_0000
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module mss_bus_switch_fifo_0001_0000
#     Wed May 14 18:56:35 2025 : Populating CHUNK arcv_watchdog_ctrl
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module arcv_watchdog_ctrl
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module arcv_watchdog_ctrl
#     Wed May 14 18:56:35 2025 : Populating CHUNK mss_bus_switch_ibp_split_0000
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module mss_bus_switch_ibp_split_0000
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module mss_bus_switch_ibp_split_0000
#     Wed May 14 18:56:35 2025 : Populating CHUNK rl_dmp_amo
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module rl_dmp_amo
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module rl_dmp_amo
#     Wed May 14 18:56:35 2025 : Populating CHUNK ls_sfty_mnt_diag_ctrl
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module ls_sfty_mnt_diag_ctrl
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module ls_sfty_mnt_diag_ctrl
#     Wed May 14 18:56:35 2025 : Populating CHUNK rl_ifu_align
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module rl_ifu_align
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module rl_ifu_align
#     Wed May 14 18:56:35 2025 : Populating CHUNK alb_mss_fab_ahbl2ibp_0000
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module alb_mss_fab_ahbl2ibp_0000
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module alb_mss_fab_ahbl2ibp_0000
#     Wed May 14 18:56:35 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0010
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0010
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0010
#     Wed May 14 18:56:35 2025 : Populating CHUNK rl_debug
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module rl_debug
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module rl_debug
#     Wed May 14 18:56:35 2025 : Populating CHUNK mss_bus_switch_ibp_compr_0000_0000
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module mss_bus_switch_ibp_compr_0000_0000
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module mss_bus_switch_ibp_compr_0000_0000
#     Wed May 14 18:56:35 2025 : Populating CHUNK rl_complete
#     Wed May 14 18:56:35 2025 : Gate Building light signal container for module rl_complete
#     Wed May 14 18:56:35 2025 : End of Gate Building light signal container for module rl_complete
### Wed May 14 18:56:35 2025(+1s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Wed May 14 18:56:35 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_7,rl_uop_seq,rl_shifter_0000,rl_dmp_cwb,mss_bus_switch_ibpn2ibpw_0001,alb_mss_mem_fifo_0001,alb_mss_mem_fifo_0003_0000,rl_dmp_dccm,arcv_timer,rl_dmp_lsq,rl_dmp_dccm_ibp_wrapper,alb_mss_fab_ibp2single_0000_0001,rl_ifu_icache_ctl,mss_bus_switch_fifo_0001_0000,arcv_watchdog_ctrl,mss_bus_switch_ibp_split_0000,rl_dmp_amo,ls_sfty_mnt_diag_ctrl,rl_ifu_align,alb_mss_fab_ahbl2ibp_0000,alb_mss_fab_fifo_0000_0010,rl_debug,mss_bus_switch_ibp_compr_0000_0000,rl_complete,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m5.65310s
#   exec summary : Total memory: 147000 kB minimum 
#   exec summary : Successful execution

# end time is Wed May 14 18:56:35 EEST 2025
zFe exit status: 0
command exit code is '0'
