Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 13 22:19:32 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BCD_Counter_control_sets_placed.rpt
| Design       : BCD_Counter
| Device       : xc7z007s
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            4 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            3 |
| No           | No                    | Yes                    |             132 |           26 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+--------------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+--------------------------+--------------------------+------------------+----------------+
|  SVD_CLK_1/CLK   |                          |                          |                1 |              4 |
|  SVD_CLK/CLK     |                          | sel                      |                2 |              8 |
|  SVD_CLK/CLK     | r_Digit_2_val[3]_i_1_n_0 | clear                    |                1 |              8 |
|  SVD_CLK/CLK     | r_Digit_3_val[3]_i_1_n_0 | r_Digit_2_val[3]_i_1_n_0 |                1 |              8 |
|  SVD_CLK/CLK     | sel                      | r_Digit_3_val[3]_i_1_n_0 |                2 |              8 |
|  i_CLK_IBUF_BUFG |                          |                          |                2 |             14 |
|  i_CLK_IBUF_BUFG |                          | i_RST_IBUF               |               26 |            132 |
+------------------+--------------------------+--------------------------+------------------+----------------+


