library ieee;
use ieee.std_logic_1164.all;

entity dec4to16 is
    port(
        A  : in  std_logic_vector(3 downto 0);  -- 4-bit select
        En : in  std_logic;                     -- enable
        Y  : out std_logic_vector(15 downto 0)  -- 16 decoded outputs
    );
end dec4to16;

architecture behavioral of dec4to16 is
begin
    process(A, En)
    begin
        if En = '1' then
            -- Default all zeros
            Y <= (others => '0');

            -- Assert only the selected line
            case A is
                when "0000" => Y(0)  <= '1';
                when "0001" => Y(1)  <= '1';
                when "0010" => Y(2)  <= '1';
                when "0011" => Y(3)  <= '1';
                when "0100" => Y(4)  <= '1';
                when "0101" => Y(5)  <= '1';
                when "0110" => Y(6)  <= '1';
                when "0111" => Y(7)  <= '1';
                when "1000" => Y(8)  <= '1';
                when "1001" => Y(9)  <= '1';
                when "1010" => Y(10) <= '1';
                when "1011" => Y(11) <= '1';
                when "1100" => Y(12) <= '1';
                when "1101" => Y(13) <= '1';
                when "1110" => Y(14) <= '1';
                when "1111" => Y(15) <= '1';
                when others => Y <= (others => '0');
            end case;

        else
            Y <= (others => '0');
        end if;
    end process;
end behavioral;
