Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  2 09:27:49 2023
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Computer_timing_summary_routed.rpt -pb Computer_timing_summary_routed.pb -rpx Computer_timing_summary_routed.rpx -warn_on_violation
| Design       : Computer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.093        0.000                      0                 4101        0.029        0.000                      0                 4101       49.500        0.000                       0                  2121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        38.093        0.000                      0                 4101        0.029        0.000                      0                 4101       49.500        0.000                       0                  2121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       38.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.093ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        60.379ns  (logic 25.635ns (42.457%)  route 34.744ns (57.543%))
  Logic Levels:           82  (CARRY4=51 LUT1=1 LUT2=1 LUT3=11 LUT4=7 LUT5=6 LUT6=5)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.443    46.373    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.702 r  mySixteenToTen/i_data_store[8]_i_1/O
                         net (fo=8, routed)           0.887    47.588    mySixteenToTen/i_data[7]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124    47.712 r  mySixteenToTen/i_data_store[7]_i_417/O
                         net (fo=1, routed)           0.000    47.712    mySixteenToTen/i_data_store[7]_i_417_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.262 r  mySixteenToTen/i_data_store_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    48.262    mySixteenToTen/i_data_store_reg[7]_i_353_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 f  mySixteenToTen/i_data_store_reg[7]_i_350/O[1]
                         net (fo=3, routed)           0.603    49.200    myPC/i_data_store_reg[7]_i_157_2[1]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.303    49.503 r  myPC/i_data_store[7]_i_259/O
                         net (fo=1, routed)           0.556    50.059    myPC/i_data_store[7]_i_259_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.444 r  myPC/i_data_store_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    50.444    myReg/i_data_store[7]_i_286[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  myReg/i_data_store_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.558    myPC/i_data_store[7]_i_240[0]
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.672 r  myPC/i_data_store_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    50.672    myPC/i_data_store_reg[7]_i_123_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.911 f  myPC/i_data_store_reg[7]_i_48/O[2]
                         net (fo=39, routed)          1.871    52.782    mySixteenToTen/i_data_store_reg[7][14]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.302    53.084 r  mySixteenToTen/i_data_store[7]_i_216/O
                         net (fo=3, routed)           0.844    53.929    mySixteenToTen/i_data_store[7]_i_216_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.314 r  mySixteenToTen/i_data_store_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.314    mySixteenToTen/i_data_store_reg[6]_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.428 r  mySixteenToTen/i_data_store_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    54.428    mySixteenToTen/i_data_store_reg[7]_i_162_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.741 r  mySixteenToTen/i_data_store_reg[7]_i_156/O[3]
                         net (fo=2, routed)           0.866    55.606    mySixteenToTen/i_data_store_reg[7]_i_156_n_4
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.331    55.938 r  mySixteenToTen/i_data_store[7]_i_69/O
                         net (fo=2, routed)           0.645    56.583    mySixteenToTen/i_data_store[7]_i_69_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.332    56.915 r  mySixteenToTen/i_data_store[7]_i_73/O
                         net (fo=1, routed)           0.000    56.915    mySixteenToTen/i_data_store[7]_i_73_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.447 r  mySixteenToTen/i_data_store_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.447    mySixteenToTen/i_data_store_reg[7]_i_33_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  mySixteenToTen/i_data_store_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    57.561    mySixteenToTen/i_data_store_reg[7]_i_442_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.800 r  mySixteenToTen/i_data_store_reg[7]_i_378/O[2]
                         net (fo=2, routed)           0.930    58.730    mySixteenToTen/i_data_store_reg[7]_i_378_n_5
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.332    59.062 r  mySixteenToTen/i_data_store[7]_i_370/O
                         net (fo=2, routed)           0.690    59.752    mySixteenToTen/i_data_store[7]_i_370_n_0
    SLICE_X35Y60         LUT4 (Prop_lut4_I3_O)        0.327    60.079 r  mySixteenToTen/i_data_store[7]_i_374/O
                         net (fo=1, routed)           0.000    60.079    mySixteenToTen/i_data_store[7]_i_374_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.480 r  mySixteenToTen/i_data_store_reg[7]_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.480    mySixteenToTen/i_data_store_reg[7]_i_316_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.793 r  mySixteenToTen/i_data_store_reg[7]_i_181/O[3]
                         net (fo=3, routed)           0.842    61.635    mySixteenToTen/i_data_store_reg[7]_i_181_n_4
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.306    61.941 r  mySixteenToTen/i_data_store[7]_i_184/O
                         net (fo=1, routed)           0.000    61.941    mySixteenToTen/i_data_store[7]_i_184_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.474 r  mySixteenToTen/i_data_store_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    62.474    mySixteenToTen/i_data_store_reg[7]_i_132_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.693 r  mySixteenToTen/i_data_store_reg[7]_i_57/O[0]
                         net (fo=3, routed)           0.802    63.494    mySixteenToTen/i_data_store_reg[7]_i_57_n_7
    SLICE_X31Y61         LUT4 (Prop_lut4_I2_O)        0.295    63.789 r  mySixteenToTen/i_data_store[7]_i_121/O
                         net (fo=1, routed)           0.000    63.789    mySixteenToTen/i_data_store[7]_i_121_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.339 r  mySixteenToTen/i_data_store_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.339    mySixteenToTen/i_data_store_reg[7]_i_39_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.453 r  mySixteenToTen/i_data_store_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.453    mySixteenToTen/i_data_store_reg[7]_i_15_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.681 r  mySixteenToTen/i_data_store_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           1.153    65.834    mySixteenToTen/i_data_store_reg[7]_i_3_n_1
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.313    66.147 r  mySixteenToTen/i_data_store[4]_i_1/O
                         net (fo=2, routed)           0.692    66.839    mySixteenToTen/i_data[3]
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.124    66.963 r  mySixteenToTen/i_data_store[2]_i_1/O
                         net (fo=1, routed)           0.000    66.963    u/D[2]
    SLICE_X30Y52         FDCE                                         r  u/i_data_store_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.521   104.944    u/clk_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  u/i_data_store_reg[2]/C
                         clock pessimism              0.071   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X30Y52         FDCE (Setup_fdce_C_D)        0.077   105.056    u/i_data_store_reg[2]
  -------------------------------------------------------------------
                         required time                        105.056    
                         arrival time                         -66.963    
  -------------------------------------------------------------------
                         slack                                 38.093    

Slack (MET) :             38.234ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        60.189ns  (logic 25.759ns (42.797%)  route 34.430ns (57.203%))
  Logic Levels:           83  (CARRY4=51 LUT1=1 LUT2=1 LUT3=12 LUT4=7 LUT5=5 LUT6=6)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.443    46.373    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.702 r  mySixteenToTen/i_data_store[8]_i_1/O
                         net (fo=8, routed)           0.887    47.588    mySixteenToTen/i_data[7]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124    47.712 r  mySixteenToTen/i_data_store[7]_i_417/O
                         net (fo=1, routed)           0.000    47.712    mySixteenToTen/i_data_store[7]_i_417_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.262 r  mySixteenToTen/i_data_store_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    48.262    mySixteenToTen/i_data_store_reg[7]_i_353_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 f  mySixteenToTen/i_data_store_reg[7]_i_350/O[1]
                         net (fo=3, routed)           0.603    49.200    myPC/i_data_store_reg[7]_i_157_2[1]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.303    49.503 r  myPC/i_data_store[7]_i_259/O
                         net (fo=1, routed)           0.556    50.059    myPC/i_data_store[7]_i_259_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.444 r  myPC/i_data_store_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    50.444    myReg/i_data_store[7]_i_286[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  myReg/i_data_store_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.558    myPC/i_data_store[7]_i_240[0]
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.672 r  myPC/i_data_store_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    50.672    myPC/i_data_store_reg[7]_i_123_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.911 f  myPC/i_data_store_reg[7]_i_48/O[2]
                         net (fo=39, routed)          1.871    52.782    mySixteenToTen/i_data_store_reg[7][14]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.302    53.084 r  mySixteenToTen/i_data_store[7]_i_216/O
                         net (fo=3, routed)           0.844    53.929    mySixteenToTen/i_data_store[7]_i_216_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.314 r  mySixteenToTen/i_data_store_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.314    mySixteenToTen/i_data_store_reg[6]_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.428 r  mySixteenToTen/i_data_store_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    54.428    mySixteenToTen/i_data_store_reg[7]_i_162_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.741 r  mySixteenToTen/i_data_store_reg[7]_i_156/O[3]
                         net (fo=2, routed)           0.866    55.606    mySixteenToTen/i_data_store_reg[7]_i_156_n_4
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.331    55.938 r  mySixteenToTen/i_data_store[7]_i_69/O
                         net (fo=2, routed)           0.645    56.583    mySixteenToTen/i_data_store[7]_i_69_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.332    56.915 r  mySixteenToTen/i_data_store[7]_i_73/O
                         net (fo=1, routed)           0.000    56.915    mySixteenToTen/i_data_store[7]_i_73_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.447 r  mySixteenToTen/i_data_store_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.447    mySixteenToTen/i_data_store_reg[7]_i_33_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  mySixteenToTen/i_data_store_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    57.561    mySixteenToTen/i_data_store_reg[7]_i_442_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.800 r  mySixteenToTen/i_data_store_reg[7]_i_378/O[2]
                         net (fo=2, routed)           0.930    58.730    mySixteenToTen/i_data_store_reg[7]_i_378_n_5
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.332    59.062 r  mySixteenToTen/i_data_store[7]_i_370/O
                         net (fo=2, routed)           0.690    59.752    mySixteenToTen/i_data_store[7]_i_370_n_0
    SLICE_X35Y60         LUT4 (Prop_lut4_I3_O)        0.327    60.079 r  mySixteenToTen/i_data_store[7]_i_374/O
                         net (fo=1, routed)           0.000    60.079    mySixteenToTen/i_data_store[7]_i_374_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.480 r  mySixteenToTen/i_data_store_reg[7]_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.480    mySixteenToTen/i_data_store_reg[7]_i_316_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.793 r  mySixteenToTen/i_data_store_reg[7]_i_181/O[3]
                         net (fo=3, routed)           0.842    61.635    mySixteenToTen/i_data_store_reg[7]_i_181_n_4
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.306    61.941 r  mySixteenToTen/i_data_store[7]_i_184/O
                         net (fo=1, routed)           0.000    61.941    mySixteenToTen/i_data_store[7]_i_184_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.474 r  mySixteenToTen/i_data_store_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    62.474    mySixteenToTen/i_data_store_reg[7]_i_132_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.693 r  mySixteenToTen/i_data_store_reg[7]_i_57/O[0]
                         net (fo=3, routed)           0.802    63.494    mySixteenToTen/i_data_store_reg[7]_i_57_n_7
    SLICE_X31Y61         LUT4 (Prop_lut4_I2_O)        0.295    63.789 r  mySixteenToTen/i_data_store[7]_i_121/O
                         net (fo=1, routed)           0.000    63.789    mySixteenToTen/i_data_store[7]_i_121_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.339 r  mySixteenToTen/i_data_store_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.339    mySixteenToTen/i_data_store_reg[7]_i_39_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.453 r  mySixteenToTen/i_data_store_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.453    mySixteenToTen/i_data_store_reg[7]_i_15_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.681 r  mySixteenToTen/i_data_store_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.941    65.622    mySixteenToTen/i_data_store_reg[7]_i_3_n_1
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.313    65.935 r  mySixteenToTen/i_data_store[3]_i_7/O
                         net (fo=1, routed)           0.161    66.097    mySixteenToTen/i_data_store[3]_i_7_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124    66.221 r  mySixteenToTen/i_data_store[3]_i_5/O
                         net (fo=1, routed)           0.429    66.650    mySixteenToTen/i_data_store[3]_i_5_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124    66.774 r  mySixteenToTen/i_data_store[3]_i_1/O
                         net (fo=1, routed)           0.000    66.774    u/D[3]
    SLICE_X31Y52         FDCE                                         r  u/i_data_store_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.521   104.944    u/clk_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  u/i_data_store_reg[3]/C
                         clock pessimism              0.071   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X31Y52         FDCE (Setup_fdce_C_D)        0.029   105.008    u/i_data_store_reg[3]
  -------------------------------------------------------------------
                         required time                        105.008    
                         arrival time                         -66.774    
  -------------------------------------------------------------------
                         slack                                 38.234    

Slack (MET) :             38.270ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        59.856ns  (logic 25.506ns (42.612%)  route 34.350ns (57.388%))
  Logic Levels:           81  (CARRY4=51 LUT1=1 LUT2=1 LUT3=11 LUT4=7 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.443    46.373    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.702 r  mySixteenToTen/i_data_store[8]_i_1/O
                         net (fo=8, routed)           0.887    47.588    mySixteenToTen/i_data[7]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124    47.712 r  mySixteenToTen/i_data_store[7]_i_417/O
                         net (fo=1, routed)           0.000    47.712    mySixteenToTen/i_data_store[7]_i_417_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.262 r  mySixteenToTen/i_data_store_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    48.262    mySixteenToTen/i_data_store_reg[7]_i_353_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 f  mySixteenToTen/i_data_store_reg[7]_i_350/O[1]
                         net (fo=3, routed)           0.603    49.200    myPC/i_data_store_reg[7]_i_157_2[1]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.303    49.503 r  myPC/i_data_store[7]_i_259/O
                         net (fo=1, routed)           0.556    50.059    myPC/i_data_store[7]_i_259_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.444 r  myPC/i_data_store_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    50.444    myReg/i_data_store[7]_i_286[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  myReg/i_data_store_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.558    myPC/i_data_store[7]_i_240[0]
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.672 r  myPC/i_data_store_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    50.672    myPC/i_data_store_reg[7]_i_123_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.911 f  myPC/i_data_store_reg[7]_i_48/O[2]
                         net (fo=39, routed)          1.871    52.782    mySixteenToTen/i_data_store_reg[7][14]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.302    53.084 r  mySixteenToTen/i_data_store[7]_i_216/O
                         net (fo=3, routed)           0.844    53.929    mySixteenToTen/i_data_store[7]_i_216_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.314 r  mySixteenToTen/i_data_store_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.314    mySixteenToTen/i_data_store_reg[6]_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.428 r  mySixteenToTen/i_data_store_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    54.428    mySixteenToTen/i_data_store_reg[7]_i_162_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.741 r  mySixteenToTen/i_data_store_reg[7]_i_156/O[3]
                         net (fo=2, routed)           0.866    55.606    mySixteenToTen/i_data_store_reg[7]_i_156_n_4
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.331    55.938 r  mySixteenToTen/i_data_store[7]_i_69/O
                         net (fo=2, routed)           0.645    56.583    mySixteenToTen/i_data_store[7]_i_69_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.332    56.915 r  mySixteenToTen/i_data_store[7]_i_73/O
                         net (fo=1, routed)           0.000    56.915    mySixteenToTen/i_data_store[7]_i_73_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.447 r  mySixteenToTen/i_data_store_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.447    mySixteenToTen/i_data_store_reg[7]_i_33_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  mySixteenToTen/i_data_store_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    57.561    mySixteenToTen/i_data_store_reg[7]_i_442_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.800 r  mySixteenToTen/i_data_store_reg[7]_i_378/O[2]
                         net (fo=2, routed)           0.930    58.730    mySixteenToTen/i_data_store_reg[7]_i_378_n_5
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.332    59.062 r  mySixteenToTen/i_data_store[7]_i_370/O
                         net (fo=2, routed)           0.690    59.752    mySixteenToTen/i_data_store[7]_i_370_n_0
    SLICE_X35Y60         LUT4 (Prop_lut4_I3_O)        0.327    60.079 r  mySixteenToTen/i_data_store[7]_i_374/O
                         net (fo=1, routed)           0.000    60.079    mySixteenToTen/i_data_store[7]_i_374_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.480 r  mySixteenToTen/i_data_store_reg[7]_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.480    mySixteenToTen/i_data_store_reg[7]_i_316_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.793 r  mySixteenToTen/i_data_store_reg[7]_i_181/O[3]
                         net (fo=3, routed)           0.842    61.635    mySixteenToTen/i_data_store_reg[7]_i_181_n_4
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.306    61.941 r  mySixteenToTen/i_data_store[7]_i_184/O
                         net (fo=1, routed)           0.000    61.941    mySixteenToTen/i_data_store[7]_i_184_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.474 r  mySixteenToTen/i_data_store_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    62.474    mySixteenToTen/i_data_store_reg[7]_i_132_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.693 r  mySixteenToTen/i_data_store_reg[7]_i_57/O[0]
                         net (fo=3, routed)           0.802    63.494    mySixteenToTen/i_data_store_reg[7]_i_57_n_7
    SLICE_X31Y61         LUT4 (Prop_lut4_I2_O)        0.295    63.789 r  mySixteenToTen/i_data_store[7]_i_121/O
                         net (fo=1, routed)           0.000    63.789    mySixteenToTen/i_data_store[7]_i_121_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.339 r  mySixteenToTen/i_data_store_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.339    mySixteenToTen/i_data_store_reg[7]_i_39_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.453 r  mySixteenToTen/i_data_store_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.453    mySixteenToTen/i_data_store_reg[7]_i_15_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.681 r  mySixteenToTen/i_data_store_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.941    65.622    mySixteenToTen/i_data_store_reg[7]_i_3_n_1
    SLICE_X32Y53         LUT5 (Prop_lut5_I1_O)        0.308    65.930 r  mySixteenToTen/i_data_store[6]_i_1/O
                         net (fo=1, routed)           0.510    66.440    u/D[6]
    SLICE_X32Y52         FDCE                                         r  u/i_data_store_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.521   104.944    u/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  u/i_data_store_reg[6]/C
                         clock pessimism              0.071   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X32Y52         FDCE (Setup_fdce_C_D)       -0.269   104.710    u/i_data_store_reg[6]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -66.440    
  -------------------------------------------------------------------
                         slack                                 38.270    

Slack (MET) :             38.444ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        59.906ns  (logic 25.511ns (42.585%)  route 34.395ns (57.415%))
  Logic Levels:           81  (CARRY4=51 LUT1=1 LUT2=1 LUT3=11 LUT4=7 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.443    46.373    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.702 r  mySixteenToTen/i_data_store[8]_i_1/O
                         net (fo=8, routed)           0.887    47.588    mySixteenToTen/i_data[7]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124    47.712 r  mySixteenToTen/i_data_store[7]_i_417/O
                         net (fo=1, routed)           0.000    47.712    mySixteenToTen/i_data_store[7]_i_417_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.262 r  mySixteenToTen/i_data_store_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    48.262    mySixteenToTen/i_data_store_reg[7]_i_353_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 f  mySixteenToTen/i_data_store_reg[7]_i_350/O[1]
                         net (fo=3, routed)           0.603    49.200    myPC/i_data_store_reg[7]_i_157_2[1]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.303    49.503 r  myPC/i_data_store[7]_i_259/O
                         net (fo=1, routed)           0.556    50.059    myPC/i_data_store[7]_i_259_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.444 r  myPC/i_data_store_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    50.444    myReg/i_data_store[7]_i_286[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  myReg/i_data_store_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.558    myPC/i_data_store[7]_i_240[0]
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.672 r  myPC/i_data_store_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    50.672    myPC/i_data_store_reg[7]_i_123_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.911 f  myPC/i_data_store_reg[7]_i_48/O[2]
                         net (fo=39, routed)          1.871    52.782    mySixteenToTen/i_data_store_reg[7][14]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.302    53.084 r  mySixteenToTen/i_data_store[7]_i_216/O
                         net (fo=3, routed)           0.844    53.929    mySixteenToTen/i_data_store[7]_i_216_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.314 r  mySixteenToTen/i_data_store_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.314    mySixteenToTen/i_data_store_reg[6]_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.428 r  mySixteenToTen/i_data_store_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    54.428    mySixteenToTen/i_data_store_reg[7]_i_162_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.741 r  mySixteenToTen/i_data_store_reg[7]_i_156/O[3]
                         net (fo=2, routed)           0.866    55.606    mySixteenToTen/i_data_store_reg[7]_i_156_n_4
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.331    55.938 r  mySixteenToTen/i_data_store[7]_i_69/O
                         net (fo=2, routed)           0.645    56.583    mySixteenToTen/i_data_store[7]_i_69_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.332    56.915 r  mySixteenToTen/i_data_store[7]_i_73/O
                         net (fo=1, routed)           0.000    56.915    mySixteenToTen/i_data_store[7]_i_73_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.447 r  mySixteenToTen/i_data_store_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.447    mySixteenToTen/i_data_store_reg[7]_i_33_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  mySixteenToTen/i_data_store_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    57.561    mySixteenToTen/i_data_store_reg[7]_i_442_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.800 r  mySixteenToTen/i_data_store_reg[7]_i_378/O[2]
                         net (fo=2, routed)           0.930    58.730    mySixteenToTen/i_data_store_reg[7]_i_378_n_5
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.332    59.062 r  mySixteenToTen/i_data_store[7]_i_370/O
                         net (fo=2, routed)           0.690    59.752    mySixteenToTen/i_data_store[7]_i_370_n_0
    SLICE_X35Y60         LUT4 (Prop_lut4_I3_O)        0.327    60.079 r  mySixteenToTen/i_data_store[7]_i_374/O
                         net (fo=1, routed)           0.000    60.079    mySixteenToTen/i_data_store[7]_i_374_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.480 r  mySixteenToTen/i_data_store_reg[7]_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.480    mySixteenToTen/i_data_store_reg[7]_i_316_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.793 r  mySixteenToTen/i_data_store_reg[7]_i_181/O[3]
                         net (fo=3, routed)           0.842    61.635    mySixteenToTen/i_data_store_reg[7]_i_181_n_4
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.306    61.941 r  mySixteenToTen/i_data_store[7]_i_184/O
                         net (fo=1, routed)           0.000    61.941    mySixteenToTen/i_data_store[7]_i_184_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.474 r  mySixteenToTen/i_data_store_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    62.474    mySixteenToTen/i_data_store_reg[7]_i_132_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.693 r  mySixteenToTen/i_data_store_reg[7]_i_57/O[0]
                         net (fo=3, routed)           0.802    63.494    mySixteenToTen/i_data_store_reg[7]_i_57_n_7
    SLICE_X31Y61         LUT4 (Prop_lut4_I2_O)        0.295    63.789 r  mySixteenToTen/i_data_store[7]_i_121/O
                         net (fo=1, routed)           0.000    63.789    mySixteenToTen/i_data_store[7]_i_121_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.339 r  mySixteenToTen/i_data_store_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.339    mySixteenToTen/i_data_store_reg[7]_i_39_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.453 r  mySixteenToTen/i_data_store_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.453    mySixteenToTen/i_data_store_reg[7]_i_15_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.681 r  mySixteenToTen/i_data_store_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           1.153    65.834    mySixteenToTen/i_data_store_reg[7]_i_3_n_1
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.313    66.147 r  mySixteenToTen/i_data_store[4]_i_1/O
                         net (fo=2, routed)           0.343    66.490    u/D[4]
    SLICE_X30Y52         FDCE                                         r  u/i_data_store_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.521   104.944    u/clk_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  u/i_data_store_reg[4]/C
                         clock pessimism              0.071   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X30Y52         FDCE (Setup_fdce_C_D)       -0.045   104.934    u/i_data_store_reg[4]
  -------------------------------------------------------------------
                         required time                        104.934    
                         arrival time                         -66.490    
  -------------------------------------------------------------------
                         slack                                 38.444    

Slack (MET) :             38.683ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        59.741ns  (logic 25.511ns (42.703%)  route 34.230ns (57.297%))
  Logic Levels:           81  (CARRY4=51 LUT1=1 LUT2=1 LUT3=11 LUT4=7 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.443    46.373    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.702 r  mySixteenToTen/i_data_store[8]_i_1/O
                         net (fo=8, routed)           0.887    47.588    mySixteenToTen/i_data[7]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124    47.712 r  mySixteenToTen/i_data_store[7]_i_417/O
                         net (fo=1, routed)           0.000    47.712    mySixteenToTen/i_data_store[7]_i_417_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.262 r  mySixteenToTen/i_data_store_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    48.262    mySixteenToTen/i_data_store_reg[7]_i_353_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 f  mySixteenToTen/i_data_store_reg[7]_i_350/O[1]
                         net (fo=3, routed)           0.603    49.200    myPC/i_data_store_reg[7]_i_157_2[1]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.303    49.503 r  myPC/i_data_store[7]_i_259/O
                         net (fo=1, routed)           0.556    50.059    myPC/i_data_store[7]_i_259_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.444 r  myPC/i_data_store_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    50.444    myReg/i_data_store[7]_i_286[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  myReg/i_data_store_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.558    myPC/i_data_store[7]_i_240[0]
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.672 r  myPC/i_data_store_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    50.672    myPC/i_data_store_reg[7]_i_123_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.911 f  myPC/i_data_store_reg[7]_i_48/O[2]
                         net (fo=39, routed)          1.871    52.782    mySixteenToTen/i_data_store_reg[7][14]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.302    53.084 r  mySixteenToTen/i_data_store[7]_i_216/O
                         net (fo=3, routed)           0.844    53.929    mySixteenToTen/i_data_store[7]_i_216_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.314 r  mySixteenToTen/i_data_store_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.314    mySixteenToTen/i_data_store_reg[6]_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.428 r  mySixteenToTen/i_data_store_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    54.428    mySixteenToTen/i_data_store_reg[7]_i_162_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.741 r  mySixteenToTen/i_data_store_reg[7]_i_156/O[3]
                         net (fo=2, routed)           0.866    55.606    mySixteenToTen/i_data_store_reg[7]_i_156_n_4
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.331    55.938 r  mySixteenToTen/i_data_store[7]_i_69/O
                         net (fo=2, routed)           0.645    56.583    mySixteenToTen/i_data_store[7]_i_69_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.332    56.915 r  mySixteenToTen/i_data_store[7]_i_73/O
                         net (fo=1, routed)           0.000    56.915    mySixteenToTen/i_data_store[7]_i_73_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.447 r  mySixteenToTen/i_data_store_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.447    mySixteenToTen/i_data_store_reg[7]_i_33_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  mySixteenToTen/i_data_store_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    57.561    mySixteenToTen/i_data_store_reg[7]_i_442_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.800 r  mySixteenToTen/i_data_store_reg[7]_i_378/O[2]
                         net (fo=2, routed)           0.930    58.730    mySixteenToTen/i_data_store_reg[7]_i_378_n_5
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.332    59.062 r  mySixteenToTen/i_data_store[7]_i_370/O
                         net (fo=2, routed)           0.690    59.752    mySixteenToTen/i_data_store[7]_i_370_n_0
    SLICE_X35Y60         LUT4 (Prop_lut4_I3_O)        0.327    60.079 r  mySixteenToTen/i_data_store[7]_i_374/O
                         net (fo=1, routed)           0.000    60.079    mySixteenToTen/i_data_store[7]_i_374_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.480 r  mySixteenToTen/i_data_store_reg[7]_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.480    mySixteenToTen/i_data_store_reg[7]_i_316_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.793 r  mySixteenToTen/i_data_store_reg[7]_i_181/O[3]
                         net (fo=3, routed)           0.842    61.635    mySixteenToTen/i_data_store_reg[7]_i_181_n_4
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.306    61.941 r  mySixteenToTen/i_data_store[7]_i_184/O
                         net (fo=1, routed)           0.000    61.941    mySixteenToTen/i_data_store[7]_i_184_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.474 r  mySixteenToTen/i_data_store_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    62.474    mySixteenToTen/i_data_store_reg[7]_i_132_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.693 r  mySixteenToTen/i_data_store_reg[7]_i_57/O[0]
                         net (fo=3, routed)           0.802    63.494    mySixteenToTen/i_data_store_reg[7]_i_57_n_7
    SLICE_X31Y61         LUT4 (Prop_lut4_I2_O)        0.295    63.789 r  mySixteenToTen/i_data_store[7]_i_121/O
                         net (fo=1, routed)           0.000    63.789    mySixteenToTen/i_data_store[7]_i_121_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.339 r  mySixteenToTen/i_data_store_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.339    mySixteenToTen/i_data_store_reg[7]_i_39_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.453 r  mySixteenToTen/i_data_store_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.453    mySixteenToTen/i_data_store_reg[7]_i_15_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.681 r  mySixteenToTen/i_data_store_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           1.331    66.012    mySixteenToTen/i_data_store_reg[7]_i_3_n_1
    SLICE_X32Y53         LUT5 (Prop_lut5_I1_O)        0.313    66.325 r  mySixteenToTen/i_data_store[7]_i_1/O
                         net (fo=1, routed)           0.000    66.325    u/D[7]
    SLICE_X32Y53         FDCE                                         r  u/i_data_store_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.520   104.943    u/clk_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  u/i_data_store_reg[7]/C
                         clock pessimism              0.071   105.013    
                         clock uncertainty           -0.035   104.978    
    SLICE_X32Y53         FDCE (Setup_fdce_C_D)        0.031   105.009    u/i_data_store_reg[7]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -66.325    
  -------------------------------------------------------------------
                         slack                                 38.683    

Slack (MET) :             38.688ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        59.646ns  (logic 25.511ns (42.771%)  route 34.135ns (57.229%))
  Logic Levels:           81  (CARRY4=51 LUT1=1 LUT2=1 LUT3=11 LUT4=7 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.443    46.373    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.702 r  mySixteenToTen/i_data_store[8]_i_1/O
                         net (fo=8, routed)           0.887    47.588    mySixteenToTen/i_data[7]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124    47.712 r  mySixteenToTen/i_data_store[7]_i_417/O
                         net (fo=1, routed)           0.000    47.712    mySixteenToTen/i_data_store[7]_i_417_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.262 r  mySixteenToTen/i_data_store_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    48.262    mySixteenToTen/i_data_store_reg[7]_i_353_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 f  mySixteenToTen/i_data_store_reg[7]_i_350/O[1]
                         net (fo=3, routed)           0.603    49.200    myPC/i_data_store_reg[7]_i_157_2[1]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.303    49.503 r  myPC/i_data_store[7]_i_259/O
                         net (fo=1, routed)           0.556    50.059    myPC/i_data_store[7]_i_259_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.444 r  myPC/i_data_store_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    50.444    myReg/i_data_store[7]_i_286[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  myReg/i_data_store_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.558    myPC/i_data_store[7]_i_240[0]
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.672 r  myPC/i_data_store_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    50.672    myPC/i_data_store_reg[7]_i_123_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.911 f  myPC/i_data_store_reg[7]_i_48/O[2]
                         net (fo=39, routed)          1.871    52.782    mySixteenToTen/i_data_store_reg[7][14]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.302    53.084 r  mySixteenToTen/i_data_store[7]_i_216/O
                         net (fo=3, routed)           0.844    53.929    mySixteenToTen/i_data_store[7]_i_216_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.314 r  mySixteenToTen/i_data_store_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.314    mySixteenToTen/i_data_store_reg[6]_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.428 r  mySixteenToTen/i_data_store_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    54.428    mySixteenToTen/i_data_store_reg[7]_i_162_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.741 r  mySixteenToTen/i_data_store_reg[7]_i_156/O[3]
                         net (fo=2, routed)           0.866    55.606    mySixteenToTen/i_data_store_reg[7]_i_156_n_4
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.331    55.938 r  mySixteenToTen/i_data_store[7]_i_69/O
                         net (fo=2, routed)           0.645    56.583    mySixteenToTen/i_data_store[7]_i_69_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.332    56.915 r  mySixteenToTen/i_data_store[7]_i_73/O
                         net (fo=1, routed)           0.000    56.915    mySixteenToTen/i_data_store[7]_i_73_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.447 r  mySixteenToTen/i_data_store_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.447    mySixteenToTen/i_data_store_reg[7]_i_33_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  mySixteenToTen/i_data_store_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    57.561    mySixteenToTen/i_data_store_reg[7]_i_442_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.800 r  mySixteenToTen/i_data_store_reg[7]_i_378/O[2]
                         net (fo=2, routed)           0.930    58.730    mySixteenToTen/i_data_store_reg[7]_i_378_n_5
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.332    59.062 r  mySixteenToTen/i_data_store[7]_i_370/O
                         net (fo=2, routed)           0.690    59.752    mySixteenToTen/i_data_store[7]_i_370_n_0
    SLICE_X35Y60         LUT4 (Prop_lut4_I3_O)        0.327    60.079 r  mySixteenToTen/i_data_store[7]_i_374/O
                         net (fo=1, routed)           0.000    60.079    mySixteenToTen/i_data_store[7]_i_374_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.480 r  mySixteenToTen/i_data_store_reg[7]_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.480    mySixteenToTen/i_data_store_reg[7]_i_316_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.793 r  mySixteenToTen/i_data_store_reg[7]_i_181/O[3]
                         net (fo=3, routed)           0.842    61.635    mySixteenToTen/i_data_store_reg[7]_i_181_n_4
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.306    61.941 r  mySixteenToTen/i_data_store[7]_i_184/O
                         net (fo=1, routed)           0.000    61.941    mySixteenToTen/i_data_store[7]_i_184_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.474 r  mySixteenToTen/i_data_store_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    62.474    mySixteenToTen/i_data_store_reg[7]_i_132_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.693 r  mySixteenToTen/i_data_store_reg[7]_i_57/O[0]
                         net (fo=3, routed)           0.802    63.494    mySixteenToTen/i_data_store_reg[7]_i_57_n_7
    SLICE_X31Y61         LUT4 (Prop_lut4_I2_O)        0.295    63.789 r  mySixteenToTen/i_data_store[7]_i_121/O
                         net (fo=1, routed)           0.000    63.789    mySixteenToTen/i_data_store[7]_i_121_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.339 r  mySixteenToTen/i_data_store_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.339    mySixteenToTen/i_data_store_reg[7]_i_39_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.453 r  mySixteenToTen/i_data_store_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.453    mySixteenToTen/i_data_store_reg[7]_i_15_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.681 r  mySixteenToTen/i_data_store_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.896    65.577    mySixteenToTen/i_data_store_reg[7]_i_3_n_1
    SLICE_X30Y53         LUT5 (Prop_lut5_I1_O)        0.313    65.890 r  mySixteenToTen/i_data_store[5]_i_1/O
                         net (fo=2, routed)           0.340    66.230    u/D[5]
    SLICE_X31Y52         FDCE                                         r  u/i_data_store_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.521   104.944    u/clk_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  u/i_data_store_reg[5]/C
                         clock pessimism              0.071   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X31Y52         FDCE (Setup_fdce_C_D)       -0.061   104.918    u/i_data_store_reg[5]
  -------------------------------------------------------------------
                         required time                        104.918    
                         arrival time                         -66.230    
  -------------------------------------------------------------------
                         slack                                 38.688    

Slack (MET) :             38.994ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        59.477ns  (logic 25.511ns (42.892%)  route 33.966ns (57.107%))
  Logic Levels:           81  (CARRY4=51 LUT1=1 LUT2=1 LUT3=11 LUT4=7 LUT5=5 LUT6=5)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.443    46.373    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.702 r  mySixteenToTen/i_data_store[8]_i_1/O
                         net (fo=8, routed)           0.887    47.588    mySixteenToTen/i_data[7]
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124    47.712 r  mySixteenToTen/i_data_store[7]_i_417/O
                         net (fo=1, routed)           0.000    47.712    mySixteenToTen/i_data_store[7]_i_417_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.262 r  mySixteenToTen/i_data_store_reg[7]_i_353/CO[3]
                         net (fo=1, routed)           0.000    48.262    mySixteenToTen/i_data_store_reg[7]_i_353_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 f  mySixteenToTen/i_data_store_reg[7]_i_350/O[1]
                         net (fo=3, routed)           0.603    49.200    myPC/i_data_store_reg[7]_i_157_2[1]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.303    49.503 r  myPC/i_data_store[7]_i_259/O
                         net (fo=1, routed)           0.556    50.059    myPC/i_data_store[7]_i_259_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.444 r  myPC/i_data_store_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    50.444    myReg/i_data_store[7]_i_286[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  myReg/i_data_store_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.558    myPC/i_data_store[7]_i_240[0]
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.672 r  myPC/i_data_store_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    50.672    myPC/i_data_store_reg[7]_i_123_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.911 f  myPC/i_data_store_reg[7]_i_48/O[2]
                         net (fo=39, routed)          1.871    52.782    mySixteenToTen/i_data_store_reg[7][14]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.302    53.084 r  mySixteenToTen/i_data_store[7]_i_216/O
                         net (fo=3, routed)           0.844    53.929    mySixteenToTen/i_data_store[7]_i_216_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    54.314 r  mySixteenToTen/i_data_store_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000    54.314    mySixteenToTen/i_data_store_reg[6]_i_91_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.428 r  mySixteenToTen/i_data_store_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    54.428    mySixteenToTen/i_data_store_reg[7]_i_162_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.741 r  mySixteenToTen/i_data_store_reg[7]_i_156/O[3]
                         net (fo=2, routed)           0.866    55.606    mySixteenToTen/i_data_store_reg[7]_i_156_n_4
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.331    55.938 r  mySixteenToTen/i_data_store[7]_i_69/O
                         net (fo=2, routed)           0.645    56.583    mySixteenToTen/i_data_store[7]_i_69_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.332    56.915 r  mySixteenToTen/i_data_store[7]_i_73/O
                         net (fo=1, routed)           0.000    56.915    mySixteenToTen/i_data_store[7]_i_73_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.447 r  mySixteenToTen/i_data_store_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.447    mySixteenToTen/i_data_store_reg[7]_i_33_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  mySixteenToTen/i_data_store_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    57.561    mySixteenToTen/i_data_store_reg[7]_i_442_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.800 r  mySixteenToTen/i_data_store_reg[7]_i_378/O[2]
                         net (fo=2, routed)           0.930    58.730    mySixteenToTen/i_data_store_reg[7]_i_378_n_5
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.332    59.062 r  mySixteenToTen/i_data_store[7]_i_370/O
                         net (fo=2, routed)           0.690    59.752    mySixteenToTen/i_data_store[7]_i_370_n_0
    SLICE_X35Y60         LUT4 (Prop_lut4_I3_O)        0.327    60.079 r  mySixteenToTen/i_data_store[7]_i_374/O
                         net (fo=1, routed)           0.000    60.079    mySixteenToTen/i_data_store[7]_i_374_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.480 r  mySixteenToTen/i_data_store_reg[7]_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.480    mySixteenToTen/i_data_store_reg[7]_i_316_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.793 r  mySixteenToTen/i_data_store_reg[7]_i_181/O[3]
                         net (fo=3, routed)           0.842    61.635    mySixteenToTen/i_data_store_reg[7]_i_181_n_4
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.306    61.941 r  mySixteenToTen/i_data_store[7]_i_184/O
                         net (fo=1, routed)           0.000    61.941    mySixteenToTen/i_data_store[7]_i_184_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.474 r  mySixteenToTen/i_data_store_reg[7]_i_132/CO[3]
                         net (fo=1, routed)           0.000    62.474    mySixteenToTen/i_data_store_reg[7]_i_132_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.693 r  mySixteenToTen/i_data_store_reg[7]_i_57/O[0]
                         net (fo=3, routed)           0.802    63.494    mySixteenToTen/i_data_store_reg[7]_i_57_n_7
    SLICE_X31Y61         LUT4 (Prop_lut4_I2_O)        0.295    63.789 r  mySixteenToTen/i_data_store[7]_i_121/O
                         net (fo=1, routed)           0.000    63.789    mySixteenToTen/i_data_store[7]_i_121_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.339 r  mySixteenToTen/i_data_store_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.339    mySixteenToTen/i_data_store_reg[7]_i_39_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.453 r  mySixteenToTen/i_data_store_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.453    mySixteenToTen/i_data_store_reg[7]_i_15_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.681 r  mySixteenToTen/i_data_store_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           1.067    65.748    mySixteenToTen/i_data_store_reg[7]_i_3_n_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I4_O)        0.313    66.061 r  mySixteenToTen/i_data_store[1]_i_1/O
                         net (fo=1, routed)           0.000    66.061    u/D[1]
    SLICE_X30Y53         FDCE                                         r  u/i_data_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.520   104.943    u/clk_IBUF_BUFG
    SLICE_X30Y53         FDCE                                         r  u/i_data_store_reg[1]/C
                         clock pessimism              0.071   105.013    
                         clock uncertainty           -0.035   104.978    
    SLICE_X30Y53         FDCE (Setup_fdce_C_D)        0.077   105.055    u/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -66.061    
  -------------------------------------------------------------------
                         slack                                 38.994    

Slack (MET) :             57.735ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.592ns  (logic 16.755ns (41.276%)  route 23.837ns (58.724%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT3=7 LUT4=4 LUT5=4 LUT6=4)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.418    46.348    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.329    46.677 r  mySixteenToTen/i_data_store[10]_i_1/O
                         net (fo=3, routed)           0.500    47.177    u/D[10]
    SLICE_X32Y52         FDCE                                         r  u/i_data_store_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.521   104.944    u/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  u/i_data_store_reg[10]/C
                         clock pessimism              0.071   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X32Y52         FDCE (Setup_fdce_C_D)       -0.067   104.912    u/i_data_store_reg[10]
  -------------------------------------------------------------------
                         required time                        104.912    
                         arrival time                         -47.177    
  -------------------------------------------------------------------
                         slack                                 57.735    

Slack (MET) :             57.870ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.497ns  (logic 16.755ns (41.374%)  route 23.742ns (58.626%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT3=7 LUT4=4 LUT5=4 LUT6=4)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.443    46.373    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.702 r  mySixteenToTen/i_data_store[8]_i_1/O
                         net (fo=8, routed)           0.379    47.081    u/D[8]
    SLICE_X30Y52         FDCE                                         r  u/i_data_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.521   104.944    u/clk_IBUF_BUFG
    SLICE_X30Y52         FDCE                                         r  u/i_data_store_reg[8]/C
                         clock pessimism              0.071   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X30Y52         FDCE (Setup_fdce_C_D)       -0.028   104.951    u/i_data_store_reg[8]
  -------------------------------------------------------------------
                         required time                        104.951    
                         arrival time                         -47.081    
  -------------------------------------------------------------------
                         slack                                 57.870    

Slack (MET) :             58.111ns  (required time - arrival time)
  Source:                 myReg/Reg_reg[31][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/i_data_store_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.315ns  (logic 16.755ns (41.561%)  route 23.560ns (58.439%))
  Logic Levels:           52  (CARRY4=32 LUT1=1 LUT3=7 LUT4=4 LUT5=4 LUT6=4)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.349     3.831    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     3.955 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.675    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.771 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        1.813     6.584    myReg/CLK
    SLICE_X24Y38         FDRE                                         r  myReg/Reg_reg[31][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.456     7.040 r  myReg/Reg_reg[31][1]/Q
                         net (fo=29, routed)          1.792     8.832    myReg/Reg_reg[31][15]_0[1]
    SLICE_X32Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.982 r  myReg/i_data_store[1]_i_2/O
                         net (fo=17, routed)          2.476    11.459    myReg/led_o[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.326    11.785 r  myReg/i_data_store[15]_i_517/O
                         net (fo=1, routed)           0.000    11.785    mySixteenToTen/i_data_store[15]_i_437_2[2]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.183 r  mySixteenToTen/i_data_store_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    12.183    mySixteenToTen/i_data_store_reg[15]_i_443_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  mySixteenToTen/i_data_store_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    12.297    mySixteenToTen/i_data_store_reg[15]_i_356_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  mySixteenToTen/i_data_store_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    12.411    mySixteenToTen/i_data_store_reg[15]_i_274_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  mySixteenToTen/i_data_store_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.525    mySixteenToTen/i_data_store_reg[15]_i_174_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  mySixteenToTen/i_data_store_reg[15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    12.639    mySixteenToTen/i_data_store_reg[15]_i_82_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.952 r  mySixteenToTen/i_data_store_reg[15]_i_40/O[3]
                         net (fo=3, routed)           1.103    14.055    mySixteenToTen/i_data_store_reg[15]_i_40_n_4
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.361 r  mySixteenToTen/i_data_store[15]_i_42/O
                         net (fo=2, routed)           0.415    14.776    mySixteenToTen/i_data_store[15]_i_42_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    14.900 r  mySixteenToTen/i_data_store[15]_i_10/O
                         net (fo=2, routed)           0.969    15.869    mySixteenToTen/i_data_store[15]_i_10_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    15.993 r  mySixteenToTen/i_data_store[15]_i_14/O
                         net (fo=1, routed)           0.000    15.993    mySixteenToTen/i_data_store[15]_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.601 f  mySixteenToTen/i_data_store_reg[15]_i_2/O[3]
                         net (fo=24, routed)          1.546    18.147    mySixteenToTen/i_data_store_reg[15]_i_2_n_4
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.307    18.454 r  mySixteenToTen/i_data_store[15]_i_539/O
                         net (fo=1, routed)           0.639    19.093    mySixteenToTen/i_data_store[15]_i_539_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.619 r  mySixteenToTen/i_data_store_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    19.619    mySixteenToTen/i_data_store_reg[15]_i_477_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.733 r  mySixteenToTen/i_data_store_reg[15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    19.733    mySixteenToTen/i_data_store_reg[15]_i_400_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.067 r  mySixteenToTen/i_data_store_reg[15]_i_320/O[1]
                         net (fo=3, routed)           0.672    20.739    mySixteenToTen/i_data_store_reg[15]_i_320_n_6
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.303    21.042 r  mySixteenToTen/i_data_store[15]_i_240/O
                         net (fo=1, routed)           0.544    21.586    mySixteenToTen/i_data_store[15]_i_240_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.136 r  mySixteenToTen/i_data_store_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.136    mySixteenToTen/i_data_store_reg[15]_i_142_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.459 r  mySixteenToTen/i_data_store_reg[15]_i_55/O[1]
                         net (fo=3, routed)           0.984    23.443    myPC/i_data_store_reg[15]_i_15[1]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.306    23.749 r  myPC/i_data_store[15]_i_139/O
                         net (fo=1, routed)           0.000    23.749    mySixteenToTen/i_data_store_reg[15]_i_15_0[2]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.147 r  mySixteenToTen/i_data_store_reg[15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.147    mySixteenToTen/i_data_store_reg[15]_i_46_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.261 r  mySixteenToTen/i_data_store_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.261    mySixteenToTen/i_data_store_reg[15]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.532 r  mySixteenToTen/i_data_store_reg[15]_i_3/CO[0]
                         net (fo=25, routed)          0.887    25.419    mySixteenToTen/i_data_store_reg[15]_i_3_n_3
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.373    25.792 r  mySixteenToTen/i_data_store[14]_i_1/O
                         net (fo=5, routed)           1.001    26.793    mySixteenToTen/i_data[13]
    SLICE_X38Y48         LUT4 (Prop_lut4_I1_O)        0.124    26.917 r  mySixteenToTen/i_data_store[11]_i_441/O
                         net (fo=1, routed)           0.000    26.917    mySixteenToTen/i_data_store[11]_i_441_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.450 r  mySixteenToTen/i_data_store_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    27.450    mySixteenToTen/i_data_store_reg[11]_i_339_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.704 r  mySixteenToTen/i_data_store_reg[11]_i_221/CO[0]
                         net (fo=2, routed)           0.642    28.346    mySixteenToTen/i_data_store_reg[11]_i_221_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    29.173 f  mySixteenToTen/i_data_store_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.585    29.758    numConverted10[11]
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.302    30.060 r  i_data_store[11]_i_219/O
                         net (fo=1, routed)           0.000    30.060    mySixteenToTen/i_data_store[11]_i_284[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.461 r  mySixteenToTen/i_data_store_reg[11]_i_100/CO[3]
                         net (fo=1, routed)           0.000    30.461    mySixteenToTen/i_data_store_reg[11]_i_100_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.683 r  mySixteenToTen/i_data_store_reg[11]_i_48/O[0]
                         net (fo=1, routed)           0.567    31.250    myPC/i_data_store_reg[11]_i_136_0[0]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.299    31.549 r  myPC/i_data_store[11]_i_276/O
                         net (fo=1, routed)           0.000    31.549    myReg/i_data_store[11]_i_132[1]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.099 r  myReg/i_data_store_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    32.099    myPC/i_data_store[11]_i_608[0]
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  myPC/i_data_store_reg[11]_i_135/CO[3]
                         net (fo=1, routed)           0.000    32.213    myPC/i_data_store_reg[11]_i_135_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.526 f  myPC/i_data_store_reg[11]_i_91/O[3]
                         net (fo=24, routed)          1.786    34.313    mySixteenToTen/numConverted90_out[18]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.335    34.648 r  mySixteenToTen/i_data_store[11]_i_119/O
                         net (fo=2, routed)           0.708    35.355    mySixteenToTen/i_data_store[11]_i_119_n_0
    SLICE_X50Y56         LUT4 (Prop_lut4_I3_O)        0.331    35.686 r  mySixteenToTen/i_data_store[11]_i_123/O
                         net (fo=1, routed)           0.000    35.686    mySixteenToTen/i_data_store[11]_i_123_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.062 r  mySixteenToTen/i_data_store_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.062    mySixteenToTen/i_data_store_reg[11]_i_58_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.385 r  mySixteenToTen/i_data_store_reg[11]_i_179/O[1]
                         net (fo=2, routed)           0.631    37.016    mySixteenToTen/i_data_store_reg[11]_i_179_n_6
    SLICE_X46Y57         LUT3 (Prop_lut3_I0_O)        0.299    37.315 r  mySixteenToTen/i_data_store[11]_i_602/O
                         net (fo=2, routed)           0.835    38.150    mySixteenToTen/i_data_store[11]_i_602_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.348    38.498 r  mySixteenToTen/i_data_store[11]_i_552/O
                         net (fo=2, routed)           0.781    39.279    mySixteenToTen/i_data_store[11]_i_552_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124    39.403 r  mySixteenToTen/i_data_store[11]_i_556/O
                         net (fo=1, routed)           0.000    39.403    mySixteenToTen/i_data_store[11]_i_556_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.953 r  mySixteenToTen/i_data_store_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    39.953    mySixteenToTen/i_data_store_reg[11]_i_484_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.067 r  mySixteenToTen/i_data_store_reg[11]_i_402/CO[3]
                         net (fo=1, routed)           0.000    40.067    mySixteenToTen/i_data_store_reg[11]_i_402_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.401 r  mySixteenToTen/i_data_store_reg[11]_i_312/O[1]
                         net (fo=9, routed)           1.012    41.413    mySixteenToTen/i_data_store_reg[11]_i_312_n_6
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.303    41.716 r  mySixteenToTen/i_data_store[11]_i_184/O
                         net (fo=1, routed)           0.519    42.235    mySixteenToTen/i_data_store[11]_i_184_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.761 r  mySixteenToTen/i_data_store_reg[11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    42.761    mySixteenToTen/i_data_store_reg[11]_i_71_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.095 r  mySixteenToTen/i_data_store_reg[11]_i_23/O[1]
                         net (fo=3, routed)           0.825    43.920    mySixteenToTen/i_data_store_reg[11]_i_23_n_6
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.303    44.223 r  mySixteenToTen/i_data_store[11]_i_37/O
                         net (fo=1, routed)           0.000    44.223    mySixteenToTen/i_data_store[11]_i_37_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.773 r  mySixteenToTen/i_data_store_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.773    mySixteenToTen/i_data_store_reg[11]_i_7_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.930 r  mySixteenToTen/i_data_store_reg[11]_i_2/CO[1]
                         net (fo=14, routed)          1.640    46.570    mySixteenToTen/i_data_store_reg[11]_i_2_n_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.329    46.899 r  mySixteenToTen/i_data_store[11]_i_1/O
                         net (fo=2, routed)           0.000    46.899    u/D[11]
    SLICE_X32Y52         FDCE                                         r  u/i_data_store_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.521   104.944    u/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  u/i_data_store_reg[11]/C
                         clock pessimism              0.071   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X32Y52         FDCE (Setup_fdce_C_D)        0.031   105.010    u/i_data_store_reg[11]
  -------------------------------------------------------------------
                         required time                        105.010    
                         arrival time                         -46.899    
  -------------------------------------------------------------------
                         slack                                 58.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 myReg/Reg_reg[30][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            IDEXRegister/Data1Out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.231ns (50.498%)  route 0.226ns (49.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.571     2.122    myReg/CLK
    SLICE_X29Y50         FDRE                                         r  myReg/Reg_reg[30][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     2.263 r  myReg/Reg_reg[30][27]/Q
                         net (fo=2, routed)           0.108     2.371    myReg/Reg_reg[30]_1[27]
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.416 r  myReg/Data1Out[27]_i_4/O
                         net (fo=1, routed)           0.118     2.535    myReg/Data1Out[27]_i_4_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.580 r  myReg/Data1Out[27]_i_1/O
                         net (fo=1, routed)           0.000     2.580    IDEXRegister/Data1Out_reg[31]_1[27]
    SLICE_X28Y49         FDRE                                         r  IDEXRegister/Data1Out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.912     2.861    IDEXRegister/CLK
    SLICE_X28Y49         FDRE                                         r  IDEXRegister/Data1Out_reg[27]/C
                         clock pessimism             -0.403     2.458    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     2.550    IDEXRegister/Data1Out_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 EXMEMRegister/Data2Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDMem/RAM_reg[18][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.764%)  route 0.190ns (56.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.630     2.182    EXMEMRegister/CLK
    SLICE_X50Y48         FDRE                                         r  EXMEMRegister/Data2Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.148     2.330 r  EXMEMRegister/Data2Out_reg[30]/Q
                         net (fo=32, routed)          0.190     2.520    myDMem/D[30]
    SLICE_X53Y47         FDRE                                         r  myDMem/RAM_reg[18][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.903     2.852    myDMem/CLK
    SLICE_X53Y47         FDRE                                         r  myDMem/RAM_reg[18][30]/C
                         clock pessimism             -0.406     2.446    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.019     2.465    myDMem/RAM_reg[18][30]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 EXMEMRegister/Data2Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDMem/RAM_reg[29][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.959%)  route 0.218ns (57.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.630     2.182    EXMEMRegister/CLK
    SLICE_X50Y48         FDRE                                         r  EXMEMRegister/Data2Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     2.346 r  EXMEMRegister/Data2Out_reg[28]/Q
                         net (fo=32, routed)          0.218     2.564    myDMem/D[28]
    SLICE_X54Y45         FDRE                                         r  myDMem/RAM_reg[29][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.902     2.851    myDMem/CLK
    SLICE_X54Y45         FDRE                                         r  myDMem/RAM_reg[29][28]/C
                         clock pessimism             -0.406     2.445    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.060     2.505    myDMem/RAM_reg[29][28]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 EXMEMRegister/Data2Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDMem/RAM_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.577%)  route 0.261ns (61.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.630     2.182    EXMEMRegister/CLK
    SLICE_X50Y48         FDRE                                         r  EXMEMRegister/Data2Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     2.346 r  EXMEMRegister/Data2Out_reg[26]/Q
                         net (fo=32, routed)          0.261     2.607    myDMem/D[26]
    SLICE_X55Y47         FDRE                                         r  myDMem/RAM_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.903     2.852    myDMem/CLK
    SLICE_X55Y47         FDRE                                         r  myDMem/RAM_reg[5][26]/C
                         clock pessimism             -0.406     2.446    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.072     2.518    myDMem/RAM_reg[5][26]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 EXMEMRegister/Data2Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDMem/RAM_reg[30][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.371%)  route 0.275ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.630     2.182    EXMEMRegister/CLK
    SLICE_X50Y48         FDRE                                         r  EXMEMRegister/Data2Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     2.346 r  EXMEMRegister/Data2Out_reg[28]/Q
                         net (fo=32, routed)          0.275     2.621    myDMem/D[28]
    SLICE_X57Y45         FDRE                                         r  myDMem/RAM_reg[30][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.903     2.852    myDMem/CLK
    SLICE_X57Y45         FDRE                                         r  myDMem/RAM_reg[30][28]/C
                         clock pessimism             -0.406     2.446    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.072     2.518    myDMem/RAM_reg[30][28]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EXMEMRegister/Data2Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDMem/RAM_reg[21][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.822%)  route 0.233ns (61.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.630     2.182    EXMEMRegister/CLK
    SLICE_X50Y48         FDRE                                         r  EXMEMRegister/Data2Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.148     2.330 r  EXMEMRegister/Data2Out_reg[30]/Q
                         net (fo=32, routed)          0.233     2.563    myDMem/D[30]
    SLICE_X54Y48         FDRE                                         r  myDMem/RAM_reg[21][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.903     2.852    myDMem/CLK
    SLICE_X54Y48         FDRE                                         r  myDMem/RAM_reg[21][30]/C
                         clock pessimism             -0.406     2.446    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.011     2.457    myDMem/RAM_reg[21][30]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 EXMEMRegister/Data2Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDMem/RAM_reg[8][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.605%)  route 0.212ns (56.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.630     2.182    EXMEMRegister/CLK
    SLICE_X50Y48         FDRE                                         r  EXMEMRegister/Data2Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     2.346 r  EXMEMRegister/Data2Out_reg[26]/Q
                         net (fo=32, routed)          0.212     2.558    myDMem/D[26]
    SLICE_X51Y50         FDRE                                         r  myDMem/RAM_reg[8][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.834     2.783    myDMem/CLK
    SLICE_X51Y50         FDRE                                         r  myDMem/RAM_reg[8][26]/C
                         clock pessimism             -0.403     2.380    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.070     2.450    myDMem/RAM_reg[8][26]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 EXMEMRegister/Data2Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDMem/RAM_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.100%)  route 0.278ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.630     2.182    EXMEMRegister/CLK
    SLICE_X50Y48         FDRE                                         r  EXMEMRegister/Data2Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     2.346 r  EXMEMRegister/Data2Out_reg[28]/Q
                         net (fo=32, routed)          0.278     2.624    myDMem/D[28]
    SLICE_X52Y45         FDRE                                         r  myDMem/RAM_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.902     2.851    myDMem/CLK
    SLICE_X52Y45         FDRE                                         r  myDMem/RAM_reg[4][28]/C
                         clock pessimism             -0.406     2.445    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.071     2.516    myDMem/RAM_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 EXMEMRegister/Data2Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDMem/RAM_reg[14][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.223%)  route 0.265ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.630     2.182    EXMEMRegister/CLK
    SLICE_X50Y48         FDRE                                         r  EXMEMRegister/Data2Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     2.346 r  EXMEMRegister/Data2Out_reg[25]/Q
                         net (fo=32, routed)          0.265     2.611    myDMem/D[25]
    SLICE_X54Y46         FDRE                                         r  myDMem/RAM_reg[14][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.902     2.851    myDMem/CLK
    SLICE_X54Y46         FDRE                                         r  myDMem/RAM_reg[14][25]/C
                         clock pessimism             -0.406     2.445    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.052     2.497    myDMem/RAM_reg[14][25]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 myReg/Reg_reg[26][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            IDEXRegister/Data2Out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.581%)  route 0.311ns (57.419%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.965     1.215    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.260 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.526    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.570     2.121    myReg/CLK
    SLICE_X31Y50         FDRE                                         r  myReg/Reg_reg[26][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     2.262 r  myReg/Reg_reg[26][30]/Q
                         net (fo=2, routed)           0.063     2.326    myReg/Reg_reg[26]_5[30]
    SLICE_X30Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.371 r  myReg/Data2Out[30]_i_3/O
                         net (fo=1, routed)           0.248     2.619    myReg/Data2Out[30]_i_3_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.664 r  myReg/Data2Out[30]_i_1/O
                         net (fo=1, routed)           0.000     2.664    IDEXRegister/Data2Out_reg[31]_1[30]
    SLICE_X35Y48         FDRE                                         r  IDEXRegister/Data2Out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.128     1.566    clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     1.622 r  clkIn_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.921    clkIn
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.950 r  clkIn_BUFG_inst/O
                         net (fo=2055, routed)        0.910     2.859    IDEXRegister/CLK
    SLICE_X35Y48         FDRE                                         r  IDEXRegister/Data2Out_reg[30]/C
                         clock pessimism             -0.403     2.456    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.092     2.548    IDEXRegister/Data2Out_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   clkIn_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y37    myDMem/RAM_reg[13][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y42    myDMem/RAM_reg[13][17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y42    myDMem/RAM_reg[13][18]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y42    myDMem/RAM_reg[13][19]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y39    myDMem/RAM_reg[13][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y44    myDMem/RAM_reg[13][20]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y53    myDMem/RAM_reg[13][21]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y52    myDMem/RAM_reg[13][22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X19Y39    myReg/Reg_reg[1][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X24Y33    myReg/Reg_reg[1][9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y45    myReg/Reg_reg[24][14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y45    myReg/Reg_reg[24][15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y45    myReg/Reg_reg[24][18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X16Y39    myReg/Reg_reg[6][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X18Y39    myReg/Reg_reg[6][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X25Y40    IDEXRegister/ctrSignalsOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X25Y40    IDEXRegister/ctrSignalsOut_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X25Y41    IDEXRegister/ctrSignalsOut_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y52    u/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y52    u/i_data_store_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y52    u/i_data_store_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y52    u/i_data_store_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y51    u/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y52    u/i_data_store_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X33Y51    u/i_data_store_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y52    u/i_data_store_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y52    u/i_data_store_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y52    u/i_data_store_reg[4]/C



