
board1_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017504  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  080176e8  080176e8  000186e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017c44  08017c44  00019228  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017c44  08017c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017c4c  08017c4c  00019228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017c4c  08017c4c  00018c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017c50  08017c50  00018c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000228  20000000  08017c54  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006c70  20000228  08017e7c  00019228  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006e98  08017e7c  00019e98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019228  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033ca4  00000000  00000000  00019258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007225  00000000  00000000  0004cefc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002760  00000000  00000000  00054128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e15  00000000  00000000  00056888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f981  00000000  00000000  0005869d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003054e  00000000  00000000  0008801e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001252d5  00000000  00000000  000b856c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dd841  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b33c  00000000  00000000  001dd884  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  001e8bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000228 	.word	0x20000228
 80001fc:	00000000 	.word	0x00000000
 8000200:	080176cc 	.word	0x080176cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000022c 	.word	0x2000022c
 800021c:	080176cc 	.word	0x080176cc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <Board1_enter_internal_Normal>:
static void Board1_Normal(void);
static void Board1_Init_Data(void);

/* Function for Chart: '<Root>/Board1' */
static void Board1_enter_internal_Normal(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  Board1_DW.is_active_Supervisor = 1U;
 8000fc8:	4b38      	ldr	r3, [pc, #224]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8000fd0:	4b36      	ldr	r3, [pc, #216]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8000fd2:	220e      	movs	r2, #14
 8000fd4:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Global_state_compute = 1U;
 8000fd8:	4b34      	ldr	r3, [pc, #208]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_active_Moving_obstacle = 1U;
 8000fe0:	4b32      	ldr	r3, [pc, #200]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_No_obstacle = 1U;
 8000fe8:	4b30      	ldr	r3, [pc, #192]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_No_obstacle = Board1_IN_No_movements;
 8000ff0:	4b2e      	ldr	r3, [pc, #184]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.moving_obstacle = NO_OBSTACLE;
 8000ff8:	4b2c      	ldr	r3, [pc, #176]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board1_DW.is_active_Obstacle_from_left = 1U;
 8001000:	4b2a      	ldr	r3, [pc, #168]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001002:	2201      	movs	r2, #1
 8001004:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8001008:	4b28      	ldr	r3, [pc, #160]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800100a:	2203      	movs	r2, #3
 800100c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_active_Obstacle_from_right = 1U;
 8001010:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001012:	2201      	movs	r2, #1
 8001014:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8001018:	4b24      	ldr	r3, [pc, #144]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800101a:	2203      	movs	r2, #3
 800101c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board1_DW.is_active_Battery_temperature_m = 1U;
 8001020:	4b22      	ldr	r3, [pc, #136]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001022:	2201      	movs	r2, #1
 8001024:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board1_DW.is_active_Normal_velocity = 1U;
 8001028:	4b20      	ldr	r3, [pc, #128]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800102a:	2201      	movs	r2, #1
 800102c:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board1_DW.is_Normal_velocity = Board1_IN_No_limitation;
 8001030:	4b1e      	ldr	r3, [pc, #120]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001032:	2201      	movs	r2, #1
 8001034:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board1_DW.limit_velocity = false;
 8001038:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800103a:	2200      	movs	r2, #0
 800103c:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
  Board1_DW.is_active_Battery_manager = 1U;
 8001040:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001042:	2201      	movs	r2, #1
 8001044:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8001048:	4b18      	ldr	r3, [pc, #96]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800104a:	2202      	movs	r2, #2
 800104c:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board1_DW.is_active_Temperature_manager = 1U;
 8001050:	4b16      	ldr	r3, [pc, #88]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001052:	2201      	movs	r2, #1
 8001054:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 8001058:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800105a:	2203      	movs	r2, #3
 800105c:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_DW.is_active_Combo = 1U;
 8001060:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001062:	2201      	movs	r2, #1
 8001064:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_active_Special_retro = 1U;
 8001068:	4b10      	ldr	r3, [pc, #64]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800106a:	2201      	movs	r2, #1
 800106c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8001070:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001072:	2203      	movs	r2, #3
 8001074:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.is_active_Obstacle_detection = 1U;
 8001078:	4b0c      	ldr	r3, [pc, #48]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800107a:	2201      	movs	r2, #1
 800107c:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8001080:	4b0a      	ldr	r3, [pc, #40]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001082:	2203      	movs	r2, #3
 8001084:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.is_active_Change_max_velocity = 1U;
 8001088:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800108a:	2201      	movs	r2, #1
 800108c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
  Board1_DW.is_Change_max_velocity = Board_IN_Manager_combo_velocity;
 8001090:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 8001092:	2201      	movs	r2, #1
 8001094:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
 8001098:	4b04      	ldr	r3, [pc, #16]	@ (80010ac <Board1_enter_internal_Normal+0xe8>)
 800109a:	2201      	movs	r2, #1
 800109c:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	20000244 	.word	0x20000244

080010b0 <Board1_isSessionhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isSessionhigh(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  return IO_Read_Session();
 80010b4:	f005 fae8 	bl	8006688 <IO_Read_Session>
 80010b8:	4603      	mov	r3, r0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	bd80      	pop	{r7, pc}

080010be <Board1_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
 80010c6:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 80010c8:	6839      	ldr	r1, [r7, #0]
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f005 fb24 	bl	8006718 <Time_Check_Elapsed_us>
 80010d0:	4603      	mov	r3, r0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <Board1_Abort_Communication>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Abort_Communication(void)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 80010de:	f005 f939 	bl	8006354 <UART_Stop_DMA>
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <Board1_setSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_setSTalk(void)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	af00      	add	r7, sp, #0
  IO_Set_SlaveTalk();
 80010ea:	f005 fadf 	bl	80066ac <IO_Set_SlaveTalk>
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <Board1_Send_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Ping(void)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 80010f6:	f005 f9c7 	bl	8006488 <UART_Send_Ping>
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}

080010fe <Board1_Get_Timestamp>:

/* Function for Chart: '<Root>/Board1' */
static uint32_T Board1_Get_Timestamp(void)
{
 80010fe:	b580      	push	{r7, lr}
 8001100:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 8001102:	f005 fafd 	bl	8006700 <Time_Get_Tick>
 8001106:	4603      	mov	r3, r0
}
 8001108:	4618      	mov	r0, r3
 800110a:	bd80      	pop	{r7, pc}

0800110c <Board1_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rx_Finished(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 8001110:	f005 f90c 	bl	800632c <UART_Is_Rx_Complete>
 8001114:	4603      	mov	r3, r0
}
 8001116:	4618      	mov	r0, r3
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <Board1_Verify_Ping>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Ping(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board1_DW.receivedPing);
 8001120:	4b04      	ldr	r3, [pc, #16]	@ (8001134 <Board1_Verify_Ping+0x18>)
 8001122:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8001126:	4618      	mov	r0, r3
 8001128:	f005 fa06 	bl	8006538 <UART_Check_Ping>
 800112c:	4603      	mov	r3, r0
}
 800112e:	4618      	mov	r0, r3
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000244 	.word	0x20000244

08001138 <Board1_Wait_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Ping(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board1_DW.receivedPing);
 800113c:	4802      	ldr	r0, [pc, #8]	@ (8001148 <Board1_Wait_Ping+0x10>)
 800113e:	f005 f9e9 	bl	8006514 <UART_Wait_Ping>
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000347 	.word	0x20000347

0800114c <Board1_resetSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_resetSTalk(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  IO_Reset_SlaveTalk();
 8001150:	f005 fab8 	bl	80066c4 <IO_Reset_SlaveTalk>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}

08001158 <Board1_isMTalkhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isMTalkhigh(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  return IO_Read_MasterTalk();
 800115c:	f005 fabe 	bl	80066dc <IO_Read_MasterTalk>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	bd80      	pop	{r7, pc}

08001166 <Board1_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Tx_Finished(void)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 800116a:	f005 f8cb 	bl	8006304 <UART_Is_Tx_Complete>
 800116e:	4603      	mov	r3, r0
}
 8001170:	4618      	mov	r0, r3
 8001172:	bd80      	pop	{r7, pc}

08001174 <Board1_stop_motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_stop_motors(boolean_T degraded)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
  OS_Enter_Critical();
 800117e:	f005 fb05 	bl	800678c <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output.rif_FA = 0.0F;
 8001182:	4b21      	ldr	r3, [pc, #132]	@ (8001208 <Board1_stop_motors+0x94>)
 8001184:	f04f 0200 	mov.w	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
  Board1_Y.output.rif_FB = 0.0F;
 800118a:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <Board1_stop_motors+0x94>)
 800118c:	f04f 0200 	mov.w	r2, #0
 8001190:	605a      	str	r2, [r3, #4]
  Board1_Y.output.rif_BA = 0.0F;
 8001192:	4b1d      	ldr	r3, [pc, #116]	@ (8001208 <Board1_stop_motors+0x94>)
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  Board1_Y.output.rif_BB = 0.0F;
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <Board1_stop_motors+0x94>)
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
  Board1_Y.output.brk_mode = EMERGENCY;
 80011a2:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <Board1_stop_motors+0x94>)
 80011a4:	2202      	movs	r2, #2
 80011a6:	741a      	strb	r2, [r3, #16]
  Board1_Y.output.relay = false;
 80011a8:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <Board1_stop_motors+0x94>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	759a      	strb	r2, [r3, #22]
  Board1_Y.output.rear_led = IDLE;
 80011ae:	4b16      	ldr	r3, [pc, #88]	@ (8001208 <Board1_stop_motors+0x94>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	74da      	strb	r2, [r3, #19]

  /* Inport: '<Root>/battery_voltage' */
  if (Board1_U.battery_voltage < Board1_CRITICAL_VOLTAGE) {
 80011b4:	4b15      	ldr	r3, [pc, #84]	@ (800120c <Board1_stop_motors+0x98>)
 80011b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80011ba:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80011be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c6:	d509      	bpl.n	80011dc <Board1_stop_motors+0x68>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 80011c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <Board1_stop_motors+0x94>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 80011ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001208 <Board1_stop_motors+0x94>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = SIGN_OFF;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <Board1_stop_motors+0x94>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	751a      	strb	r2, [r3, #20]
 80011da:	e00f      	b.n	80011fc <Board1_stop_motors+0x88>
  } else {
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = RED;
 80011dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <Board1_stop_motors+0x94>)
 80011de:	2202      	movs	r2, #2
 80011e0:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = RED;
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <Board1_stop_motors+0x94>)
 80011e4:	2202      	movs	r2, #2
 80011e6:	749a      	strb	r2, [r3, #18]
    if (degraded) {
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d003      	beq.n	80011f6 <Board1_stop_motors+0x82>
      /* Outport: '<Root>/output' */
      Board1_Y.output.rear_sign = SIGN_WHITE;
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <Board1_stop_motors+0x94>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	751a      	strb	r2, [r3, #20]
 80011f4:	e002      	b.n	80011fc <Board1_stop_motors+0x88>
    } else {
      /* Outport: '<Root>/output' */
      Board1_Y.output.rear_sign = SIGN_RED;
 80011f6:	4b04      	ldr	r3, [pc, #16]	@ (8001208 <Board1_stop_motors+0x94>)
 80011f8:	2204      	movs	r2, #4
 80011fa:	751a      	strb	r2, [r3, #20]
    }
  }

  /* End of Inport: '<Root>/battery_voltage' */
  OS_Exit_Critical();
 80011fc:	f005 facc 	bl	8006798 <OS_Exit_Critical>
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	2000039c 	.word	0x2000039c
 800120c:	2000038c 	.word	0x2000038c

08001210 <Board1_Send_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Decision(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board1_DW.decision);
 8001214:	4802      	ldr	r0, [pc, #8]	@ (8001220 <Board1_Send_Decision+0x10>)
 8001216:	f005 f907 	bl	8006428 <UART_Send_Decision>
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	200002cc 	.word	0x200002cc

08001224 <Board1_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_exit_internal_Normal(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  Board1_DW.is_Manager_combo_velocity = Board1_IN_NO_ACTIVE_CHILD;
 8001228:	4b34      	ldr	r3, [pc, #208]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  Board1_DW.is_Change_max_velocity = Board1_IN_NO_ACTIVE_CHILD;
 8001230:	4b32      	ldr	r3, [pc, #200]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 8001232:	2200      	movs	r2, #0
 8001234:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board1_DW.is_active_Change_max_velocity = 0U;
 8001238:	4b30      	ldr	r3, [pc, #192]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
  Board1_DW.is_Obstacle_detection = Board1_IN_NO_ACTIVE_CHILD;
 8001240:	4b2e      	ldr	r3, [pc, #184]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 8001242:	2200      	movs	r2, #0
 8001244:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.is_active_Obstacle_detection = 0U;
 8001248:	4b2c      	ldr	r3, [pc, #176]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 800124a:	2200      	movs	r2, #0
 800124c:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_Special_retro = Board1_IN_NO_ACTIVE_CHILD;
 8001250:	4b2a      	ldr	r3, [pc, #168]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 8001252:	2200      	movs	r2, #0
 8001254:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.is_active_Special_retro = 0U;
 8001258:	4b28      	ldr	r3, [pc, #160]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 800125a:	2200      	movs	r2, #0
 800125c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_active_Combo = 0U;
 8001260:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 8001262:	2200      	movs	r2, #0
 8001264:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_Temperature_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001268:	4b24      	ldr	r3, [pc, #144]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 800126a:	2200      	movs	r2, #0
 800126c:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_DW.is_active_Temperature_manager = 0U;
 8001270:	4b22      	ldr	r3, [pc, #136]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 8001272:	2200      	movs	r2, #0
 8001274:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_Battery_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001278:	4b20      	ldr	r3, [pc, #128]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 800127a:	2200      	movs	r2, #0
 800127c:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board1_DW.is_active_Battery_manager = 0U;
 8001280:	4b1e      	ldr	r3, [pc, #120]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 8001282:	2200      	movs	r2, #0
 8001284:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board1_DW.is_Normal_velocity = Board1_IN_NO_ACTIVE_CHILD;
 8001288:	4b1c      	ldr	r3, [pc, #112]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 800128a:	2200      	movs	r2, #0
 800128c:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board1_DW.is_active_Normal_velocity = 0U;
 8001290:	4b1a      	ldr	r3, [pc, #104]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board1_DW.is_active_Battery_temperature_m = 0U;
 8001298:	4b18      	ldr	r3, [pc, #96]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board1_DW.is_Obstacle_from_right = Board1_IN_NO_ACTIVE_CHILD;
 80012a0:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board1_DW.is_active_Obstacle_from_right = 0U;
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board1_DW.is_Obstacle_from_left = Board1_IN_NO_ACTIVE_CHILD;
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_active_Obstacle_from_left = 0U;
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_No_obstacle = Board1_IN_NO_ACTIVE_CHILD;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_active_No_obstacle = 0U;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_active_Moving_obstacle = 0U;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Global_state_compute = 0U;
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Supervisor = Board1_IN_NO_ACTIVE_CHILD;
 80012e0:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Supervisor = 0U;
 80012e8:	4b04      	ldr	r3, [pc, #16]	@ (80012fc <Board1_exit_internal_Normal+0xd8>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000244 	.word	0x20000244

08001300 <Board1_Write_Output>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Write_Output(void)
{
 8001300:	b5b0      	push	{r4, r5, r7, lr}
 8001302:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8001304:	f005 fa42 	bl	800678c <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output = Board1_DW.decision;
 8001308:	4a07      	ldr	r2, [pc, #28]	@ (8001328 <Board1_Write_Output+0x28>)
 800130a:	4b08      	ldr	r3, [pc, #32]	@ (800132c <Board1_Write_Output+0x2c>)
 800130c:	4615      	mov	r5, r2
 800130e:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8001312:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001314:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001316:	e894 0003 	ldmia.w	r4, {r0, r1}
 800131a:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 800131e:	f005 fa3b 	bl	8006798 <OS_Exit_Critical>
}
 8001322:	bf00      	nop
 8001324:	bdb0      	pop	{r4, r5, r7, pc}
 8001326:	bf00      	nop
 8001328:	2000039c 	.word	0x2000039c
 800132c:	20000244 	.word	0x20000244

08001330 <Board1_Decision_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decision_transmitted(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = !Board1_isSessionhigh();
 8001336:	f7ff febb 	bl	80010b0 <Board1_isSessionhigh>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	bf0c      	ite	eq
 8001340:	2301      	moveq	r3, #1
 8001342:	2300      	movne	r3, #0
 8001344:	b2db      	uxtb	r3, r3
 8001346:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	2b00      	cmp	r3, #0
 800134c:	f000 80d2 	beq.w	80014f4 <Board1_Decision_transmitted+0x1c4>
    b = false;
 8001350:	2300      	movs	r3, #0
 8001352:	71fb      	strb	r3, [r7, #7]
    if (Board1_DW.decision.relay ==
 8001354:	4b83      	ldr	r3, [pc, #524]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001356:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
        Board1_DW.receivedDecisionPacket.decision.relay) {
 800135a:	4b82      	ldr	r3, [pc, #520]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800135c:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
    if (Board1_DW.decision.relay ==
 8001360:	429a      	cmp	r2, r3
 8001362:	f040 80a4 	bne.w	80014ae <Board1_Decision_transmitted+0x17e>
      d_p = false;
 8001366:	2300      	movs	r3, #0
 8001368:	71bb      	strb	r3, [r7, #6]
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 800136a:	4b7e      	ldr	r3, [pc, #504]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800136c:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
          Board1_DW.receivedDecisionPacket.decision.mode) {
 8001370:	4b7c      	ldr	r3, [pc, #496]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001372:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 8001376:	429a      	cmp	r2, r3
 8001378:	d101      	bne.n	800137e <Board1_Decision_transmitted+0x4e>
        d_p = true;
 800137a:	2301      	movs	r3, #1
 800137c:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 800137e:	79bb      	ldrb	r3, [r7, #6]
 8001380:	2b00      	cmp	r3, #0
 8001382:	f000 8091 	beq.w	80014a8 <Board1_Decision_transmitted+0x178>
        d_p = false;
 8001386:	2300      	movs	r3, #0
 8001388:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 800138a:	4b76      	ldr	r3, [pc, #472]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800138c:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
            Board1_DW.receivedDecisionPacket.decision.rear_sign) {
 8001390:	4b74      	ldr	r3, [pc, #464]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001392:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 8001396:	429a      	cmp	r2, r3
 8001398:	d101      	bne.n	800139e <Board1_Decision_transmitted+0x6e>
          d_p = true;
 800139a:	2301      	movs	r3, #1
 800139c:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 800139e:	79bb      	ldrb	r3, [r7, #6]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d07e      	beq.n	80014a2 <Board1_Decision_transmitted+0x172>
          d_p = false;
 80013a4:	2300      	movs	r3, #0
 80013a6:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 80013a8:	4b6e      	ldr	r3, [pc, #440]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80013aa:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
              Board1_DW.receivedDecisionPacket.decision.rear_led) {
 80013ae:	4b6d      	ldr	r3, [pc, #436]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80013b0:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d101      	bne.n	80013bc <Board1_Decision_transmitted+0x8c>
            d_p = true;
 80013b8:	2301      	movs	r3, #1
 80013ba:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 80013bc:	79bb      	ldrb	r3, [r7, #6]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d06c      	beq.n	800149c <Board1_Decision_transmitted+0x16c>
            d_p = false;
 80013c2:	2300      	movs	r3, #0
 80013c4:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 80013c6:	4b67      	ldr	r3, [pc, #412]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80013c8:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                Board1_DW.receivedDecisionPacket.decision.led_B) {
 80013cc:	4b65      	ldr	r3, [pc, #404]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80013ce:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d101      	bne.n	80013da <Board1_Decision_transmitted+0xaa>
              d_p = true;
 80013d6:	2301      	movs	r3, #1
 80013d8:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 80013da:	79bb      	ldrb	r3, [r7, #6]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d05a      	beq.n	8001496 <Board1_Decision_transmitted+0x166>
              d_p = false;
 80013e0:	2300      	movs	r3, #0
 80013e2:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 80013e4:	4b5f      	ldr	r3, [pc, #380]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80013e6:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                  Board1_DW.receivedDecisionPacket.decision.led_A) {
 80013ea:	4b5e      	ldr	r3, [pc, #376]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80013ec:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d101      	bne.n	80013f8 <Board1_Decision_transmitted+0xc8>
                d_p = true;
 80013f4:	2301      	movs	r3, #1
 80013f6:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 80013f8:	79bb      	ldrb	r3, [r7, #6]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d048      	beq.n	8001490 <Board1_Decision_transmitted+0x160>
                d_p = false;
 80013fe:	2300      	movs	r3, #0
 8001400:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 8001402:	4b58      	ldr	r3, [pc, #352]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001404:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                    Board1_DW.receivedDecisionPacket.decision.brk_mode) {
 8001408:	4b56      	ldr	r3, [pc, #344]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800140a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 800140e:	429a      	cmp	r2, r3
 8001410:	d101      	bne.n	8001416 <Board1_Decision_transmitted+0xe6>
                  d_p = true;
 8001412:	2301      	movs	r3, #1
 8001414:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 8001416:	79bb      	ldrb	r3, [r7, #6]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d036      	beq.n	800148a <Board1_Decision_transmitted+0x15a>
                  if (Board1_DW.decision.rif_BB ==
 800141c:	4b51      	ldr	r3, [pc, #324]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800141e:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                      Board1_DW.receivedDecisionPacket.decision.rif_BB) {
 8001422:	4b50      	ldr	r3, [pc, #320]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001424:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                  if (Board1_DW.decision.rif_BB ==
 8001428:	eeb4 7a67 	vcmp.f32	s14, s15
 800142c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001430:	d128      	bne.n	8001484 <Board1_Decision_transmitted+0x154>
                    if (Board1_DW.decision.rif_BA ==
 8001432:	4b4c      	ldr	r3, [pc, #304]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001434:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                        Board1_DW.receivedDecisionPacket.decision.rif_BA) {
 8001438:	4b4a      	ldr	r3, [pc, #296]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800143a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                    if (Board1_DW.decision.rif_BA ==
 800143e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	d11a      	bne.n	800147e <Board1_Decision_transmitted+0x14e>
                      d_p = ((Board1_DW.decision.rif_FB ==
 8001448:	4b46      	ldr	r3, [pc, #280]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800144a:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 800144e:	4b45      	ldr	r3, [pc, #276]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001450:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001454:	eeb4 7a67 	vcmp.f32	s14, s15
 8001458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145c:	d10c      	bne.n	8001478 <Board1_Decision_transmitted+0x148>
                             (Board1_DW.decision.rif_FA ==
 800145e:	4b41      	ldr	r3, [pc, #260]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001460:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                              Board1_DW.receivedDecisionPacket.decision.rif_FA));
 8001464:	4b3f      	ldr	r3, [pc, #252]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001466:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 800146a:	eeb4 7a67 	vcmp.f32	s14, s15
 800146e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001472:	d101      	bne.n	8001478 <Board1_Decision_transmitted+0x148>
 8001474:	2301      	movs	r3, #1
 8001476:	e000      	b.n	800147a <Board1_Decision_transmitted+0x14a>
 8001478:	2300      	movs	r3, #0
                      d_p = ((Board1_DW.decision.rif_FB ==
 800147a:	71bb      	strb	r3, [r7, #6]
 800147c:	e019      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
                    } else {
                      d_p = false;
 800147e:	2300      	movs	r3, #0
 8001480:	71bb      	strb	r3, [r7, #6]
 8001482:	e016      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
                    }
                  } else {
                    d_p = false;
 8001484:	2300      	movs	r3, #0
 8001486:	71bb      	strb	r3, [r7, #6]
 8001488:	e013      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
                  }
                } else {
                  d_p = false;
 800148a:	2300      	movs	r3, #0
 800148c:	71bb      	strb	r3, [r7, #6]
 800148e:	e010      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
                }
              } else {
                d_p = false;
 8001490:	2300      	movs	r3, #0
 8001492:	71bb      	strb	r3, [r7, #6]
 8001494:	e00d      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
              }
            } else {
              d_p = false;
 8001496:	2300      	movs	r3, #0
 8001498:	71bb      	strb	r3, [r7, #6]
 800149a:	e00a      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
            }
          } else {
            d_p = false;
 800149c:	2300      	movs	r3, #0
 800149e:	71bb      	strb	r3, [r7, #6]
 80014a0:	e007      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
          }
        } else {
          d_p = false;
 80014a2:	2300      	movs	r3, #0
 80014a4:	71bb      	strb	r3, [r7, #6]
 80014a6:	e004      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
        }
      } else {
        d_p = false;
 80014a8:	2300      	movs	r3, #0
 80014aa:	71bb      	strb	r3, [r7, #6]
 80014ac:	e001      	b.n	80014b2 <Board1_Decision_transmitted+0x182>
      }
    } else {
      d_p = false;
 80014ae:	2300      	movs	r3, #0
 80014b0:	71bb      	strb	r3, [r7, #6]
    }

    if (d_p) {
 80014b2:	79bb      	ldrb	r3, [r7, #6]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <Board1_Decision_transmitted+0x18c>
      b = true;
 80014b8:	2301      	movs	r3, #1
 80014ba:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <Board1_Decision_transmitted+0x1a0>
      Board1_DW.is_Supervisor = Board1_IN_Same_decision;
 80014c2:	4b28      	ldr	r3, [pc, #160]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80014c4:	220a      	movs	r2, #10
 80014c6:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Write_Output();
 80014ca:	f7ff ff19 	bl	8001300 <Board1_Write_Output>
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80014ce:	e045      	b.n	800155c <Board1_Decision_transmitted+0x22c>
      Board1_exit_internal_Normal();
 80014d0:	f7ff fea8 	bl	8001224 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80014d4:	f7ff fe01 	bl	80010da <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Single_Board;
 80014d8:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80014da:	2203      	movs	r2, #3
 80014dc:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_resetSTalk();
 80014e0:	f7ff fe34 	bl	800114c <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80014e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_stop_motors(false);
 80014ec:	2000      	movs	r0, #0
 80014ee:	f7ff fe41 	bl	8001174 <Board1_stop_motors>
}
 80014f2:	e033      	b.n	800155c <Board1_Decision_transmitted+0x22c>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80014f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 80014f6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80014fa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fddd 	bl	80010be <Board1_Check_Timeout_Us>
 8001504:	4603      	mov	r3, r0
 8001506:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d026      	beq.n	800155c <Board1_Decision_transmitted+0x22c>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 800150e:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001510:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8001514:	2b00      	cmp	r3, #0
 8001516:	d110      	bne.n	800153a <Board1_Decision_transmitted+0x20a>
        Board1_DW.retransmitted = 1U;
 8001518:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800151a:	2201      	movs	r2, #1
 800151c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 8001520:	4b10      	ldr	r3, [pc, #64]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001522:	220b      	movs	r2, #11
 8001524:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Send_Decision();
 8001528:	f7ff fe72 	bl	8001210 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 800152c:	f7ff fde7 	bl	80010fe <Board1_Get_Timestamp>
 8001530:	4603      	mov	r3, r0
 8001532:	4a0c      	ldr	r2, [pc, #48]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001534:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001538:	e010      	b.n	800155c <Board1_Decision_transmitted+0x22c>
        Board1_stop_motors(true);
 800153a:	2001      	movs	r0, #1
 800153c:	f7ff fe1a 	bl	8001174 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8001540:	f7ff fe70 	bl	8001224 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8001544:	f7ff fdc9 	bl	80010da <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8001548:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 800154a:	2201      	movs	r2, #1
 800154c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 8001550:	f7ff fdc9 	bl	80010e6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001554:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <Board1_Decision_transmitted+0x234>)
 8001556:	2202      	movs	r2, #2
 8001558:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000244 	.word	0x20000244

08001568 <Board1_Send_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Global_State(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board1_DW.global_state);
 800156c:	4802      	ldr	r0, [pc, #8]	@ (8001578 <Board1_Send_Global_State+0x10>)
 800156e:	f004 ff2b 	bl	80063c8 <UART_Send_GlobalState>
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	2000027c 	.word	0x2000027c

0800157c <Board1_isequal_o>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isequal_o(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	460a      	mov	r2, r1
 8001586:	71fb      	strb	r3, [r7, #7]
 8001588:	4613      	mov	r3, r2
 800158a:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 800158c:	2300      	movs	r3, #0
 800158e:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 8001590:	79fa      	ldrb	r2, [r7, #7]
 8001592:	79bb      	ldrb	r3, [r7, #6]
 8001594:	429a      	cmp	r2, r3
 8001596:	d101      	bne.n	800159c <Board1_isequal_o+0x20>
    p = true;
 8001598:	2301      	movs	r3, #1
 800159a:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 800159c:	7bfb      	ldrb	r3, [r7, #15]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3714      	adds	r7, #20
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <Board1_isequal>:
  boolean_T varargin_1_spc_retro, uint8_T varargin_1_max_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, uint8_T varargin_2_max_vel, boolean_T
  varargin_2_obs_detection)
{
 80015aa:	b590      	push	{r4, r7, lr}
 80015ac:	b087      	sub	sp, #28
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	ed87 0a03 	vstr	s0, [r7, #12]
 80015b4:	edc7 0a02 	vstr	s1, [r7, #8]
 80015b8:	4604      	mov	r4, r0
 80015ba:	4608      	mov	r0, r1
 80015bc:	4611      	mov	r1, r2
 80015be:	461a      	mov	r2, r3
 80015c0:	4623      	mov	r3, r4
 80015c2:	80fb      	strh	r3, [r7, #6]
 80015c4:	4603      	mov	r3, r0
 80015c6:	80bb      	strh	r3, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	807b      	strh	r3, [r7, #2]
 80015cc:	4613      	mov	r3, r2
 80015ce:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 80015d0:	2300      	movs	r3, #0
 80015d2:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 80015d4:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80015d8:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 80015dc:	429a      	cmp	r2, r3
 80015de:	f040 80ee 	bne.w	80017be <Board1_isequal+0x214>
    if (varargin_1_max_vel == varargin_2_max_vel) {
 80015e2:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80015e6:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 80015ea:	429a      	cmp	r2, r3
 80015ec:	f040 80e4 	bne.w	80017b8 <Board1_isequal+0x20e>
      if (varargin_1_spc_retro == varargin_2_spc_retro) {
 80015f0:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 80015f4:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80015f8:	429a      	cmp	r2, r3
 80015fa:	f040 80da 	bne.w	80017b2 <Board1_isequal+0x208>
        if (Board1_isequal_o(varargin_1_mov_obs, varargin_2_mov_obs)) {
 80015fe:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 8001602:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001606:	4611      	mov	r1, r2
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff ffb7 	bl	800157c <Board1_isequal_o>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80cb 	beq.w	80017ac <Board1_isequal+0x202>
          if (varargin_1_stateB2.controller_battery ==
 8001616:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
              varargin_2_stateB2.controller_battery) {
 800161a:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
          if (varargin_1_stateB2.controller_battery ==
 800161e:	429a      	cmp	r2, r3
 8001620:	f040 8081 	bne.w	8001726 <Board1_isequal+0x17c>
            if (varargin_1_stateB2.l_stick_button ==
 8001624:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
                varargin_2_stateB2.l_stick_button) {
 8001628:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
            if (varargin_1_stateB2.l_stick_button ==
 800162c:	429a      	cmp	r2, r3
 800162e:	d177      	bne.n	8001720 <Board1_isequal+0x176>
              if (varargin_1_stateB2.r_stick_button ==
 8001630:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
                  varargin_2_stateB2.r_stick_button) {
 8001634:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
              if (varargin_1_stateB2.r_stick_button ==
 8001638:	429a      	cmp	r2, r3
 800163a:	d16e      	bne.n	800171a <Board1_isequal+0x170>
                if (varargin_1_stateB2.button4 == varargin_2_stateB2.button4) {
 800163c:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8001640:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8001644:	429a      	cmp	r2, r3
 8001646:	d165      	bne.n	8001714 <Board1_isequal+0x16a>
                  if (varargin_1_stateB2.button3 == varargin_2_stateB2.button3)
 8001648:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800164c:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8001650:	429a      	cmp	r2, r3
 8001652:	d15c      	bne.n	800170e <Board1_isequal+0x164>
                  {
                    if (varargin_1_stateB2.button2 == varargin_2_stateB2.button2)
 8001654:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001658:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800165c:	429a      	cmp	r2, r3
 800165e:	d153      	bne.n	8001708 <Board1_isequal+0x15e>
                    {
                      if (varargin_1_stateB2.button1 ==
 8001660:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
                          varargin_2_stateB2.button1) {
 8001664:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
                      if (varargin_1_stateB2.button1 ==
 8001668:	429a      	cmp	r2, r3
 800166a:	d14a      	bne.n	8001702 <Board1_isequal+0x158>
                        if (varargin_1_stateB2.controller_x ==
 800166c:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                            varargin_2_stateB2.controller_x) {
 800166e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
                        if (varargin_1_stateB2.controller_x ==
 8001672:	429a      	cmp	r2, r3
 8001674:	d142      	bne.n	80016fc <Board1_isequal+0x152>
                          if (varargin_1_stateB2.controller_y ==
 8001676:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
                              varargin_2_stateB2.controller_y) {
 8001678:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
                          if (varargin_1_stateB2.controller_y ==
 800167c:	429a      	cmp	r2, r3
 800167e:	d13a      	bne.n	80016f6 <Board1_isequal+0x14c>
                            if (varargin_1_stateB2.sonar3 ==
 8001680:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
                                varargin_2_stateB2.sonar3) {
 8001682:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
                            if (varargin_1_stateB2.sonar3 ==
 8001686:	429a      	cmp	r2, r3
 8001688:	d132      	bne.n	80016f0 <Board1_isequal+0x146>
                              if (varargin_1_stateB2.sonar2 ==
 800168a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
                                  varargin_2_stateB2.sonar2) {
 800168c:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
                              if (varargin_1_stateB2.sonar2 ==
 8001690:	429a      	cmp	r2, r3
 8001692:	d12a      	bne.n	80016ea <Board1_isequal+0x140>
                                if (varargin_1_stateB2.sonar1 ==
 8001694:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
                                    varargin_2_stateB2.sonar1) {
 8001696:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
                                if (varargin_1_stateB2.sonar1 ==
 800169a:	429a      	cmp	r2, r3
 800169c:	d122      	bne.n	80016e4 <Board1_isequal+0x13a>
                                  if (varargin_1_stateB2.gyroYaw ==
 800169e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
                                      varargin_2_stateB2.gyroYaw) {
 80016a2:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
                                  if (varargin_1_stateB2.gyroYaw ==
 80016a6:	eeb4 7a67 	vcmp.f32	s14, s15
 80016aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ae:	d116      	bne.n	80016de <Board1_isequal+0x134>
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80016b0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
                                            varargin_2_stateB2.acceleration_x) &&
 80016b4:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80016b8:	eeb4 7a67 	vcmp.f32	s14, s15
 80016bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c0:	d10a      	bne.n	80016d8 <Board1_isequal+0x12e>
                                           (varargin_1_stateB2.acceleration_y ==
 80016c2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
                                            varargin_2_stateB2.acceleration_y));
 80016c6:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
                                            varargin_2_stateB2.acceleration_x) &&
 80016ca:	eeb4 7a67 	vcmp.f32	s14, s15
 80016ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d2:	d101      	bne.n	80016d8 <Board1_isequal+0x12e>
 80016d4:	2301      	movs	r3, #1
 80016d6:	e000      	b.n	80016da <Board1_isequal+0x130>
 80016d8:	2300      	movs	r3, #0
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80016da:	75fb      	strb	r3, [r7, #23]
 80016dc:	e025      	b.n	800172a <Board1_isequal+0x180>
                                  } else {
                                    e_p = false;
 80016de:	2300      	movs	r3, #0
 80016e0:	75fb      	strb	r3, [r7, #23]
 80016e2:	e022      	b.n	800172a <Board1_isequal+0x180>
                                  }
                                } else {
                                  e_p = false;
 80016e4:	2300      	movs	r3, #0
 80016e6:	75fb      	strb	r3, [r7, #23]
 80016e8:	e01f      	b.n	800172a <Board1_isequal+0x180>
                                }
                              } else {
                                e_p = false;
 80016ea:	2300      	movs	r3, #0
 80016ec:	75fb      	strb	r3, [r7, #23]
 80016ee:	e01c      	b.n	800172a <Board1_isequal+0x180>
                              }
                            } else {
                              e_p = false;
 80016f0:	2300      	movs	r3, #0
 80016f2:	75fb      	strb	r3, [r7, #23]
 80016f4:	e019      	b.n	800172a <Board1_isequal+0x180>
                            }
                          } else {
                            e_p = false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	75fb      	strb	r3, [r7, #23]
 80016fa:	e016      	b.n	800172a <Board1_isequal+0x180>
                          }
                        } else {
                          e_p = false;
 80016fc:	2300      	movs	r3, #0
 80016fe:	75fb      	strb	r3, [r7, #23]
 8001700:	e013      	b.n	800172a <Board1_isequal+0x180>
                        }
                      } else {
                        e_p = false;
 8001702:	2300      	movs	r3, #0
 8001704:	75fb      	strb	r3, [r7, #23]
 8001706:	e010      	b.n	800172a <Board1_isequal+0x180>
                      }
                    } else {
                      e_p = false;
 8001708:	2300      	movs	r3, #0
 800170a:	75fb      	strb	r3, [r7, #23]
 800170c:	e00d      	b.n	800172a <Board1_isequal+0x180>
                    }
                  } else {
                    e_p = false;
 800170e:	2300      	movs	r3, #0
 8001710:	75fb      	strb	r3, [r7, #23]
 8001712:	e00a      	b.n	800172a <Board1_isequal+0x180>
                  }
                } else {
                  e_p = false;
 8001714:	2300      	movs	r3, #0
 8001716:	75fb      	strb	r3, [r7, #23]
 8001718:	e007      	b.n	800172a <Board1_isequal+0x180>
                }
              } else {
                e_p = false;
 800171a:	2300      	movs	r3, #0
 800171c:	75fb      	strb	r3, [r7, #23]
 800171e:	e004      	b.n	800172a <Board1_isequal+0x180>
              }
            } else {
              e_p = false;
 8001720:	2300      	movs	r3, #0
 8001722:	75fb      	strb	r3, [r7, #23]
 8001724:	e001      	b.n	800172a <Board1_isequal+0x180>
            }
          } else {
            e_p = false;
 8001726:	2300      	movs	r3, #0
 8001728:	75fb      	strb	r3, [r7, #23]
          }

          if (e_p) {
 800172a:	7dfb      	ldrb	r3, [r7, #23]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d03a      	beq.n	80017a6 <Board1_isequal+0x1fc>
            if (varargin_1_stateB1_velocity_BB == varargin_2_stateB1.velocity_BB)
 8001730:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8001734:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001738:	429a      	cmp	r2, r3
 800173a:	d131      	bne.n	80017a0 <Board1_isequal+0x1f6>
            {
              if (varargin_1_stateB1_velocity_BA ==
                  varargin_2_stateB1.velocity_BA) {
 800173c:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
              if (varargin_1_stateB1_velocity_BA ==
 8001740:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001744:	429a      	cmp	r2, r3
 8001746:	d128      	bne.n	800179a <Board1_isequal+0x1f0>
                if (varargin_1_stateB1_velocity_FB ==
                    varargin_2_stateB1.velocity_FB) {
 8001748:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
                if (varargin_1_stateB1_velocity_FB ==
 800174c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001750:	429a      	cmp	r2, r3
 8001752:	d11f      	bne.n	8001794 <Board1_isequal+0x1ea>
                  if (varargin_1_stateB1_velocity_FA ==
                      varargin_2_stateB1.velocity_FA) {
 8001754:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
                  if (varargin_1_stateB1_velocity_FA ==
 8001758:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800175c:	429a      	cmp	r2, r3
 800175e:	d116      	bne.n	800178e <Board1_isequal+0x1e4>
                    e_p = ((varargin_1_stateB1_temperature ==
                            varargin_2_stateB1.temperature) &&
 8001760:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001764:	ed97 7a02 	vldr	s14, [r7, #8]
 8001768:	eeb4 7a67 	vcmp.f32	s14, s15
 800176c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001770:	d10a      	bne.n	8001788 <Board1_isequal+0x1de>
                           (varargin_1_stateB1_battery_volt ==
                            varargin_2_stateB1.battery_voltage));
 8001772:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
                            varargin_2_stateB1.temperature) &&
 8001776:	ed97 7a03 	vldr	s14, [r7, #12]
 800177a:	eeb4 7a67 	vcmp.f32	s14, s15
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	d101      	bne.n	8001788 <Board1_isequal+0x1de>
 8001784:	2301      	movs	r3, #1
 8001786:	e000      	b.n	800178a <Board1_isequal+0x1e0>
 8001788:	2300      	movs	r3, #0
                    e_p = ((varargin_1_stateB1_temperature ==
 800178a:	75fb      	strb	r3, [r7, #23]
 800178c:	e019      	b.n	80017c2 <Board1_isequal+0x218>
                  } else {
                    e_p = false;
 800178e:	2300      	movs	r3, #0
 8001790:	75fb      	strb	r3, [r7, #23]
 8001792:	e016      	b.n	80017c2 <Board1_isequal+0x218>
                  }
                } else {
                  e_p = false;
 8001794:	2300      	movs	r3, #0
 8001796:	75fb      	strb	r3, [r7, #23]
 8001798:	e013      	b.n	80017c2 <Board1_isequal+0x218>
                }
              } else {
                e_p = false;
 800179a:	2300      	movs	r3, #0
 800179c:	75fb      	strb	r3, [r7, #23]
 800179e:	e010      	b.n	80017c2 <Board1_isequal+0x218>
              }
            } else {
              e_p = false;
 80017a0:	2300      	movs	r3, #0
 80017a2:	75fb      	strb	r3, [r7, #23]
 80017a4:	e00d      	b.n	80017c2 <Board1_isequal+0x218>
            }
          } else {
            e_p = false;
 80017a6:	2300      	movs	r3, #0
 80017a8:	75fb      	strb	r3, [r7, #23]
 80017aa:	e00a      	b.n	80017c2 <Board1_isequal+0x218>
          }
        } else {
          e_p = false;
 80017ac:	2300      	movs	r3, #0
 80017ae:	75fb      	strb	r3, [r7, #23]
 80017b0:	e007      	b.n	80017c2 <Board1_isequal+0x218>
        }
      } else {
        e_p = false;
 80017b2:	2300      	movs	r3, #0
 80017b4:	75fb      	strb	r3, [r7, #23]
 80017b6:	e004      	b.n	80017c2 <Board1_isequal+0x218>
      }
    } else {
      e_p = false;
 80017b8:	2300      	movs	r3, #0
 80017ba:	75fb      	strb	r3, [r7, #23]
 80017bc:	e001      	b.n	80017c2 <Board1_isequal+0x218>
    }
  } else {
    e_p = false;
 80017be:	2300      	movs	r3, #0
 80017c0:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 80017c2:	7dfb      	ldrb	r3, [r7, #23]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <Board1_isequal+0x222>
    p = true;
 80017c8:	2301      	movs	r3, #1
 80017ca:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 80017cc:	7dbb      	ldrb	r3, [r7, #22]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	371c      	adds	r7, #28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd90      	pop	{r4, r7, pc}
	...

080017d8 <Board1_Wait_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Decision(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board1_DW.receivedDecisionPacket);
 80017dc:	4802      	ldr	r0, [pc, #8]	@ (80017e8 <Board1_Wait_Decision+0x10>)
 80017de:	f004 fe87 	bl	80064f0 <UART_Wait_Decision>
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	200002b0 	.word	0x200002b0

080017ec <Global_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Global_Local_state_transmitted(void)
{
 80017ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017f0:	b0a3      	sub	sp, #140	@ 0x8c
 80017f2:	af1c      	add	r7, sp, #112	@ 0x70
  boolean_T b;
  b = Board1_isMTalkhigh();
 80017f4:	f7ff fcb0 	bl	8001158 <Board1_isMTalkhigh>
 80017f8:	4603      	mov	r3, r0
 80017fa:	75fb      	strb	r3, [r7, #23]
  if (b) {
 80017fc:	7dfb      	ldrb	r3, [r7, #23]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d07e      	beq.n	8001900 <Global_Local_state_transmitted+0x114>
    if (Board1_isequal(Board1_DW.global_state.stateB1.battery_voltage,
 8001802:	4b5c      	ldr	r3, [pc, #368]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001804:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001808:	4b5a      	ldr	r3, [pc, #360]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 800180a:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 800180e:	4b59      	ldr	r3, [pc, #356]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001810:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 8001814:	4b57      	ldr	r3, [pc, #348]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001816:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 800181a:	4b56      	ldr	r3, [pc, #344]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 800181c:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 8001820:	4b54      	ldr	r3, [pc, #336]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001822:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 8001826:	4b53      	ldr	r3, [pc, #332]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001828:	f893 6068 	ldrb.w	r6, [r3, #104]	@ 0x68
 800182c:	4b51      	ldr	r3, [pc, #324]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 800182e:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	4b4f      	ldr	r3, [pc, #316]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001836:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 800183a:	60ba      	str	r2, [r7, #8]
 800183c:	4b4d      	ldr	r3, [pc, #308]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 800183e:	f893 106b 	ldrb.w	r1, [r3, #107]	@ 0x6b
 8001842:	6079      	str	r1, [r7, #4]
 8001844:	4b4b      	ldr	r3, [pc, #300]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001846:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800184a:	4a4a      	ldr	r2, [pc, #296]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 800184c:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 8001850:	4948      	ldr	r1, [pc, #288]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001852:	f891 1032 	ldrb.w	r1, [r1, #50]	@ 0x32
 8001856:	4847      	ldr	r0, [pc, #284]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001858:	f890 0033 	ldrb.w	r0, [r0, #51]	@ 0x33
 800185c:	901b      	str	r0, [sp, #108]	@ 0x6c
 800185e:	911a      	str	r1, [sp, #104]	@ 0x68
 8001860:	9219      	str	r2, [sp, #100]	@ 0x64
 8001862:	9318      	str	r3, [sp, #96]	@ 0x60
 8001864:	4b43      	ldr	r3, [pc, #268]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001866:	ad10      	add	r5, sp, #64	@ 0x40
 8001868:	f103 0410 	add.w	r4, r3, #16
 800186c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800186e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001870:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001874:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001878:	4b3e      	ldr	r3, [pc, #248]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 800187a:	ac0c      	add	r4, sp, #48	@ 0x30
 800187c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800187e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	910b      	str	r1, [sp, #44]	@ 0x2c
 8001886:	68ba      	ldr	r2, [r7, #8]
 8001888:	920a      	str	r2, [sp, #40]	@ 0x28
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	9309      	str	r3, [sp, #36]	@ 0x24
 800188e:	9608      	str	r6, [sp, #32]
 8001890:	4b38      	ldr	r3, [pc, #224]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001892:	466d      	mov	r5, sp
 8001894:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 8001898:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800189a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800189c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018a0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80018a4:	464b      	mov	r3, r9
 80018a6:	4642      	mov	r2, r8
 80018a8:	4671      	mov	r1, lr
 80018aa:	4660      	mov	r0, ip
 80018ac:	eef0 0a47 	vmov.f32	s1, s14
 80018b0:	eeb0 0a67 	vmov.f32	s0, s15
 80018b4:	f7ff fe79 	bl	80015aa <Board1_isequal>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d00e      	beq.n	80018dc <Global_Local_state_transmitted+0xf0>
                       Board1_DW.receivedGlobalStatePacket.global_state.mov_obs,
                       Board1_DW.receivedGlobalStatePacket.global_state.spc_retro,
                       Board1_DW.receivedGlobalStatePacket.global_state.max_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.obs_detection))
    {
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 80018be:	4b2d      	ldr	r3, [pc, #180]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 80018c0:	2206      	movs	r2, #6
 80018c2:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Wait_Decision();
 80018c6:	f7ff ff87 	bl	80017d8 <Board1_Wait_Decision>
      Board1_resetSTalk();
 80018ca:	f7ff fc3f 	bl	800114c <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80018ce:	f7ff fc16 	bl	80010fe <Board1_Get_Timestamp>
 80018d2:	4603      	mov	r3, r0
 80018d4:	4a27      	ldr	r2, [pc, #156]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 80018d6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80018da:	e045      	b.n	8001968 <Global_Local_state_transmitted+0x17c>
      Board1_exit_internal_Normal();
 80018dc:	f7ff fca2 	bl	8001224 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80018e0:	f7ff fbfb 	bl	80010da <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Single_Board;
 80018e4:	4b23      	ldr	r3, [pc, #140]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 80018e6:	2203      	movs	r2, #3
 80018e8:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_resetSTalk();
 80018ec:	f7ff fc2e 	bl	800114c <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80018f0:	4b20      	ldr	r3, [pc, #128]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_stop_motors(false);
 80018f8:	2000      	movs	r0, #0
 80018fa:	f7ff fc3b 	bl	8001174 <Board1_stop_motors>
}
 80018fe:	e033      	b.n	8001968 <Global_Local_state_transmitted+0x17c>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8001900:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001902:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001906:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff fbd7 	bl	80010be <Board1_Check_Timeout_Us>
 8001910:	4603      	mov	r3, r0
 8001912:	75fb      	strb	r3, [r7, #23]
    if (b) {
 8001914:	7dfb      	ldrb	r3, [r7, #23]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d026      	beq.n	8001968 <Global_Local_state_transmitted+0x17c>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 800191a:	4b16      	ldr	r3, [pc, #88]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 800191c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8001920:	2b00      	cmp	r3, #0
 8001922:	d110      	bne.n	8001946 <Global_Local_state_transmitted+0x15a>
        Board1_DW.retransmitted = 1U;
 8001924:	4b13      	ldr	r3, [pc, #76]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001926:	2201      	movs	r2, #1
 8001928:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 800192c:	4b11      	ldr	r3, [pc, #68]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 800192e:	220c      	movs	r2, #12
 8001930:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Send_Global_State();
 8001934:	f7ff fe18 	bl	8001568 <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8001938:	f7ff fbe1 	bl	80010fe <Board1_Get_Timestamp>
 800193c:	4603      	mov	r3, r0
 800193e:	4a0d      	ldr	r2, [pc, #52]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001940:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001944:	e010      	b.n	8001968 <Global_Local_state_transmitted+0x17c>
        Board1_stop_motors(true);
 8001946:	2001      	movs	r0, #1
 8001948:	f7ff fc14 	bl	8001174 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800194c:	f7ff fc6a 	bl	8001224 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8001950:	f7ff fbc3 	bl	80010da <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8001954:	4b07      	ldr	r3, [pc, #28]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001956:	2201      	movs	r2, #1
 8001958:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 800195c:	f7ff fbc3 	bl	80010e6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001960:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <Global_Local_state_transmitted+0x188>)
 8001962:	2202      	movs	r2, #2
 8001964:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8001968:	bf00      	nop
 800196a:	371c      	adds	r7, #28
 800196c:	46bd      	mov	sp, r7
 800196e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001972:	bf00      	nop
 8001974:	20000244 	.word	0x20000244

08001978 <Board1_Send_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Local_State(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board1_DW.state);
 800197c:	4802      	ldr	r0, [pc, #8]	@ (8001988 <Board1_Send_Local_State+0x10>)
 800197e:	f004 fcf3 	bl	8006368 <UART_Send_Local_State>
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000308 	.word	0x20000308

0800198c <Board1_Wait_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Global_State(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <Board1_Wait_Global_State+0x10>)
 8001992:	f004 fd9b 	bl	80064cc <UART_Wait_GlobalState>
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000244 	.word	0x20000244

080019a0 <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board1_DW.receivedDecisionPacket);
 80019a4:	4802      	ldr	r0, [pc, #8]	@ (80019b0 <Board_Verify_Decision_Integrity+0x10>)
 80019a6:	f004 fe3d 	bl	8006624 <CRC_Check_Decision>
 80019aa:	4603      	mov	r3, r0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	200002b0 	.word	0x200002b0

080019b4 <Board1_Critical_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Critical_Voltage(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.battery_voltage <=
 80019b8:	4b08      	ldr	r3, [pc, #32]	@ (80019dc <Board1_Critical_Voltage+0x28>)
 80019ba:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80019be:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80019c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ca:	bf94      	ite	ls
 80019cc:	2301      	movls	r3, #1
 80019ce:	2300      	movhi	r3, #0
 80019d0:	b2db      	uxtb	r3, r3
    Board1_CRITICAL_VOLTAGE;
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	20000244 	.word	0x20000244

080019e0 <Board1_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Stationary(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
  int32_T b_k;
  int16_T b_y;
  boolean_T b_x[4];
  boolean_T exitg1;
  boolean_T y;
  if (Board1_DW.global_state.stateB1.velocity_FA < 0) {
 80019e6:	4b55      	ldr	r3, [pc, #340]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 80019e8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	da10      	bge.n	8001a12 <Board1_Is_Rover_Stationary+0x32>
    b_k = -Board1_DW.global_state.stateB1.velocity_FA;
 80019f0:	4b52      	ldr	r3, [pc, #328]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 80019f2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80019f6:	425b      	negs	r3, r3
 80019f8:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_FA > 32767) {
 80019fa:	4b50      	ldr	r3, [pc, #320]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 80019fc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001a00:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a04:	d102      	bne.n	8001a0c <Board1_Is_Rover_Stationary+0x2c>
      b_k = 32767;
 8001a06:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a0a:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	817b      	strh	r3, [r7, #10]
 8001a10:	e003      	b.n	8001a1a <Board1_Is_Rover_Stationary+0x3a>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_FA;
 8001a12:	4b4a      	ldr	r3, [pc, #296]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a14:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a18:	817b      	strh	r3, [r7, #10]
  }

  b_x[0] = (b_y <= Board1_STOP_THRESHOLD);
 8001a1a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	bfd4      	ite	le
 8001a22:	2301      	movle	r3, #1
 8001a24:	2300      	movgt	r3, #0
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	713b      	strb	r3, [r7, #4]
  if (Board1_DW.global_state.stateB1.velocity_FB < 0) {
 8001a2a:	4b44      	ldr	r3, [pc, #272]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a2c:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	da10      	bge.n	8001a56 <Board1_Is_Rover_Stationary+0x76>
    b_k = -Board1_DW.global_state.stateB1.velocity_FB;
 8001a34:	4b41      	ldr	r3, [pc, #260]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a36:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a3a:	425b      	negs	r3, r3
 8001a3c:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_FB > 32767) {
 8001a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a40:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a44:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a48:	d102      	bne.n	8001a50 <Board1_Is_Rover_Stationary+0x70>
      b_k = 32767;
 8001a4a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a4e:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	817b      	strh	r3, [r7, #10]
 8001a54:	e003      	b.n	8001a5e <Board1_Is_Rover_Stationary+0x7e>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_FB;
 8001a56:	4b39      	ldr	r3, [pc, #228]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a58:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001a5c:	817b      	strh	r3, [r7, #10]
  }

  b_x[1] = (b_y <= Board1_STOP_THRESHOLD);
 8001a5e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	bfd4      	ite	le
 8001a66:	2301      	movle	r3, #1
 8001a68:	2300      	movgt	r3, #0
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	717b      	strb	r3, [r7, #5]
  if (Board1_DW.global_state.stateB1.velocity_BA < 0) {
 8001a6e:	4b33      	ldr	r3, [pc, #204]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a70:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	da10      	bge.n	8001a9a <Board1_Is_Rover_Stationary+0xba>
    b_k = -Board1_DW.global_state.stateB1.velocity_BA;
 8001a78:	4b30      	ldr	r3, [pc, #192]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a7a:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001a7e:	425b      	negs	r3, r3
 8001a80:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_BA > 32767) {
 8001a82:	4b2e      	ldr	r3, [pc, #184]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a84:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001a88:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a8c:	d102      	bne.n	8001a94 <Board1_Is_Rover_Stationary+0xb4>
      b_k = 32767;
 8001a8e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a92:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	817b      	strh	r3, [r7, #10]
 8001a98:	e003      	b.n	8001aa2 <Board1_Is_Rover_Stationary+0xc2>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_BA;
 8001a9a:	4b28      	ldr	r3, [pc, #160]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001a9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001aa0:	817b      	strh	r3, [r7, #10]
  }

  b_x[2] = (b_y <= Board1_STOP_THRESHOLD);
 8001aa2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	bfd4      	ite	le
 8001aaa:	2301      	movle	r3, #1
 8001aac:	2300      	movgt	r3, #0
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	71bb      	strb	r3, [r7, #6]
  if (Board1_DW.global_state.stateB1.velocity_BB < 0) {
 8001ab2:	4b22      	ldr	r3, [pc, #136]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001ab4:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	da10      	bge.n	8001ade <Board1_Is_Rover_Stationary+0xfe>
    b_k = -Board1_DW.global_state.stateB1.velocity_BB;
 8001abc:	4b1f      	ldr	r3, [pc, #124]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001abe:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001ac2:	425b      	negs	r3, r3
 8001ac4:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_BB > 32767) {
 8001ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001ac8:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001acc:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001ad0:	d102      	bne.n	8001ad8 <Board1_Is_Rover_Stationary+0xf8>
      b_k = 32767;
 8001ad2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001ad6:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	817b      	strh	r3, [r7, #10]
 8001adc:	e003      	b.n	8001ae6 <Board1_Is_Rover_Stationary+0x106>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_BB;
 8001ade:	4b17      	ldr	r3, [pc, #92]	@ (8001b3c <Board1_Is_Rover_Stationary+0x15c>)
 8001ae0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001ae4:	817b      	strh	r3, [r7, #10]
  }

  b_x[3] = (b_y <= Board1_STOP_THRESHOLD);
 8001ae6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	bfd4      	ite	le
 8001aee:	2301      	movle	r3, #1
 8001af0:	2300      	movgt	r3, #0
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001af6:	2301      	movs	r3, #1
 8001af8:	723b      	strb	r3, [r7, #8]
  b_k = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001afe:	2300      	movs	r3, #0
 8001b00:	727b      	strb	r3, [r7, #9]
  while ((!exitg1) && (b_k < 4)) {
 8001b02:	e00d      	b.n	8001b20 <Board1_Is_Rover_Stationary+0x140>
    if (!b_x[b_k]) {
 8001b04:	1d3a      	adds	r2, r7, #4
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4413      	add	r3, r2
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d104      	bne.n	8001b1a <Board1_Is_Rover_Stationary+0x13a>
      y = false;
 8001b10:	2300      	movs	r3, #0
 8001b12:	723b      	strb	r3, [r7, #8]
      exitg1 = true;
 8001b14:	2301      	movs	r3, #1
 8001b16:	727b      	strb	r3, [r7, #9]
 8001b18:	e002      	b.n	8001b20 <Board1_Is_Rover_Stationary+0x140>
    } else {
      b_k++;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (b_k < 4)) {
 8001b20:	7a7b      	ldrb	r3, [r7, #9]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d102      	bne.n	8001b2c <Board1_Is_Rover_Stationary+0x14c>
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	ddeb      	ble.n	8001b04 <Board1_Is_Rover_Stationary+0x124>
    }
  }

  return y;
 8001b2c:	7a3b      	ldrb	r3, [r7, #8]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	20000244 	.word	0x20000244

08001b40 <Board1_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_B_Pressed(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001b44:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <Board1_Emergency_B_Pressed+0x38>)
 8001b46:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button4 &&
 8001b4a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d10b      	bne.n	8001b6a <Board1_Emergency_B_Pressed+0x2a>
 8001b52:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <Board1_Emergency_B_Pressed+0x38>)
 8001b54:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d006      	beq.n	8001b6a <Board1_Emergency_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001b5c:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <Board1_Emergency_B_Pressed+0x38>)
 8001b5e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button4 &&
 8001b62:	2b05      	cmp	r3, #5
 8001b64:	d901      	bls.n	8001b6a <Board1_Emergency_B_Pressed+0x2a>
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <Board1_Emergency_B_Pressed+0x2c>
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	20000244 	.word	0x20000244

08001b7c <Board1_Turn_Left>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Left(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = -20.0F;
 8001b80:	4b0a      	ldr	r3, [pc, #40]	@ (8001bac <Board1_Turn_Left+0x30>)
 8001b82:	4a0b      	ldr	r2, [pc, #44]	@ (8001bb0 <Board1_Turn_Left+0x34>)
 8001b84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = Board1_TURN_RPM;
 8001b88:	4b08      	ldr	r3, [pc, #32]	@ (8001bac <Board1_Turn_Left+0x30>)
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb4 <Board1_Turn_Left+0x38>)
 8001b8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = -20.0F;
 8001b90:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <Board1_Turn_Left+0x30>)
 8001b92:	4a07      	ldr	r2, [pc, #28]	@ (8001bb0 <Board1_Turn_Left+0x34>)
 8001b94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = Board1_TURN_RPM;
 8001b98:	4b04      	ldr	r3, [pc, #16]	@ (8001bac <Board1_Turn_Left+0x30>)
 8001b9a:	4a06      	ldr	r2, [pc, #24]	@ (8001bb4 <Board1_Turn_Left+0x38>)
 8001b9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000244 	.word	0x20000244
 8001bb0:	c1a00000 	.word	0xc1a00000
 8001bb4:	41a00000 	.word	0x41a00000

08001bb8 <Board1_Turn_Right>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Right(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_RPM;
 8001bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001be8 <Board1_Turn_Right+0x30>)
 8001bbe:	4a0b      	ldr	r2, [pc, #44]	@ (8001bec <Board1_Turn_Right+0x34>)
 8001bc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -20.0F;
 8001bc4:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <Board1_Turn_Right+0x30>)
 8001bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf0 <Board1_Turn_Right+0x38>)
 8001bc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_RPM;
 8001bcc:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <Board1_Turn_Right+0x30>)
 8001bce:	4a07      	ldr	r2, [pc, #28]	@ (8001bec <Board1_Turn_Right+0x34>)
 8001bd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -20.0F;
 8001bd4:	4b04      	ldr	r3, [pc, #16]	@ (8001be8 <Board1_Turn_Right+0x30>)
 8001bd6:	4a06      	ldr	r2, [pc, #24]	@ (8001bf0 <Board1_Turn_Right+0x38>)
 8001bd8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000244 	.word	0x20000244
 8001bec:	41a00000 	.word	0x41a00000
 8001bf0:	c1a00000 	.word	0xc1a00000

08001bf4 <Board1_Update_Angle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Angle(real32_T yaw)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	ed87 0a01 	vstr	s0, [r7, #4]
  Board1_DW.angle += (yaw + Board1_DW.prevYaw) * 0.5F * Board1_PERIOD;
 8001bfe:	4b10      	ldr	r3, [pc, #64]	@ (8001c40 <Board1_Update_Angle+0x4c>)
 8001c00:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8001c04:	4b0e      	ldr	r3, [pc, #56]	@ (8001c40 <Board1_Update_Angle+0x4c>)
 8001c06:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 8001c0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c12:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001c16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c1a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001c44 <Board1_Update_Angle+0x50>
 8001c1e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <Board1_Update_Angle+0x4c>)
 8001c28:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
  Board1_DW.prevYaw = yaw;
 8001c2c:	4a04      	ldr	r2, [pc, #16]	@ (8001c40 <Board1_Update_Angle+0x4c>)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	20000244 	.word	0x20000244
 8001c44:	3d75c28f 	.word	0x3d75c28f

08001c48 <Board1_Stop_Motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Stop_Motors(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = 0.0F;
 8001c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c80 <Board1_Stop_Motors+0x38>)
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = 0.0F;
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <Board1_Stop_Motors+0x38>)
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = 0.0F;
 8001c60:	4b07      	ldr	r3, [pc, #28]	@ (8001c80 <Board1_Stop_Motors+0x38>)
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = 0.0F;
 8001c6a:	4b05      	ldr	r3, [pc, #20]	@ (8001c80 <Board1_Stop_Motors+0x38>)
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	20000244 	.word	0x20000244

08001c84 <Board1_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Emergency_sonar_routine(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8001c8a:	f7ff ff59 	bl	8001b40 <Board1_Emergency_B_Pressed>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d012      	beq.n	8001cbe <Board1_Emergency_sonar_routine+0x3a>
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001c98:	4b7b      	ldr	r3, [pc, #492]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
    Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8001ca0:	4b79      	ldr	r3, [pc, #484]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001ca8:	4b77      	ldr	r3, [pc, #476]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board1_Stop_Motors();
 8001cb0:	f7ff ffca 	bl	8001c48 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001cb4:	4b74      	ldr	r3, [pc, #464]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001cbc:	e0e0      	b.n	8001e80 <Board1_Emergency_sonar_routine+0x1fc>
    switch (Board1_DW.is_Emergency_sonar_routine) {
 8001cbe:	4b72      	ldr	r3, [pc, #456]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001cc0:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	f200 80da 	bhi.w	8001e80 <Board1_Emergency_sonar_routine+0x1fc>
 8001ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8001cd4 <Board1_Emergency_sonar_routine+0x50>)
 8001cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd2:	bf00      	nop
 8001cd4:	08001ce9 	.word	0x08001ce9
 8001cd8:	08001d6b 	.word	0x08001d6b
 8001cdc:	08001d7d 	.word	0x08001d7d
 8001ce0:	08001d8f 	.word	0x08001d8f
 8001ce4:	08001e03 	.word	0x08001e03
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001ce8:	4b67      	ldr	r3, [pc, #412]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001cea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001cee:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d104      	bne.n	8001d00 <Board1_Emergency_sonar_routine+0x7c>
        b = Board1_Is_Rover_Stationary();
 8001cf6:	f7ff fe73 	bl	80019e0 <Board1_Is_Rover_Stationary>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	71fb      	strb	r3, [r7, #7]
 8001cfe:	e001      	b.n	8001d04 <Board1_Emergency_sonar_routine+0x80>
        b = false;
 8001d00:	2300      	movs	r3, #0
 8001d02:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 80b5 	beq.w	8001e76 <Board1_Emergency_sonar_routine+0x1f2>
        if (Board1_DW.global_state.stateB2.sonar3 > Board1_DW.distance_threshold)
 8001d0c:	4b5e      	ldr	r3, [pc, #376]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d0e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8001d12:	4b5d      	ldr	r3, [pc, #372]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d14:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d90a      	bls.n	8001d32 <Board1_Emergency_sonar_routine+0xae>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001d1c:	4b5a      	ldr	r3, [pc, #360]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d1e:	2205      	movs	r2, #5
 8001d20:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board1_Turn_Right();
 8001d24:	f7ff ff48 	bl	8001bb8 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 8001d28:	4b57      	ldr	r3, [pc, #348]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d30:	e0a1      	b.n	8001e76 <Board1_Emergency_sonar_routine+0x1f2>
        } else if (Board1_DW.global_state.stateB2.sonar1 >
 8001d32:	4b55      	ldr	r3, [pc, #340]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d34:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
                   Board1_DW.distance_threshold) {
 8001d38:	4b53      	ldr	r3, [pc, #332]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d3a:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
        } else if (Board1_DW.global_state.stateB2.sonar1 >
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d90a      	bls.n	8001d58 <Board1_Emergency_sonar_routine+0xd4>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001d42:	4b51      	ldr	r3, [pc, #324]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d44:	2204      	movs	r2, #4
 8001d46:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board1_Turn_Left();
 8001d4a:	f7ff ff17 	bl	8001b7c <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8001d4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d56:	e08e      	b.n	8001e76 <Board1_Emergency_sonar_routine+0x1f2>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d58:	4b4b      	ldr	r3, [pc, #300]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8001d60:	4b49      	ldr	r3, [pc, #292]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d62:	2208      	movs	r2, #8
 8001d64:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      break;
 8001d68:	e085      	b.n	8001e76 <Board1_Emergency_sonar_routine+0x1f2>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d6a:	4b47      	ldr	r3, [pc, #284]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
      Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8001d72:	4b45      	ldr	r3, [pc, #276]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d74:	2208      	movs	r2, #8
 8001d76:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      break;
 8001d7a:	e081      	b.n	8001e80 <Board1_Emergency_sonar_routine+0x1fc>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d7c:	4b42      	ldr	r3, [pc, #264]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
      Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8001d84:	4b40      	ldr	r3, [pc, #256]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d86:	2208      	movs	r2, #8
 8001d88:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      break;
 8001d8c:	e078      	b.n	8001e80 <Board1_Emergency_sonar_routine+0x1fc>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001d8e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d90:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001d94:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d16e      	bne.n	8001e7a <Board1_Emergency_sonar_routine+0x1f6>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001d9c:	4b3a      	ldr	r3, [pc, #232]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001d9e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001da2:	eeb0 0a67 	vmov.f32	s0, s15
 8001da6:	f7ff ff25 	bl	8001bf4 <Board1_Update_Angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001daa:	4b37      	ldr	r3, [pc, #220]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001dac:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001db0:	eef0 7ae7 	vabs.f32	s15, s15
 8001db4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001e8c <Board1_Emergency_sonar_routine+0x208>
 8001db8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc0:	db14      	blt.n	8001dec <Board1_Emergency_sonar_routine+0x168>
          Board1_DW.angle = 0.0F;
 8001dc2:	4b31      	ldr	r3, [pc, #196]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001dcc:	4b2e      	ldr	r3, [pc, #184]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8001dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001dd8:	2202      	movs	r2, #2
 8001dda:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board1_Stop_Motors();
 8001dde:	f7ff ff33 	bl	8001c48 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8001de2:	4b29      	ldr	r3, [pc, #164]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001dea:	e046      	b.n	8001e7a <Board1_Emergency_sonar_routine+0x1f6>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001dec:	4b26      	ldr	r3, [pc, #152]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001dee:	2204      	movs	r2, #4
 8001df0:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board1_Turn_Left();
 8001df4:	f7ff fec2 	bl	8001b7c <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8001df8:	4b23      	ldr	r3, [pc, #140]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e00:	e03b      	b.n	8001e7a <Board1_Emergency_sonar_routine+0x1f6>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001e02:	4b21      	ldr	r3, [pc, #132]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e08:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d136      	bne.n	8001e7e <Board1_Emergency_sonar_routine+0x1fa>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001e10:	4b1d      	ldr	r3, [pc, #116]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e12:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001e16:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1a:	f7ff feeb 	bl	8001bf4 <Board1_Update_Angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e20:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001e24:	eef0 7ae7 	vabs.f32	s15, s15
 8001e28:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001e8c <Board1_Emergency_sonar_routine+0x208>
 8001e2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e34:	db14      	blt.n	8001e60 <Board1_Emergency_sonar_routine+0x1dc>
          Board1_DW.angle = 0.0F;
 8001e36:	4b14      	ldr	r3, [pc, #80]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e38:	f04f 0200 	mov.w	r2, #0
 8001e3c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001e40:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 8001e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board1_Stop_Motors();
 8001e52:	f7ff fef9 	bl	8001c48 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8001e56:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e5e:	e00e      	b.n	8001e7e <Board1_Emergency_sonar_routine+0x1fa>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001e60:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e62:	2205      	movs	r2, #5
 8001e64:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board1_Turn_Right();
 8001e68:	f7ff fea6 	bl	8001bb8 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 8001e6c:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <Board1_Emergency_sonar_routine+0x204>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e74:	e003      	b.n	8001e7e <Board1_Emergency_sonar_routine+0x1fa>
      break;
 8001e76:	bf00      	nop
 8001e78:	e002      	b.n	8001e80 <Board1_Emergency_sonar_routine+0x1fc>
      break;
 8001e7a:	bf00      	nop
 8001e7c:	e000      	b.n	8001e80 <Board1_Emergency_sonar_routine+0x1fc>
      break;
 8001e7e:	bf00      	nop
}
 8001e80:	bf00      	nop
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000244 	.word	0x20000244
 8001e8c:	42340000 	.word	0x42340000

08001e90 <Board1_Near_Obstacle>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Near_Obstacle(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  if (Board1_DW.global_state.obs_detection) {
 8001e94:	4b1a      	ldr	r3, [pc, #104]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001e96:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d004      	beq.n	8001ea8 <Board1_Near_Obstacle+0x18>
    Board1_DW.distance_threshold = Board1_IMM_DISTANCE;
 8001e9e:	4b18      	ldr	r3, [pc, #96]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001ea0:	2246      	movs	r2, #70	@ 0x46
 8001ea2:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
 8001ea6:	e003      	b.n	8001eb0 <Board1_Near_Obstacle+0x20>
  } else {
    Board1_DW.distance_threshold = Board1_PROTECTION_DISTANCE;
 8001ea8:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001eaa:	2228      	movs	r2, #40	@ 0x28
 8001eac:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
  }

  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001eb0:	4b13      	ldr	r3, [pc, #76]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001eb2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001eb6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d119      	bne.n	8001ef2 <Board1_Near_Obstacle+0x62>
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 8001ebe:	4b10      	ldr	r3, [pc, #64]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001ec0:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8001ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001ec6:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d90f      	bls.n	8001eee <Board1_Near_Obstacle+0x5e>
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 8001ece:	4b0c      	ldr	r3, [pc, #48]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001ed0:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8001ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001ed6:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d907      	bls.n	8001eee <Board1_Near_Obstacle+0x5e>
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_DW.distance_threshold));
 8001ede:	4b08      	ldr	r3, [pc, #32]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001ee0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8001ee4:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <Board1_Near_Obstacle+0x70>)
 8001ee6:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d801      	bhi.n	8001ef2 <Board1_Near_Obstacle+0x62>
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e000      	b.n	8001ef4 <Board1_Near_Obstacle+0x64>
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	20000244 	.word	0x20000244

08001f04 <Board1_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_B_Pressed(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001f08:	4b0c      	ldr	r3, [pc, #48]	@ (8001f3c <Board1_Stop_B_Pressed+0x38>)
 8001f0a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button3 &&
 8001f0e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d10b      	bne.n	8001f2e <Board1_Stop_B_Pressed+0x2a>
 8001f16:	4b09      	ldr	r3, [pc, #36]	@ (8001f3c <Board1_Stop_B_Pressed+0x38>)
 8001f18:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d006      	beq.n	8001f2e <Board1_Stop_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001f20:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <Board1_Stop_B_Pressed+0x38>)
 8001f22:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button3 &&
 8001f26:	2b05      	cmp	r3, #5
 8001f28:	d901      	bls.n	8001f2e <Board1_Stop_B_Pressed+0x2a>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <Board1_Stop_B_Pressed+0x2c>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	20000244 	.word	0x20000244

08001f40 <Board1_Process_Evasive_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_Evasive_Commands(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
  int32_T steering_dir;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 8001f46:	4b76      	ldr	r3, [pc, #472]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 8001f48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001f4c:	ee07 3a90 	vmov	s15, r3
 8001f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f54:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002124 <Board1_Process_Evasive_Commands+0x1e4>
 8001f58:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001f5c:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8002124 <Board1_Process_Evasive_Commands+0x1e4>
 8001f60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f64:	edc7 7a01 	vstr	s15, [r7, #4]
              Board1_CENTER) / Board1_CENTER;
  switch (Board1_DW.global_state.mov_obs) {
 8001f68:	4b6d      	ldr	r3, [pc, #436]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 8001f6a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d004      	beq.n	8001f7c <Board1_Process_Evasive_Commands+0x3c>
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d106      	bne.n	8001f84 <Board1_Process_Evasive_Commands+0x44>
   case MOVING_FROM_RIGHT:
    steering_dir = 1;
 8001f76:	2301      	movs	r3, #1
 8001f78:	60fb      	str	r3, [r7, #12]
    break;
 8001f7a:	e006      	b.n	8001f8a <Board1_Process_Evasive_Commands+0x4a>

   case MOVING_FROM_LEFT:
    steering_dir = -1;
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f80:	60fb      	str	r3, [r7, #12]
    break;
 8001f82:	e002      	b.n	8001f8a <Board1_Process_Evasive_Commands+0x4a>

   default:
    steering_dir = 1;
 8001f84:	2301      	movs	r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
    break;
 8001f88:	bf00      	nop
  }

  forward = throttle * (real32_T)Board1_DW.global_state.max_vel;
 8001f8a:	4b65      	ldr	r3, [pc, #404]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 8001f8c:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8001f90:	ee07 3a90 	vmov	s15, r3
 8001f94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f98:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa0:	edc7 7a02 	vstr	s15, [r7, #8]
  throttle = fabsf(throttle);
 8001fa4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fa8:	eef0 7ae7 	vabs.f32	s15, s15
 8001fac:	edc7 7a01 	vstr	s15, [r7, #4]
  turn = (0.3F * throttle + Board1_MIN_TURN_SCALE_EVASIVE) * (real32_T)
 8001fb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fb4:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8002128 <Board1_Process_Evasive_Commands+0x1e8>
 8001fb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fbc:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 800212c <Board1_Process_Evasive_Commands+0x1ec>
 8001fc0:	ee37 7a87 	vadd.f32	s14, s15, s14
    (steering_dir * Board1_DW.global_state.max_vel);
 8001fc4:	4b56      	ldr	r3, [pc, #344]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 8001fc6:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8001fca:	461a      	mov	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	fb02 f303 	mul.w	r3, r2, r3
  turn = (0.3F * throttle + Board1_MIN_TURN_SCALE_EVASIVE) * (real32_T)
 8001fd2:	ee07 3a90 	vmov	s15, r3
 8001fd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fde:	edc7 7a00 	vstr	s15, [r7]
  if (throttle >= Board1_PURE_TURN_EPS) {
 8001fe2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fe6:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002130 <Board1_Process_Evasive_Commands+0x1f0>
 8001fea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff2:	db35      	blt.n	8002060 <Board1_Process_Evasive_Commands+0x120>
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 8001ff4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ff8:	eef0 7ae7 	vabs.f32	s15, s15
 8001ffc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8002134 <Board1_Process_Evasive_Commands+0x1f4>
 8002000:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002004:	edc7 7a01 	vstr	s15, [r7, #4]
    if (fabsf(turn) > throttle) {
 8002008:	edd7 7a00 	vldr	s15, [r7]
 800200c:	eef0 7ae7 	vabs.f32	s15, s15
 8002010:	ed97 7a01 	vldr	s14, [r7, #4]
 8002014:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800201c:	d520      	bpl.n	8002060 <Board1_Process_Evasive_Commands+0x120>
      if (turn < 0.0F) {
 800201e:	edd7 7a00 	vldr	s15, [r7]
 8002022:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202a:	d503      	bpl.n	8002034 <Board1_Process_Evasive_Commands+0xf4>
        steering_dir = -1;
 800202c:	f04f 33ff 	mov.w	r3, #4294967295
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	e00a      	b.n	800204a <Board1_Process_Evasive_Commands+0x10a>
      } else {
        steering_dir = (turn > 0.0F);
 8002034:	edd7 7a00 	vldr	s15, [r7]
 8002038:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800203c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002040:	bfcc      	ite	gt
 8002042:	2301      	movgt	r3, #1
 8002044:	2300      	movle	r3, #0
 8002046:	b2db      	uxtb	r3, r3
 8002048:	60fb      	str	r3, [r7, #12]
      }

      turn = (real32_T)steering_dir * throttle;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	ee07 3a90 	vmov	s15, r3
 8002050:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002054:	ed97 7a01 	vldr	s14, [r7, #4]
 8002058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205c:	edc7 7a00 	vstr	s15, [r7]
    }
  }

  throttle = forward + turn;
 8002060:	ed97 7a02 	vldr	s14, [r7, #8]
 8002064:	edd7 7a00 	vldr	s15, [r7]
 8002068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800206c:	edc7 7a01 	vstr	s15, [r7, #4]
  forward -= turn;
 8002070:	ed97 7a02 	vldr	s14, [r7, #8]
 8002074:	edd7 7a00 	vldr	s15, [r7]
 8002078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800207c:	edc7 7a02 	vstr	s15, [r7, #8]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002080:	edd7 7a01 	vldr	s15, [r7, #4]
 8002084:	eeb0 7ae7 	vabs.f32	s14, s15
 8002088:	edd7 7a02 	vldr	s15, [r7, #8]
 800208c:	eef0 7ae7 	vabs.f32	s15, s15
 8002090:	eef0 0a67 	vmov.f32	s1, s15
 8002094:	eeb0 0a47 	vmov.f32	s0, s14
 8002098:	f015 fa74 	bl	8017584 <fmaxf>
 800209c:	ed87 0a00 	vstr	s0, [r7]
  if (turn > Board1_DW.global_state.max_vel) {
 80020a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 80020a2:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 80020a6:	ee07 3a90 	vmov	s15, r3
 80020aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ae:	ed97 7a00 	vldr	s14, [r7]
 80020b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ba:	dd1c      	ble.n	80020f6 <Board1_Process_Evasive_Commands+0x1b6>
    turn = (real32_T)Board1_DW.global_state.max_vel / turn;
 80020bc:	4b18      	ldr	r3, [pc, #96]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 80020be:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 80020c2:	ee07 3a90 	vmov	s15, r3
 80020c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020ca:	ed97 7a00 	vldr	s14, [r7]
 80020ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020d2:	edc7 7a00 	vstr	s15, [r7]
    throttle *= turn;
 80020d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80020da:	edd7 7a00 	vldr	s15, [r7]
 80020de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020e2:	edc7 7a01 	vstr	s15, [r7, #4]
    forward *= turn;
 80020e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80020ea:	edd7 7a00 	vldr	s15, [r7]
 80020ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f2:	edc7 7a02 	vstr	s15, [r7, #8]
  }

  Board1_DW.decision.rif_FA = throttle;
 80020f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 80020fe:	4a08      	ldr	r2, [pc, #32]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 8002106:	4a06      	ldr	r2, [pc, #24]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 800210e:	4a04      	ldr	r2, [pc, #16]	@ (8002120 <Board1_Process_Evasive_Commands+0x1e0>)
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002116:	bf00      	nop
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000244 	.word	0x20000244
 8002124:	437f0000 	.word	0x437f0000
 8002128:	3e99999a 	.word	0x3e99999a
 800212c:	3e4ccccd 	.word	0x3e4ccccd
 8002130:	3c23d70a 	.word	0x3c23d70a
 8002134:	3eb33333 	.word	0x3eb33333

08002138 <Board1_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Moving_Forward(void)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA > Board1_STOP_THRESHOLD);
 800213e:	4b23      	ldr	r3, [pc, #140]	@ (80021cc <Board1_Is_Rover_Moving_Forward+0x94>)
 8002140:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002144:	2b01      	cmp	r3, #1
 8002146:	bfcc      	ite	gt
 8002148:	2301      	movgt	r3, #1
 800214a:	2300      	movle	r3, #0
 800214c:	b2db      	uxtb	r3, r3
 800214e:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB > Board1_STOP_THRESHOLD);
 8002150:	4b1e      	ldr	r3, [pc, #120]	@ (80021cc <Board1_Is_Rover_Moving_Forward+0x94>)
 8002152:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8002156:	2b01      	cmp	r3, #1
 8002158:	bfcc      	ite	gt
 800215a:	2301      	movgt	r3, #1
 800215c:	2300      	movle	r3, #0
 800215e:	b2db      	uxtb	r3, r3
 8002160:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA > Board1_STOP_THRESHOLD);
 8002162:	4b1a      	ldr	r3, [pc, #104]	@ (80021cc <Board1_Is_Rover_Moving_Forward+0x94>)
 8002164:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8002168:	2b01      	cmp	r3, #1
 800216a:	bfcc      	ite	gt
 800216c:	2301      	movgt	r3, #1
 800216e:	2300      	movle	r3, #0
 8002170:	b2db      	uxtb	r3, r3
 8002172:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB > Board1_STOP_THRESHOLD);
 8002174:	4b15      	ldr	r3, [pc, #84]	@ (80021cc <Board1_Is_Rover_Moving_Forward+0x94>)
 8002176:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800217a:	2b01      	cmp	r3, #1
 800217c:	bfcc      	ite	gt
 800217e:	2301      	movgt	r3, #1
 8002180:	2300      	movle	r3, #0
 8002182:	b2db      	uxtb	r3, r3
 8002184:	71fb      	strb	r3, [r7, #7]
  y = true;
 8002186:	2301      	movs	r3, #1
 8002188:	72bb      	strb	r3, [r7, #10]
  k = 0;
 800218a:	2300      	movs	r3, #0
 800218c:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 800218e:	2300      	movs	r3, #0
 8002190:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8002192:	e00d      	b.n	80021b0 <Board1_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 8002194:	1d3a      	adds	r2, r7, #4
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4413      	add	r3, r2
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d104      	bne.n	80021aa <Board1_Is_Rover_Moving_Forward+0x72>
      y = false;
 80021a0:	2300      	movs	r3, #0
 80021a2:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 80021a4:	2301      	movs	r3, #1
 80021a6:	72fb      	strb	r3, [r7, #11]
 80021a8:	e002      	b.n	80021b0 <Board1_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	3301      	adds	r3, #1
 80021ae:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 80021b0:	7afb      	ldrb	r3, [r7, #11]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d102      	bne.n	80021bc <Board1_Is_Rover_Moving_Forward+0x84>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	ddeb      	ble.n	8002194 <Board1_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 80021bc:	7abb      	ldrb	r3, [r7, #10]
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	20000244 	.word	0x20000244

080021d0 <Board1_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_S_Routine(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.global_state.obs_detection) {
 80021d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 80021d8:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d004      	beq.n	80021ea <Board1_Emergency_S_Routine+0x1a>
    Board1_DW.distance_threshold = Board1_IMM_DISTANCE;
 80021e0:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 80021e2:	2246      	movs	r2, #70	@ 0x46
 80021e4:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
 80021e8:	e003      	b.n	80021f2 <Board1_Emergency_S_Routine+0x22>
  } else {
    Board1_DW.distance_threshold = Board1_PROTECTION_DISTANCE;
 80021ea:	4b17      	ldr	r3, [pc, #92]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 80021ec:	2228      	movs	r2, #40	@ 0x28
 80021ee:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
  }

  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80021f2:	4b15      	ldr	r3, [pc, #84]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 80021f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80021f8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d11c      	bne.n	800223a <Board1_Emergency_S_Routine+0x6a>
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 8002200:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 8002202:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 8002208:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800220c:	429a      	cmp	r2, r3
 800220e:	d90f      	bls.n	8002230 <Board1_Emergency_S_Routine+0x60>
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 8002210:	4b0d      	ldr	r3, [pc, #52]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 8002212:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8002216:	4b0c      	ldr	r3, [pc, #48]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 8002218:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 800221c:	429a      	cmp	r2, r3
 800221e:	d907      	bls.n	8002230 <Board1_Emergency_S_Routine+0x60>
       (Board1_DW.global_state.stateB2.sonar3 <= Board1_DW.distance_threshold)))
 8002220:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 8002222:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002226:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <Board1_Emergency_S_Routine+0x78>)
 8002228:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 800222c:	429a      	cmp	r2, r3
 800222e:	d804      	bhi.n	800223a <Board1_Emergency_S_Routine+0x6a>
  {
    y = Board1_Is_Rover_Moving_Forward();
 8002230:	f7ff ff82 	bl	8002138 <Board1_Is_Rover_Moving_Forward>
 8002234:	4603      	mov	r3, r0
 8002236:	71fb      	strb	r3, [r7, #7]
 8002238:	e001      	b.n	800223e <Board1_Emergency_S_Routine+0x6e>
  } else {
    y = false;
 800223a:	2300      	movs	r3, #0
 800223c:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800223e:	79fb      	ldrb	r3, [r7, #7]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000244 	.word	0x20000244

0800224c <Board1_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_R_Routine(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002252:	4b11      	ldr	r3, [pc, #68]	@ (8002298 <Board1_Mov_Obs_R_Routine+0x4c>)
 8002254:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002258:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800225c:	4293      	cmp	r3, r2
 800225e:	d113      	bne.n	8002288 <Board1_Mov_Obs_R_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002260:	4b0d      	ldr	r3, [pc, #52]	@ (8002298 <Board1_Mov_Obs_R_Routine+0x4c>)
 8002262:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002266:	2b02      	cmp	r3, #2
 8002268:	d10e      	bne.n	8002288 <Board1_Mov_Obs_R_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800226a:	f7ff ff65 	bl	8002138 <Board1_Is_Rover_Moving_Forward>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d006      	beq.n	8002282 <Board1_Mov_Obs_R_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 8002274:	4b08      	ldr	r3, [pc, #32]	@ (8002298 <Board1_Mov_Obs_R_Routine+0x4c>)
 8002276:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board1_Is_Rover_Moving_Forward() &&
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <Board1_Mov_Obs_R_Routine+0x36>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <Board1_Mov_Obs_R_Routine+0x38>
 8002282:	2300      	movs	r3, #0
 8002284:	71fb      	strb	r3, [r7, #7]
 8002286:	e001      	b.n	800228c <Board1_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 8002288:	2300      	movs	r3, #0
 800228a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800228c:	79fb      	ldrb	r3, [r7, #7]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000244 	.word	0x20000244

0800229c <Board1_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_L_Routine(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80022a2:	4b11      	ldr	r3, [pc, #68]	@ (80022e8 <Board1_Mov_Obs_L_Routine+0x4c>)
 80022a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80022a8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d113      	bne.n	80022d8 <Board1_Mov_Obs_L_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 80022b0:	4b0d      	ldr	r3, [pc, #52]	@ (80022e8 <Board1_Mov_Obs_L_Routine+0x4c>)
 80022b2:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d10e      	bne.n	80022d8 <Board1_Mov_Obs_L_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 80022ba:	f7ff ff3d 	bl	8002138 <Board1_Is_Rover_Moving_Forward>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d006      	beq.n	80022d2 <Board1_Mov_Obs_L_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 80022c4:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <Board1_Mov_Obs_L_Routine+0x4c>)
 80022c6:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board1_Is_Rover_Moving_Forward() &&
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <Board1_Mov_Obs_L_Routine+0x36>
 80022ce:	2301      	movs	r3, #1
 80022d0:	e000      	b.n	80022d4 <Board1_Mov_Obs_L_Routine+0x38>
 80022d2:	2300      	movs	r3, #0
 80022d4:	71fb      	strb	r3, [r7, #7]
 80022d6:	e001      	b.n	80022dc <Board1_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 80022d8:	2300      	movs	r3, #0
 80022da:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80022dc:	79fb      	ldrb	r3, [r7, #7]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000244 	.word	0x20000244

080022ec <Board1_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_Slow_Routine(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80022f2:	4b18      	ldr	r3, [pc, #96]	@ (8002354 <Board1_Stop_Slow_Routine+0x68>)
 80022f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80022f8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d121      	bne.n	8002344 <Board1_Stop_Slow_Routine+0x58>
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 8002300:	4b14      	ldr	r3, [pc, #80]	@ (8002354 <Board1_Stop_Slow_Routine+0x68>)
 8002302:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002306:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800230a:	d80c      	bhi.n	8002326 <Board1_Stop_Slow_Routine+0x3a>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 800230c:	f7ff ff14 	bl	8002138 <Board1_Is_Rover_Moving_Forward>
 8002310:	4603      	mov	r3, r0
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 8002312:	2b00      	cmp	r3, #0
 8002314:	d007      	beq.n	8002326 <Board1_Stop_Slow_Routine+0x3a>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 8002316:	4b0f      	ldr	r3, [pc, #60]	@ (8002354 <Board1_Stop_Slow_Routine+0x68>)
 8002318:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800231c:	2b00      	cmp	r3, #0
 800231e:	d002      	beq.n	8002326 <Board1_Stop_Slow_Routine+0x3a>
    {
      y = true;
 8002320:	2301      	movs	r3, #1
 8002322:	71fb      	strb	r3, [r7, #7]
 8002324:	e010      	b.n	8002348 <Board1_Stop_Slow_Routine+0x5c>
    } else {
      y = (Board1_DW.global_state.stateB2.button3 &&
 8002326:	4b0b      	ldr	r3, [pc, #44]	@ (8002354 <Board1_Stop_Slow_Routine+0x68>)
 8002328:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800232c:	2b00      	cmp	r3, #0
 800232e:	d006      	beq.n	800233e <Board1_Stop_Slow_Routine+0x52>
           (Board1_DW.global_state.stateB2.controller_battery >
 8002330:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <Board1_Stop_Slow_Routine+0x68>)
 8002332:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      y = (Board1_DW.global_state.stateB2.button3 &&
 8002336:	2b05      	cmp	r3, #5
 8002338:	d901      	bls.n	800233e <Board1_Stop_Slow_Routine+0x52>
 800233a:	2301      	movs	r3, #1
 800233c:	e000      	b.n	8002340 <Board1_Stop_Slow_Routine+0x54>
 800233e:	2300      	movs	r3, #0
 8002340:	71fb      	strb	r3, [r7, #7]
 8002342:	e001      	b.n	8002348 <Board1_Stop_Slow_Routine+0x5c>
            Board1_LOW_CONTROLLER_BATTERY));
    }
  } else {
    y = false;
 8002344:	2300      	movs	r3, #0
 8002346:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002348:	79fb      	ldrb	r3, [r7, #7]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000244 	.word	0x20000244

08002358 <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 800235c:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <Low_Controller_Battery_Routine+0x30>)
 800235e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002362:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002366:	4293      	cmp	r3, r2
 8002368:	d106      	bne.n	8002378 <Low_Controller_Battery_Routine+0x20>
    (Board1_DW.global_state.stateB2.controller_battery <=
 800236a:	4b07      	ldr	r3, [pc, #28]	@ (8002388 <Low_Controller_Battery_Routine+0x30>)
 800236c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002370:	2b05      	cmp	r3, #5
 8002372:	d801      	bhi.n	8002378 <Low_Controller_Battery_Routine+0x20>
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <Low_Controller_Battery_Routine+0x22>
 8002378:	2300      	movs	r3, #0
 800237a:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 800237c:	4618      	mov	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	20000244 	.word	0x20000244

0800238c <Board1_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Spec_Retro_Routine(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002390:	4b0c      	ldr	r3, [pc, #48]	@ (80023c4 <Board1_Spec_Retro_Routine+0x38>)
 8002392:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
 8002396:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800239a:	4293      	cmp	r3, r2
 800239c:	d10b      	bne.n	80023b6 <Board1_Spec_Retro_Routine+0x2a>
 800239e:	4b09      	ldr	r3, [pc, #36]	@ (80023c4 <Board1_Spec_Retro_Routine+0x38>)
 80023a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80023a4:	2bfe      	cmp	r3, #254	@ 0xfe
 80023a6:	d806      	bhi.n	80023b6 <Board1_Spec_Retro_Routine+0x2a>
    Board1_DW.global_state.spc_retro;
 80023a8:	4b06      	ldr	r3, [pc, #24]	@ (80023c4 <Board1_Spec_Retro_Routine+0x38>)
 80023aa:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <Board1_Spec_Retro_Routine+0x2a>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <Board1_Spec_Retro_Routine+0x2c>
 80023b6:	2300      	movs	r3, #0
 80023b8:	b2db      	uxtb	r3, r3
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	20000244 	.word	0x20000244

080023c8 <Board1_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stationary_Obs_Routine(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80023ce:	4b14      	ldr	r3, [pc, #80]	@ (8002420 <Board1_Stationary_Obs_Routine+0x58>)
 80023d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80023d4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80023d8:	4293      	cmp	r3, r2
 80023da:	d119      	bne.n	8002410 <Board1_Stationary_Obs_Routine+0x48>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 80023dc:	f7ff fb00 	bl	80019e0 <Board1_Is_Rover_Stationary>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d011      	beq.n	800240a <Board1_Stationary_Obs_Routine+0x42>
 80023e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002420 <Board1_Stationary_Obs_Routine+0x58>)
 80023e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80023ec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80023f0:	d80b      	bhi.n	800240a <Board1_Stationary_Obs_Routine+0x42>
           <= Board1_MAX_DISTANCE) &&
          (Board1_DW.global_state.stateB2.controller_y > Board1_CONTROLLER_ZERO)
 80023f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002420 <Board1_Stationary_Obs_Routine+0x58>)
 80023f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
           <= Board1_MAX_DISTANCE) &&
 80023f8:	2bff      	cmp	r3, #255	@ 0xff
 80023fa:	d906      	bls.n	800240a <Board1_Stationary_Obs_Routine+0x42>
          && Board1_DW.global_state.obs_detection));
 80023fc:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <Board1_Stationary_Obs_Routine+0x58>)
 80023fe:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <Board1_Stationary_Obs_Routine+0x42>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 8002406:	2301      	movs	r3, #1
 8002408:	e000      	b.n	800240c <Board1_Stationary_Obs_Routine+0x44>
 800240a:	2300      	movs	r3, #0
 800240c:	71fb      	strb	r3, [r7, #7]
 800240e:	e001      	b.n	8002414 <Board1_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 8002410:	2300      	movs	r3, #0
 8002412:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002414:	79fb      	ldrb	r3, [r7, #7]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000244 	.word	0x20000244

08002424 <Board1_Process_User_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_User_Commands(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 800242a:	4b6e      	ldr	r3, [pc, #440]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 800242c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002430:	ee07 3a90 	vmov	s15, r3
 8002434:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002438:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 80025e8 <Board1_Process_User_Commands+0x1c4>
 800243c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002440:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80025e8 <Board1_Process_User_Commands+0x1c4>
 8002444:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002448:	edc7 7a02 	vstr	s15, [r7, #8]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)Board1_DW.global_state.max_vel;
 800244c:	4b65      	ldr	r3, [pc, #404]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 800244e:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002452:	ee07 3a90 	vmov	s15, r3
 8002456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800245a:	ed97 7a02 	vldr	s14, [r7, #8]
 800245e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002462:	edc7 7a03 	vstr	s15, [r7, #12]
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002466:	4b5f      	ldr	r3, [pc, #380]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 8002468:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002474:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80025e8 <Board1_Process_User_Commands+0x1c4>
 8002478:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board1_CENTER * (real32_T)Board1_DW.global_state.max_vel;
 800247c:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 80025e8 <Board1_Process_User_Commands+0x1c4>
 8002480:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002484:	4b57      	ldr	r3, [pc, #348]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 8002486:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eef8 7a67 	vcvt.f32.u32	s15, s15
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002496:	edc7 7a01 	vstr	s15, [r7, #4]
  if (fabsf(throttle) < Board1_PURE_TURN_EPS) {
 800249a:	edd7 7a02 	vldr	s15, [r7, #8]
 800249e:	eef0 7ae7 	vabs.f32	s15, s15
 80024a2:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80025ec <Board1_Process_User_Commands+0x1c8>
 80024a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ae:	d503      	bpl.n	80024b8 <Board1_Process_User_Commands+0x94>
    forward = 0.0F;
 80024b0:	f04f 0300 	mov.w	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	e035      	b.n	8002524 <Board1_Process_User_Commands+0x100>
  } else {
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 80024b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80024bc:	eef0 7ae7 	vabs.f32	s15, s15
 80024c0:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80025f0 <Board1_Process_User_Commands+0x1cc>
 80024c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c8:	edc7 7a02 	vstr	s15, [r7, #8]
    if (fabsf(turn) > throttle) {
 80024cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80024d0:	eef0 7ae7 	vabs.f32	s15, s15
 80024d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80024d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e0:	d520      	bpl.n	8002524 <Board1_Process_User_Commands+0x100>
      int32_T tmp;
      if (turn < 0.0F) {
 80024e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80024e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ee:	d503      	bpl.n	80024f8 <Board1_Process_User_Commands+0xd4>
        tmp = -1;
 80024f0:	f04f 33ff 	mov.w	r3, #4294967295
 80024f4:	603b      	str	r3, [r7, #0]
 80024f6:	e00a      	b.n	800250e <Board1_Process_User_Commands+0xea>
      } else {
        tmp = (turn > 0.0F);
 80024f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80024fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002504:	bfcc      	ite	gt
 8002506:	2301      	movgt	r3, #1
 8002508:	2300      	movle	r3, #0
 800250a:	b2db      	uxtb	r3, r3
 800250c:	603b      	str	r3, [r7, #0]
      }

      turn = (real32_T)tmp * throttle;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	ee07 3a90 	vmov	s15, r3
 8002514:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002518:	ed97 7a02 	vldr	s14, [r7, #8]
 800251c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002520:	edc7 7a01 	vstr	s15, [r7, #4]
    }
  }

  throttle = forward + turn;
 8002524:	ed97 7a03 	vldr	s14, [r7, #12]
 8002528:	edd7 7a01 	vldr	s15, [r7, #4]
 800252c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002530:	edc7 7a02 	vstr	s15, [r7, #8]
  forward -= turn;
 8002534:	ed97 7a03 	vldr	s14, [r7, #12]
 8002538:	edd7 7a01 	vldr	s15, [r7, #4]
 800253c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002540:	edc7 7a03 	vstr	s15, [r7, #12]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002544:	edd7 7a02 	vldr	s15, [r7, #8]
 8002548:	eeb0 7ae7 	vabs.f32	s14, s15
 800254c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002550:	eef0 7ae7 	vabs.f32	s15, s15
 8002554:	eef0 0a67 	vmov.f32	s1, s15
 8002558:	eeb0 0a47 	vmov.f32	s0, s14
 800255c:	f015 f812 	bl	8017584 <fmaxf>
 8002560:	ed87 0a01 	vstr	s0, [r7, #4]
  if (turn > Board1_DW.global_state.max_vel) {
 8002564:	4b1f      	ldr	r3, [pc, #124]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 8002566:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 800256a:	ee07 3a90 	vmov	s15, r3
 800256e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002572:	ed97 7a01 	vldr	s14, [r7, #4]
 8002576:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800257a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800257e:	dd1c      	ble.n	80025ba <Board1_Process_User_Commands+0x196>
    turn = (real32_T)Board1_DW.global_state.max_vel / turn;
 8002580:	4b18      	ldr	r3, [pc, #96]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 8002582:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002586:	ee07 3a90 	vmov	s15, r3
 800258a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800258e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002596:	edc7 7a01 	vstr	s15, [r7, #4]
    throttle *= turn;
 800259a:	ed97 7a02 	vldr	s14, [r7, #8]
 800259e:	edd7 7a01 	vldr	s15, [r7, #4]
 80025a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a6:	edc7 7a02 	vstr	s15, [r7, #8]
    forward *= turn;
 80025aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80025ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80025b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b6:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  Board1_DW.decision.rif_FA = throttle;
 80025ba:	4a0a      	ldr	r2, [pc, #40]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 80025c2:	4a08      	ldr	r2, [pc, #32]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 80025ca:	4a06      	ldr	r2, [pc, #24]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 80025d2:	4a04      	ldr	r2, [pc, #16]	@ (80025e4 <Board1_Process_User_Commands+0x1c0>)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80025da:	bf00      	nop
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20000244 	.word	0x20000244
 80025e8:	437f0000 	.word	0x437f0000
 80025ec:	3c23d70a 	.word	0x3c23d70a
 80025f0:	3eb33333 	.word	0x3eb33333

080025f4 <Board1_Turn_Back>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Back(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_BACK_RPM;
 80025f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <Board1_Turn_Back+0x30>)
 80025fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002628 <Board1_Turn_Back+0x34>)
 80025fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -40.0F;
 8002600:	4b08      	ldr	r3, [pc, #32]	@ (8002624 <Board1_Turn_Back+0x30>)
 8002602:	4a0a      	ldr	r2, [pc, #40]	@ (800262c <Board1_Turn_Back+0x38>)
 8002604:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_BACK_RPM;
 8002608:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <Board1_Turn_Back+0x30>)
 800260a:	4a07      	ldr	r2, [pc, #28]	@ (8002628 <Board1_Turn_Back+0x34>)
 800260c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -40.0F;
 8002610:	4b04      	ldr	r3, [pc, #16]	@ (8002624 <Board1_Turn_Back+0x30>)
 8002612:	4a06      	ldr	r2, [pc, #24]	@ (800262c <Board1_Turn_Back+0x38>)
 8002614:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8002618:	bf00      	nop
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	20000244 	.word	0x20000244
 8002628:	42200000 	.word	0x42200000
 800262c:	c2200000 	.word	0xc2200000

08002630 <Board1_Select_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Select_routine(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8002636:	f7ff fa83 	bl	8001b40 <Board1_Emergency_B_Pressed>
 800263a:	4603      	mov	r3, r0
 800263c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00e      	beq.n	8002662 <Board1_Select_routine+0x32>
    Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002644:	4b76      	ldr	r3, [pc, #472]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002646:	2202      	movs	r2, #2
 8002648:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 800264c:	4b74      	ldr	r3, [pc, #464]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800264e:	2201      	movs	r2, #1
 8002650:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board1_Stop_Motors();
 8002654:	f7ff faf8 	bl	8001c48 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002658:	4b71      	ldr	r3, [pc, #452]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800265a:	2202      	movs	r2, #2
 800265c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 8002660:	e0da      	b.n	8002818 <Board1_Select_routine+0x1e8>
    b = Board1_Emergency_S_Routine();
 8002662:	f7ff fdb5 	bl	80021d0 <Board1_Emergency_S_Routine>
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800266a:	79fb      	ldrb	r3, [r7, #7]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d018      	beq.n	80026a2 <Board1_Select_routine+0x72>
      Board1_DW.is_Normal_voltage_routine = Boar_IN_Emergency_sonar_routine;
 8002670:	4b6b      	ldr	r3, [pc, #428]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002672:	2203      	movs	r2, #3
 8002674:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      Board1_DW.angle = 0.0F;
 8002678:	4b69      	ldr	r3, [pc, #420]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800267a:	f04f 0200 	mov.w	r2, #0
 800267e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board1_DW.prevYaw = 0.0F;
 8002682:	4b67      	ldr	r3, [pc, #412]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 800268c:	4b64      	ldr	r3, [pc, #400]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800268e:	2201      	movs	r2, #1
 8002690:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
      Board1_Stop_Motors();
 8002694:	f7ff fad8 	bl	8001c48 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002698:	4b61      	ldr	r3, [pc, #388]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800269a:	2202      	movs	r2, #2
 800269c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80026a0:	e0ba      	b.n	8002818 <Board1_Select_routine+0x1e8>
      b = Board1_Mov_Obs_R_Routine();
 80026a2:	f7ff fdd3 	bl	800224c <Board1_Mov_Obs_R_Routine>
 80026a6:	4603      	mov	r3, r0
 80026a8:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d018      	beq.n	80026e2 <Board1_Select_routine+0xb2>
        Board1_DW.is_Normal_voltage_routine = IN_Moving_obstacle_from_right_r;
 80026b0:	4b5b      	ldr	r3, [pc, #364]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80026b2:	2206      	movs	r2, #6
 80026b4:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        Board1_DW.angle = 0.0F;
 80026b8:	4b59      	ldr	r3, [pc, #356]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80026ba:	f04f 0200 	mov.w	r2, #0
 80026be:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board1_DW.prevYaw = 0.0F;
 80026c2:	4b57      	ldr	r3, [pc, #348]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80026c4:	f04f 0200 	mov.w	r2, #0
 80026c8:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_m;
 80026cc:	4b54      	ldr	r3, [pc, #336]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
        Board1_Process_Evasive_Commands();
 80026d4:	f7ff fc34 	bl	8001f40 <Board1_Process_Evasive_Commands>
        Board1_DW.decision.brk_mode = NONE;
 80026d8:	4b51      	ldr	r3, [pc, #324]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80026e0:	e09a      	b.n	8002818 <Board1_Select_routine+0x1e8>
        b = Board1_Mov_Obs_L_Routine();
 80026e2:	f7ff fddb 	bl	800229c <Board1_Mov_Obs_L_Routine>
 80026e6:	4603      	mov	r3, r0
 80026e8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d018      	beq.n	8002722 <Board1_Select_routine+0xf2>
          Board1_DW.is_Normal_voltage_routine = IN_Moving_obstacle_from_left_ro;
 80026f0:	4b4b      	ldr	r3, [pc, #300]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80026f2:	2205      	movs	r2, #5
 80026f4:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
          Board1_DW.angle = 0.0F;
 80026f8:	4b49      	ldr	r3, [pc, #292]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8002702:	4b47      	ldr	r3, [pc, #284]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_b;
 800270c:	4b44      	ldr	r3, [pc, #272]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800270e:	2201      	movs	r2, #1
 8002710:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
          Board1_Process_Evasive_Commands();
 8002714:	f7ff fc14 	bl	8001f40 <Board1_Process_Evasive_Commands>
          Board1_DW.decision.brk_mode = NONE;
 8002718:	4b41      	ldr	r3, [pc, #260]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800271a:	2200      	movs	r2, #0
 800271c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002720:	e07a      	b.n	8002818 <Board1_Select_routine+0x1e8>
          b = Board1_Stop_Slow_Routine();
 8002722:	f7ff fde3 	bl	80022ec <Board1_Stop_Slow_Routine>
 8002726:	4603      	mov	r3, r0
 8002728:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d00e      	beq.n	800274e <Board1_Select_routine+0x11e>
            Board1_DW.is_Normal_voltage_routine = Board1_IN_Stop_slow_routine;
 8002730:	4b3b      	ldr	r3, [pc, #236]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002732:	220a      	movs	r2, #10
 8002734:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002738:	4b39      	ldr	r3, [pc, #228]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
            Board1_Stop_Motors();
 8002740:	f7ff fa82 	bl	8001c48 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002744:	4b36      	ldr	r3, [pc, #216]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800274c:	e064      	b.n	8002818 <Board1_Select_routine+0x1e8>
            b = Low_Controller_Battery_Routine();
 800274e:	f7ff fe03 	bl	8002358 <Low_Controller_Battery_Routine>
 8002752:	4603      	mov	r3, r0
 8002754:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00e      	beq.n	800277a <Board1_Select_routine+0x14a>
              Board1_DW.is_Normal_voltage_routine =
 800275c:	4b30      	ldr	r3, [pc, #192]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800275e:	2204      	movs	r2, #4
 8002760:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
              Board1_DW.is_Low_controller_battery_routi =
 8002764:	4b2e      	ldr	r3, [pc, #184]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002766:	2201      	movs	r2, #1
 8002768:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
              Board1_Stop_Motors();
 800276c:	f7ff fa6c 	bl	8001c48 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002770:	4b2b      	ldr	r3, [pc, #172]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002778:	e04e      	b.n	8002818 <Board1_Select_routine+0x1e8>
              b = Board1_Spec_Retro_Routine();
 800277a:	f7ff fe07 	bl	800238c <Board1_Spec_Retro_Routine>
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d01c      	beq.n	80027c2 <Board1_Select_routine+0x192>
                Board1_DW.is_Normal_voltage_routine =
 8002788:	4b25      	ldr	r3, [pc, #148]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800278a:	2209      	movs	r2, #9
 800278c:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                Board1_DW.angle = 0.0F;
 8002790:	4b23      	ldr	r3, [pc, #140]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 800279a:	4b21      	ldr	r3, [pc, #132]	@ (8002820 <Board1_Select_routine+0x1f0>)
 800279c:	f04f 0200 	mov.w	r2, #0
 80027a0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.special_retro_rotating = true;
 80027a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
                Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 80027ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80027ae:	2202      	movs	r2, #2
 80027b0:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
                Board1_Turn_Back();
 80027b4:	f7ff ff1e 	bl	80025f4 <Board1_Turn_Back>
                Board1_DW.decision.brk_mode = NONE;
 80027b8:	4b19      	ldr	r3, [pc, #100]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027c0:	e02a      	b.n	8002818 <Board1_Select_routine+0x1e8>
                b = Board1_Stationary_Obs_Routine();
 80027c2:	f7ff fe01 	bl	80023c8 <Board1_Stationary_Obs_Routine>
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
                if (b) {
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00e      	beq.n	80027ee <Board1_Select_routine+0x1be>
                  Board1_DW.is_Normal_voltage_routine =
 80027d0:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80027d2:	2207      	movs	r2, #7
 80027d4:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                  Board1_DW.is_Not_moving_routine = Board1_IN_Not_moving;
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                  Board1_Stop_Motors();
 80027e0:	f7ff fa32 	bl	8001c48 <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = NORMAL;
 80027e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027ec:	e014      	b.n	8002818 <Board1_Select_routine+0x1e8>
                } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 80027ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80027f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80027f4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d10d      	bne.n	8002818 <Board1_Select_routine+0x1e8>
                  Board1_DW.is_Normal_voltage_routine =
 80027fc:	4b08      	ldr	r3, [pc, #32]	@ (8002820 <Board1_Select_routine+0x1f0>)
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                  Board1_DW.is_Control_controller_routine =
 8002804:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002806:	2201      	movs	r2, #1
 8002808:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                  Board1_Process_User_Commands();
 800280c:	f7ff fe0a 	bl	8002424 <Board1_Process_User_Commands>
                  Board1_DW.decision.brk_mode = NONE;
 8002810:	4b03      	ldr	r3, [pc, #12]	@ (8002820 <Board1_Select_routine+0x1f0>)
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20000244 	.word	0x20000244

08002824 <Board1_Special_retro_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Special_retro_routine(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 800282a:	f7ff f989 	bl	8001b40 <Board1_Emergency_B_Pressed>
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d016      	beq.n	8002866 <Board1_Special_retro_routine+0x42>
    Board1_DW.special_retro_rotating = false;
 8002838:	4b4a      	ldr	r3, [pc, #296]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800283a:	2200      	movs	r2, #0
 800283c:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
    Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002840:	4b48      	ldr	r3, [pc, #288]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002848:	4b46      	ldr	r3, [pc, #280]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800284a:	2202      	movs	r2, #2
 800284c:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002850:	4b44      	ldr	r3, [pc, #272]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 8002852:	2201      	movs	r2, #1
 8002854:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board1_Stop_Motors();
 8002858:	f7ff f9f6 	bl	8001c48 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 800285c:	4b41      	ldr	r3, [pc, #260]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800285e:	2202      	movs	r2, #2
 8002860:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8002864:	e079      	b.n	800295a <Board1_Special_retro_routine+0x136>
    b = Board1_Stop_B_Pressed();
 8002866:	f7ff fb4d 	bl	8001f04 <Board1_Stop_B_Pressed>
 800286a:	4603      	mov	r3, r0
 800286c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d016      	beq.n	80028a2 <Board1_Special_retro_routine+0x7e>
      Board1_DW.special_retro_rotating = false;
 8002874:	4b3b      	ldr	r3, [pc, #236]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 8002876:	2200      	movs	r2, #0
 8002878:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
      Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 800287c:	4b39      	ldr	r3, [pc, #228]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_DW.is_Normal_voltage_routine = Board1_IN_Stop_slow_routine;
 8002884:	4b37      	ldr	r3, [pc, #220]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 8002886:	220a      	movs	r2, #10
 8002888:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 800288c:	4b35      	ldr	r3, [pc, #212]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
      Board1_Stop_Motors();
 8002894:	f7ff f9d8 	bl	8001c48 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = NORMAL;
 8002898:	4b32      	ldr	r3, [pc, #200]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028a0:	e05b      	b.n	800295a <Board1_Special_retro_routine+0x136>
      switch (Board1_DW.is_Special_retro_routine) {
 80028a2:	4b30      	ldr	r3, [pc, #192]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 80028a4:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d002      	beq.n	80028b2 <Board1_Special_retro_routine+0x8e>
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d013      	beq.n	80028d8 <Board1_Special_retro_routine+0xb4>
}
 80028b0:	e053      	b.n	800295a <Board1_Special_retro_routine+0x136>
        if ((Board1_DW.global_state.stateB2.controller_y >=
 80028b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 80028b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80028b8:	2bfe      	cmp	r3, #254	@ 0xfe
 80028ba:	d804      	bhi.n	80028c6 <Board1_Special_retro_routine+0xa2>
            (Board1_DW.global_state.stateB2.controller_x !=
 80028bc:	4b29      	ldr	r3, [pc, #164]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 80028be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
             Board1_CONTROLLER_ZERO) ||
 80028c2:	2bff      	cmp	r3, #255	@ 0xff
 80028c4:	d046      	beq.n	8002954 <Board1_Special_retro_routine+0x130>
          Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 80028c6:	4b27      	ldr	r3, [pc, #156]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 80028ce:	4b25      	ldr	r3, [pc, #148]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 80028d0:	2208      	movs	r2, #8
 80028d2:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        break;
 80028d6:	e03d      	b.n	8002954 <Board1_Special_retro_routine+0x130>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80028d8:	4b22      	ldr	r3, [pc, #136]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 80028da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80028de:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d138      	bne.n	8002958 <Board1_Special_retro_routine+0x134>
          Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 80028e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 80028e8:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80028ec:	eeb0 0a67 	vmov.f32	s0, s15
 80028f0:	f7ff f980 	bl	8001bf4 <Board1_Update_Angle>
          if (fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) {
 80028f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 80028f6:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 80028fa:	eef0 7ae7 	vabs.f32	s15, s15
 80028fe:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002968 <Board1_Special_retro_routine+0x144>
 8002902:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290a:	db18      	blt.n	800293e <Board1_Special_retro_routine+0x11a>
            Board1_DW.angle = 0.0F;
 800290c:	4b15      	ldr	r3, [pc, #84]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800290e:	f04f 0200 	mov.w	r2, #0
 8002912:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002916:	4b13      	ldr	r3, [pc, #76]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.special_retro_rotating = false;
 8002920:	4b10      	ldr	r3, [pc, #64]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 8002922:	2200      	movs	r2, #0
 8002924:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
            Board1_DW.is_Special_retro_routine = Board1_IN_Stop_back_rotation;
 8002928:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Stop_Motors();
 8002930:	f7ff f98a 	bl	8001c48 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 8002934:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800293c:	e00c      	b.n	8002958 <Board1_Special_retro_routine+0x134>
            Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 800293e:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 8002940:	2202      	movs	r2, #2
 8002942:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Turn_Back();
 8002946:	f7ff fe55 	bl	80025f4 <Board1_Turn_Back>
            Board1_DW.decision.brk_mode = NONE;
 800294a:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <Board1_Special_retro_routine+0x140>)
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002952:	e001      	b.n	8002958 <Board1_Special_retro_routine+0x134>
        break;
 8002954:	bf00      	nop
 8002956:	e000      	b.n	800295a <Board1_Special_retro_routine+0x136>
        break;
 8002958:	bf00      	nop
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000244 	.word	0x20000244
 8002968:	43340000 	.word	0x43340000

0800296c <Board1_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Right(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002970:	4b0c      	ldr	r3, [pc, #48]	@ (80029a4 <Board1_Mov_Obs_Right+0x38>)
 8002972:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 8002976:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800297a:	4293      	cmp	r3, r2
 800297c:	d10b      	bne.n	8002996 <Board1_Mov_Obs_Right+0x2a>
 800297e:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <Board1_Mov_Obs_Right+0x38>)
 8002980:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002984:	2b02      	cmp	r3, #2
 8002986:	d106      	bne.n	8002996 <Board1_Mov_Obs_Right+0x2a>
    Board1_DW.global_state.obs_detection;
 8002988:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <Board1_Mov_Obs_Right+0x38>)
 800298a:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <Board1_Mov_Obs_Right+0x2a>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <Board1_Mov_Obs_Right+0x2c>
 8002996:	2300      	movs	r3, #0
 8002998:	b2db      	uxtb	r3, r3
}
 800299a:	4618      	mov	r0, r3
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	20000244 	.word	0x20000244

080029a8 <Board1_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Left(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80029ac:	4b0c      	ldr	r3, [pc, #48]	@ (80029e0 <Board1_Mov_Obs_Left+0x38>)
 80029ae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 80029b2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d10b      	bne.n	80029d2 <Board1_Mov_Obs_Left+0x2a>
 80029ba:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <Board1_Mov_Obs_Left+0x38>)
 80029bc:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d106      	bne.n	80029d2 <Board1_Mov_Obs_Left+0x2a>
    Board1_DW.global_state.obs_detection;
 80029c4:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <Board1_Mov_Obs_Left+0x38>)
 80029c6:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <Board1_Mov_Obs_Left+0x2a>
 80029ce:	2301      	movs	r3, #1
 80029d0:	e000      	b.n	80029d4 <Board1_Mov_Obs_Left+0x2c>
 80029d2:	2300      	movs	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	20000244 	.word	0x20000244

080029e4 <Board1_Stop_slow_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Stop_slow_routine(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 80029ea:	f7ff f8a9 	bl	8001b40 <Board1_Emergency_B_Pressed>
 80029ee:	4603      	mov	r3, r0
 80029f0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d012      	beq.n	8002a1e <Board1_Stop_slow_routine+0x3a>
    Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80029f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002a00:	4b49      	ldr	r3, [pc, #292]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a02:	2202      	movs	r2, #2
 8002a04:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002a08:	4b47      	ldr	r3, [pc, #284]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board1_Stop_Motors();
 8002a10:	f7ff f91a 	bl	8001c48 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002a14:	4b44      	ldr	r3, [pc, #272]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a16:	2202      	movs	r2, #2
 8002a18:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 8002a1c:	e07f      	b.n	8002b1e <Board1_Stop_slow_routine+0x13a>
    b = Board1_Near_Obstacle();
 8002a1e:	f7ff fa37 	bl	8001e90 <Board1_Near_Obstacle>
 8002a22:	4603      	mov	r3, r0
 8002a24:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d01c      	beq.n	8002a66 <Board1_Stop_slow_routine+0x82>
      Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002a2c:	4b3e      	ldr	r3, [pc, #248]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
      Board1_DW.is_Normal_voltage_routine = Boar_IN_Emergency_sonar_routine;
 8002a34:	4b3c      	ldr	r3, [pc, #240]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a36:	2203      	movs	r2, #3
 8002a38:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      Board1_DW.angle = 0.0F;
 8002a3c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a3e:	f04f 0200 	mov.w	r2, #0
 8002a42:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board1_DW.prevYaw = 0.0F;
 8002a46:	4b38      	ldr	r3, [pc, #224]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a48:	f04f 0200 	mov.w	r2, #0
 8002a4c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002a50:	4b35      	ldr	r3, [pc, #212]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
      Board1_Stop_Motors();
 8002a58:	f7ff f8f6 	bl	8001c48 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002a5c:	4b32      	ldr	r3, [pc, #200]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a5e:	2202      	movs	r2, #2
 8002a60:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002a64:	e05b      	b.n	8002b1e <Board1_Stop_slow_routine+0x13a>
      b = Board1_Mov_Obs_Right();
 8002a66:	f7ff ff81 	bl	800296c <Board1_Mov_Obs_Right>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01c      	beq.n	8002aae <Board1_Stop_slow_routine+0xca>
        Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002a74:	4b2c      	ldr	r3, [pc, #176]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
        Board1_DW.is_Normal_voltage_routine = IN_Moving_obstacle_from_right_r;
 8002a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a7e:	2206      	movs	r2, #6
 8002a80:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        Board1_DW.angle = 0.0F;
 8002a84:	4b28      	ldr	r3, [pc, #160]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a86:	f04f 0200 	mov.w	r2, #0
 8002a8a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board1_DW.prevYaw = 0.0F;
 8002a8e:	4b26      	ldr	r3, [pc, #152]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a90:	f04f 0200 	mov.w	r2, #0
 8002a94:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_m;
 8002a98:	4b23      	ldr	r3, [pc, #140]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
        Board1_Process_Evasive_Commands();
 8002aa0:	f7ff fa4e 	bl	8001f40 <Board1_Process_Evasive_Commands>
        Board1_DW.decision.brk_mode = NONE;
 8002aa4:	4b20      	ldr	r3, [pc, #128]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002aac:	e037      	b.n	8002b1e <Board1_Stop_slow_routine+0x13a>
        b = Board1_Mov_Obs_Left();
 8002aae:	f7ff ff7b 	bl	80029a8 <Board1_Mov_Obs_Left>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d01c      	beq.n	8002af6 <Board1_Stop_slow_routine+0x112>
          Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002abc:	4b1a      	ldr	r3, [pc, #104]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
          Board1_DW.is_Normal_voltage_routine = IN_Moving_obstacle_from_left_ro;
 8002ac4:	4b18      	ldr	r3, [pc, #96]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002ac6:	2205      	movs	r2, #5
 8002ac8:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
          Board1_DW.angle = 0.0F;
 8002acc:	4b16      	ldr	r3, [pc, #88]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002ace:	f04f 0200 	mov.w	r2, #0
 8002ad2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8002ad6:	4b14      	ldr	r3, [pc, #80]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_b;
 8002ae0:	4b11      	ldr	r3, [pc, #68]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
          Board1_Process_Evasive_Commands();
 8002ae8:	f7ff fa2a 	bl	8001f40 <Board1_Process_Evasive_Commands>
          Board1_DW.decision.brk_mode = NONE;
 8002aec:	4b0e      	ldr	r3, [pc, #56]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002af4:	e013      	b.n	8002b1e <Board1_Stop_slow_routine+0x13a>
        } else if (Board1_DW.is_Stop_slow_routine == Board1_IN_Stop_slow) {
 8002af6:	4b0c      	ldr	r3, [pc, #48]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002af8:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d10e      	bne.n	8002b1e <Board1_Stop_slow_routine+0x13a>
          b = Board1_Is_Rover_Stationary();
 8002b00:	f7fe ff6e 	bl	80019e0 <Board1_Is_Rover_Stationary>
 8002b04:	4603      	mov	r3, r0
 8002b06:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d007      	beq.n	8002b1e <Board1_Stop_slow_routine+0x13a>
            Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b0e:	4b06      	ldr	r3, [pc, #24]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
            Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002b16:	4b04      	ldr	r3, [pc, #16]	@ (8002b28 <Board1_Stop_slow_routine+0x144>)
 8002b18:	2208      	movs	r2, #8
 8002b1a:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
}
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000244 	.word	0x20000244

08002b2c <Board1_Routine_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Routine_manager(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Routine_manager) {
 8002b32:	4bb8      	ldr	r3, [pc, #736]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002b34:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d002      	beq.n	8002b42 <Board1_Routine_manager+0x16>
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d020      	beq.n	8002b82 <Board1_Routine_manager+0x56>
        break;
      }
    }
    break;
  }
}
 8002b40:	e209      	b.n	8002f56 <Board1_Routine_manager+0x42a>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002b42:	4bb4      	ldr	r3, [pc, #720]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002b44:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002b48:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d109      	bne.n	8002b64 <Board1_Routine_manager+0x38>
      b = !Board1_Critical_Voltage();
 8002b50:	f7fe ff30 	bl	80019b4 <Board1_Critical_Voltage>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	bf0c      	ite	eq
 8002b5a:	2301      	moveq	r3, #1
 8002b5c:	2300      	movne	r3, #0
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	71fb      	strb	r3, [r7, #7]
 8002b62:	e001      	b.n	8002b68 <Board1_Routine_manager+0x3c>
      b = false;
 8002b64:	2300      	movs	r3, #0
 8002b66:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f000 81f0 	beq.w	8002f50 <Board1_Routine_manager+0x424>
      Board1_DW.is_Routine_manager = Board_IN_Normal_voltage_routine;
 8002b70:	4ba8      	ldr	r3, [pc, #672]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002b72:	2202      	movs	r2, #2
 8002b74:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002b78:	4ba6      	ldr	r3, [pc, #664]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002b7a:	2208      	movs	r2, #8
 8002b7c:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    break;
 8002b80:	e1e6      	b.n	8002f50 <Board1_Routine_manager+0x424>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002b82:	4ba4      	ldr	r3, [pc, #656]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002b84:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002b88:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d104      	bne.n	8002b9a <Board1_Routine_manager+0x6e>
      b = Board1_Critical_Voltage();
 8002b90:	f7fe ff10 	bl	80019b4 <Board1_Critical_Voltage>
 8002b94:	4603      	mov	r3, r0
 8002b96:	71fb      	strb	r3, [r7, #7]
 8002b98:	e001      	b.n	8002b9e <Board1_Routine_manager+0x72>
      b = false;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d032      	beq.n	8002c0a <Board1_Routine_manager+0xde>
      Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ba4:	4b9b      	ldr	r3, [pc, #620]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
      Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bac:	4b99      	ldr	r3, [pc, #612]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bb4:	4b97      	ldr	r3, [pc, #604]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
      Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 8002bbc:	4b95      	ldr	r3, [pc, #596]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
      Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8002bc4:	4b93      	ldr	r3, [pc, #588]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
      Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002bcc:	4b91      	ldr	r3, [pc, #580]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
      Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bd4:	4b8f      	ldr	r3, [pc, #572]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
      Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bdc:	4b8d      	ldr	r3, [pc, #564]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002be4:	4b8b      	ldr	r3, [pc, #556]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
      Board1_DW.is_Normal_voltage_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bec:	4b89      	ldr	r3, [pc, #548]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      Board1_DW.is_Routine_manager = Boa_IN_Critical_voltage_routine;
 8002bf4:	4b87      	ldr	r3, [pc, #540]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board1_Stop_Motors();
 8002bfc:	f7ff f824 	bl	8001c48 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002c00:	4b84      	ldr	r3, [pc, #528]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c02:	2202      	movs	r2, #2
 8002c04:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    break;
 8002c08:	e1a4      	b.n	8002f54 <Board1_Routine_manager+0x428>
      switch (Board1_DW.is_Normal_voltage_routine) {
 8002c0a:	4b82      	ldr	r3, [pc, #520]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c0c:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8002c10:	3b01      	subs	r3, #1
 8002c12:	2b09      	cmp	r3, #9
 8002c14:	f200 819e 	bhi.w	8002f54 <Board1_Routine_manager+0x428>
 8002c18:	a201      	add	r2, pc, #4	@ (adr r2, 8002c20 <Board1_Routine_manager+0xf4>)
 8002c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c1e:	bf00      	nop
 8002c20:	08002c49 	.word	0x08002c49
 8002c24:	08002c67 	.word	0x08002c67
 8002c28:	08002c95 	.word	0x08002c95
 8002c2c:	08002c9b 	.word	0x08002c9b
 8002c30:	08002cb9 	.word	0x08002cb9
 8002c34:	08002ddf 	.word	0x08002ddf
 8002c38:	08002f0b 	.word	0x08002f0b
 8002c3c:	08002f27 	.word	0x08002f27
 8002c40:	08002f2d 	.word	0x08002f2d
 8002c44:	08002f33 	.word	0x08002f33
        if (Board1_DW.is_Control_controller_routine ==
 8002c48:	4b72      	ldr	r3, [pc, #456]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c4a:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	f040 8172 	bne.w	8002f38 <Board1_Routine_manager+0x40c>
          Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002c54:	4b6f      	ldr	r3, [pc, #444]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002c5c:	4b6d      	ldr	r3, [pc, #436]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c5e:	2208      	movs	r2, #8
 8002c60:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        break;
 8002c64:	e168      	b.n	8002f38 <Board1_Routine_manager+0x40c>
        if (Board1_DW.is_Emergency_button_routine == Board1_IN_Emergency_button)
 8002c66:	4b6b      	ldr	r3, [pc, #428]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c68:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	f040 8165 	bne.w	8002f3c <Board1_Routine_manager+0x410>
          b = Board1_Is_Rover_Stationary();
 8002c72:	f7fe feb5 	bl	80019e0 <Board1_Is_Rover_Stationary>
 8002c76:	4603      	mov	r3, r0
 8002c78:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f000 815d 	beq.w	8002f3c <Board1_Routine_manager+0x410>
            Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002c82:	4b64      	ldr	r3, [pc, #400]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
            Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002c8a:	4b62      	ldr	r3, [pc, #392]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c8c:	2208      	movs	r2, #8
 8002c8e:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        break;
 8002c92:	e153      	b.n	8002f3c <Board1_Routine_manager+0x410>
        Board1_Emergency_sonar_routine();
 8002c94:	f7fe fff6 	bl	8001c84 <Board1_Emergency_sonar_routine>
        break;
 8002c98:	e159      	b.n	8002f4e <Board1_Routine_manager+0x422>
        if (Board1_DW.is_Low_controller_battery_routi ==
 8002c9a:	4b5e      	ldr	r3, [pc, #376]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002c9c:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	f040 814d 	bne.w	8002f40 <Board1_Routine_manager+0x414>
          Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 8002ca6:	4b5b      	ldr	r3, [pc, #364]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002cae:	4b59      	ldr	r3, [pc, #356]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002cb0:	2208      	movs	r2, #8
 8002cb2:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        break;
 8002cb6:	e143      	b.n	8002f40 <Board1_Routine_manager+0x414>
        b = Board1_Emergency_B_Pressed();
 8002cb8:	f7fe ff42 	bl	8001b40 <Board1_Emergency_B_Pressed>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d012      	beq.n	8002cec <Board1_Routine_manager+0x1c0>
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8002cc6:	4b53      	ldr	r3, [pc, #332]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
          Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002cce:	4b51      	ldr	r3, [pc, #324]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002cd6:	4b4f      	ldr	r3, [pc, #316]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_Stop_Motors();
 8002cde:	f7fe ffb3 	bl	8001c48 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002ce2:	4b4c      	ldr	r3, [pc, #304]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002ce4:	2202      	movs	r2, #2
 8002ce6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002cea:	e12b      	b.n	8002f44 <Board1_Routine_manager+0x418>
          b = Board1_Near_Obstacle();
 8002cec:	f7ff f8d0 	bl	8001e90 <Board1_Near_Obstacle>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d01c      	beq.n	8002d34 <Board1_Routine_manager+0x208>
            Board1_DW.is_Moving_obstacle_from_left_ro =
 8002cfa:	4b46      	ldr	r3, [pc, #280]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
            Board1_DW.is_Normal_voltage_routine =
 8002d02:	4b44      	ldr	r3, [pc, #272]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d04:	2203      	movs	r2, #3
 8002d06:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
            Board1_DW.angle = 0.0F;
 8002d0a:	4b42      	ldr	r3, [pc, #264]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d0c:	f04f 0200 	mov.w	r2, #0
 8002d10:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002d14:	4b3f      	ldr	r3, [pc, #252]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d16:	f04f 0200 	mov.w	r2, #0
 8002d1a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            Board1_Stop_Motors();
 8002d26:	f7fe ff8f 	bl	8001c48 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002d2a:	4b3a      	ldr	r3, [pc, #232]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d32:	e107      	b.n	8002f44 <Board1_Routine_manager+0x418>
            b = Board1_Stop_B_Pressed();
 8002d34:	f7ff f8e6 	bl	8001f04 <Board1_Stop_B_Pressed>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d012      	beq.n	8002d68 <Board1_Routine_manager+0x23c>
              Board1_DW.is_Moving_obstacle_from_left_ro =
 8002d42:	4b34      	ldr	r3, [pc, #208]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              Board1_DW.is_Normal_voltage_routine = Board1_IN_Stop_slow_routine;
 8002d4a:	4b32      	ldr	r3, [pc, #200]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d4c:	220a      	movs	r2, #10
 8002d4e:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
              Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002d52:	4b30      	ldr	r3, [pc, #192]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
              Board1_Stop_Motors();
 8002d5a:	f7fe ff75 	bl	8001c48 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002d5e:	4b2d      	ldr	r3, [pc, #180]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d66:	e0ed      	b.n	8002f44 <Board1_Routine_manager+0x418>
            } else if ((Board1_DW.is_Moving_obstacle_from_left_ro ==
 8002d68:	4b2a      	ldr	r3, [pc, #168]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d6a:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	f040 80e8 	bne.w	8002f44 <Board1_Routine_manager+0x418>
                        Board1_IN_Turn_left_b) && (Board1_DW.sfEvent ==
 8002d74:	4b27      	ldr	r3, [pc, #156]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d76:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002d7a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	f040 80e0 	bne.w	8002f44 <Board1_Routine_manager+0x418>
              Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002d84:	4b23      	ldr	r3, [pc, #140]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d86:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d8e:	f7fe ff31 	bl	8001bf4 <Board1_Update_Angle>
              if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8002d92:	4b20      	ldr	r3, [pc, #128]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002d94:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002d98:	eef0 7ae7 	vabs.f32	s15, s15
 8002d9c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002e18 <Board1_Routine_manager+0x2ec>
 8002da0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da8:	db12      	blt.n	8002dd0 <Board1_Routine_manager+0x2a4>
                Board1_DW.angle = 0.0F;
 8002daa:	4b1a      	ldr	r3, [pc, #104]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002dac:	f04f 0200 	mov.w	r2, #0
 8002db0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 8002db4:	4b17      	ldr	r3, [pc, #92]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002db6:	f04f 0200 	mov.w	r2, #0
 8002dba:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Moving_obstacle_from_left_ro =
 8002dbe:	4b15      	ldr	r3, [pc, #84]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002dc6:	4b13      	ldr	r3, [pc, #76]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002dc8:	2208      	movs	r2, #8
 8002dca:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        break;
 8002dce:	e0b9      	b.n	8002f44 <Board1_Routine_manager+0x418>
                Board1_Process_Evasive_Commands();
 8002dd0:	f7ff f8b6 	bl	8001f40 <Board1_Process_Evasive_Commands>
                Board1_DW.decision.brk_mode = NONE;
 8002dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002ddc:	e0b2      	b.n	8002f44 <Board1_Routine_manager+0x418>
        b = Board1_Emergency_B_Pressed();
 8002dde:	f7fe feaf 	bl	8001b40 <Board1_Emergency_B_Pressed>
 8002de2:	4603      	mov	r3, r0
 8002de4:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002de6:	79fb      	ldrb	r3, [r7, #7]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d017      	beq.n	8002e1c <Board1_Routine_manager+0x2f0>
          Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002dec:	4b09      	ldr	r3, [pc, #36]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
          Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002df4:	4b07      	ldr	r3, [pc, #28]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002df6:	2202      	movs	r2, #2
 8002df8:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002dfc:	4b05      	ldr	r3, [pc, #20]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_Stop_Motors();
 8002e04:	f7fe ff20 	bl	8001c48 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002e08:	4b02      	ldr	r3, [pc, #8]	@ (8002e14 <Board1_Routine_manager+0x2e8>)
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002e10:	e09a      	b.n	8002f48 <Board1_Routine_manager+0x41c>
 8002e12:	bf00      	nop
 8002e14:	20000244 	.word	0x20000244
 8002e18:	42340000 	.word	0x42340000
          b = Board1_Near_Obstacle();
 8002e1c:	f7ff f838 	bl	8001e90 <Board1_Near_Obstacle>
 8002e20:	4603      	mov	r3, r0
 8002e22:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d01c      	beq.n	8002e64 <Board1_Routine_manager+0x338>
            Board1_DW.is_Moving_obstacle_from_right_r =
 8002e2a:	4b4d      	ldr	r3, [pc, #308]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
            Board1_DW.is_Normal_voltage_routine =
 8002e32:	4b4b      	ldr	r3, [pc, #300]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e34:	2203      	movs	r2, #3
 8002e36:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
            Board1_DW.angle = 0.0F;
 8002e3a:	4b49      	ldr	r3, [pc, #292]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002e44:	4b46      	ldr	r3, [pc, #280]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e46:	f04f 0200 	mov.w	r2, #0
 8002e4a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002e4e:	4b44      	ldr	r3, [pc, #272]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            Board1_Stop_Motors();
 8002e56:	f7fe fef7 	bl	8001c48 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002e5a:	4b41      	ldr	r3, [pc, #260]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002e62:	e071      	b.n	8002f48 <Board1_Routine_manager+0x41c>
            b = Board1_Stop_B_Pressed();
 8002e64:	f7ff f84e 	bl	8001f04 <Board1_Stop_B_Pressed>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002e6c:	79fb      	ldrb	r3, [r7, #7]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d012      	beq.n	8002e98 <Board1_Routine_manager+0x36c>
              Board1_DW.is_Moving_obstacle_from_right_r =
 8002e72:	4b3b      	ldr	r3, [pc, #236]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
              Board1_DW.is_Normal_voltage_routine = Board1_IN_Stop_slow_routine;
 8002e7a:	4b39      	ldr	r3, [pc, #228]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e7c:	220a      	movs	r2, #10
 8002e7e:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
              Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002e82:	4b37      	ldr	r3, [pc, #220]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
              Board1_Stop_Motors();
 8002e8a:	f7fe fedd 	bl	8001c48 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002e8e:	4b34      	ldr	r3, [pc, #208]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002e96:	e057      	b.n	8002f48 <Board1_Routine_manager+0x41c>
            } else if ((Board1_DW.is_Moving_obstacle_from_right_r ==
 8002e98:	4b31      	ldr	r3, [pc, #196]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002e9a:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d152      	bne.n	8002f48 <Board1_Routine_manager+0x41c>
                        Board1_IN_Turn_right_m) && (Board1_DW.sfEvent ==
 8002ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002ea4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002ea8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d14b      	bne.n	8002f48 <Board1_Routine_manager+0x41c>
              Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002eb2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002eb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002eba:	f7fe fe9b 	bl	8001bf4 <Board1_Update_Angle>
              if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8002ebe:	4b28      	ldr	r3, [pc, #160]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002ec0:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002ec4:	eef0 7ae7 	vabs.f32	s15, s15
 8002ec8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002f64 <Board1_Routine_manager+0x438>
 8002ecc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed4:	db12      	blt.n	8002efc <Board1_Routine_manager+0x3d0>
                Board1_DW.angle = 0.0F;
 8002ed6:	4b22      	ldr	r3, [pc, #136]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002ed8:	f04f 0200 	mov.w	r2, #0
 8002edc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 8002ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002ee2:	f04f 0200 	mov.w	r2, #0
 8002ee6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Moving_obstacle_from_right_r =
 8002eea:	4b1d      	ldr	r3, [pc, #116]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
                Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002ef4:	2208      	movs	r2, #8
 8002ef6:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        break;
 8002efa:	e025      	b.n	8002f48 <Board1_Routine_manager+0x41c>
                Board1_Process_Evasive_Commands();
 8002efc:	f7ff f820 	bl	8001f40 <Board1_Process_Evasive_Commands>
                Board1_DW.decision.brk_mode = NONE;
 8002f00:	4b17      	ldr	r3, [pc, #92]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002f08:	e01e      	b.n	8002f48 <Board1_Routine_manager+0x41c>
        if (Board1_DW.is_Not_moving_routine == Board1_IN_Not_moving) {
 8002f0a:	4b15      	ldr	r3, [pc, #84]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002f0c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d11b      	bne.n	8002f4c <Board1_Routine_manager+0x420>
          Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002f14:	4b12      	ldr	r3, [pc, #72]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002f1c:	4b10      	ldr	r3, [pc, #64]	@ (8002f60 <Board1_Routine_manager+0x434>)
 8002f1e:	2208      	movs	r2, #8
 8002f20:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        break;
 8002f24:	e012      	b.n	8002f4c <Board1_Routine_manager+0x420>
        Board1_Select_routine();
 8002f26:	f7ff fb83 	bl	8002630 <Board1_Select_routine>
        break;
 8002f2a:	e010      	b.n	8002f4e <Board1_Routine_manager+0x422>
        Board1_Special_retro_routine();
 8002f2c:	f7ff fc7a 	bl	8002824 <Board1_Special_retro_routine>
        break;
 8002f30:	e00d      	b.n	8002f4e <Board1_Routine_manager+0x422>
        Board1_Stop_slow_routine();
 8002f32:	f7ff fd57 	bl	80029e4 <Board1_Stop_slow_routine>
        break;
 8002f36:	e00a      	b.n	8002f4e <Board1_Routine_manager+0x422>
        break;
 8002f38:	bf00      	nop
 8002f3a:	e00b      	b.n	8002f54 <Board1_Routine_manager+0x428>
        break;
 8002f3c:	bf00      	nop
 8002f3e:	e009      	b.n	8002f54 <Board1_Routine_manager+0x428>
        break;
 8002f40:	bf00      	nop
 8002f42:	e007      	b.n	8002f54 <Board1_Routine_manager+0x428>
        break;
 8002f44:	bf00      	nop
 8002f46:	e005      	b.n	8002f54 <Board1_Routine_manager+0x428>
        break;
 8002f48:	bf00      	nop
 8002f4a:	e003      	b.n	8002f54 <Board1_Routine_manager+0x428>
        break;
 8002f4c:	bf00      	nop
    break;
 8002f4e:	e001      	b.n	8002f54 <Board1_Routine_manager+0x428>
    break;
 8002f50:	bf00      	nop
 8002f52:	e000      	b.n	8002f56 <Board1_Routine_manager+0x42a>
    break;
 8002f54:	bf00      	nop
}
 8002f56:	bf00      	nop
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	20000244 	.word	0x20000244
 8002f64:	42340000 	.word	0x42340000

08002f68 <Board1_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mode_B_Pressed(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8002f6e:	4b12      	ldr	r3, [pc, #72]	@ (8002fb8 <Board1_Mode_B_Pressed+0x50>)
 8002f70:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002f74:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d002      	beq.n	8002f82 <Board1_Mode_B_Pressed+0x1a>
    y = false;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	71fb      	strb	r3, [r7, #7]
 8002f80:	e013      	b.n	8002faa <Board1_Mode_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 8002f82:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb8 <Board1_Mode_B_Pressed+0x50>)
 8002f84:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d006      	beq.n	8002f9a <Board1_Mode_B_Pressed+0x32>
         (!Board1_DW.prev_l_stick_button));
 8002f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb8 <Board1_Mode_B_Pressed+0x50>)
 8002f8e:	f893 3146 	ldrb.w	r3, [r3, #326]	@ 0x146
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <Board1_Mode_B_Pressed+0x32>
 8002f96:	2301      	movs	r3, #1
 8002f98:	e000      	b.n	8002f9c <Board1_Mode_B_Pressed+0x34>
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_l_stick_button =
      Board1_DW.global_state.stateB2.l_stick_button;
 8002f9e:	4b06      	ldr	r3, [pc, #24]	@ (8002fb8 <Board1_Mode_B_Pressed+0x50>)
 8002fa0:	f893 2063 	ldrb.w	r2, [r3, #99]	@ 0x63
    Board1_DW.prev_l_stick_button =
 8002fa4:	4b04      	ldr	r3, [pc, #16]	@ (8002fb8 <Board1_Mode_B_Pressed+0x50>)
 8002fa6:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
  }

  return y;
 8002faa:	79fb      	ldrb	r3, [r7, #7]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	20000244 	.word	0x20000244

08002fbc <Board1_Rover_Lights_OFF>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Rover_Lights_OFF(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = OFF;
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8002fec <Board1_Rover_Lights_OFF+0x30>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = OFF;
 8002fc8:	4b08      	ldr	r3, [pc, #32]	@ (8002fec <Board1_Rover_Lights_OFF+0x30>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = IDLE;
 8002fd0:	4b06      	ldr	r3, [pc, #24]	@ (8002fec <Board1_Rover_Lights_OFF+0x30>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = SIGN_OFF;
 8002fd8:	4b04      	ldr	r3, [pc, #16]	@ (8002fec <Board1_Rover_Lights_OFF+0x30>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8002fe0:	bf00      	nop
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	20000244 	.word	0x20000244

08002ff0 <Board1_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Lights_B_Pressed(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8002ff6:	4b12      	ldr	r3, [pc, #72]	@ (8003040 <Board1_Lights_B_Pressed+0x50>)
 8002ff8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002ffc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003000:	4293      	cmp	r3, r2
 8003002:	d002      	beq.n	800300a <Board1_Lights_B_Pressed+0x1a>
    y = false;
 8003004:	2300      	movs	r3, #0
 8003006:	71fb      	strb	r3, [r7, #7]
 8003008:	e013      	b.n	8003032 <Board1_Lights_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 800300a:	4b0d      	ldr	r3, [pc, #52]	@ (8003040 <Board1_Lights_B_Pressed+0x50>)
 800300c:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8003010:	2b00      	cmp	r3, #0
 8003012:	d006      	beq.n	8003022 <Board1_Lights_B_Pressed+0x32>
         (!Board1_DW.prev_r_stick_button));
 8003014:	4b0a      	ldr	r3, [pc, #40]	@ (8003040 <Board1_Lights_B_Pressed+0x50>)
 8003016:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <Board1_Lights_B_Pressed+0x32>
 800301e:	2301      	movs	r3, #1
 8003020:	e000      	b.n	8003024 <Board1_Lights_B_Pressed+0x34>
 8003022:	2300      	movs	r3, #0
 8003024:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_r_stick_button =
      Board1_DW.global_state.stateB2.r_stick_button;
 8003026:	4b06      	ldr	r3, [pc, #24]	@ (8003040 <Board1_Lights_B_Pressed+0x50>)
 8003028:	f893 2062 	ldrb.w	r2, [r3, #98]	@ 0x62
    Board1_DW.prev_r_stick_button =
 800302c:	4b04      	ldr	r3, [pc, #16]	@ (8003040 <Board1_Lights_B_Pressed+0x50>)
 800302e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
  }

  return y;
 8003032:	79fb      	ldrb	r3, [r7, #7]
}
 8003034:	4618      	mov	r0, r3
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	20000244 	.word	0x20000244

08003044 <Board1_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 8003044:	b480      	push	{r7}
 8003046:	b089      	sub	sp, #36	@ 0x24
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board1_DW.special_retro_rotating) {
 800304e:	4bb1      	ldr	r3, [pc, #708]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003050:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00c      	beq.n	8003072 <Board1_Update_Rover_Lights+0x2e>
    Board1_DW.decision.led_A = BLINKING_WHITE;
 8003058:	4bae      	ldr	r3, [pc, #696]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800305a:	2204      	movs	r2, #4
 800305c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_WHITE;
 8003060:	4bac      	ldr	r3, [pc, #688]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003062:	2204      	movs	r2, #4
 8003064:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = SPECIAL_LIGHTS;
 8003068:	4baa      	ldr	r3, [pc, #680]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800306a:	2206      	movs	r2, #6
 800306c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003070:	e1ef      	b.n	8003452 <Board1_Update_Rover_Lights+0x40e>
  } else if (Board1_DW.decision.brk_mode != NONE) {
 8003072:	4ba8      	ldr	r3, [pc, #672]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003074:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00c      	beq.n	8003096 <Board1_Update_Rover_Lights+0x52>
    Board1_DW.decision.led_A = WHITE;
 800307c:	4ba5      	ldr	r3, [pc, #660]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8003084:	4ba3      	ldr	r3, [pc, #652]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003086:	2201      	movs	r2, #1
 8003088:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = BRAKING_LIGHT;
 800308c:	4ba1      	ldr	r3, [pc, #644]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800308e:	2202      	movs	r2, #2
 8003090:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003094:	e1dd      	b.n	8003452 <Board1_Update_Rover_Lights+0x40e>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F <
 8003096:	4b9f      	ldr	r3, [pc, #636]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003098:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800309c:	4b9d      	ldr	r3, [pc, #628]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800309e:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80030a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030a6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80030aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b6:	d51f      	bpl.n	80030f8 <Board1_Update_Rover_Lights+0xb4>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 80030b8:	4b96      	ldr	r3, [pc, #600]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80030ba:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80030be:	4b95      	ldr	r3, [pc, #596]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80030c0:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80030c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030c8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80030cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80030d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030dc:	dd0c      	ble.n	80030f8 <Board1_Update_Rover_Lights+0xb4>
                        2.0F > 1.0F)) {
    Board1_DW.decision.led_A = BLINKING_RED;
 80030de:	4b8d      	ldr	r3, [pc, #564]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80030e0:	2203      	movs	r2, #3
 80030e2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 80030e6:	4b8b      	ldr	r3, [pc, #556]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_LEFT;
 80030ee:	4b89      	ldr	r3, [pc, #548]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80030f0:	2204      	movs	r2, #4
 80030f2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80030f6:	e1ac      	b.n	8003452 <Board1_Update_Rover_Lights+0x40e>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F >
 80030f8:	4b86      	ldr	r3, [pc, #536]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80030fa:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80030fe:	4b85      	ldr	r3, [pc, #532]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003100:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003104:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003108:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800310c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003110:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003114:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800311c:	dd1d      	ble.n	800315a <Board1_Update_Rover_Lights+0x116>
              1.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 800311e:	4b7d      	ldr	r3, [pc, #500]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003120:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003124:	4b7b      	ldr	r3, [pc, #492]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003126:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800312a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800312e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003132:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003136:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800313a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313e:	d50c      	bpl.n	800315a <Board1_Update_Rover_Lights+0x116>
                        2.0F < 0.0F)) {
    Board1_DW.decision.led_A = WHITE;
 8003140:	4b74      	ldr	r3, [pc, #464]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_RED;
 8003148:	4b72      	ldr	r3, [pc, #456]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800314a:	2203      	movs	r2, #3
 800314c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003150:	4b70      	ldr	r3, [pc, #448]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003152:	2205      	movs	r2, #5
 8003154:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003158:	e17b      	b.n	8003452 <Board1_Update_Rover_Lights+0x40e>
  } else {
    real32_T left_ref;
    real32_T right_ref;
    boolean_T e_y;
    left_ref = (Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F;
 800315a:	4b6e      	ldr	r3, [pc, #440]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800315c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003160:	4b6c      	ldr	r3, [pc, #432]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003162:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003166:	ee37 7a27 	vadd.f32	s14, s14, s15
 800316a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800316e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003172:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) / 2.0F;
 8003176:	4b67      	ldr	r3, [pc, #412]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003178:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800317c:	4b65      	ldr	r3, [pc, #404]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800317e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003182:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003186:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800318a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800318e:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 1.0F) && (right_ref > 1.0F));
 8003192:	edd7 7a04 	vldr	s15, [r7, #16]
 8003196:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800319a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800319e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a2:	dd0a      	ble.n	80031ba <Board1_Update_Rover_Lights+0x176>
 80031a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80031a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b4:	dd01      	ble.n	80031ba <Board1_Update_Rover_Lights+0x176>
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <Board1_Update_Rover_Lights+0x178>
 80031ba:	2300      	movs	r3, #0
 80031bc:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board1_TURN_THRESHOLD)) {
 80031be:	7ffb      	ldrb	r3, [r7, #31]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d019      	beq.n	80031f8 <Board1_Update_Rover_Lights+0x1b4>
 80031c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80031c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80031cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80031d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031dc:	dd0c      	ble.n	80031f8 <Board1_Update_Rover_Lights+0x1b4>
      Board1_DW.decision.led_A = BLINKING_RED;
 80031de:	4b4d      	ldr	r3, [pc, #308]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80031e0:	2203      	movs	r2, #3
 80031e2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = WHITE;
 80031e6:	4b4b      	ldr	r3, [pc, #300]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_LEFT;
 80031ee:	4b49      	ldr	r3, [pc, #292]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80031f0:	2204      	movs	r2, #4
 80031f2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80031f6:	e12c      	b.n	8003452 <Board1_Update_Rover_Lights+0x40e>
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 80031f8:	7ffb      	ldrb	r3, [r7, #31]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d02d      	beq.n	800325a <Board1_Update_Rover_Lights+0x216>
 80031fe:	4b45      	ldr	r3, [pc, #276]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003200:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003204:	4b43      	ldr	r3, [pc, #268]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003206:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800320a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800320e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003212:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board1_DW.decision.rif_FB +
 8003216:	4b3f      	ldr	r3, [pc, #252]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003218:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 800321c:	4b3d      	ldr	r3, [pc, #244]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800321e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board1_DW.decision.rif_FB +
 8003222:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 8003226:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800322a:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board1_DW.decision.rif_FB +
 800322e:	ee77 7a67 	vsub.f32	s15, s14, s15
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8003232:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003236:	eef4 7ac7 	vcmpe.f32	s15, s14
 800323a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800323e:	dd0c      	ble.n	800325a <Board1_Update_Rover_Lights+0x216>
      Board1_DW.decision.led_A = WHITE;
 8003240:	4b34      	ldr	r3, [pc, #208]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = BLINKING_RED;
 8003248:	4b32      	ldr	r3, [pc, #200]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800324a:	2203      	movs	r2, #3
 800324c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003250:	4b30      	ldr	r3, [pc, #192]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003252:	2205      	movs	r2, #5
 8003254:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003258:	e0fb      	b.n	8003452 <Board1_Update_Rover_Lights+0x40e>
    } else {
      int32_T k;
      boolean_T exitg1;
      x[0] = (Board1_DW.decision.rif_FA < 0.0F);
 800325a:	4b2e      	ldr	r3, [pc, #184]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800325c:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003260:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003268:	bf4c      	ite	mi
 800326a:	2301      	movmi	r3, #1
 800326c:	2300      	movpl	r3, #0
 800326e:	b2db      	uxtb	r3, r3
 8003270:	723b      	strb	r3, [r7, #8]
      x[1] = (Board1_DW.decision.rif_FB < 0.0F);
 8003272:	4b28      	ldr	r3, [pc, #160]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003274:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003278:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800327c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003280:	bf4c      	ite	mi
 8003282:	2301      	movmi	r3, #1
 8003284:	2300      	movpl	r3, #0
 8003286:	b2db      	uxtb	r3, r3
 8003288:	727b      	strb	r3, [r7, #9]
      x[2] = (Board1_DW.decision.rif_BA < 0.0F);
 800328a:	4b22      	ldr	r3, [pc, #136]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800328c:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003290:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003298:	bf4c      	ite	mi
 800329a:	2301      	movmi	r3, #1
 800329c:	2300      	movpl	r3, #0
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board1_DW.decision.rif_BB < 0.0F);
 80032a2:	4b1c      	ldr	r3, [pc, #112]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80032a4:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80032a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b0:	bf4c      	ite	mi
 80032b2:	2301      	movmi	r3, #1
 80032b4:	2300      	movpl	r3, #0
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 80032ba:	2301      	movs	r3, #1
 80032bc:	77fb      	strb	r3, [r7, #31]
      k = 0;
 80032be:	2300      	movs	r3, #0
 80032c0:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 80032c2:	2300      	movs	r3, #0
 80032c4:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 80032c6:	e00e      	b.n	80032e6 <Board1_Update_Rover_Lights+0x2a2>
        if (!x[k]) {
 80032c8:	f107 0208 	add.w	r2, r7, #8
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	4413      	add	r3, r2
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d104      	bne.n	80032e0 <Board1_Update_Rover_Lights+0x29c>
          e_y = false;
 80032d6:	2300      	movs	r3, #0
 80032d8:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 80032da:	2301      	movs	r3, #1
 80032dc:	75fb      	strb	r3, [r7, #23]
 80032de:	e002      	b.n	80032e6 <Board1_Update_Rover_Lights+0x2a2>
        } else {
          k++;
 80032e0:	69bb      	ldr	r3, [r7, #24]
 80032e2:	3301      	adds	r3, #1
 80032e4:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 80032e6:	7dfb      	ldrb	r3, [r7, #23]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d102      	bne.n	80032f2 <Board1_Update_Rover_Lights+0x2ae>
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	ddea      	ble.n	80032c8 <Board1_Update_Rover_Lights+0x284>
        }
      }

      if (e_y) {
 80032f2:	7ffb      	ldrb	r3, [r7, #31]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00f      	beq.n	8003318 <Board1_Update_Rover_Lights+0x2d4>
        Board1_DW.decision.led_A = WHITE;
 80032f8:	4b06      	ldr	r3, [pc, #24]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board1_DW.decision.led_B = WHITE;
 8003300:	4b04      	ldr	r3, [pc, #16]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 8003302:	2201      	movs	r2, #1
 8003304:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board1_DW.decision.rear_led = BACKWARD_LIGHTS;
 8003308:	4b02      	ldr	r3, [pc, #8]	@ (8003314 <Board1_Update_Rover_Lights+0x2d0>)
 800330a:	2203      	movs	r2, #3
 800330c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003310:	e09f      	b.n	8003452 <Board1_Update_Rover_Lights+0x40e>
 8003312:	bf00      	nop
 8003314:	20000244 	.word	0x20000244
      } else {
        x[0] = (Board1_DW.decision.rif_FA > 1.0F);
 8003318:	4b5c      	ldr	r3, [pc, #368]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 800331a:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 800331e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332a:	bfcc      	ite	gt
 800332c:	2301      	movgt	r3, #1
 800332e:	2300      	movle	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	723b      	strb	r3, [r7, #8]
        x[1] = (Board1_DW.decision.rif_FB > 1.0F);
 8003334:	4b55      	ldr	r3, [pc, #340]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 8003336:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800333a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800333e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003346:	bfcc      	ite	gt
 8003348:	2301      	movgt	r3, #1
 800334a:	2300      	movle	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	727b      	strb	r3, [r7, #9]
        x[2] = (Board1_DW.decision.rif_BA > 1.0F);
 8003350:	4b4e      	ldr	r3, [pc, #312]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 8003352:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003356:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800335a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800335e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003362:	bfcc      	ite	gt
 8003364:	2301      	movgt	r3, #1
 8003366:	2300      	movle	r3, #0
 8003368:	b2db      	uxtb	r3, r3
 800336a:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board1_DW.decision.rif_BB > 1.0F);
 800336c:	4b47      	ldr	r3, [pc, #284]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 800336e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003372:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003376:	eef4 7ac7 	vcmpe.f32	s15, s14
 800337a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800337e:	bfcc      	ite	gt
 8003380:	2301      	movgt	r3, #1
 8003382:	2300      	movle	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 8003388:	2301      	movs	r3, #1
 800338a:	77fb      	strb	r3, [r7, #31]
        k = 0;
 800338c:	2300      	movs	r3, #0
 800338e:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003390:	2300      	movs	r3, #0
 8003392:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003394:	e00e      	b.n	80033b4 <Board1_Update_Rover_Lights+0x370>
          if (!x[k]) {
 8003396:	f107 0208 	add.w	r2, r7, #8
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	4413      	add	r3, r2
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d104      	bne.n	80033ae <Board1_Update_Rover_Lights+0x36a>
            e_y = false;
 80033a4:	2300      	movs	r3, #0
 80033a6:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 80033a8:	2301      	movs	r3, #1
 80033aa:	75fb      	strb	r3, [r7, #23]
 80033ac:	e002      	b.n	80033b4 <Board1_Update_Rover_Lights+0x370>
          } else {
            k++;
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	3301      	adds	r3, #1
 80033b2:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 80033b4:	7dfb      	ldrb	r3, [r7, #23]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d102      	bne.n	80033c0 <Board1_Update_Rover_Lights+0x37c>
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	2b03      	cmp	r3, #3
 80033be:	ddea      	ble.n	8003396 <Board1_Update_Rover_Lights+0x352>
          }
        }

        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 80033c0:	7ffb      	ldrb	r3, [r7, #31]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d02d      	beq.n	8003422 <Board1_Update_Rover_Lights+0x3de>
 80033c6:	4b31      	ldr	r3, [pc, #196]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 80033c8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80033cc:	4b2f      	ldr	r3, [pc, #188]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 80033ce:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80033d2:	eeb4 7a67 	vcmp.f32	s14, s15
 80033d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033da:	d122      	bne.n	8003422 <Board1_Update_Rover_Lights+0x3de>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 80033dc:	4b2b      	ldr	r3, [pc, #172]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 80033de:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80033e2:	4b2a      	ldr	r3, [pc, #168]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 80033e4:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 80033e8:	eeb4 7a67 	vcmp.f32	s14, s15
 80033ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f0:	d117      	bne.n	8003422 <Board1_Update_Rover_Lights+0x3de>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BB)) {
 80033f2:	4b26      	ldr	r3, [pc, #152]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 80033f4:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80033f8:	4b24      	ldr	r3, [pc, #144]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 80033fa:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 80033fe:	eeb4 7a67 	vcmp.f32	s14, s15
 8003402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003406:	d10c      	bne.n	8003422 <Board1_Update_Rover_Lights+0x3de>
          Board1_DW.decision.led_A = WHITE;
 8003408:	4b20      	ldr	r3, [pc, #128]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board1_DW.decision.led_B = WHITE;
 8003410:	4b1e      	ldr	r3, [pc, #120]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 8003412:	2201      	movs	r2, #1
 8003414:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 8003418:	4b1c      	ldr	r3, [pc, #112]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 800341a:	2201      	movs	r2, #1
 800341c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003420:	e017      	b.n	8003452 <Board1_Update_Rover_Lights+0x40e>
        } else {
          if (white_led_when_stopped) {
 8003422:	79fb      	ldrb	r3, [r7, #7]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d008      	beq.n	800343a <Board1_Update_Rover_Lights+0x3f6>
            Board1_DW.decision.led_A = WHITE;
 8003428:	4b18      	ldr	r3, [pc, #96]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = WHITE;
 8003430:	4b16      	ldr	r3, [pc, #88]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 8003432:	2201      	movs	r2, #1
 8003434:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 8003438:	e007      	b.n	800344a <Board1_Update_Rover_Lights+0x406>
          } else {
            Board1_DW.decision.led_A = OFF;
 800343a:	4b14      	ldr	r3, [pc, #80]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 800343c:	2200      	movs	r2, #0
 800343e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = OFF;
 8003442:	4b12      	ldr	r3, [pc, #72]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 8003444:	2200      	movs	r2, #0
 8003446:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          }

          Board1_DW.decision.rear_led = BACKLIGHTS;
 800344a:	4b10      	ldr	r3, [pc, #64]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 800344c:	2201      	movs	r2, #1
 800344e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        }
      }
    }
  }

  switch (Board1_DW.decision.mode) {
 8003452:	4b0e      	ldr	r3, [pc, #56]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 8003454:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003458:	2b00      	cmp	r3, #0
 800345a:	d002      	beq.n	8003462 <Board1_Update_Rover_Lights+0x41e>
 800345c:	2b01      	cmp	r3, #1
 800345e:	d005      	beq.n	800346c <Board1_Update_Rover_Lights+0x428>
 8003460:	e009      	b.n	8003476 <Board1_Update_Rover_Lights+0x432>
   case DEFAULT:
    Board1_DW.decision.rear_sign = SIGN_WHITE;
 8003462:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 8003464:	2201      	movs	r2, #1
 8003466:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 800346a:	e009      	b.n	8003480 <Board1_Update_Rover_Lights+0x43c>

   case SPORT:
    Board1_DW.decision.rear_sign = SIGN_ORANGE;
 800346c:	4b07      	ldr	r3, [pc, #28]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 800346e:	2203      	movs	r2, #3
 8003470:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003474:	e004      	b.n	8003480 <Board1_Update_Rover_Lights+0x43c>

   default:
    Board1_DW.decision.rear_sign = SIGN_GREEN;
 8003476:	4b05      	ldr	r3, [pc, #20]	@ (800348c <Board1_Update_Rover_Lights+0x448>)
 8003478:	2202      	movs	r2, #2
 800347a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 800347e:	bf00      	nop
  }
}
 8003480:	bf00      	nop
 8003482:	3724      	adds	r7, #36	@ 0x24
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	20000244 	.word	0x20000244

08003490 <Board1_Board_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Board_decision(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Routine_manager != 0) {
 8003496:	4ba9      	ldr	r3, [pc, #676]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003498:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <Board1_Board_decision+0x14>
    Board1_Routine_manager();
 80034a0:	f7ff fb44 	bl	8002b2c <Board1_Routine_manager>
  }

  if (Board1_DW.is_active_Mode_manager != 0) {
 80034a4:	4ba5      	ldr	r3, [pc, #660]	@ (800373c <Board1_Board_decision+0x2ac>)
 80034a6:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f000 808e 	beq.w	80035cc <Board1_Board_decision+0x13c>
    switch (Board1_DW.is_Mode_manager) {
 80034b0:	4ba2      	ldr	r3, [pc, #648]	@ (800373c <Board1_Board_decision+0x2ac>)
 80034b2:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d002      	beq.n	80034c0 <Board1_Board_decision+0x30>
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d023      	beq.n	8003506 <Board1_Board_decision+0x76>
 80034be:	e085      	b.n	80035cc <Board1_Board_decision+0x13c>
     case Boa_IN_Critical_voltage_driving:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80034c0:	4b9e      	ldr	r3, [pc, #632]	@ (800373c <Board1_Board_decision+0x2ac>)
 80034c2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80034c6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d109      	bne.n	80034e2 <Board1_Board_decision+0x52>
        b = !Board1_Critical_Voltage();
 80034ce:	f7fe fa71 	bl	80019b4 <Board1_Critical_Voltage>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf0c      	ite	eq
 80034d8:	2301      	moveq	r3, #1
 80034da:	2300      	movne	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	71fb      	strb	r3, [r7, #7]
 80034e0:	e001      	b.n	80034e6 <Board1_Board_decision+0x56>
      } else {
        b = false;
 80034e2:	2300      	movs	r3, #0
 80034e4:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80034e6:	79fb      	ldrb	r3, [r7, #7]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d06c      	beq.n	80035c6 <Board1_Board_decision+0x136>
        Board1_DW.is_Mode_manager = Board_IN_Normal_voltage_driving;
 80034ec:	4b93      	ldr	r3, [pc, #588]	@ (800373c <Board1_Board_decision+0x2ac>)
 80034ee:	2202      	movs	r2, #2
 80034f0:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
        Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_DEFAULT;
 80034f4:	4b91      	ldr	r3, [pc, #580]	@ (800373c <Board1_Board_decision+0x2ac>)
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
        Board1_DW.decision.mode = DEFAULT;
 80034fc:	4b8f      	ldr	r3, [pc, #572]	@ (800373c <Board1_Board_decision+0x2ac>)
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      }
      break;
 8003504:	e05f      	b.n	80035c6 <Board1_Board_decision+0x136>

     case Board_IN_Normal_voltage_driving:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003506:	4b8d      	ldr	r3, [pc, #564]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003508:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800350c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003510:	4293      	cmp	r3, r2
 8003512:	d104      	bne.n	800351e <Board1_Board_decision+0x8e>
        b = Board1_Critical_Voltage();
 8003514:	f7fe fa4e 	bl	80019b4 <Board1_Critical_Voltage>
 8003518:	4603      	mov	r3, r0
 800351a:	71fb      	strb	r3, [r7, #7]
 800351c:	e001      	b.n	8003522 <Board1_Board_decision+0x92>
      } else {
        b = false;
 800351e:	2300      	movs	r3, #0
 8003520:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003522:	79fb      	ldrb	r3, [r7, #7]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00c      	beq.n	8003542 <Board1_Board_decision+0xb2>
        Board1_DW.is_Normal_voltage_driving = Board1_IN_NO_ACTIVE_CHILD;
 8003528:	4b84      	ldr	r3, [pc, #528]	@ (800373c <Board1_Board_decision+0x2ac>)
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
        Board1_DW.is_Mode_manager = Boa_IN_Critical_voltage_driving;
 8003530:	4b82      	ldr	r3, [pc, #520]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
        Board1_DW.decision.mode = ECO;
 8003538:	4b80      	ldr	r3, [pc, #512]	@ (800373c <Board1_Board_decision+0x2ac>)
 800353a:	2202      	movs	r2, #2
 800353c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            Board1_DW.decision.mode = ECO;
          }
          break;
        }
      }
      break;
 8003540:	e043      	b.n	80035ca <Board1_Board_decision+0x13a>
        switch (Board1_DW.is_Normal_voltage_driving) {
 8003542:	4b7e      	ldr	r3, [pc, #504]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003544:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8003548:	2b03      	cmp	r3, #3
 800354a:	d026      	beq.n	800359a <Board1_Board_decision+0x10a>
 800354c:	2b03      	cmp	r3, #3
 800354e:	dc3c      	bgt.n	80035ca <Board1_Board_decision+0x13a>
 8003550:	2b01      	cmp	r3, #1
 8003552:	d002      	beq.n	800355a <Board1_Board_decision+0xca>
 8003554:	2b02      	cmp	r3, #2
 8003556:	d010      	beq.n	800357a <Board1_Board_decision+0xea>
      break;
 8003558:	e037      	b.n	80035ca <Board1_Board_decision+0x13a>
          b = Board1_Mode_B_Pressed();
 800355a:	f7ff fd05 	bl	8002f68 <Board1_Mode_B_Pressed>
 800355e:	4603      	mov	r3, r0
 8003560:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d028      	beq.n	80035ba <Board1_Board_decision+0x12a>
            Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_SPORT;
 8003568:	4b74      	ldr	r3, [pc, #464]	@ (800373c <Board1_Board_decision+0x2ac>)
 800356a:	2203      	movs	r2, #3
 800356c:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
            Board1_DW.decision.mode = SPORT;
 8003570:	4b72      	ldr	r3, [pc, #456]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003572:	2201      	movs	r2, #1
 8003574:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 8003578:	e01f      	b.n	80035ba <Board1_Board_decision+0x12a>
          b = Board1_Mode_B_Pressed();
 800357a:	f7ff fcf5 	bl	8002f68 <Board1_Mode_B_Pressed>
 800357e:	4603      	mov	r3, r0
 8003580:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d01a      	beq.n	80035be <Board1_Board_decision+0x12e>
            Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_DEFAULT;
 8003588:	4b6c      	ldr	r3, [pc, #432]	@ (800373c <Board1_Board_decision+0x2ac>)
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
            Board1_DW.decision.mode = DEFAULT;
 8003590:	4b6a      	ldr	r3, [pc, #424]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003592:	2200      	movs	r2, #0
 8003594:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 8003598:	e011      	b.n	80035be <Board1_Board_decision+0x12e>
          b = Board1_Mode_B_Pressed();
 800359a:	f7ff fce5 	bl	8002f68 <Board1_Mode_B_Pressed>
 800359e:	4603      	mov	r3, r0
 80035a0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80035a2:	79fb      	ldrb	r3, [r7, #7]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00c      	beq.n	80035c2 <Board1_Board_decision+0x132>
            Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_ECO;
 80035a8:	4b64      	ldr	r3, [pc, #400]	@ (800373c <Board1_Board_decision+0x2ac>)
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
            Board1_DW.decision.mode = ECO;
 80035b0:	4b62      	ldr	r3, [pc, #392]	@ (800373c <Board1_Board_decision+0x2ac>)
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80035b8:	e003      	b.n	80035c2 <Board1_Board_decision+0x132>
          break;
 80035ba:	bf00      	nop
 80035bc:	e005      	b.n	80035ca <Board1_Board_decision+0x13a>
          break;
 80035be:	bf00      	nop
 80035c0:	e003      	b.n	80035ca <Board1_Board_decision+0x13a>
          break;
 80035c2:	bf00      	nop
      break;
 80035c4:	e001      	b.n	80035ca <Board1_Board_decision+0x13a>
      break;
 80035c6:	bf00      	nop
 80035c8:	e000      	b.n	80035cc <Board1_Board_decision+0x13c>
      break;
 80035ca:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Lights_manager != 0) {
 80035cc:	4b5b      	ldr	r3, [pc, #364]	@ (800373c <Board1_Board_decision+0x2ac>)
 80035ce:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f000 80a5 	beq.w	8003722 <Board1_Board_decision+0x292>
    switch (Board1_DW.is_Lights_manager) {
 80035d8:	4b58      	ldr	r3, [pc, #352]	@ (800373c <Board1_Board_decision+0x2ac>)
 80035da:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d002      	beq.n	80035e8 <Board1_Board_decision+0x158>
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d022      	beq.n	800362c <Board1_Board_decision+0x19c>
 80035e6:	e09c      	b.n	8003722 <Board1_Board_decision+0x292>
     case Boar_IN_Critical_voltage_lights:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80035e8:	4b54      	ldr	r3, [pc, #336]	@ (800373c <Board1_Board_decision+0x2ac>)
 80035ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80035ee:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d109      	bne.n	800360a <Board1_Board_decision+0x17a>
        b = !Board1_Critical_Voltage();
 80035f6:	f7fe f9dd 	bl	80019b4 <Board1_Critical_Voltage>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	bf0c      	ite	eq
 8003600:	2301      	moveq	r3, #1
 8003602:	2300      	movne	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	71fb      	strb	r3, [r7, #7]
 8003608:	e001      	b.n	800360e <Board1_Board_decision+0x17e>
      } else {
        b = false;
 800360a:	2300      	movs	r3, #0
 800360c:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	2b00      	cmp	r3, #0
 8003612:	f000 8083 	beq.w	800371c <Board1_Board_decision+0x28c>
        Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage_lights;
 8003616:	4b49      	ldr	r3, [pc, #292]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003618:	2202      	movs	r2, #2
 800361a:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
        Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_OFF;
 800361e:	4b47      	ldr	r3, [pc, #284]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003620:	2202      	movs	r2, #2
 8003622:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
        Board1_Rover_Lights_OFF();
 8003626:	f7ff fcc9 	bl	8002fbc <Board1_Rover_Lights_OFF>
      }
      break;
 800362a:	e077      	b.n	800371c <Board1_Board_decision+0x28c>

     case Board1_IN_Normal_voltage_lights:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800362c:	4b43      	ldr	r3, [pc, #268]	@ (800373c <Board1_Board_decision+0x2ac>)
 800362e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003632:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003636:	4293      	cmp	r3, r2
 8003638:	d104      	bne.n	8003644 <Board1_Board_decision+0x1b4>
        b = Board1_Critical_Voltage();
 800363a:	f7fe f9bb 	bl	80019b4 <Board1_Critical_Voltage>
 800363e:	4603      	mov	r3, r0
 8003640:	71fb      	strb	r3, [r7, #7]
 8003642:	e001      	b.n	8003648 <Board1_Board_decision+0x1b8>
      } else {
        b = false;
 8003644:	2300      	movs	r3, #0
 8003646:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003648:	79fb      	ldrb	r3, [r7, #7]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <Board1_Board_decision+0x1d4>
        Board1_DW.is_Normal_voltage_lights = Board1_IN_NO_ACTIVE_CHILD;
 800364e:	4b3b      	ldr	r3, [pc, #236]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
        Board1_DW.is_Lights_manager = Boar_IN_Critical_voltage_lights;
 8003656:	4b39      	ldr	r3, [pc, #228]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003658:	2201      	movs	r2, #1
 800365a:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
        Board1_Rover_Lights_OFF();
 800365e:	f7ff fcad 	bl	8002fbc <Board1_Rover_Lights_OFF>
            Board1_Update_Rover_Lights(true);
          }
          break;
        }
      }
      break;
 8003662:	e05d      	b.n	8003720 <Board1_Board_decision+0x290>
        switch (Board1_DW.is_Normal_voltage_lights) {
 8003664:	4b35      	ldr	r3, [pc, #212]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003666:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800366a:	2b03      	cmp	r3, #3
 800366c:	d032      	beq.n	80036d4 <Board1_Board_decision+0x244>
 800366e:	2b03      	cmp	r3, #3
 8003670:	dc56      	bgt.n	8003720 <Board1_Board_decision+0x290>
 8003672:	2b01      	cmp	r3, #1
 8003674:	d002      	beq.n	800367c <Board1_Board_decision+0x1ec>
 8003676:	2b02      	cmp	r3, #2
 8003678:	d01d      	beq.n	80036b6 <Board1_Board_decision+0x226>
      break;
 800367a:	e051      	b.n	8003720 <Board1_Board_decision+0x290>
          b = Board1_Lights_B_Pressed();
 800367c:	f7ff fcb8 	bl	8002ff0 <Board1_Lights_B_Pressed>
 8003680:	4603      	mov	r3, r0
 8003682:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d006      	beq.n	8003698 <Board1_Board_decision+0x208>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_OFF;
 800368a:	4b2c      	ldr	r3, [pc, #176]	@ (800373c <Board1_Board_decision+0x2ac>)
 800368c:	2202      	movs	r2, #2
 800368e:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
            Board1_Rover_Lights_OFF();
 8003692:	f7ff fc93 	bl	8002fbc <Board1_Rover_Lights_OFF>
          break;
 8003696:	e03b      	b.n	8003710 <Board1_Board_decision+0x280>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003698:	4b28      	ldr	r3, [pc, #160]	@ (800373c <Board1_Board_decision+0x2ac>)
 800369a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800369e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d134      	bne.n	8003710 <Board1_Board_decision+0x280>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_AUTO;
 80036a6:	4b25      	ldr	r3, [pc, #148]	@ (800373c <Board1_Board_decision+0x2ac>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
            Board1_Update_Rover_Lights(false);
 80036ae:	2000      	movs	r0, #0
 80036b0:	f7ff fcc8 	bl	8003044 <Board1_Update_Rover_Lights>
          break;
 80036b4:	e02c      	b.n	8003710 <Board1_Board_decision+0x280>
          b = Board1_Lights_B_Pressed();
 80036b6:	f7ff fc9b 	bl	8002ff0 <Board1_Lights_B_Pressed>
 80036ba:	4603      	mov	r3, r0
 80036bc:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80036be:	79fb      	ldrb	r3, [r7, #7]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d027      	beq.n	8003714 <Board1_Board_decision+0x284>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_ON;
 80036c4:	4b1d      	ldr	r3, [pc, #116]	@ (800373c <Board1_Board_decision+0x2ac>)
 80036c6:	2203      	movs	r2, #3
 80036c8:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
            Board1_Update_Rover_Lights(true);
 80036cc:	2001      	movs	r0, #1
 80036ce:	f7ff fcb9 	bl	8003044 <Board1_Update_Rover_Lights>
          break;
 80036d2:	e01f      	b.n	8003714 <Board1_Board_decision+0x284>
          b = Board1_Lights_B_Pressed();
 80036d4:	f7ff fc8c 	bl	8002ff0 <Board1_Lights_B_Pressed>
 80036d8:	4603      	mov	r3, r0
 80036da:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d007      	beq.n	80036f2 <Board1_Board_decision+0x262>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_AUTO;
 80036e2:	4b16      	ldr	r3, [pc, #88]	@ (800373c <Board1_Board_decision+0x2ac>)
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
            Board1_Update_Rover_Lights(false);
 80036ea:	2000      	movs	r0, #0
 80036ec:	f7ff fcaa 	bl	8003044 <Board1_Update_Rover_Lights>
          break;
 80036f0:	e012      	b.n	8003718 <Board1_Board_decision+0x288>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 80036f2:	4b12      	ldr	r3, [pc, #72]	@ (800373c <Board1_Board_decision+0x2ac>)
 80036f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80036f8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d10b      	bne.n	8003718 <Board1_Board_decision+0x288>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_ON;
 8003700:	4b0e      	ldr	r3, [pc, #56]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003702:	2203      	movs	r2, #3
 8003704:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
            Board1_Update_Rover_Lights(true);
 8003708:	2001      	movs	r0, #1
 800370a:	f7ff fc9b 	bl	8003044 <Board1_Update_Rover_Lights>
          break;
 800370e:	e003      	b.n	8003718 <Board1_Board_decision+0x288>
          break;
 8003710:	bf00      	nop
 8003712:	e005      	b.n	8003720 <Board1_Board_decision+0x290>
          break;
 8003714:	bf00      	nop
 8003716:	e003      	b.n	8003720 <Board1_Board_decision+0x290>
          break;
 8003718:	bf00      	nop
      break;
 800371a:	e001      	b.n	8003720 <Board1_Board_decision+0x290>
      break;
 800371c:	bf00      	nop
 800371e:	e000      	b.n	8003722 <Board1_Board_decision+0x292>
      break;
 8003720:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Relay_manager != 0) {
 8003722:	4b06      	ldr	r3, [pc, #24]	@ (800373c <Board1_Board_decision+0x2ac>)
 8003724:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 8003728:	2b00      	cmp	r3, #0
 800372a:	d045      	beq.n	80037b8 <Board1_Board_decision+0x328>
    switch (Board1_DW.is_Relay_manager) {
 800372c:	4b03      	ldr	r3, [pc, #12]	@ (800373c <Board1_Board_decision+0x2ac>)
 800372e:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8003732:	2b01      	cmp	r3, #1
 8003734:	d004      	beq.n	8003740 <Board1_Board_decision+0x2b0>
 8003736:	2b02      	cmp	r3, #2
 8003738:	d021      	beq.n	800377e <Board1_Board_decision+0x2ee>
        Board1_DW.decision.relay = false;
      }
      break;
    }
  }
}
 800373a:	e03d      	b.n	80037b8 <Board1_Board_decision+0x328>
 800373c:	20000244 	.word	0x20000244
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003740:	4b1f      	ldr	r3, [pc, #124]	@ (80037c0 <Board1_Board_decision+0x330>)
 8003742:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003746:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800374a:	4293      	cmp	r3, r2
 800374c:	d109      	bne.n	8003762 <Board1_Board_decision+0x2d2>
        b = !Board1_Critical_Voltage();
 800374e:	f7fe f931 	bl	80019b4 <Board1_Critical_Voltage>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	bf0c      	ite	eq
 8003758:	2301      	moveq	r3, #1
 800375a:	2300      	movne	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	71fb      	strb	r3, [r7, #7]
 8003760:	e001      	b.n	8003766 <Board1_Board_decision+0x2d6>
        b = false;
 8003762:	2300      	movs	r3, #0
 8003764:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d022      	beq.n	80037b2 <Board1_Board_decision+0x322>
        Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage_relay;
 800376c:	4b14      	ldr	r3, [pc, #80]	@ (80037c0 <Board1_Board_decision+0x330>)
 800376e:	2202      	movs	r2, #2
 8003770:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
        Board1_DW.decision.relay = true;
 8003774:	4b12      	ldr	r3, [pc, #72]	@ (80037c0 <Board1_Board_decision+0x330>)
 8003776:	2201      	movs	r2, #1
 8003778:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 800377c:	e019      	b.n	80037b2 <Board1_Board_decision+0x322>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800377e:	4b10      	ldr	r3, [pc, #64]	@ (80037c0 <Board1_Board_decision+0x330>)
 8003780:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003784:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003788:	4293      	cmp	r3, r2
 800378a:	d104      	bne.n	8003796 <Board1_Board_decision+0x306>
        b = Board1_Critical_Voltage();
 800378c:	f7fe f912 	bl	80019b4 <Board1_Critical_Voltage>
 8003790:	4603      	mov	r3, r0
 8003792:	71fb      	strb	r3, [r7, #7]
 8003794:	e001      	b.n	800379a <Board1_Board_decision+0x30a>
        b = false;
 8003796:	2300      	movs	r3, #0
 8003798:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00a      	beq.n	80037b6 <Board1_Board_decision+0x326>
        Board1_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
 80037a0:	4b07      	ldr	r3, [pc, #28]	@ (80037c0 <Board1_Board_decision+0x330>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
        Board1_DW.decision.relay = false;
 80037a8:	4b05      	ldr	r3, [pc, #20]	@ (80037c0 <Board1_Board_decision+0x330>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 80037b0:	e001      	b.n	80037b6 <Board1_Board_decision+0x326>
      break;
 80037b2:	bf00      	nop
 80037b4:	e000      	b.n	80037b8 <Board1_Board_decision+0x328>
      break;
 80037b6:	bf00      	nop
}
 80037b8:	bf00      	nop
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	20000244 	.word	0x20000244

080037c4 <Board1_Receive_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_decision(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 80037ca:	f7fd fc9f 	bl	800110c <Board1_Is_Rx_Finished>
 80037ce:	4603      	mov	r3, r0
 80037d0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80037d2:	79fb      	ldrb	r3, [r7, #7]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d036      	beq.n	8003846 <Board1_Receive_decision+0x82>
    b = Board_Verify_Decision_Integrity();
 80037d8:	f7fe f8e2 	bl	80019a0 <Board_Verify_Decision_Integrity>
 80037dc:	4603      	mov	r3, r0
 80037de:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d020      	beq.n	8003828 <Board1_Receive_decision+0x64>
      b_previousEvent = Board1_DW.sfEvent;
 80037e6:	4b29      	ldr	r3, [pc, #164]	@ (800388c <Board1_Receive_decision+0xc8>)
 80037e8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037ec:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 80037ee:	4b27      	ldr	r3, [pc, #156]	@ (800388c <Board1_Receive_decision+0xc8>)
 80037f0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80037f4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Board_decision != 0) {
 80037f8:	4b24      	ldr	r3, [pc, #144]	@ (800388c <Board1_Receive_decision+0xc8>)
 80037fa:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <Board1_Receive_decision+0x42>
        Board1_Board_decision();
 8003802:	f7ff fe45 	bl	8003490 <Board1_Board_decision>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8003806:	4a21      	ldr	r2, [pc, #132]	@ (800388c <Board1_Receive_decision+0xc8>)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_DW.is_Supervisor = Board1_IN_Decision_received;
 800380e:	4b1f      	ldr	r3, [pc, #124]	@ (800388c <Board1_Receive_decision+0xc8>)
 8003810:	2201      	movs	r2, #1
 8003812:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_setSTalk();
 8003816:	f7fd fc66 	bl	80010e6 <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800381a:	f7fd fc70 	bl	80010fe <Board1_Get_Timestamp>
 800381e:	4603      	mov	r3, r0
 8003820:	4a1a      	ldr	r2, [pc, #104]	@ (800388c <Board1_Receive_decision+0xc8>)
 8003822:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8003826:	e02c      	b.n	8003882 <Board1_Receive_decision+0xbe>
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 8003828:	4b18      	ldr	r3, [pc, #96]	@ (800388c <Board1_Receive_decision+0xc8>)
 800382a:	2206      	movs	r2, #6
 800382c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Wait_Decision();
 8003830:	f7fd ffd2 	bl	80017d8 <Board1_Wait_Decision>
      Board1_resetSTalk();
 8003834:	f7fd fc8a 	bl	800114c <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003838:	f7fd fc61 	bl	80010fe <Board1_Get_Timestamp>
 800383c:	4603      	mov	r3, r0
 800383e:	4a13      	ldr	r2, [pc, #76]	@ (800388c <Board1_Receive_decision+0xc8>)
 8003840:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8003844:	e01d      	b.n	8003882 <Board1_Receive_decision+0xbe>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8003846:	4b11      	ldr	r3, [pc, #68]	@ (800388c <Board1_Receive_decision+0xc8>)
 8003848:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800384c:	f640 5148 	movw	r1, #3400	@ 0xd48
 8003850:	4618      	mov	r0, r3
 8003852:	f7fd fc34 	bl	80010be <Board1_Check_Timeout_Us>
 8003856:	4603      	mov	r3, r0
 8003858:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800385a:	79fb      	ldrb	r3, [r7, #7]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d010      	beq.n	8003882 <Board1_Receive_decision+0xbe>
      Board1_stop_motors(true);
 8003860:	2001      	movs	r0, #1
 8003862:	f7fd fc87 	bl	8001174 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8003866:	f7fd fcdd 	bl	8001224 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 800386a:	f7fd fc36 	bl	80010da <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 800386e:	4b07      	ldr	r3, [pc, #28]	@ (800388c <Board1_Receive_decision+0xc8>)
 8003870:	2201      	movs	r2, #1
 8003872:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_setSTalk();
 8003876:	f7fd fc36 	bl	80010e6 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 800387a:	4b04      	ldr	r3, [pc, #16]	@ (800388c <Board1_Receive_decision+0xc8>)
 800387c:	2202      	movs	r2, #2
 800387e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	20000244 	.word	0x20000244

08003890 <Board1_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Global_Integrity(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 8003894:	4802      	ldr	r0, [pc, #8]	@ (80038a0 <Board1_Verify_Global_Integrity+0x10>)
 8003896:	f002 fe93 	bl	80065c0 <CRC_Check_GlobalState>
 800389a:	4603      	mov	r3, r0
}
 800389c:	4618      	mov	r0, r3
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20000244 	.word	0x20000244

080038a4 <Board1_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar2(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80038a8:	4b09      	ldr	r3, [pc, #36]	@ (80038d0 <Board1_Obs_Sonar2+0x2c>)
 80038aa:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 80038ae:	2b95      	cmp	r3, #149	@ 0x95
 80038b0:	d907      	bls.n	80038c2 <Board1_Obs_Sonar2+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar2 <= Board1_MAX_DISTANCE);
 80038b2:	4b07      	ldr	r3, [pc, #28]	@ (80038d0 <Board1_Obs_Sonar2+0x2c>)
 80038b4:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80038b8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80038bc:	d801      	bhi.n	80038c2 <Board1_Obs_Sonar2+0x1e>
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <Board1_Obs_Sonar2+0x20>
 80038c2:	2300      	movs	r3, #0
 80038c4:	b2db      	uxtb	r3, r3
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr
 80038d0:	20000244 	.word	0x20000244

080038d4 <Board1_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 80038de:	6839      	ldr	r1, [r7, #0]
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f002 ff33 	bl	800674c <Time_Check_Elapsed_ms>
 80038e6:	4603      	mov	r3, r0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <Board1_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar1(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 80038f4:	4b09      	ldr	r3, [pc, #36]	@ (800391c <Board1_Obs_Sonar1+0x2c>)
 80038f6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80038fa:	2b95      	cmp	r3, #149	@ 0x95
 80038fc:	d907      	bls.n	800390e <Board1_Obs_Sonar1+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar1 <= Board1_MAX_DISTANCE);
 80038fe:	4b07      	ldr	r3, [pc, #28]	@ (800391c <Board1_Obs_Sonar1+0x2c>)
 8003900:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 8003904:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003908:	d801      	bhi.n	800390e <Board1_Obs_Sonar1+0x1e>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <Board1_Obs_Sonar1+0x20>
 800390e:	2300      	movs	r3, #0
 8003910:	b2db      	uxtb	r3, r3
}
 8003912:	4618      	mov	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	20000244 	.word	0x20000244

08003920 <Board1_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar3(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8003924:	4b09      	ldr	r3, [pc, #36]	@ (800394c <Board1_Obs_Sonar3+0x2c>)
 8003926:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 800392a:	2b95      	cmp	r3, #149	@ 0x95
 800392c:	d907      	bls.n	800393e <Board1_Obs_Sonar3+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar3 <= Board1_MAX_DISTANCE);
 800392e:	4b07      	ldr	r3, [pc, #28]	@ (800394c <Board1_Obs_Sonar3+0x2c>)
 8003930:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8003934:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003938:	d801      	bhi.n	800393e <Board1_Obs_Sonar3+0x1e>
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <Board1_Obs_Sonar3+0x20>
 800393e:	2300      	movs	r3, #0
 8003940:	b2db      	uxtb	r3, r3
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	20000244 	.word	0x20000244

08003950 <Board1_Low_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Low_Voltage(void)
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
  return Board1_DW.state.battery_voltage <= Board1_LOW_VOLTAGE;
 8003954:	4b08      	ldr	r3, [pc, #32]	@ (8003978 <Board1_Low_Voltage+0x28>)
 8003956:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 800395a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800397c <Board1_Low_Voltage+0x2c>
 800395e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003966:	bf94      	ite	ls
 8003968:	2301      	movls	r3, #1
 800396a:	2300      	movhi	r3, #0
 800396c:	b2db      	uxtb	r3, r3
}
 800396e:	4618      	mov	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr
 8003978:	20000244 	.word	0x20000244
 800397c:	411d47ae 	.word	0x411d47ae

08003980 <Board1_High_Temp>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_High_Temp(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  return Board1_DW.state.temperature >= Board1_HIGH_TEMPERATURE;
 8003984:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <Board1_High_Temp+0x28>)
 8003986:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 800398a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80039ac <Board1_High_Temp+0x2c>
 800398e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003996:	bfac      	ite	ge
 8003998:	2301      	movge	r3, #1
 800399a:	2300      	movlt	r3, #0
 800399c:	b2db      	uxtb	r3, r3
}
 800399e:	4618      	mov	r0, r3
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	20000244 	.word	0x20000244
 80039ac:	42700000 	.word	0x42700000

080039b0 <Board1_Button2_Pressed_Retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed_Retro(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 80039b6:	4b12      	ldr	r3, [pc, #72]	@ (8003a00 <Board1_Button2_Pressed_Retro+0x50>)
 80039b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80039bc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d002      	beq.n	80039ca <Board1_Button2_Pressed_Retro+0x1a>
    y = false;
 80039c4:	2300      	movs	r3, #0
 80039c6:	71fb      	strb	r3, [r7, #7]
 80039c8:	e013      	b.n	80039f2 <Board1_Button2_Pressed_Retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 80039ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003a00 <Board1_Button2_Pressed_Retro+0x50>)
 80039cc:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d006      	beq.n	80039e2 <Board1_Button2_Pressed_Retro+0x32>
         (!Board1_DW.prev_button2_retro));
 80039d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003a00 <Board1_Button2_Pressed_Retro+0x50>)
 80039d6:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <Board1_Button2_Pressed_Retro+0x32>
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <Board1_Button2_Pressed_Retro+0x34>
 80039e2:	2300      	movs	r3, #0
 80039e4:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_retro = Board1_DW.receivedStatePacket.state.button2;
 80039e6:	4b06      	ldr	r3, [pc, #24]	@ (8003a00 <Board1_Button2_Pressed_Retro+0x50>)
 80039e8:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 80039ec:	4b04      	ldr	r3, [pc, #16]	@ (8003a00 <Board1_Button2_Pressed_Retro+0x50>)
 80039ee:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  }

  return y;
 80039f2:	79fb      	ldrb	r3, [r7, #7]
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	20000244 	.word	0x20000244

08003a04 <Board1_Button1_Pressed_Retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Retro(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003a0a:	4b12      	ldr	r3, [pc, #72]	@ (8003a54 <Board1_Button1_Pressed_Retro+0x50>)
 8003a0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a10:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d002      	beq.n	8003a1e <Board1_Button1_Pressed_Retro+0x1a>
    y = false;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	71fb      	strb	r3, [r7, #7]
 8003a1c:	e013      	b.n	8003a46 <Board1_Button1_Pressed_Retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a54 <Board1_Button1_Pressed_Retro+0x50>)
 8003a20:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d006      	beq.n	8003a36 <Board1_Button1_Pressed_Retro+0x32>
         (!Board1_DW.prev_button1_retro));
 8003a28:	4b0a      	ldr	r3, [pc, #40]	@ (8003a54 <Board1_Button1_Pressed_Retro+0x50>)
 8003a2a:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <Board1_Button1_Pressed_Retro+0x32>
 8003a32:	2301      	movs	r3, #1
 8003a34:	e000      	b.n	8003a38 <Board1_Button1_Pressed_Retro+0x34>
 8003a36:	2300      	movs	r3, #0
 8003a38:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_retro = Board1_DW.receivedStatePacket.state.button1;
 8003a3a:	4b06      	ldr	r3, [pc, #24]	@ (8003a54 <Board1_Button1_Pressed_Retro+0x50>)
 8003a3c:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003a40:	4b04      	ldr	r3, [pc, #16]	@ (8003a54 <Board1_Button1_Pressed_Retro+0x50>)
 8003a42:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
  }

  return y;
 8003a46:	79fb      	ldrb	r3, [r7, #7]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	20000244 	.word	0x20000244

08003a58 <Board1_Button2_Pressed_Obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed_Obs(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003a5e:	4b12      	ldr	r3, [pc, #72]	@ (8003aa8 <Board1_Button2_Pressed_Obs+0x50>)
 8003a60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a64:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d002      	beq.n	8003a72 <Board1_Button2_Pressed_Obs+0x1a>
    y = false;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	71fb      	strb	r3, [r7, #7]
 8003a70:	e013      	b.n	8003a9a <Board1_Button2_Pressed_Obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a72:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa8 <Board1_Button2_Pressed_Obs+0x50>)
 8003a74:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d006      	beq.n	8003a8a <Board1_Button2_Pressed_Obs+0x32>
         (!Board1_DW.prev_button2_obs));
 8003a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa8 <Board1_Button2_Pressed_Obs+0x50>)
 8003a7e:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <Board1_Button2_Pressed_Obs+0x32>
 8003a86:	2301      	movs	r3, #1
 8003a88:	e000      	b.n	8003a8c <Board1_Button2_Pressed_Obs+0x34>
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_obs = Board1_DW.receivedStatePacket.state.button1;
 8003a8e:	4b06      	ldr	r3, [pc, #24]	@ (8003aa8 <Board1_Button2_Pressed_Obs+0x50>)
 8003a90:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003a94:	4b04      	ldr	r3, [pc, #16]	@ (8003aa8 <Board1_Button2_Pressed_Obs+0x50>)
 8003a96:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
  }

  return y;
 8003a9a:	79fb      	ldrb	r3, [r7, #7]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	20000244 	.word	0x20000244

08003aac <Board1_Button1_Pressed_Obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Obs(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003ab2:	4b12      	ldr	r3, [pc, #72]	@ (8003afc <Board1_Button1_Pressed_Obs+0x50>)
 8003ab4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003ab8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d002      	beq.n	8003ac6 <Board1_Button1_Pressed_Obs+0x1a>
    y = false;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	71fb      	strb	r3, [r7, #7]
 8003ac4:	e013      	b.n	8003aee <Board1_Button1_Pressed_Obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8003afc <Board1_Button1_Pressed_Obs+0x50>)
 8003ac8:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d006      	beq.n	8003ade <Board1_Button1_Pressed_Obs+0x32>
         (!Board1_DW.prev_button1_obs));
 8003ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8003afc <Board1_Button1_Pressed_Obs+0x50>)
 8003ad2:	f893 3141 	ldrb.w	r3, [r3, #321]	@ 0x141
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <Board1_Button1_Pressed_Obs+0x32>
 8003ada:	2301      	movs	r3, #1
 8003adc:	e000      	b.n	8003ae0 <Board1_Button1_Pressed_Obs+0x34>
 8003ade:	2300      	movs	r3, #0
 8003ae0:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_obs = Board1_DW.receivedStatePacket.state.button2;
 8003ae2:	4b06      	ldr	r3, [pc, #24]	@ (8003afc <Board1_Button1_Pressed_Obs+0x50>)
 8003ae4:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003ae8:	4b04      	ldr	r3, [pc, #16]	@ (8003afc <Board1_Button1_Pressed_Obs+0x50>)
 8003aea:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
  }

  return y;
 8003aee:	79fb      	ldrb	r3, [r7, #7]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	20000244 	.word	0x20000244

08003b00 <Board1_Detect_Limit_Activation>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Detect_Limit_Activation(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
  boolean_T y;
  y = (Board1_DW.limit_velocity && (!Board1_DW.prev_limit_state));
 8003b06:	4b13      	ldr	r3, [pc, #76]	@ (8003b54 <Board1_Detect_Limit_Activation+0x54>)
 8003b08:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d006      	beq.n	8003b1e <Board1_Detect_Limit_Activation+0x1e>
 8003b10:	4b10      	ldr	r3, [pc, #64]	@ (8003b54 <Board1_Detect_Limit_Activation+0x54>)
 8003b12:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <Board1_Detect_Limit_Activation+0x1e>
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e000      	b.n	8003b20 <Board1_Detect_Limit_Activation+0x20>
 8003b1e:	2300      	movs	r3, #0
 8003b20:	71fb      	strb	r3, [r7, #7]
  Board1_DW.prev_limit_state = Board1_DW.limit_velocity;
 8003b22:	4b0c      	ldr	r3, [pc, #48]	@ (8003b54 <Board1_Detect_Limit_Activation+0x54>)
 8003b24:	f893 213c 	ldrb.w	r2, [r3, #316]	@ 0x13c
 8003b28:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <Board1_Detect_Limit_Activation+0x54>)
 8003b2a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
  if (y && (Board1_DW.max_vel > Board1_LIMITED_RPM)) {
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <Board1_Detect_Limit_Activation+0x46>
 8003b34:	4b07      	ldr	r3, [pc, #28]	@ (8003b54 <Board1_Detect_Limit_Activation+0x54>)
 8003b36:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003b3a:	2b50      	cmp	r3, #80	@ 0x50
 8003b3c:	d903      	bls.n	8003b46 <Board1_Detect_Limit_Activation+0x46>
    Board1_DW.max_vel = Board1_LIMITED_RPM;
 8003b3e:	4b05      	ldr	r3, [pc, #20]	@ (8003b54 <Board1_Detect_Limit_Activation+0x54>)
 8003b40:	2250      	movs	r2, #80	@ 0x50
 8003b42:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  }

  return y;
 8003b46:	79fb      	ldrb	r3, [r7, #7]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr
 8003b54:	20000244 	.word	0x20000244

08003b58 <Board1_Button1_Pressed_Vel>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Vel(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003b5e:	4b12      	ldr	r3, [pc, #72]	@ (8003ba8 <Board1_Button1_Pressed_Vel+0x50>)
 8003b60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b64:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d002      	beq.n	8003b72 <Board1_Button1_Pressed_Vel+0x1a>
    y = false;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	71fb      	strb	r3, [r7, #7]
 8003b70:	e013      	b.n	8003b9a <Board1_Button1_Pressed_Vel+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003b72:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba8 <Board1_Button1_Pressed_Vel+0x50>)
 8003b74:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d006      	beq.n	8003b8a <Board1_Button1_Pressed_Vel+0x32>
         (!Board1_DW.prev_button1_vel));
 8003b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba8 <Board1_Button1_Pressed_Vel+0x50>)
 8003b7e:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <Board1_Button1_Pressed_Vel+0x32>
 8003b86:	2301      	movs	r3, #1
 8003b88:	e000      	b.n	8003b8c <Board1_Button1_Pressed_Vel+0x34>
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_vel = Board1_DW.receivedStatePacket.state.button2;
 8003b8e:	4b06      	ldr	r3, [pc, #24]	@ (8003ba8 <Board1_Button1_Pressed_Vel+0x50>)
 8003b90:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003b94:	4b04      	ldr	r3, [pc, #16]	@ (8003ba8 <Board1_Button1_Pressed_Vel+0x50>)
 8003b96:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
  }

  return y;
 8003b9a:	79fb      	ldrb	r3, [r7, #7]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr
 8003ba8:	20000244 	.word	0x20000244

08003bac <Board1_L_Stick_Up>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_L_Stick_Up(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003bdc <Board1_L_Stick_Up+0x30>)
 8003bb2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bb6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d107      	bne.n	8003bce <Board1_L_Stick_Up+0x22>
    (Board1_DW.receivedStatePacket.state.controller_y >=
 8003bbe:	4b07      	ldr	r3, [pc, #28]	@ (8003bdc <Board1_L_Stick_Up+0x30>)
 8003bc0:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003bc4:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8003bc8:	d301      	bcc.n	8003bce <Board1_L_Stick_Up+0x22>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <Board1_L_Stick_Up+0x24>
 8003bce:	2300      	movs	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
     Board1_INCLINATION_INCREASE_VEL);
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr
 8003bdc:	20000244 	.word	0x20000244

08003be0 <Board1_L_Stick_Down>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_L_Stick_Down(void)
{
 8003be0:	b480      	push	{r7}
 8003be2:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003be4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c14 <Board1_L_Stick_Down+0x34>)
 8003be6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bea:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d109      	bne.n	8003c06 <Board1_L_Stick_Down+0x26>
    (Board1_DW.receivedStatePacket.state.controller_y <=
 8003bf2:	4b08      	ldr	r3, [pc, #32]	@ (8003c14 <Board1_L_Stick_Down+0x34>)
 8003bf4:	f8b3 20b2 	ldrh.w	r2, [r3, #178]	@ 0xb2
     Board1_DW.INCLINATION_DECREASE_VEL);
 8003bf8:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <Board1_L_Stick_Down+0x34>)
 8003bfa:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d801      	bhi.n	8003c06 <Board1_L_Stick_Down+0x26>
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <Board1_L_Stick_Down+0x28>
 8003c06:	2300      	movs	r3, #0
 8003c08:	b2db      	uxtb	r3, r3
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	20000244 	.word	0x20000244

08003c18 <Board1_Decrease_Max_Vel>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decrease_Max_Vel(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
  uint32_T qY;
  qY = (uint32_T)Board1_DW.max_vel -
 8003c1e:	4b13      	ldr	r3, [pc, #76]	@ (8003c6c <Board1_Decrease_Max_Vel+0x54>)
 8003c20:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003c24:	3b0a      	subs	r3, #10
 8003c26:	607b      	str	r3, [r7, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ Board1_VEL_CHANGE;
  if (qY > Board1_DW.max_vel) {
 8003c28:	4b10      	ldr	r3, [pc, #64]	@ (8003c6c <Board1_Decrease_Max_Vel+0x54>)
 8003c2a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003c2e:	461a      	mov	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d901      	bls.n	8003c3a <Board1_Decrease_Max_Vel+0x22>
    qY = 0U;
 8003c36:	2300      	movs	r3, #0
 8003c38:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)qY < Board1_DW.MIN_RPM) {
 8003c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c6c <Board1_Decrease_Max_Vel+0x54>)
 8003c3c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8003c40:	461a      	mov	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	dd06      	ble.n	8003c56 <Board1_Decrease_Max_Vel+0x3e>
    Board1_DW.max_vel = Board1_DW.MIN_RPM;
 8003c48:	4b08      	ldr	r3, [pc, #32]	@ (8003c6c <Board1_Decrease_Max_Vel+0x54>)
 8003c4a:	f893 2104 	ldrb.w	r2, [r3, #260]	@ 0x104
 8003c4e:	4b07      	ldr	r3, [pc, #28]	@ (8003c6c <Board1_Decrease_Max_Vel+0x54>)
 8003c50:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  } else {
    Board1_DW.max_vel = (uint8_T)qY;
  }
}
 8003c54:	e004      	b.n	8003c60 <Board1_Decrease_Max_Vel+0x48>
    Board1_DW.max_vel = (uint8_T)qY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	4b04      	ldr	r3, [pc, #16]	@ (8003c6c <Board1_Decrease_Max_Vel+0x54>)
 8003c5c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	20000244 	.word	0x20000244

08003c70 <Board1_Increase_Max_Vel>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Increase_Max_Vel(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
  uint32_T tmp;
  uint8_T current_limit;
  if (Board1_DW.limit_velocity) {
 8003c76:	4b14      	ldr	r3, [pc, #80]	@ (8003cc8 <Board1_Increase_Max_Vel+0x58>)
 8003c78:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <Board1_Increase_Max_Vel+0x16>
    current_limit = Board1_LIMITED_RPM;
 8003c80:	2350      	movs	r3, #80	@ 0x50
 8003c82:	70fb      	strb	r3, [r7, #3]
 8003c84:	e001      	b.n	8003c8a <Board1_Increase_Max_Vel+0x1a>
  } else {
    current_limit = Board1_MAX_RPM;
 8003c86:	2396      	movs	r3, #150	@ 0x96
 8003c88:	70fb      	strb	r3, [r7, #3]
  }

  tmp = (uint32_T)Board1_DW.max_vel + Board1_VEL_CHANGE;
 8003c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc8 <Board1_Increase_Max_Vel+0x58>)
 8003c8c:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003c90:	330a      	adds	r3, #10
 8003c92:	607b      	str	r3, [r7, #4]
  if (tmp > 255U) {
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2bff      	cmp	r3, #255	@ 0xff
 8003c98:	d901      	bls.n	8003c9e <Board1_Increase_Max_Vel+0x2e>
    tmp = 255U;
 8003c9a:	23ff      	movs	r3, #255	@ 0xff
 8003c9c:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)tmp > current_limit) {
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	da04      	bge.n	8003cb0 <Board1_Increase_Max_Vel+0x40>
    Board1_DW.max_vel = current_limit;
 8003ca6:	4a08      	ldr	r2, [pc, #32]	@ (8003cc8 <Board1_Increase_Max_Vel+0x58>)
 8003ca8:	78fb      	ldrb	r3, [r7, #3]
 8003caa:	f882 3105 	strb.w	r3, [r2, #261]	@ 0x105
  } else {
    Board1_DW.max_vel = (uint8_T)tmp;
  }
}
 8003cae:	e004      	b.n	8003cba <Board1_Increase_Max_Vel+0x4a>
    Board1_DW.max_vel = (uint8_T)tmp;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	4b04      	ldr	r3, [pc, #16]	@ (8003cc8 <Board1_Increase_Max_Vel+0x58>)
 8003cb6:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	20000244 	.word	0x20000244

08003ccc <Board1_Combo>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Combo(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Special_retro != 0) {
 8003cd2:	4b98      	ldr	r3, [pc, #608]	@ (8003f34 <Board1_Combo+0x268>)
 8003cd4:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d054      	beq.n	8003d86 <Board1_Combo+0xba>
    switch (Board1_DW.is_Special_retro) {
 8003cdc:	4b95      	ldr	r3, [pc, #596]	@ (8003f34 <Board1_Combo+0x268>)
 8003cde:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d03a      	beq.n	8003d5c <Board1_Combo+0x90>
 8003ce6:	2b03      	cmp	r3, #3
 8003ce8:	dc4d      	bgt.n	8003d86 <Board1_Combo+0xba>
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d002      	beq.n	8003cf4 <Board1_Combo+0x28>
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d02f      	beq.n	8003d52 <Board1_Combo+0x86>
 8003cf2:	e048      	b.n	8003d86 <Board1_Combo+0xba>
     case Board1_IN_First_button:
      b = Board1_Button2_Pressed_Retro();
 8003cf4:	f7ff fe5c 	bl	80039b0 <Board1_Button2_Pressed_Retro>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d010      	beq.n	8003d24 <Board1_Combo+0x58>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_change;
 8003d02:	4b8c      	ldr	r3, [pc, #560]	@ (8003f34 <Board1_Combo+0x268>)
 8003d04:	2202      	movs	r2, #2
 8003d06:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board1_DW.special_retro = !Board1_DW.special_retro;
 8003d0a:	4b8a      	ldr	r3, [pc, #552]	@ (8003f34 <Board1_Combo+0x268>)
 8003d0c:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf0c      	ite	eq
 8003d14:	2301      	moveq	r3, #1
 8003d16:	2300      	movne	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	4b85      	ldr	r3, [pc, #532]	@ (8003f34 <Board1_Combo+0x268>)
 8003d1e:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_button_retro,
                  Board1_BUTTON_TIMEOUT)) {
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
      }
      break;
 8003d22:	e02d      	b.n	8003d80 <Board1_Combo+0xb4>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003d24:	4b83      	ldr	r3, [pc, #524]	@ (8003f34 <Board1_Combo+0x268>)
 8003d26:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d2a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d126      	bne.n	8003d80 <Board1_Combo+0xb4>
                 Board1_Check_Timeout_Ms(Board1_DW.time_button_retro,
 8003d32:	4b80      	ldr	r3, [pc, #512]	@ (8003f34 <Board1_Combo+0x268>)
 8003d34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d38:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff fdc9 	bl	80038d4 <Board1_Check_Timeout_Ms>
 8003d42:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d01b      	beq.n	8003d80 <Board1_Combo+0xb4>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8003d48:	4b7a      	ldr	r3, [pc, #488]	@ (8003f34 <Board1_Combo+0x268>)
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
      break;
 8003d50:	e016      	b.n	8003d80 <Board1_Combo+0xb4>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8003d52:	4b78      	ldr	r3, [pc, #480]	@ (8003f34 <Board1_Combo+0x268>)
 8003d54:	2203      	movs	r2, #3
 8003d56:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
      break;
 8003d5a:	e014      	b.n	8003d86 <Board1_Combo+0xba>

     case Board1_IN_Special_retro_start:
      b = Board1_Button1_Pressed_Retro();
 8003d5c:	f7ff fe52 	bl	8003a04 <Board1_Button1_Pressed_Retro>
 8003d60:	4603      	mov	r3, r0
 8003d62:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003d64:	79fb      	ldrb	r3, [r7, #7]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00c      	beq.n	8003d84 <Board1_Combo+0xb8>
        Board1_DW.is_Special_retro = Board1_IN_First_button;
 8003d6a:	4b72      	ldr	r3, [pc, #456]	@ (8003f34 <Board1_Combo+0x268>)
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board1_DW.time_button_retro = Board1_Get_Timestamp();
 8003d72:	f7fd f9c4 	bl	80010fe <Board1_Get_Timestamp>
 8003d76:	4603      	mov	r3, r0
 8003d78:	4a6e      	ldr	r2, [pc, #440]	@ (8003f34 <Board1_Combo+0x268>)
 8003d7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }
      break;
 8003d7e:	e001      	b.n	8003d84 <Board1_Combo+0xb8>
      break;
 8003d80:	bf00      	nop
 8003d82:	e000      	b.n	8003d86 <Board1_Combo+0xba>
      break;
 8003d84:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_detection != 0) {
 8003d86:	4b6b      	ldr	r3, [pc, #428]	@ (8003f34 <Board1_Combo+0x268>)
 8003d88:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d054      	beq.n	8003e3a <Board1_Combo+0x16e>
    switch (Board1_DW.is_Obstacle_detection) {
 8003d90:	4b68      	ldr	r3, [pc, #416]	@ (8003f34 <Board1_Combo+0x268>)
 8003d92:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8003d96:	2b03      	cmp	r3, #3
 8003d98:	d03a      	beq.n	8003e10 <Board1_Combo+0x144>
 8003d9a:	2b03      	cmp	r3, #3
 8003d9c:	dc4d      	bgt.n	8003e3a <Board1_Combo+0x16e>
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d002      	beq.n	8003da8 <Board1_Combo+0xdc>
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d02f      	beq.n	8003e06 <Board1_Combo+0x13a>
 8003da6:	e048      	b.n	8003e3a <Board1_Combo+0x16e>
     case Board1_IN_First_button:
      b = Board1_Button2_Pressed_Obs();
 8003da8:	f7ff fe56 	bl	8003a58 <Board1_Button2_Pressed_Obs>
 8003dac:	4603      	mov	r3, r0
 8003dae:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d010      	beq.n	8003dd8 <Board1_Combo+0x10c>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_change;
 8003db6:	4b5f      	ldr	r3, [pc, #380]	@ (8003f34 <Board1_Combo+0x268>)
 8003db8:	2202      	movs	r2, #2
 8003dba:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        Board1_DW.obs_detection = !Board1_DW.obs_detection;
 8003dbe:	4b5d      	ldr	r3, [pc, #372]	@ (8003f34 <Board1_Combo+0x268>)
 8003dc0:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	4b58      	ldr	r3, [pc, #352]	@ (8003f34 <Board1_Combo+0x268>)
 8003dd2:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_button_obs,
                  Board1_BUTTON_TIMEOUT)) {
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
      }
      break;
 8003dd6:	e02d      	b.n	8003e34 <Board1_Combo+0x168>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003dd8:	4b56      	ldr	r3, [pc, #344]	@ (8003f34 <Board1_Combo+0x268>)
 8003dda:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003dde:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d126      	bne.n	8003e34 <Board1_Combo+0x168>
                 Board1_Check_Timeout_Ms(Board1_DW.time_button_obs,
 8003de6:	4b53      	ldr	r3, [pc, #332]	@ (8003f34 <Board1_Combo+0x268>)
 8003de8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003dec:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7ff fd6f 	bl	80038d4 <Board1_Check_Timeout_Ms>
 8003df6:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d01b      	beq.n	8003e34 <Board1_Combo+0x168>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8003dfc:	4b4d      	ldr	r3, [pc, #308]	@ (8003f34 <Board1_Combo+0x268>)
 8003dfe:	2203      	movs	r2, #3
 8003e00:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
      break;
 8003e04:	e016      	b.n	8003e34 <Board1_Combo+0x168>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8003e06:	4b4b      	ldr	r3, [pc, #300]	@ (8003f34 <Board1_Combo+0x268>)
 8003e08:	2203      	movs	r2, #3
 8003e0a:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
      break;
 8003e0e:	e014      	b.n	8003e3a <Board1_Combo+0x16e>

     case Board1_IN_Special_retro_start:
      b = Board1_Button1_Pressed_Obs();
 8003e10:	f7ff fe4c 	bl	8003aac <Board1_Button1_Pressed_Obs>
 8003e14:	4603      	mov	r3, r0
 8003e16:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00c      	beq.n	8003e38 <Board1_Combo+0x16c>
        Board1_DW.is_Obstacle_detection = Board1_IN_First_button;
 8003e1e:	4b45      	ldr	r3, [pc, #276]	@ (8003f34 <Board1_Combo+0x268>)
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        Board1_DW.time_button_obs = Board1_Get_Timestamp();
 8003e26:	f7fd f96a 	bl	80010fe <Board1_Get_Timestamp>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	4a41      	ldr	r2, [pc, #260]	@ (8003f34 <Board1_Combo+0x268>)
 8003e2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      }
      break;
 8003e32:	e001      	b.n	8003e38 <Board1_Combo+0x16c>
      break;
 8003e34:	bf00      	nop
 8003e36:	e000      	b.n	8003e3a <Board1_Combo+0x16e>
      break;
 8003e38:	bf00      	nop
    }
  }

  if ((Board1_DW.is_active_Change_max_velocity != 0) &&
 8003e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f34 <Board1_Combo+0x268>)
 8003e3c:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d073      	beq.n	8003f2c <Board1_Combo+0x260>
      (Board1_DW.is_Change_max_velocity == Board_IN_Manager_combo_velocity)) {
 8003e44:	4b3b      	ldr	r3, [pc, #236]	@ (8003f34 <Board1_Combo+0x268>)
 8003e46:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
  if ((Board1_DW.is_active_Change_max_velocity != 0) &&
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d16e      	bne.n	8003f2c <Board1_Combo+0x260>
    b = Board1_Detect_Limit_Activation();
 8003e4e:	f7ff fe57 	bl	8003b00 <Board1_Detect_Limit_Activation>
 8003e52:	4603      	mov	r3, r0
 8003e54:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d004      	beq.n	8003e66 <Board1_Combo+0x19a>
      Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
 8003e5c:	4b35      	ldr	r3, [pc, #212]	@ (8003f34 <Board1_Combo+0x268>)
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
        Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
        break;
      }
    }
  }
}
 8003e64:	e062      	b.n	8003f2c <Board1_Combo+0x260>
      switch (Board1_DW.is_Manager_combo_velocity) {
 8003e66:	4b33      	ldr	r3, [pc, #204]	@ (8003f34 <Board1_Combo+0x268>)
 8003e68:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	2b03      	cmp	r3, #3
 8003e70:	d85c      	bhi.n	8003f2c <Board1_Combo+0x260>
 8003e72:	a201      	add	r2, pc, #4	@ (adr r2, 8003e78 <Board1_Combo+0x1ac>)
 8003e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e78:	08003e89 	.word	0x08003e89
 8003e7c:	08003ead 	.word	0x08003ead
 8003e80:	08003f13 	.word	0x08003f13
 8003e84:	08003f1d 	.word	0x08003f1d
        b = Board1_Button1_Pressed_Vel();
 8003e88:	f7ff fe66 	bl	8003b58 <Board1_Button1_Pressed_Vel>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8003e90:	79fb      	ldrb	r3, [r7, #7]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d047      	beq.n	8003f26 <Board1_Combo+0x25a>
          Board1_DW.is_Manager_combo_velocity = Board1_IN_First_button_c;
 8003e96:	4b27      	ldr	r3, [pc, #156]	@ (8003f34 <Board1_Combo+0x268>)
 8003e98:	2202      	movs	r2, #2
 8003e9a:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
          Board1_DW.time_button_vel = Board1_Get_Timestamp();
 8003e9e:	f7fd f92e 	bl	80010fe <Board1_Get_Timestamp>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	4a23      	ldr	r2, [pc, #140]	@ (8003f34 <Board1_Combo+0x268>)
 8003ea6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
        break;
 8003eaa:	e03c      	b.n	8003f26 <Board1_Combo+0x25a>
        b = Board1_L_Stick_Up();
 8003eac:	f7ff fe7e 	bl	8003bac <Board1_L_Stick_Up>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d006      	beq.n	8003ec8 <Board1_Combo+0x1fc>
          Board1_DW.is_Manager_combo_velocity = Board1_IN_Max_velocity_increase;
 8003eba:	4b1e      	ldr	r3, [pc, #120]	@ (8003f34 <Board1_Combo+0x268>)
 8003ebc:	2204      	movs	r2, #4
 8003ebe:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
          Board1_Increase_Max_Vel();
 8003ec2:	f7ff fed5 	bl	8003c70 <Board1_Increase_Max_Vel>
        break;
 8003ec6:	e030      	b.n	8003f2a <Board1_Combo+0x25e>
          b = Board1_L_Stick_Down();
 8003ec8:	f7ff fe8a 	bl	8003be0 <Board1_L_Stick_Down>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d006      	beq.n	8003ee4 <Board1_Combo+0x218>
            Board1_DW.is_Manager_combo_velocity =
 8003ed6:	4b17      	ldr	r3, [pc, #92]	@ (8003f34 <Board1_Combo+0x268>)
 8003ed8:	2203      	movs	r2, #3
 8003eda:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
            Board1_Decrease_Max_Vel();
 8003ede:	f7ff fe9b 	bl	8003c18 <Board1_Decrease_Max_Vel>
        break;
 8003ee2:	e022      	b.n	8003f2a <Board1_Combo+0x25e>
          } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003ee4:	4b13      	ldr	r3, [pc, #76]	@ (8003f34 <Board1_Combo+0x268>)
 8003ee6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003eea:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d11b      	bne.n	8003f2a <Board1_Combo+0x25e>
                     Board1_Check_Timeout_Ms(Board1_DW.time_button_vel,
 8003ef2:	4b10      	ldr	r3, [pc, #64]	@ (8003f34 <Board1_Combo+0x268>)
 8003ef4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ef8:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff fce9 	bl	80038d4 <Board1_Check_Timeout_Ms>
 8003f02:	4603      	mov	r3, r0
          } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d010      	beq.n	8003f2a <Board1_Combo+0x25e>
            Board1_DW.is_Manager_combo_velocity =
 8003f08:	4b0a      	ldr	r3, [pc, #40]	@ (8003f34 <Board1_Combo+0x268>)
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
        break;
 8003f10:	e00b      	b.n	8003f2a <Board1_Combo+0x25e>
        Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
 8003f12:	4b08      	ldr	r3, [pc, #32]	@ (8003f34 <Board1_Combo+0x268>)
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
        break;
 8003f1a:	e007      	b.n	8003f2c <Board1_Combo+0x260>
        Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
 8003f1c:	4b05      	ldr	r3, [pc, #20]	@ (8003f34 <Board1_Combo+0x268>)
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
        break;
 8003f24:	e002      	b.n	8003f2c <Board1_Combo+0x260>
        break;
 8003f26:	bf00      	nop
 8003f28:	e000      	b.n	8003f2c <Board1_Combo+0x260>
        break;
 8003f2a:	bf00      	nop
}
 8003f2c:	bf00      	nop
 8003f2e:	3708      	adds	r7, #8
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	20000244 	.word	0x20000244

08003f38 <Board1_Global_state_compute>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Global_state_compute(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Moving_obstacle != 0) {
 8003f3e:	4baa      	ldr	r3, [pc, #680]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003f40:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 80fb 	beq.w	8004140 <Board1_Global_state_compute+0x208>
    if ((Board1_DW.is_active_No_obstacle != 0) && (Board1_DW.is_No_obstacle ==
 8003f4a:	4ba7      	ldr	r3, [pc, #668]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003f4c:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00f      	beq.n	8003f74 <Board1_Global_state_compute+0x3c>
 8003f54:	4ba4      	ldr	r3, [pc, #656]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003f56:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d10a      	bne.n	8003f74 <Board1_Global_state_compute+0x3c>
         Board1_IN_No_movements) && (Board1_DW.sfEvent == Board1_event_STEP)) {
 8003f5e:	4ba2      	ldr	r3, [pc, #648]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003f60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f64:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d103      	bne.n	8003f74 <Board1_Global_state_compute+0x3c>
      Board1_DW.moving_obstacle = NO_OBSTACLE;
 8003f6c:	4b9e      	ldr	r3, [pc, #632]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
    }

    if (Board1_DW.is_active_Obstacle_from_left != 0) {
 8003f74:	4b9c      	ldr	r3, [pc, #624]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003f76:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d06d      	beq.n	800405a <Board1_Global_state_compute+0x122>
      switch (Board1_DW.is_Obstacle_from_left) {
 8003f7e:	4b9a      	ldr	r3, [pc, #616]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003f80:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8003f84:	2b03      	cmp	r3, #3
 8003f86:	d03c      	beq.n	8004002 <Board1_Global_state_compute+0xca>
 8003f88:	2b03      	cmp	r3, #3
 8003f8a:	dc66      	bgt.n	800405a <Board1_Global_state_compute+0x122>
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d002      	beq.n	8003f96 <Board1_Global_state_compute+0x5e>
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d005      	beq.n	8003fa0 <Board1_Global_state_compute+0x68>
 8003f94:	e061      	b.n	800405a <Board1_Global_state_compute+0x122>
       case Bo_IN_Moving_obstacle_from_left:
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8003f96:	4b94      	ldr	r3, [pc, #592]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003f98:	2203      	movs	r2, #3
 8003f9a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
        break;
 8003f9e:	e05c      	b.n	800405a <Board1_Global_state_compute+0x122>

       case Board1_IN_Obstacle_left:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003fa0:	4b91      	ldr	r3, [pc, #580]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003fa2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003fa6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d104      	bne.n	8003fb8 <Board1_Global_state_compute+0x80>
          b = Board1_Obs_Sonar2();
 8003fae:	f7ff fc79 	bl	80038a4 <Board1_Obs_Sonar2>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	71fb      	strb	r3, [r7, #7]
 8003fb6:	e001      	b.n	8003fbc <Board1_Global_state_compute+0x84>
        } else {
          b = false;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	71fb      	strb	r3, [r7, #7]
        }

        if (b) {
 8003fbc:	79fb      	ldrb	r3, [r7, #7]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d008      	beq.n	8003fd4 <Board1_Global_state_compute+0x9c>
          Board1_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 8003fc2:	4b89      	ldr	r3, [pc, #548]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.moving_obstacle = MOVING_FROM_LEFT;
 8003fca:	4b87      	ldr	r3, [pc, #540]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s1,
                    Board1_OBS_TIMEOUT)) {
          Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
        }
        break;
 8003fd2:	e03f      	b.n	8004054 <Board1_Global_state_compute+0x11c>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003fd4:	4b84      	ldr	r3, [pc, #528]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003fd6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003fda:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d138      	bne.n	8004054 <Board1_Global_state_compute+0x11c>
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s1,
 8003fe2:	4b81      	ldr	r3, [pc, #516]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003fe4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fe8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff fc71 	bl	80038d4 <Board1_Check_Timeout_Ms>
 8003ff2:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d02d      	beq.n	8004054 <Board1_Global_state_compute+0x11c>
          Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8003ff8:	4b7b      	ldr	r3, [pc, #492]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8003ffa:	2203      	movs	r2, #3
 8003ffc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
        break;
 8004000:	e028      	b.n	8004054 <Board1_Global_state_compute+0x11c>

       case Board1_IN_Waiting:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004002:	4b79      	ldr	r3, [pc, #484]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004004:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004008:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800400c:	4293      	cmp	r3, r2
 800400e:	d111      	bne.n	8004034 <Board1_Global_state_compute+0xfc>
          if (Board1_Obs_Sonar1()) {
 8004010:	f7ff fc6e 	bl	80038f0 <Board1_Obs_Sonar1>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d009      	beq.n	800402e <Board1_Global_state_compute+0xf6>
            b = !Board1_Obs_Sonar2();
 800401a:	f7ff fc43 	bl	80038a4 <Board1_Obs_Sonar2>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	bf0c      	ite	eq
 8004024:	2301      	moveq	r3, #1
 8004026:	2300      	movne	r3, #0
 8004028:	b2db      	uxtb	r3, r3
 800402a:	71fb      	strb	r3, [r7, #7]
 800402c:	e004      	b.n	8004038 <Board1_Global_state_compute+0x100>
          } else {
            b = false;
 800402e:	2300      	movs	r3, #0
 8004030:	71fb      	strb	r3, [r7, #7]
 8004032:	e001      	b.n	8004038 <Board1_Global_state_compute+0x100>
          }
        } else {
          b = false;
 8004034:	2300      	movs	r3, #0
 8004036:	71fb      	strb	r3, [r7, #7]
        }

        if (b) {
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00c      	beq.n	8004058 <Board1_Global_state_compute+0x120>
          Board1_DW.is_Obstacle_from_left = Board1_IN_Obstacle_left;
 800403e:	4b6a      	ldr	r3, [pc, #424]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004040:	2202      	movs	r2, #2
 8004042:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.time_obs_s1 = Board1_Get_Timestamp();
 8004046:	f7fd f85a 	bl	80010fe <Board1_Get_Timestamp>
 800404a:	4603      	mov	r3, r0
 800404c:	4a66      	ldr	r2, [pc, #408]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 800404e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
        }
        break;
 8004052:	e001      	b.n	8004058 <Board1_Global_state_compute+0x120>
        break;
 8004054:	bf00      	nop
 8004056:	e000      	b.n	800405a <Board1_Global_state_compute+0x122>
        break;
 8004058:	bf00      	nop
      }
    }

    if (Board1_DW.is_active_Obstacle_from_right != 0) {
 800405a:	4b63      	ldr	r3, [pc, #396]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 800405c:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8004060:	2b00      	cmp	r3, #0
 8004062:	d06d      	beq.n	8004140 <Board1_Global_state_compute+0x208>
      switch (Board1_DW.is_Obstacle_from_right) {
 8004064:	4b60      	ldr	r3, [pc, #384]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004066:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800406a:	2b03      	cmp	r3, #3
 800406c:	d03c      	beq.n	80040e8 <Board1_Global_state_compute+0x1b0>
 800406e:	2b03      	cmp	r3, #3
 8004070:	dc66      	bgt.n	8004140 <Board1_Global_state_compute+0x208>
 8004072:	2b01      	cmp	r3, #1
 8004074:	d002      	beq.n	800407c <Board1_Global_state_compute+0x144>
 8004076:	2b02      	cmp	r3, #2
 8004078:	d005      	beq.n	8004086 <Board1_Global_state_compute+0x14e>
 800407a:	e061      	b.n	8004140 <Board1_Global_state_compute+0x208>
       case B_IN_Moving_obstacle_from_right:
        Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 800407c:	4b5a      	ldr	r3, [pc, #360]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 800407e:	2203      	movs	r2, #3
 8004080:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        break;
 8004084:	e05c      	b.n	8004140 <Board1_Global_state_compute+0x208>

       case Board1_IN_Obstacle_right:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004086:	4b58      	ldr	r3, [pc, #352]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004088:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800408c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004090:	4293      	cmp	r3, r2
 8004092:	d104      	bne.n	800409e <Board1_Global_state_compute+0x166>
          b = Board1_Obs_Sonar2();
 8004094:	f7ff fc06 	bl	80038a4 <Board1_Obs_Sonar2>
 8004098:	4603      	mov	r3, r0
 800409a:	71fb      	strb	r3, [r7, #7]
 800409c:	e001      	b.n	80040a2 <Board1_Global_state_compute+0x16a>
        } else {
          b = false;
 800409e:	2300      	movs	r3, #0
 80040a0:	71fb      	strb	r3, [r7, #7]
        }

        if (b) {
 80040a2:	79fb      	ldrb	r3, [r7, #7]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d008      	beq.n	80040ba <Board1_Global_state_compute+0x182>
          Board1_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 80040a8:	4b4f      	ldr	r3, [pc, #316]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board1_DW.moving_obstacle = MOVING_FROM_RIGHT;
 80040b0:	4b4d      	ldr	r3, [pc, #308]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s3,
                    Board1_OBS_TIMEOUT)) {
          Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
        }
        break;
 80040b8:	e03f      	b.n	800413a <Board1_Global_state_compute+0x202>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80040ba:	4b4b      	ldr	r3, [pc, #300]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80040bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80040c0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d138      	bne.n	800413a <Board1_Global_state_compute+0x202>
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s3,
 80040c8:	4b47      	ldr	r3, [pc, #284]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80040ca:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80040ce:	f241 3188 	movw	r1, #5000	@ 0x1388
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7ff fbfe 	bl	80038d4 <Board1_Check_Timeout_Ms>
 80040d8:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d02d      	beq.n	800413a <Board1_Global_state_compute+0x202>
          Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 80040de:	4b42      	ldr	r3, [pc, #264]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80040e0:	2203      	movs	r2, #3
 80040e2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        break;
 80040e6:	e028      	b.n	800413a <Board1_Global_state_compute+0x202>

       case Board1_IN_Waiting:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80040e8:	4b3f      	ldr	r3, [pc, #252]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80040ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80040ee:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d111      	bne.n	800411a <Board1_Global_state_compute+0x1e2>
          if (Board1_Obs_Sonar3()) {
 80040f6:	f7ff fc13 	bl	8003920 <Board1_Obs_Sonar3>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d009      	beq.n	8004114 <Board1_Global_state_compute+0x1dc>
            b = !Board1_Obs_Sonar2();
 8004100:	f7ff fbd0 	bl	80038a4 <Board1_Obs_Sonar2>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	bf0c      	ite	eq
 800410a:	2301      	moveq	r3, #1
 800410c:	2300      	movne	r3, #0
 800410e:	b2db      	uxtb	r3, r3
 8004110:	71fb      	strb	r3, [r7, #7]
 8004112:	e004      	b.n	800411e <Board1_Global_state_compute+0x1e6>
          } else {
            b = false;
 8004114:	2300      	movs	r3, #0
 8004116:	71fb      	strb	r3, [r7, #7]
 8004118:	e001      	b.n	800411e <Board1_Global_state_compute+0x1e6>
          }
        } else {
          b = false;
 800411a:	2300      	movs	r3, #0
 800411c:	71fb      	strb	r3, [r7, #7]
        }

        if (b) {
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00c      	beq.n	800413e <Board1_Global_state_compute+0x206>
          Board1_DW.is_Obstacle_from_right = Board1_IN_Obstacle_right;
 8004124:	4b30      	ldr	r3, [pc, #192]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004126:	2202      	movs	r2, #2
 8004128:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board1_DW.time_obs_s3 = Board1_Get_Timestamp();
 800412c:	f7fc ffe7 	bl	80010fe <Board1_Get_Timestamp>
 8004130:	4603      	mov	r3, r0
 8004132:	4a2d      	ldr	r2, [pc, #180]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004134:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
        }
        break;
 8004138:	e001      	b.n	800413e <Board1_Global_state_compute+0x206>
        break;
 800413a:	bf00      	nop
 800413c:	e000      	b.n	8004140 <Board1_Global_state_compute+0x208>
        break;
 800413e:	bf00      	nop
      }
    }
  }

  if (Board1_DW.is_active_Battery_temperature_m != 0) {
 8004140:	4b29      	ldr	r3, [pc, #164]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004142:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 8102 	beq.w	8004350 <Board1_Global_state_compute+0x418>
    if ((Board1_DW.is_active_Normal_velocity != 0) &&
 800414c:	4b26      	ldr	r3, [pc, #152]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 800414e:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00f      	beq.n	8004176 <Board1_Global_state_compute+0x23e>
        (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8004156:	4b24      	ldr	r3, [pc, #144]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004158:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if ((Board1_DW.is_active_Normal_velocity != 0) &&
 800415c:	2b01      	cmp	r3, #1
 800415e:	d10a      	bne.n	8004176 <Board1_Global_state_compute+0x23e>
        (Board1_DW.sfEvent == Board1_event_STEP)) {
 8004160:	4b21      	ldr	r3, [pc, #132]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004162:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
        (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8004166:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800416a:	4293      	cmp	r3, r2
 800416c:	d103      	bne.n	8004176 <Board1_Global_state_compute+0x23e>
      Board1_DW.limit_velocity = false;
 800416e:	4b1e      	ldr	r3, [pc, #120]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004170:	2200      	movs	r2, #0
 8004172:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    }

    if (Board1_DW.is_active_Battery_manager != 0) {
 8004176:	4b1c      	ldr	r3, [pc, #112]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004178:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 800417c:	2b00      	cmp	r3, #0
 800417e:	d052      	beq.n	8004226 <Board1_Global_state_compute+0x2ee>
      switch (Board1_DW.is_Battery_manager) {
 8004180:	4b19      	ldr	r3, [pc, #100]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004182:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8004186:	2b01      	cmp	r3, #1
 8004188:	d002      	beq.n	8004190 <Board1_Global_state_compute+0x258>
 800418a:	2b02      	cmp	r3, #2
 800418c:	d02e      	beq.n	80041ec <Board1_Global_state_compute+0x2b4>
 800418e:	e04a      	b.n	8004226 <Board1_Global_state_compute+0x2ee>
       case Board1_IN_Limited:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004190:	4b15      	ldr	r3, [pc, #84]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 8004192:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004196:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800419a:	4293      	cmp	r3, r2
 800419c:	d109      	bne.n	80041b2 <Board1_Global_state_compute+0x27a>
          b = !Board1_Low_Voltage();
 800419e:	f7ff fbd7 	bl	8003950 <Board1_Low_Voltage>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	bf0c      	ite	eq
 80041a8:	2301      	moveq	r3, #1
 80041aa:	2300      	movne	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	71fb      	strb	r3, [r7, #7]
 80041b0:	e001      	b.n	80041b6 <Board1_Global_state_compute+0x27e>
        } else {
          b = false;
 80041b2:	2300      	movs	r3, #0
 80041b4:	71fb      	strb	r3, [r7, #7]
        }

        if (b) {
 80041b6:	79fb      	ldrb	r3, [r7, #7]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d004      	beq.n	80041c6 <Board1_Global_state_compute+0x28e>
          Board1_DW.is_Battery_manager = Board1_IN_Normal;
 80041bc:	4b0a      	ldr	r3, [pc, #40]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        } else if (Board1_DW.sfEvent == Board1_event_STEP) {
          Board1_DW.is_Battery_manager = Board1_IN_Limited;
          Board1_DW.limit_velocity = true;
        }
        break;
 80041c4:	e02c      	b.n	8004220 <Board1_Global_state_compute+0x2e8>
        } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 80041c6:	4b08      	ldr	r3, [pc, #32]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80041c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80041cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d125      	bne.n	8004220 <Board1_Global_state_compute+0x2e8>
          Board1_DW.is_Battery_manager = Board1_IN_Limited;
 80041d4:	4b04      	ldr	r3, [pc, #16]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
          Board1_DW.limit_velocity = true;
 80041dc:	4b02      	ldr	r3, [pc, #8]	@ (80041e8 <Board1_Global_state_compute+0x2b0>)
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
        break;
 80041e4:	e01c      	b.n	8004220 <Board1_Global_state_compute+0x2e8>
 80041e6:	bf00      	nop
 80041e8:	20000244 	.word	0x20000244

       case Board1_IN_Normal:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80041ec:	4b5e      	ldr	r3, [pc, #376]	@ (8004368 <Board1_Global_state_compute+0x430>)
 80041ee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80041f2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d104      	bne.n	8004204 <Board1_Global_state_compute+0x2cc>
          b = Board1_Low_Voltage();
 80041fa:	f7ff fba9 	bl	8003950 <Board1_Low_Voltage>
 80041fe:	4603      	mov	r3, r0
 8004200:	71fb      	strb	r3, [r7, #7]
 8004202:	e001      	b.n	8004208 <Board1_Global_state_compute+0x2d0>
        } else {
          b = false;
 8004204:	2300      	movs	r3, #0
 8004206:	71fb      	strb	r3, [r7, #7]
        }

        if (b) {
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00a      	beq.n	8004224 <Board1_Global_state_compute+0x2ec>
          Board1_DW.is_Battery_manager = Board1_IN_Limited;
 800420e:	4b56      	ldr	r3, [pc, #344]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004210:	2201      	movs	r2, #1
 8004212:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
          Board1_DW.limit_velocity = true;
 8004216:	4b54      	ldr	r3, [pc, #336]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004218:	2201      	movs	r2, #1
 800421a:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
        }
        break;
 800421e:	e001      	b.n	8004224 <Board1_Global_state_compute+0x2ec>
        break;
 8004220:	bf00      	nop
 8004222:	e000      	b.n	8004226 <Board1_Global_state_compute+0x2ee>
        break;
 8004224:	bf00      	nop
      }
    }

    if (Board1_DW.is_active_Temperature_manager != 0) {
 8004226:	4b50      	ldr	r3, [pc, #320]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004228:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 808f 	beq.w	8004350 <Board1_Global_state_compute+0x418>
      switch (Board1_DW.is_Temperature_manager) {
 8004232:	4b4d      	ldr	r3, [pc, #308]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004234:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8004238:	2b03      	cmp	r3, #3
 800423a:	d068      	beq.n	800430e <Board1_Global_state_compute+0x3d6>
 800423c:	2b03      	cmp	r3, #3
 800423e:	f300 8087 	bgt.w	8004350 <Board1_Global_state_compute+0x418>
 8004242:	2b01      	cmp	r3, #1
 8004244:	d002      	beq.n	800424c <Board1_Global_state_compute+0x314>
 8004246:	2b02      	cmp	r3, #2
 8004248:	d036      	beq.n	80042b8 <Board1_Global_state_compute+0x380>
 800424a:	e081      	b.n	8004350 <Board1_Global_state_compute+0x418>
       case Board1_IN_High_Temperature:
        if ((Board1_DW.sfEvent == Board1_event_STEP) && Board1_Check_Timeout_Ms
 800424c:	4b46      	ldr	r3, [pc, #280]	@ (8004368 <Board1_Global_state_compute+0x430>)
 800424e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004252:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004256:	4293      	cmp	r3, r2
 8004258:	d113      	bne.n	8004282 <Board1_Global_state_compute+0x34a>
 800425a:	4b43      	ldr	r3, [pc, #268]	@ (8004368 <Board1_Global_state_compute+0x430>)
 800425c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004260:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8004264:	4618      	mov	r0, r3
 8004266:	f7ff fb35 	bl	80038d4 <Board1_Check_Timeout_Ms>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d008      	beq.n	8004282 <Board1_Global_state_compute+0x34a>
            (Board1_DW.time_temp, Board1_TEMP_TIMEOUT)) {
          Board1_DW.is_Temperature_manager = Board1_IN_Limited_l;
 8004270:	4b3d      	ldr	r3, [pc, #244]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004272:	2202      	movs	r2, #2
 8004274:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          Board1_DW.limit_velocity = true;
 8004278:	4b3b      	ldr	r3, [pc, #236]	@ (8004368 <Board1_Global_state_compute+0x430>)
 800427a:	2201      	movs	r2, #1
 800427c:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c

          if (b) {
            Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
          }
        }
        break;
 8004280:	e061      	b.n	8004346 <Board1_Global_state_compute+0x40e>
          if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004282:	4b39      	ldr	r3, [pc, #228]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004284:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004288:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800428c:	4293      	cmp	r3, r2
 800428e:	d109      	bne.n	80042a4 <Board1_Global_state_compute+0x36c>
            b = !Board1_High_Temp();
 8004290:	f7ff fb76 	bl	8003980 <Board1_High_Temp>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	bf0c      	ite	eq
 800429a:	2301      	moveq	r3, #1
 800429c:	2300      	movne	r3, #0
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	71fb      	strb	r3, [r7, #7]
 80042a2:	e001      	b.n	80042a8 <Board1_Global_state_compute+0x370>
            b = false;
 80042a4:	2300      	movs	r3, #0
 80042a6:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80042a8:	79fb      	ldrb	r3, [r7, #7]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d04b      	beq.n	8004346 <Board1_Global_state_compute+0x40e>
            Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 80042ae:	4b2e      	ldr	r3, [pc, #184]	@ (8004368 <Board1_Global_state_compute+0x430>)
 80042b0:	2203      	movs	r2, #3
 80042b2:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        break;
 80042b6:	e046      	b.n	8004346 <Board1_Global_state_compute+0x40e>

       case Board1_IN_Limited_l:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80042b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004368 <Board1_Global_state_compute+0x430>)
 80042ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80042be:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d109      	bne.n	80042da <Board1_Global_state_compute+0x3a2>
          b = !Board1_High_Temp();
 80042c6:	f7ff fb5b 	bl	8003980 <Board1_High_Temp>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	bf0c      	ite	eq
 80042d0:	2301      	moveq	r3, #1
 80042d2:	2300      	movne	r3, #0
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	71fb      	strb	r3, [r7, #7]
 80042d8:	e001      	b.n	80042de <Board1_Global_state_compute+0x3a6>
        } else {
          b = false;
 80042da:	2300      	movs	r3, #0
 80042dc:	71fb      	strb	r3, [r7, #7]
        }

        if (b) {
 80042de:	79fb      	ldrb	r3, [r7, #7]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d004      	beq.n	80042ee <Board1_Global_state_compute+0x3b6>
          Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 80042e4:	4b20      	ldr	r3, [pc, #128]	@ (8004368 <Board1_Global_state_compute+0x430>)
 80042e6:	2203      	movs	r2, #3
 80042e8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        } else if (Board1_DW.sfEvent == Board1_event_STEP) {
          Board1_DW.is_Temperature_manager = Board1_IN_Limited_l;
          Board1_DW.limit_velocity = true;
        }
        break;
 80042ec:	e02d      	b.n	800434a <Board1_Global_state_compute+0x412>
        } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 80042ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004368 <Board1_Global_state_compute+0x430>)
 80042f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80042f4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d126      	bne.n	800434a <Board1_Global_state_compute+0x412>
          Board1_DW.is_Temperature_manager = Board1_IN_Limited_l;
 80042fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004368 <Board1_Global_state_compute+0x430>)
 80042fe:	2202      	movs	r2, #2
 8004300:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          Board1_DW.limit_velocity = true;
 8004304:	4b18      	ldr	r3, [pc, #96]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004306:	2201      	movs	r2, #1
 8004308:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
        break;
 800430c:	e01d      	b.n	800434a <Board1_Global_state_compute+0x412>

       case Board1_IN_Normal_k:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800430e:	4b16      	ldr	r3, [pc, #88]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004310:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004314:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004318:	4293      	cmp	r3, r2
 800431a:	d104      	bne.n	8004326 <Board1_Global_state_compute+0x3ee>
          b = Board1_High_Temp();
 800431c:	f7ff fb30 	bl	8003980 <Board1_High_Temp>
 8004320:	4603      	mov	r3, r0
 8004322:	71fb      	strb	r3, [r7, #7]
 8004324:	e001      	b.n	800432a <Board1_Global_state_compute+0x3f2>
        } else {
          b = false;
 8004326:	2300      	movs	r3, #0
 8004328:	71fb      	strb	r3, [r7, #7]
        }

        if (b) {
 800432a:	79fb      	ldrb	r3, [r7, #7]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00e      	beq.n	800434e <Board1_Global_state_compute+0x416>
          Board1_DW.is_Temperature_manager = Board1_IN_High_Temperature;
 8004330:	4b0d      	ldr	r3, [pc, #52]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004332:	2201      	movs	r2, #1
 8004334:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          Board1_DW.time_temp = Board1_Get_Timestamp();
 8004338:	f7fc fee1 	bl	80010fe <Board1_Get_Timestamp>
 800433c:	4603      	mov	r3, r0
 800433e:	4a0a      	ldr	r2, [pc, #40]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004340:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
        }
        break;
 8004344:	e003      	b.n	800434e <Board1_Global_state_compute+0x416>
        break;
 8004346:	bf00      	nop
 8004348:	e002      	b.n	8004350 <Board1_Global_state_compute+0x418>
        break;
 800434a:	bf00      	nop
 800434c:	e000      	b.n	8004350 <Board1_Global_state_compute+0x418>
        break;
 800434e:	bf00      	nop
      }
    }
  }

  if (Board1_DW.is_active_Combo != 0) {
 8004350:	4b05      	ldr	r3, [pc, #20]	@ (8004368 <Board1_Global_state_compute+0x430>)
 8004352:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <Board1_Global_state_compute+0x426>
    Board1_Combo();
 800435a:	f7ff fcb7 	bl	8003ccc <Board1_Combo>
  }
}
 800435e:	bf00      	nop
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	20000244 	.word	0x20000244

0800436c <Board1_Update_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Global_State(void)
{
 800436c:	b4b0      	push	{r4, r5, r7}
 800436e:	af00      	add	r7, sp, #0
  Board1_DW.global_state.stateB1 = Board1_DW.state;
 8004370:	4a17      	ldr	r2, [pc, #92]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 8004372:	4b17      	ldr	r3, [pc, #92]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 8004374:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8004378:	33c4      	adds	r3, #196	@ 0xc4
 800437a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800437c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.stateB2 = Board1_DW.receivedStatePacket.state;
 8004380:	4a13      	ldr	r2, [pc, #76]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 8004382:	4b13      	ldr	r3, [pc, #76]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 8004384:	f102 0448 	add.w	r4, r2, #72	@ 0x48
 8004388:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 800438c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800438e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004390:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004394:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.mov_obs = Board1_DW.moving_obstacle;
 8004398:	4b0d      	ldr	r3, [pc, #52]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 800439a:	f893 20fc 	ldrb.w	r2, [r3, #252]	@ 0xfc
 800439e:	4b0c      	ldr	r3, [pc, #48]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 80043a0:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board1_DW.global_state.spc_retro = Board1_DW.special_retro;
 80043a4:	4b0a      	ldr	r3, [pc, #40]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 80043a6:	f893 213b 	ldrb.w	r2, [r3, #315]	@ 0x13b
 80043aa:	4b09      	ldr	r3, [pc, #36]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 80043ac:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  Board1_DW.global_state.max_vel = Board1_DW.max_vel;
 80043b0:	4b07      	ldr	r3, [pc, #28]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 80043b2:	f893 2105 	ldrb.w	r2, [r3, #261]	@ 0x105
 80043b6:	4b06      	ldr	r3, [pc, #24]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 80043b8:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
  Board1_DW.global_state.obs_detection = Board1_DW.obs_detection;
 80043bc:	4b04      	ldr	r3, [pc, #16]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 80043be:	f893 213d 	ldrb.w	r2, [r3, #317]	@ 0x13d
 80043c2:	4b03      	ldr	r3, [pc, #12]	@ (80043d0 <Board1_Update_Global_State+0x64>)
 80043c4:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
}
 80043c8:	bf00      	nop
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bcb0      	pop	{r4, r5, r7}
 80043ce:	4770      	bx	lr
 80043d0:	20000244 	.word	0x20000244

080043d4 <Board1_Receive_global_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_global_state(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 80043da:	f7fc fe97 	bl	800110c <Board1_Is_Rx_Finished>
 80043de:	4603      	mov	r3, r0
 80043e0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80043e2:	79fb      	ldrb	r3, [r7, #7]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d038      	beq.n	800445a <Board1_Receive_global_state+0x86>
    b = Board1_Verify_Global_Integrity();
 80043e8:	f7ff fa52 	bl	8003890 <Board1_Verify_Global_Integrity>
 80043ec:	4603      	mov	r3, r0
 80043ee:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80043f0:	79fb      	ldrb	r3, [r7, #7]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d022      	beq.n	800443c <Board1_Receive_global_state+0x68>
      b_previousEvent = Board1_DW.sfEvent;
 80043f6:	4b2a      	ldr	r3, [pc, #168]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 80043f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80043fc:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 80043fe:	4b28      	ldr	r3, [pc, #160]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 8004400:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004404:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Global_state_compute != 0) {
 8004408:	4b25      	ldr	r3, [pc, #148]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 800440a:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <Board1_Receive_global_state+0x42>
        Board1_Global_state_compute();
 8004412:	f7ff fd91 	bl	8003f38 <Board1_Global_state_compute>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8004416:	4a22      	ldr	r2, [pc, #136]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_Update_Global_State();
 800441e:	f7ff ffa5 	bl	800436c <Board1_Update_Global_State>
      Board1_DW.is_Supervisor = Board1_IN_Global_state_received;
 8004422:	4b1f      	ldr	r3, [pc, #124]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 8004424:	2204      	movs	r2, #4
 8004426:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_setSTalk();
 800442a:	f7fc fe5c 	bl	80010e6 <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800442e:	f7fc fe66 	bl	80010fe <Board1_Get_Timestamp>
 8004432:	4603      	mov	r3, r0
 8004434:	4a1a      	ldr	r2, [pc, #104]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 8004436:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 800443a:	e02c      	b.n	8004496 <Board1_Receive_global_state+0xc2>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 800443c:	4b18      	ldr	r3, [pc, #96]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 800443e:	2207      	movs	r2, #7
 8004440:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Wait_Global_State();
 8004444:	f7fd faa2 	bl	800198c <Board1_Wait_Global_State>
      Board1_resetSTalk();
 8004448:	f7fc fe80 	bl	800114c <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800444c:	f7fc fe57 	bl	80010fe <Board1_Get_Timestamp>
 8004450:	4603      	mov	r3, r0
 8004452:	4a13      	ldr	r2, [pc, #76]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 8004454:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8004458:	e01d      	b.n	8004496 <Board1_Receive_global_state+0xc2>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800445a:	4b11      	ldr	r3, [pc, #68]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 800445c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004460:	f241 517c 	movw	r1, #5500	@ 0x157c
 8004464:	4618      	mov	r0, r3
 8004466:	f7fc fe2a 	bl	80010be <Board1_Check_Timeout_Us>
 800446a:	4603      	mov	r3, r0
 800446c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d010      	beq.n	8004496 <Board1_Receive_global_state+0xc2>
      Board1_stop_motors(true);
 8004474:	2001      	movs	r0, #1
 8004476:	f7fc fe7d 	bl	8001174 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 800447a:	f7fc fed3 	bl	8001224 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 800447e:	f7fc fe2c 	bl	80010da <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004482:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_setSTalk();
 800448a:	f7fc fe2c 	bl	80010e6 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 800448e:	4b04      	ldr	r3, [pc, #16]	@ (80044a0 <Board1_Receive_global_state+0xcc>)
 8004490:	2202      	movs	r2, #2
 8004492:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8004496:	bf00      	nop
 8004498:	3708      	adds	r7, #8
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	20000244 	.word	0x20000244

080044a4 <Board1_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_State_Integrity(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board1_DW.receivedStatePacket);
 80044a8:	4802      	ldr	r0, [pc, #8]	@ (80044b4 <Board1_Verify_State_Integrity+0x10>)
 80044aa:	f002 f857 	bl	800655c <CRC_Check_State>
 80044ae:	4603      	mov	r3, r0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	200002e4 	.word	0x200002e4

080044b8 <Board1_Wait_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_State(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board1_DW.receivedStatePacket);
 80044bc:	4802      	ldr	r0, [pc, #8]	@ (80044c8 <Board1_Wait_State+0x10>)
 80044be:	f001 fff3 	bl	80064a8 <UART_Wait_State>
}
 80044c2:	bf00      	nop
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	200002e4 	.word	0x200002e4

080044cc <Board1_Update_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Local_State(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 80044d0:	f002 f95c 	bl	800678c <OS_Enter_Critical>

  /* Inport: '<Root>/battery_voltage' */
  Board1_DW.state.battery_voltage = Board1_U.battery_voltage;
 80044d4:	4b12      	ldr	r3, [pc, #72]	@ (8004520 <Board1_Update_Local_State+0x54>)
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	4a12      	ldr	r2, [pc, #72]	@ (8004524 <Board1_Update_Local_State+0x58>)
 80044da:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4

  /* Inport: '<Root>/temperature' */
  Board1_DW.state.temperature = Board1_U.temperature;
 80044de:	4b10      	ldr	r3, [pc, #64]	@ (8004520 <Board1_Update_Local_State+0x54>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a10      	ldr	r2, [pc, #64]	@ (8004524 <Board1_Update_Local_State+0x58>)
 80044e4:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

  /* Inport: '<Root>/velocity_FA' */
  Board1_DW.state.velocity_FA = Board1_U.velocity_FA;
 80044e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004520 <Board1_Update_Local_State+0x54>)
 80044ea:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80044ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004524 <Board1_Update_Local_State+0x58>)
 80044f0:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/velocity_FB' */
  Board1_DW.state.velocity_FB = Board1_U.velocity_FB;
 80044f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004520 <Board1_Update_Local_State+0x54>)
 80044f6:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80044fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004524 <Board1_Update_Local_State+0x58>)
 80044fc:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce

  /* Inport: '<Root>/velocity_BA' */
  Board1_DW.state.velocity_BA = Board1_U.velocity_BA;
 8004500:	4b07      	ldr	r3, [pc, #28]	@ (8004520 <Board1_Update_Local_State+0x54>)
 8004502:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8004506:	4b07      	ldr	r3, [pc, #28]	@ (8004524 <Board1_Update_Local_State+0x58>)
 8004508:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

  /* Inport: '<Root>/velocity_BB' */
  Board1_DW.state.velocity_BB = Board1_U.velocity_BB;
 800450c:	4b04      	ldr	r3, [pc, #16]	@ (8004520 <Board1_Update_Local_State+0x54>)
 800450e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8004512:	4b04      	ldr	r3, [pc, #16]	@ (8004524 <Board1_Update_Local_State+0x58>)
 8004514:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
  OS_Exit_Critical();
 8004518:	f002 f93e 	bl	8006798 <OS_Exit_Critical>
}
 800451c:	bf00      	nop
 800451e:	bd80      	pop	{r7, pc}
 8004520:	2000038c 	.word	0x2000038c
 8004524:	20000244 	.word	0x20000244

08004528 <Board1_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Normal(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Supervisor != 0) {
 800452e:	4bc9      	ldr	r3, [pc, #804]	@ (8004854 <Board1_Normal+0x32c>)
 8004530:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 824f 	beq.w	80049d8 <Board1_Normal+0x4b0>
    switch (Board1_DW.is_Supervisor) {
 800453a:	4bc6      	ldr	r3, [pc, #792]	@ (8004854 <Board1_Normal+0x32c>)
 800453c:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8004540:	3b01      	subs	r3, #1
 8004542:	2b0d      	cmp	r3, #13
 8004544:	f200 8248 	bhi.w	80049d8 <Board1_Normal+0x4b0>
 8004548:	a201      	add	r2, pc, #4	@ (adr r2, 8004550 <Board1_Normal+0x28>)
 800454a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454e:	bf00      	nop
 8004550:	08004589 	.word	0x08004589
 8004554:	080045fb 	.word	0x080045fb
 8004558:	08004601 	.word	0x08004601
 800455c:	08004607 	.word	0x08004607
 8004560:	08004679 	.word	0x08004679
 8004564:	08004711 	.word	0x08004711
 8004568:	08004717 	.word	0x08004717
 800456c:	0800471d 	.word	0x0800471d
 8004570:	080047b5 	.word	0x080047b5
 8004574:	08004827 	.word	0x08004827
 8004578:	08004831 	.word	0x08004831
 800457c:	08004899 	.word	0x08004899
 8004580:	080048fb 	.word	0x080048fb
 8004584:	0800495d 	.word	0x0800495d
     case Board1_IN_Decision_received:
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004588:	4bb2      	ldr	r3, [pc, #712]	@ (8004854 <Board1_Normal+0x32c>)
 800458a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800458e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004592:	4618      	mov	r0, r3
 8004594:	f7fc fd93 	bl	80010be <Board1_Check_Timeout_Us>
 8004598:	4603      	mov	r3, r0
 800459a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800459c:	79fb      	ldrb	r3, [r7, #7]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d011      	beq.n	80045c6 <Board1_Normal+0x9e>
        Board1_stop_motors(true);
 80045a2:	2001      	movs	r0, #1
 80045a4:	f7fc fde6 	bl	8001174 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80045a8:	f7fc fe3c 	bl	8001224 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80045ac:	f7fc fd95 	bl	80010da <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 80045b0:	4ba8      	ldr	r3, [pc, #672]	@ (8004854 <Board1_Normal+0x32c>)
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 80045b8:	f7fc fd95 	bl	80010e6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80045bc:	4ba5      	ldr	r3, [pc, #660]	@ (8004854 <Board1_Normal+0x32c>)
 80045be:	2202      	movs	r2, #2
 80045c0:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
          Board1_Send_Decision();
          Board1_DW.time_comm = Board1_Get_Timestamp();
        }
      }
      break;
 80045c4:	e1f9      	b.n	80049ba <Board1_Normal+0x492>
        b = !Board1_isMTalkhigh();
 80045c6:	f7fc fdc7 	bl	8001158 <Board1_isMTalkhigh>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	bf0c      	ite	eq
 80045d0:	2301      	moveq	r3, #1
 80045d2:	2300      	movne	r3, #0
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 81ed 	beq.w	80049ba <Board1_Normal+0x492>
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 80045e0:	4b9c      	ldr	r3, [pc, #624]	@ (8004854 <Board1_Normal+0x32c>)
 80045e2:	220b      	movs	r2, #11
 80045e4:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board1_Send_Decision();
 80045e8:	f7fc fe12 	bl	8001210 <Board1_Send_Decision>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 80045ec:	f7fc fd87 	bl	80010fe <Board1_Get_Timestamp>
 80045f0:	4603      	mov	r3, r0
 80045f2:	4a98      	ldr	r2, [pc, #608]	@ (8004854 <Board1_Normal+0x32c>)
 80045f4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      break;
 80045f8:	e1df      	b.n	80049ba <Board1_Normal+0x492>

     case Board1_IN_Decision_transmitted:
      Board1_Decision_transmitted();
 80045fa:	f7fc fe99 	bl	8001330 <Board1_Decision_transmitted>
      break;
 80045fe:	e1eb      	b.n	80049d8 <Board1_Normal+0x4b0>

     case IN_Global_Local_state_transmitt:
      Global_Local_state_transmitted();
 8004600:	f7fd f8f4 	bl	80017ec <Global_Local_state_transmitted>
      break;
 8004604:	e1e8      	b.n	80049d8 <Board1_Normal+0x4b0>

     case Board1_IN_Global_state_received:
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004606:	4b93      	ldr	r3, [pc, #588]	@ (8004854 <Board1_Normal+0x32c>)
 8004608:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800460c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004610:	4618      	mov	r0, r3
 8004612:	f7fc fd54 	bl	80010be <Board1_Check_Timeout_Us>
 8004616:	4603      	mov	r3, r0
 8004618:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800461a:	79fb      	ldrb	r3, [r7, #7]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d011      	beq.n	8004644 <Board1_Normal+0x11c>
        Board1_stop_motors(true);
 8004620:	2001      	movs	r0, #1
 8004622:	f7fc fda7 	bl	8001174 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004626:	f7fc fdfd 	bl	8001224 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 800462a:	f7fc fd56 	bl	80010da <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 800462e:	4b89      	ldr	r3, [pc, #548]	@ (8004854 <Board1_Normal+0x32c>)
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 8004636:	f7fc fd56 	bl	80010e6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 800463a:	4b86      	ldr	r3, [pc, #536]	@ (8004854 <Board1_Normal+0x32c>)
 800463c:	2202      	movs	r2, #2
 800463e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
          Board1_Send_Global_State();
          Board1_DW.time_comm = Board1_Get_Timestamp();
        }
      }
      break;
 8004642:	e1bc      	b.n	80049be <Board1_Normal+0x496>
        b = !Board1_isMTalkhigh();
 8004644:	f7fc fd88 	bl	8001158 <Board1_isMTalkhigh>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	bf0c      	ite	eq
 800464e:	2301      	moveq	r3, #1
 8004650:	2300      	movne	r3, #0
 8004652:	b2db      	uxtb	r3, r3
 8004654:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004656:	79fb      	ldrb	r3, [r7, #7]
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 81b0 	beq.w	80049be <Board1_Normal+0x496>
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 800465e:	4b7d      	ldr	r3, [pc, #500]	@ (8004854 <Board1_Normal+0x32c>)
 8004660:	220c      	movs	r2, #12
 8004662:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board1_Send_Global_State();
 8004666:	f7fc ff7f 	bl	8001568 <Board1_Send_Global_State>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 800466a:	f7fc fd48 	bl	80010fe <Board1_Get_Timestamp>
 800466e:	4603      	mov	r3, r0
 8004670:	4a78      	ldr	r2, [pc, #480]	@ (8004854 <Board1_Normal+0x32c>)
 8004672:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      break;
 8004676:	e1a2      	b.n	80049be <Board1_Normal+0x496>

     case Boar_IN_Local_state_transmitted:
      b = Board1_isMTalkhigh();
 8004678:	f7fc fd6e 	bl	8001158 <Board1_isMTalkhigh>
 800467c:	4603      	mov	r3, r0
 800467e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004680:	79fb      	ldrb	r3, [r7, #7]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00e      	beq.n	80046a4 <Board1_Normal+0x17c>
        Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8004686:	4b73      	ldr	r3, [pc, #460]	@ (8004854 <Board1_Normal+0x32c>)
 8004688:	2207      	movs	r2, #7
 800468a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Wait_Global_State();
 800468e:	f7fd f97d 	bl	800198c <Board1_Wait_Global_State>
        Board1_resetSTalk();
 8004692:	f7fc fd5b 	bl	800114c <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004696:	f7fc fd32 	bl	80010fe <Board1_Get_Timestamp>
 800469a:	4603      	mov	r3, r0
 800469c:	4a6d      	ldr	r2, [pc, #436]	@ (8004854 <Board1_Normal+0x32c>)
 800469e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            Board1_setSTalk();
            Board1_DW.is_Degraded = Board1_IN_Restarting;
          }
        }
      }
      break;
 80046a2:	e18e      	b.n	80049c2 <Board1_Normal+0x49a>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80046a4:	4b6b      	ldr	r3, [pc, #428]	@ (8004854 <Board1_Normal+0x32c>)
 80046a6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80046aa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fc fd05 	bl	80010be <Board1_Check_Timeout_Us>
 80046b4:	4603      	mov	r3, r0
 80046b6:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80046b8:	79fb      	ldrb	r3, [r7, #7]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f000 8181 	beq.w	80049c2 <Board1_Normal+0x49a>
          if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 80046c0:	4b64      	ldr	r3, [pc, #400]	@ (8004854 <Board1_Normal+0x32c>)
 80046c2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d110      	bne.n	80046ec <Board1_Normal+0x1c4>
            Board1_DW.retransmitted = 1U;
 80046ca:	4b62      	ldr	r3, [pc, #392]	@ (8004854 <Board1_Normal+0x32c>)
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 80046d2:	4b60      	ldr	r3, [pc, #384]	@ (8004854 <Board1_Normal+0x32c>)
 80046d4:	220d      	movs	r2, #13
 80046d6:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            Board1_Send_Local_State();
 80046da:	f7fd f94d 	bl	8001978 <Board1_Send_Local_State>
            Board1_DW.time_comm = Board1_Get_Timestamp();
 80046de:	f7fc fd0e 	bl	80010fe <Board1_Get_Timestamp>
 80046e2:	4603      	mov	r3, r0
 80046e4:	4a5b      	ldr	r2, [pc, #364]	@ (8004854 <Board1_Normal+0x32c>)
 80046e6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      break;
 80046ea:	e16a      	b.n	80049c2 <Board1_Normal+0x49a>
            Board1_stop_motors(true);
 80046ec:	2001      	movs	r0, #1
 80046ee:	f7fc fd41 	bl	8001174 <Board1_stop_motors>
            Board1_exit_internal_Normal();
 80046f2:	f7fc fd97 	bl	8001224 <Board1_exit_internal_Normal>
            Board1_Abort_Communication();
 80046f6:	f7fc fcf0 	bl	80010da <Board1_Abort_Communication>
            Board1_DW.is_Board_state = Board1_IN_Degraded;
 80046fa:	4b56      	ldr	r3, [pc, #344]	@ (8004854 <Board1_Normal+0x32c>)
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
            Board1_setSTalk();
 8004702:	f7fc fcf0 	bl	80010e6 <Board1_setSTalk>
            Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004706:	4b53      	ldr	r3, [pc, #332]	@ (8004854 <Board1_Normal+0x32c>)
 8004708:	2202      	movs	r2, #2
 800470a:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      break;
 800470e:	e158      	b.n	80049c2 <Board1_Normal+0x49a>

     case Board1_IN_Receive_decision:
      Board1_Receive_decision();
 8004710:	f7ff f858 	bl	80037c4 <Board1_Receive_decision>
      break;
 8004714:	e160      	b.n	80049d8 <Board1_Normal+0x4b0>

     case Board1_IN_Receive_global_state:
      Board1_Receive_global_state();
 8004716:	f7ff fe5d 	bl	80043d4 <Board1_Receive_global_state>
      break;
 800471a:	e15d      	b.n	80049d8 <Board1_Normal+0x4b0>

     case Board1_IN_Receive_state:
      b = Board1_Is_Rx_Finished();
 800471c:	f7fc fcf6 	bl	800110c <Board1_Is_Rx_Finished>
 8004720:	4603      	mov	r3, r0
 8004722:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d024      	beq.n	8004774 <Board1_Normal+0x24c>
        b = Board1_Verify_State_Integrity();
 800472a:	f7ff febb 	bl	80044a4 <Board1_Verify_State_Integrity>
 800472e:	4603      	mov	r3, r0
 8004730:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00e      	beq.n	8004756 <Board1_Normal+0x22e>
          Board1_Update_Local_State();
 8004738:	f7ff fec8 	bl	80044cc <Board1_Update_Local_State>
          Board1_DW.is_Supervisor = Board1_IN_Received_state;
 800473c:	4b45      	ldr	r3, [pc, #276]	@ (8004854 <Board1_Normal+0x32c>)
 800473e:	2209      	movs	r2, #9
 8004740:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board1_setSTalk();
 8004744:	f7fc fccf 	bl	80010e6 <Board1_setSTalk>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004748:	f7fc fcd9 	bl	80010fe <Board1_Get_Timestamp>
 800474c:	4603      	mov	r3, r0
 800474e:	4a41      	ldr	r2, [pc, #260]	@ (8004854 <Board1_Normal+0x32c>)
 8004750:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8004754:	e137      	b.n	80049c6 <Board1_Normal+0x49e>
          Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 8004756:	4b3f      	ldr	r3, [pc, #252]	@ (8004854 <Board1_Normal+0x32c>)
 8004758:	2208      	movs	r2, #8
 800475a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board1_Wait_State();
 800475e:	f7ff feab 	bl	80044b8 <Board1_Wait_State>
          Board1_resetSTalk();
 8004762:	f7fc fcf3 	bl	800114c <Board1_resetSTalk>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004766:	f7fc fcca 	bl	80010fe <Board1_Get_Timestamp>
 800476a:	4603      	mov	r3, r0
 800476c:	4a39      	ldr	r2, [pc, #228]	@ (8004854 <Board1_Normal+0x32c>)
 800476e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      break;
 8004772:	e128      	b.n	80049c6 <Board1_Normal+0x49e>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004774:	4b37      	ldr	r3, [pc, #220]	@ (8004854 <Board1_Normal+0x32c>)
 8004776:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800477a:	f640 61d8 	movw	r1, #3800	@ 0xed8
 800477e:	4618      	mov	r0, r3
 8004780:	f7fc fc9d 	bl	80010be <Board1_Check_Timeout_Us>
 8004784:	4603      	mov	r3, r0
 8004786:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004788:	79fb      	ldrb	r3, [r7, #7]
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 811b 	beq.w	80049c6 <Board1_Normal+0x49e>
          Board1_stop_motors(true);
 8004790:	2001      	movs	r0, #1
 8004792:	f7fc fcef 	bl	8001174 <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8004796:	f7fc fd45 	bl	8001224 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 800479a:	f7fc fc9e 	bl	80010da <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 800479e:	4b2d      	ldr	r3, [pc, #180]	@ (8004854 <Board1_Normal+0x32c>)
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
          Board1_setSTalk();
 80047a6:	f7fc fc9e 	bl	80010e6 <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 80047aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004854 <Board1_Normal+0x32c>)
 80047ac:	2202      	movs	r2, #2
 80047ae:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      break;
 80047b2:	e108      	b.n	80049c6 <Board1_Normal+0x49e>

     case Board1_IN_Received_state:
      b = !Board1_isMTalkhigh();
 80047b4:	f7fc fcd0 	bl	8001158 <Board1_isMTalkhigh>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	bf0c      	ite	eq
 80047be:	2301      	moveq	r3, #1
 80047c0:	2300      	movne	r3, #0
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80047c6:	79fb      	ldrb	r3, [r7, #7]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00c      	beq.n	80047e6 <Board1_Normal+0x2be>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 80047cc:	4b21      	ldr	r3, [pc, #132]	@ (8004854 <Board1_Normal+0x32c>)
 80047ce:	220d      	movs	r2, #13
 80047d0:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Send_Local_State();
 80047d4:	f7fd f8d0 	bl	8001978 <Board1_Send_Local_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80047d8:	f7fc fc91 	bl	80010fe <Board1_Get_Timestamp>
 80047dc:	4603      	mov	r3, r0
 80047de:	4a1d      	ldr	r2, [pc, #116]	@ (8004854 <Board1_Normal+0x32c>)
 80047e0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 80047e4:	e0f1      	b.n	80049ca <Board1_Normal+0x4a2>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80047e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004854 <Board1_Normal+0x32c>)
 80047e8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80047ec:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7fc fc64 	bl	80010be <Board1_Check_Timeout_Us>
 80047f6:	4603      	mov	r3, r0
 80047f8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80047fa:	79fb      	ldrb	r3, [r7, #7]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 80e4 	beq.w	80049ca <Board1_Normal+0x4a2>
          Board1_stop_motors(true);
 8004802:	2001      	movs	r0, #1
 8004804:	f7fc fcb6 	bl	8001174 <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8004808:	f7fc fd0c 	bl	8001224 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 800480c:	f7fc fc65 	bl	80010da <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004810:	4b10      	ldr	r3, [pc, #64]	@ (8004854 <Board1_Normal+0x32c>)
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
          Board1_setSTalk();
 8004818:	f7fc fc65 	bl	80010e6 <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 800481c:	4b0d      	ldr	r3, [pc, #52]	@ (8004854 <Board1_Normal+0x32c>)
 800481e:	2202      	movs	r2, #2
 8004820:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      break;
 8004824:	e0d1      	b.n	80049ca <Board1_Normal+0x4a2>

     case Board1_IN_Same_decision:
      Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8004826:	4b0b      	ldr	r3, [pc, #44]	@ (8004854 <Board1_Normal+0x32c>)
 8004828:	220e      	movs	r2, #14
 800482a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      break;
 800482e:	e0d3      	b.n	80049d8 <Board1_Normal+0x4b0>

     case Board1_IN_Transmit_Decision:
      b = Board1_Is_Tx_Finished();
 8004830:	f7fc fc99 	bl	8001166 <Board1_Is_Tx_Finished>
 8004834:	4603      	mov	r3, r0
 8004836:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00c      	beq.n	8004858 <Board1_Normal+0x330>
        Board1_DW.is_Supervisor = Board1_IN_Decision_transmitted;
 800483e:	4b05      	ldr	r3, [pc, #20]	@ (8004854 <Board1_Normal+0x32c>)
 8004840:	2202      	movs	r2, #2
 8004842:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004846:	f7fc fc5a 	bl	80010fe <Board1_Get_Timestamp>
 800484a:	4603      	mov	r3, r0
 800484c:	4a01      	ldr	r2, [pc, #4]	@ (8004854 <Board1_Normal+0x32c>)
 800484e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8004852:	e0bc      	b.n	80049ce <Board1_Normal+0x4a6>
 8004854:	20000244 	.word	0x20000244
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004858:	4b67      	ldr	r3, [pc, #412]	@ (80049f8 <Board1_Normal+0x4d0>)
 800485a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800485e:	f640 3154 	movw	r1, #2900	@ 0xb54
 8004862:	4618      	mov	r0, r3
 8004864:	f7fc fc2b 	bl	80010be <Board1_Check_Timeout_Us>
 8004868:	4603      	mov	r3, r0
 800486a:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800486c:	79fb      	ldrb	r3, [r7, #7]
 800486e:	2b00      	cmp	r3, #0
 8004870:	f000 80ad 	beq.w	80049ce <Board1_Normal+0x4a6>
          Board1_stop_motors(true);
 8004874:	2001      	movs	r0, #1
 8004876:	f7fc fc7d 	bl	8001174 <Board1_stop_motors>
          Board1_exit_internal_Normal();
 800487a:	f7fc fcd3 	bl	8001224 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 800487e:	f7fc fc2c 	bl	80010da <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004882:	4b5d      	ldr	r3, [pc, #372]	@ (80049f8 <Board1_Normal+0x4d0>)
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
          Board1_setSTalk();
 800488a:	f7fc fc2c 	bl	80010e6 <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 800488e:	4b5a      	ldr	r3, [pc, #360]	@ (80049f8 <Board1_Normal+0x4d0>)
 8004890:	2202      	movs	r2, #2
 8004892:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      break;
 8004896:	e09a      	b.n	80049ce <Board1_Normal+0x4a6>

     case Board1_IN_Transmit_Global_State:
      b = Board1_Is_Tx_Finished();
 8004898:	f7fc fc65 	bl	8001166 <Board1_Is_Tx_Finished>
 800489c:	4603      	mov	r3, r0
 800489e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80048a0:	79fb      	ldrb	r3, [r7, #7]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <Board1_Normal+0x394>
        Board1_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 80048a6:	4b54      	ldr	r3, [pc, #336]	@ (80049f8 <Board1_Normal+0x4d0>)
 80048a8:	2203      	movs	r2, #3
 80048aa:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80048ae:	f7fc fc26 	bl	80010fe <Board1_Get_Timestamp>
 80048b2:	4603      	mov	r3, r0
 80048b4:	4a50      	ldr	r2, [pc, #320]	@ (80049f8 <Board1_Normal+0x4d0>)
 80048b6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 80048ba:	e08a      	b.n	80049d2 <Board1_Normal+0x4aa>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80048bc:	4b4e      	ldr	r3, [pc, #312]	@ (80049f8 <Board1_Normal+0x4d0>)
 80048be:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80048c2:	f241 3188 	movw	r1, #5000	@ 0x1388
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7fc fbf9 	bl	80010be <Board1_Check_Timeout_Us>
 80048cc:	4603      	mov	r3, r0
 80048ce:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d07d      	beq.n	80049d2 <Board1_Normal+0x4aa>
          Board1_stop_motors(true);
 80048d6:	2001      	movs	r0, #1
 80048d8:	f7fc fc4c 	bl	8001174 <Board1_stop_motors>
          Board1_exit_internal_Normal();
 80048dc:	f7fc fca2 	bl	8001224 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 80048e0:	f7fc fbfb 	bl	80010da <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 80048e4:	4b44      	ldr	r3, [pc, #272]	@ (80049f8 <Board1_Normal+0x4d0>)
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
          Board1_setSTalk();
 80048ec:	f7fc fbfb 	bl	80010e6 <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 80048f0:	4b41      	ldr	r3, [pc, #260]	@ (80049f8 <Board1_Normal+0x4d0>)
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      break;
 80048f8:	e06b      	b.n	80049d2 <Board1_Normal+0x4aa>

     case Board1_IN_Transmit_Local_State:
      b = Board1_Is_Tx_Finished();
 80048fa:	f7fc fc34 	bl	8001166 <Board1_Is_Tx_Finished>
 80048fe:	4603      	mov	r3, r0
 8004900:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004902:	79fb      	ldrb	r3, [r7, #7]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <Board1_Normal+0x3f6>
        Board1_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 8004908:	4b3b      	ldr	r3, [pc, #236]	@ (80049f8 <Board1_Normal+0x4d0>)
 800490a:	2205      	movs	r2, #5
 800490c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004910:	f7fc fbf5 	bl	80010fe <Board1_Get_Timestamp>
 8004914:	4603      	mov	r3, r0
 8004916:	4a38      	ldr	r2, [pc, #224]	@ (80049f8 <Board1_Normal+0x4d0>)
 8004918:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 800491c:	e05b      	b.n	80049d6 <Board1_Normal+0x4ae>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800491e:	4b36      	ldr	r3, [pc, #216]	@ (80049f8 <Board1_Normal+0x4d0>)
 8004920:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004924:	f640 0198 	movw	r1, #2200	@ 0x898
 8004928:	4618      	mov	r0, r3
 800492a:	f7fc fbc8 	bl	80010be <Board1_Check_Timeout_Us>
 800492e:	4603      	mov	r3, r0
 8004930:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004932:	79fb      	ldrb	r3, [r7, #7]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d04e      	beq.n	80049d6 <Board1_Normal+0x4ae>
          Board1_stop_motors(true);
 8004938:	2001      	movs	r0, #1
 800493a:	f7fc fc1b 	bl	8001174 <Board1_stop_motors>
          Board1_exit_internal_Normal();
 800493e:	f7fc fc71 	bl	8001224 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8004942:	f7fc fbca 	bl	80010da <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004946:	4b2c      	ldr	r3, [pc, #176]	@ (80049f8 <Board1_Normal+0x4d0>)
 8004948:	2201      	movs	r2, #1
 800494a:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
          Board1_setSTalk();
 800494e:	f7fc fbca 	bl	80010e6 <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004952:	4b29      	ldr	r3, [pc, #164]	@ (80049f8 <Board1_Normal+0x4d0>)
 8004954:	2202      	movs	r2, #2
 8004956:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      break;
 800495a:	e03c      	b.n	80049d6 <Board1_Normal+0x4ae>

     case Board1_IN_Waiting_to_start:
      if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 800495c:	f7fc fba8 	bl	80010b0 <Board1_isSessionhigh>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d017      	beq.n	8004996 <Board1_Normal+0x46e>
 8004966:	f7fc fbf7 	bl	8001158 <Board1_isMTalkhigh>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d012      	beq.n	8004996 <Board1_Normal+0x46e>
        Board1_DW.retransmitted = 0U;
 8004970:	4b21      	ldr	r3, [pc, #132]	@ (80049f8 <Board1_Normal+0x4d0>)
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 8004978:	4b1f      	ldr	r3, [pc, #124]	@ (80049f8 <Board1_Normal+0x4d0>)
 800497a:	2208      	movs	r2, #8
 800497c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Wait_State();
 8004980:	f7ff fd9a 	bl	80044b8 <Board1_Wait_State>
        Board1_resetSTalk();
 8004984:	f7fc fbe2 	bl	800114c <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004988:	f7fc fbb9 	bl	80010fe <Board1_Get_Timestamp>
 800498c:	4603      	mov	r3, r0
 800498e:	4a1a      	ldr	r2, [pc, #104]	@ (80049f8 <Board1_Normal+0x4d0>)
 8004990:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_Abort_Communication();
        Board1_DW.is_Board_state = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
      break;
 8004994:	e020      	b.n	80049d8 <Board1_Normal+0x4b0>
        Board1_stop_motors(true);
 8004996:	2001      	movs	r0, #1
 8004998:	f7fc fbec 	bl	8001174 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800499c:	f7fc fc42 	bl	8001224 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80049a0:	f7fc fb9b 	bl	80010da <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 80049a4:	4b14      	ldr	r3, [pc, #80]	@ (80049f8 <Board1_Normal+0x4d0>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 80049ac:	f7fc fb9b 	bl	80010e6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80049b0:	4b11      	ldr	r3, [pc, #68]	@ (80049f8 <Board1_Normal+0x4d0>)
 80049b2:	2202      	movs	r2, #2
 80049b4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      break;
 80049b8:	e00e      	b.n	80049d8 <Board1_Normal+0x4b0>
      break;
 80049ba:	bf00      	nop
 80049bc:	e00c      	b.n	80049d8 <Board1_Normal+0x4b0>
      break;
 80049be:	bf00      	nop
 80049c0:	e00a      	b.n	80049d8 <Board1_Normal+0x4b0>
      break;
 80049c2:	bf00      	nop
 80049c4:	e008      	b.n	80049d8 <Board1_Normal+0x4b0>
      break;
 80049c6:	bf00      	nop
 80049c8:	e006      	b.n	80049d8 <Board1_Normal+0x4b0>
      break;
 80049ca:	bf00      	nop
 80049cc:	e004      	b.n	80049d8 <Board1_Normal+0x4b0>
      break;
 80049ce:	bf00      	nop
 80049d0:	e002      	b.n	80049d8 <Board1_Normal+0x4b0>
      break;
 80049d2:	bf00      	nop
 80049d4:	e000      	b.n	80049d8 <Board1_Normal+0x4b0>
      break;
 80049d6:	bf00      	nop
    }
  }

  if ((Board1_DW.is_Board_state == Board1_IN_Normal) &&
 80049d8:	4b07      	ldr	r3, [pc, #28]	@ (80049f8 <Board1_Normal+0x4d0>)
 80049da:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d106      	bne.n	80049f0 <Board1_Normal+0x4c8>
      (Board1_DW.is_active_Global_state_compute != 0)) {
 80049e2:	4b05      	ldr	r3, [pc, #20]	@ (80049f8 <Board1_Normal+0x4d0>)
 80049e4:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
  if ((Board1_DW.is_Board_state == Board1_IN_Normal) &&
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <Board1_Normal+0x4c8>
    Board1_Global_state_compute();
 80049ec:	f7ff faa4 	bl	8003f38 <Board1_Global_state_compute>
  }
}
 80049f0:	bf00      	nop
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	20000244 	.word	0x20000244

080049fc <Board1_Init_Data>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Init_Data(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
      false                            /* relay */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board1_DW.state = tmp;
 8004a00:	4b22      	ldr	r3, [pc, #136]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a02:	33c4      	adds	r3, #196	@ 0xc4
 8004a04:	2200      	movs	r2, #0
 8004a06:	601a      	str	r2, [r3, #0]
 8004a08:	605a      	str	r2, [r3, #4]
 8004a0a:	609a      	str	r2, [r3, #8]
 8004a0c:	60da      	str	r2, [r3, #12]
  Board1_DW.global_state = tmp_0;
 8004a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a10:	3338      	adds	r3, #56	@ 0x38
 8004a12:	2234      	movs	r2, #52	@ 0x34
 8004a14:	2100      	movs	r1, #0
 8004a16:	4618      	mov	r0, r3
 8004a18:	f010 fe31 	bl	801567e <memset>
 8004a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
  Board1_DW.decision = tmp_1;
 8004a24:	4b19      	ldr	r3, [pc, #100]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a26:	3388      	adds	r3, #136	@ 0x88
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	605a      	str	r2, [r3, #4]
 8004a2e:	609a      	str	r2, [r3, #8]
 8004a30:	60da      	str	r2, [r3, #12]
 8004a32:	611a      	str	r2, [r3, #16]
 8004a34:	615a      	str	r2, [r3, #20]
  Board1_DW.receivedStatePacket = tmp_2;
 8004a36:	4b15      	ldr	r3, [pc, #84]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a38:	33a0      	adds	r3, #160	@ 0xa0
 8004a3a:	2224      	movs	r2, #36	@ 0x24
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f010 fe1d 	bl	801567e <memset>
  Board1_DW.receivedGlobalStatePacket = tmp_3;
 8004a44:	4b11      	ldr	r3, [pc, #68]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a46:	4618      	mov	r0, r3
 8004a48:	2338      	movs	r3, #56	@ 0x38
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	f010 fe16 	bl	801567e <memset>
 8004a52:	4b0e      	ldr	r3, [pc, #56]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  Board1_DW.receivedDecisionPacket = tmp_4;
 8004a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a5c:	336c      	adds	r3, #108	@ 0x6c
 8004a5e:	2200      	movs	r2, #0
 8004a60:	601a      	str	r2, [r3, #0]
 8004a62:	605a      	str	r2, [r3, #4]
 8004a64:	609a      	str	r2, [r3, #8]
 8004a66:	60da      	str	r2, [r3, #12]
 8004a68:	611a      	str	r2, [r3, #16]
 8004a6a:	615a      	str	r2, [r3, #20]
 8004a6c:	619a      	str	r2, [r3, #24]
  Board1_DW.special_retro = true;
 8004a6e:	4b07      	ldr	r3, [pc, #28]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
  Board1_DW.obs_detection = true;
 8004a76:	4b05      	ldr	r3, [pc, #20]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
  Board1_DW.max_vel = Board1_MAX_RPM;
 8004a7e:	4b03      	ldr	r3, [pc, #12]	@ (8004a8c <Board1_Init_Data+0x90>)
 8004a80:	2296      	movs	r2, #150	@ 0x96
 8004a82:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 8004a86:	bf00      	nop
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	20000244 	.word	0x20000244

08004a90 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 8004a96:	4bb8      	ldr	r3, [pc, #736]	@ (8004d78 <Board1_step+0x2e8>)
 8004a98:	f04f 32ff 	mov.w	r2, #4294967295
 8004a9c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  if (Board1_DW.is_active_c2_Board1 == 0) {
 8004aa0:	4bb5      	ldr	r3, [pc, #724]	@ (8004d78 <Board1_step+0x2e8>)
 8004aa2:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d150      	bne.n	8004b4c <Board1_step+0xbc>
    Board1_DW.is_active_c2_Board1 = 1U;
 8004aaa:	4bb3      	ldr	r3, [pc, #716]	@ (8004d78 <Board1_step+0x2e8>)
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    Board1_Init_Data();
 8004ab2:	f7ff ffa3 	bl	80049fc <Board1_Init_Data>
    Board1_setSTalk();
 8004ab6:	f7fc fb16 	bl	80010e6 <Board1_setSTalk>
    Board1_DW.is_c2_Board1 = Board1_IN_Supervision_task;
 8004aba:	4baf      	ldr	r3, [pc, #700]	@ (8004d78 <Board1_step+0x2e8>)
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    Board1_DW.is_active_Board_state = 1U;
 8004ac2:	4bad      	ldr	r3, [pc, #692]	@ (8004d78 <Board1_step+0x2e8>)
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    Board1_DW.is_Board_state = Board1_IN_Normal;
 8004aca:	4bab      	ldr	r3, [pc, #684]	@ (8004d78 <Board1_step+0x2e8>)
 8004acc:	2202      	movs	r2, #2
 8004ace:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    Board1_enter_internal_Normal();
 8004ad2:	f7fc fa77 	bl	8000fc4 <Board1_enter_internal_Normal>
    Board1_DW.is_active_Board_decision = 1U;
 8004ad6:	4ba8      	ldr	r3, [pc, #672]	@ (8004d78 <Board1_step+0x2e8>)
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    Board1_DW.is_active_Routine_manager = 1U;
 8004ade:	4ba6      	ldr	r3, [pc, #664]	@ (8004d78 <Board1_step+0x2e8>)
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board1_DW.is_Routine_manager = Board_IN_Normal_voltage_routine;
 8004ae6:	4ba4      	ldr	r3, [pc, #656]	@ (8004d78 <Board1_step+0x2e8>)
 8004ae8:	2202      	movs	r2, #2
 8004aea:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8004aee:	4ba2      	ldr	r3, [pc, #648]	@ (8004d78 <Board1_step+0x2e8>)
 8004af0:	2208      	movs	r2, #8
 8004af2:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board1_DW.is_active_Mode_manager = 1U;
 8004af6:	4ba0      	ldr	r3, [pc, #640]	@ (8004d78 <Board1_step+0x2e8>)
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    Board1_DW.is_Mode_manager = Board_IN_Normal_voltage_driving;
 8004afe:	4b9e      	ldr	r3, [pc, #632]	@ (8004d78 <Board1_step+0x2e8>)
 8004b00:	2202      	movs	r2, #2
 8004b02:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_DEFAULT;
 8004b06:	4b9c      	ldr	r3, [pc, #624]	@ (8004d78 <Board1_step+0x2e8>)
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    Board1_DW.decision.mode = DEFAULT;
 8004b0e:	4b9a      	ldr	r3, [pc, #616]	@ (8004d78 <Board1_step+0x2e8>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    Board1_DW.is_active_Lights_manager = 1U;
 8004b16:	4b98      	ldr	r3, [pc, #608]	@ (8004d78 <Board1_step+0x2e8>)
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage_lights;
 8004b1e:	4b96      	ldr	r3, [pc, #600]	@ (8004d78 <Board1_step+0x2e8>)
 8004b20:	2202      	movs	r2, #2
 8004b22:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
    Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_OFF;
 8004b26:	4b94      	ldr	r3, [pc, #592]	@ (8004d78 <Board1_step+0x2e8>)
 8004b28:	2202      	movs	r2, #2
 8004b2a:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Board1_Rover_Lights_OFF();
 8004b2e:	f7fe fa45 	bl	8002fbc <Board1_Rover_Lights_OFF>
    Board1_DW.is_active_Relay_manager = 1U;
 8004b32:	4b91      	ldr	r3, [pc, #580]	@ (8004d78 <Board1_step+0x2e8>)
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage_relay;
 8004b3a:	4b8f      	ldr	r3, [pc, #572]	@ (8004d78 <Board1_step+0x2e8>)
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
    Board1_DW.decision.relay = true;
 8004b42:	4b8d      	ldr	r3, [pc, #564]	@ (8004d78 <Board1_step+0x2e8>)
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      Board1_Board_decision();
    }
  }

  /* End of Chart: '<Root>/Board1' */
}
 8004b4a:	e184      	b.n	8004e56 <Board1_step+0x3c6>
  } else if (Board1_DW.is_c2_Board1 == Board1_IN_Supervision_task) {
 8004b4c:	4b8a      	ldr	r3, [pc, #552]	@ (8004d78 <Board1_step+0x2e8>)
 8004b4e:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	f040 817f 	bne.w	8004e56 <Board1_step+0x3c6>
    if (Board1_DW.is_active_Board_state != 0) {
 8004b58:	4b87      	ldr	r3, [pc, #540]	@ (8004d78 <Board1_step+0x2e8>)
 8004b5a:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f000 8172 	beq.w	8004e48 <Board1_step+0x3b8>
      switch (Board1_DW.is_Board_state) {
 8004b64:	4b84      	ldr	r3, [pc, #528]	@ (8004d78 <Board1_step+0x2e8>)
 8004b66:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8004b6a:	2b03      	cmp	r3, #3
 8004b6c:	f000 8163 	beq.w	8004e36 <Board1_step+0x3a6>
 8004b70:	2b03      	cmp	r3, #3
 8004b72:	f300 8169 	bgt.w	8004e48 <Board1_step+0x3b8>
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d003      	beq.n	8004b82 <Board1_step+0xf2>
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	f000 8158 	beq.w	8004e30 <Board1_step+0x3a0>
 8004b80:	e162      	b.n	8004e48 <Board1_step+0x3b8>
        switch (Board1_DW.is_Degraded) {
 8004b82:	4b7d      	ldr	r3, [pc, #500]	@ (8004d78 <Board1_step+0x2e8>)
 8004b84:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d003      	beq.n	8004b94 <Board1_step+0x104>
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	f000 8141 	beq.w	8004e14 <Board1_step+0x384>
        break;
 8004b92:	e159      	b.n	8004e48 <Board1_step+0x3b8>
          switch (Board1_DW.is_Restablish) {
 8004b94:	4b78      	ldr	r3, [pc, #480]	@ (8004d78 <Board1_step+0x2e8>)
 8004b96:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	2b05      	cmp	r3, #5
 8004b9e:	f200 8145 	bhi.w	8004e2c <Board1_step+0x39c>
 8004ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ba8 <Board1_step+0x118>)
 8004ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba8:	08004bc1 	.word	0x08004bc1
 8004bac:	08004bdf 	.word	0x08004bdf
 8004bb0:	08004c63 	.word	0x08004c63
 8004bb4:	08004ced 	.word	0x08004ced
 8004bb8:	08004d53 	.word	0x08004d53
 8004bbc:	08004db1 	.word	0x08004db1
            Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004bc0:	4b6d      	ldr	r3, [pc, #436]	@ (8004d78 <Board1_step+0x2e8>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
            Board1_DW.is_Degraded = Board1_IN_NO_ACTIVE_CHILD;
 8004bc8:	4b6b      	ldr	r3, [pc, #428]	@ (8004d78 <Board1_step+0x2e8>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            Board1_DW.is_Board_state = Board1_IN_Normal;
 8004bd0:	4b69      	ldr	r3, [pc, #420]	@ (8004d78 <Board1_step+0x2e8>)
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
            Board1_enter_internal_Normal();
 8004bd8:	f7fc f9f4 	bl	8000fc4 <Board1_enter_internal_Normal>
            break;
 8004bdc:	e119      	b.n	8004e12 <Board1_step+0x382>
            b = !Board1_isSessionhigh();
 8004bde:	f7fc fa67 	bl	80010b0 <Board1_isSessionhigh>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	bf0c      	ite	eq
 8004be8:	2301      	moveq	r3, #1
 8004bea:	2300      	movne	r3, #0
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004bf0:	79fb      	ldrb	r3, [r7, #7]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d004      	beq.n	8004c00 <Board1_step+0x170>
              Board1_DW.is_Restablish = Boar_IN_Connection_restablished;
 8004bf6:	4b60      	ldr	r3, [pc, #384]	@ (8004d78 <Board1_step+0x2e8>)
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
            break;
 8004bfe:	e101      	b.n	8004e04 <Board1_step+0x374>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004c00:	4b5d      	ldr	r3, [pc, #372]	@ (8004d78 <Board1_step+0x2e8>)
 8004c02:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004c06:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fc fa57 	bl	80010be <Board1_Check_Timeout_Us>
 8004c10:	4603      	mov	r3, r0
 8004c12:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004c14:	79fb      	ldrb	r3, [r7, #7]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 80f4 	beq.w	8004e04 <Board1_step+0x374>
                if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8004c1c:	4b56      	ldr	r3, [pc, #344]	@ (8004d78 <Board1_step+0x2e8>)
 8004c1e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d110      	bne.n	8004c48 <Board1_step+0x1b8>
                  Board1_DW.retransmitted = 1U;
 8004c26:	4b54      	ldr	r3, [pc, #336]	@ (8004d78 <Board1_step+0x2e8>)
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
                  Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 8004c2e:	4b52      	ldr	r3, [pc, #328]	@ (8004d78 <Board1_step+0x2e8>)
 8004c30:	2205      	movs	r2, #5
 8004c32:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                  Board1_Send_Ping();
 8004c36:	f7fc fa5c 	bl	80010f2 <Board1_Send_Ping>
                  Board1_DW.time_comm = Board1_Get_Timestamp();
 8004c3a:	f7fc fa60 	bl	80010fe <Board1_Get_Timestamp>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	4a4d      	ldr	r2, [pc, #308]	@ (8004d78 <Board1_step+0x2e8>)
 8004c42:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004c46:	e0dd      	b.n	8004e04 <Board1_step+0x374>
                  Board1_Abort_Communication();
 8004c48:	f7fc fa47 	bl	80010da <Board1_Abort_Communication>
                  Board1_setSTalk();
 8004c4c:	f7fc fa4b 	bl	80010e6 <Board1_setSTalk>
                  Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004c50:	4b49      	ldr	r3, [pc, #292]	@ (8004d78 <Board1_step+0x2e8>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                  Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004c58:	4b47      	ldr	r3, [pc, #284]	@ (8004d78 <Board1_step+0x2e8>)
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004c60:	e0d0      	b.n	8004e04 <Board1_step+0x374>
            b = Board1_Is_Rx_Finished();
 8004c62:	f7fc fa53 	bl	800110c <Board1_Is_Rx_Finished>
 8004c66:	4603      	mov	r3, r0
 8004c68:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004c6a:	79fb      	ldrb	r3, [r7, #7]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d022      	beq.n	8004cb6 <Board1_step+0x226>
              b = Board1_Verify_Ping();
 8004c70:	f7fc fa54 	bl	800111c <Board1_Verify_Ping>
 8004c74:	4603      	mov	r3, r0
 8004c76:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004c78:	79fb      	ldrb	r3, [r7, #7]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00c      	beq.n	8004c98 <Board1_step+0x208>
                Board1_DW.is_Restablish = Board1_IN_Received_Ping;
 8004c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8004d78 <Board1_step+0x2e8>)
 8004c80:	2204      	movs	r2, #4
 8004c82:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_setSTalk();
 8004c86:	f7fc fa2e 	bl	80010e6 <Board1_setSTalk>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 8004c8a:	f7fc fa38 	bl	80010fe <Board1_Get_Timestamp>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	4a39      	ldr	r2, [pc, #228]	@ (8004d78 <Board1_step+0x2e8>)
 8004c92:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004c96:	e0b7      	b.n	8004e08 <Board1_step+0x378>
                Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 8004c98:	4b37      	ldr	r3, [pc, #220]	@ (8004d78 <Board1_step+0x2e8>)
 8004c9a:	2203      	movs	r2, #3
 8004c9c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_Wait_Ping();
 8004ca0:	f7fc fa4a 	bl	8001138 <Board1_Wait_Ping>
                Board1_resetSTalk();
 8004ca4:	f7fc fa52 	bl	800114c <Board1_resetSTalk>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 8004ca8:	f7fc fa29 	bl	80010fe <Board1_Get_Timestamp>
 8004cac:	4603      	mov	r3, r0
 8004cae:	4a32      	ldr	r2, [pc, #200]	@ (8004d78 <Board1_step+0x2e8>)
 8004cb0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004cb4:	e0a8      	b.n	8004e08 <Board1_step+0x378>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004cb6:	4b30      	ldr	r3, [pc, #192]	@ (8004d78 <Board1_step+0x2e8>)
 8004cb8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004cbc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7fc f9fc 	bl	80010be <Board1_Check_Timeout_Us>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004cca:	79fb      	ldrb	r3, [r7, #7]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 809b 	beq.w	8004e08 <Board1_step+0x378>
                Board1_Abort_Communication();
 8004cd2:	f7fc fa02 	bl	80010da <Board1_Abort_Communication>
                Board1_setSTalk();
 8004cd6:	f7fc fa06 	bl	80010e6 <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004cda:	4b27      	ldr	r3, [pc, #156]	@ (8004d78 <Board1_step+0x2e8>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004ce2:	4b25      	ldr	r3, [pc, #148]	@ (8004d78 <Board1_step+0x2e8>)
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004cea:	e08d      	b.n	8004e08 <Board1_step+0x378>
            b = !Board1_isMTalkhigh();
 8004cec:	f7fc fa34 	bl	8001158 <Board1_isMTalkhigh>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	bf0c      	ite	eq
 8004cf6:	2301      	moveq	r3, #1
 8004cf8:	2300      	movne	r3, #0
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004cfe:	79fb      	ldrb	r3, [r7, #7]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00c      	beq.n	8004d1e <Board1_step+0x28e>
              Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 8004d04:	4b1c      	ldr	r3, [pc, #112]	@ (8004d78 <Board1_step+0x2e8>)
 8004d06:	2205      	movs	r2, #5
 8004d08:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
              Board1_Send_Ping();
 8004d0c:	f7fc f9f1 	bl	80010f2 <Board1_Send_Ping>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004d10:	f7fc f9f5 	bl	80010fe <Board1_Get_Timestamp>
 8004d14:	4603      	mov	r3, r0
 8004d16:	4a18      	ldr	r2, [pc, #96]	@ (8004d78 <Board1_step+0x2e8>)
 8004d18:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004d1c:	e076      	b.n	8004e0c <Board1_step+0x37c>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004d1e:	4b16      	ldr	r3, [pc, #88]	@ (8004d78 <Board1_step+0x2e8>)
 8004d20:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004d24:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7fc f9c8 	bl	80010be <Board1_Check_Timeout_Us>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004d32:	79fb      	ldrb	r3, [r7, #7]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d069      	beq.n	8004e0c <Board1_step+0x37c>
                Board1_Abort_Communication();
 8004d38:	f7fc f9cf 	bl	80010da <Board1_Abort_Communication>
                Board1_setSTalk();
 8004d3c:	f7fc f9d3 	bl	80010e6 <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004d40:	4b0d      	ldr	r3, [pc, #52]	@ (8004d78 <Board1_step+0x2e8>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004d48:	4b0b      	ldr	r3, [pc, #44]	@ (8004d78 <Board1_step+0x2e8>)
 8004d4a:	2202      	movs	r2, #2
 8004d4c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004d50:	e05c      	b.n	8004e0c <Board1_step+0x37c>
            b = Board1_Is_Tx_Finished();
 8004d52:	f7fc fa08 	bl	8001166 <Board1_Is_Tx_Finished>
 8004d56:	4603      	mov	r3, r0
 8004d58:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00d      	beq.n	8004d7c <Board1_step+0x2ec>
              Board1_DW.is_Restablish = Board1_IN_Ping_transmitted;
 8004d60:	4b05      	ldr	r3, [pc, #20]	@ (8004d78 <Board1_step+0x2e8>)
 8004d62:	2202      	movs	r2, #2
 8004d64:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004d68:	f7fc f9c9 	bl	80010fe <Board1_Get_Timestamp>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	4a02      	ldr	r2, [pc, #8]	@ (8004d78 <Board1_step+0x2e8>)
 8004d70:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004d74:	e04c      	b.n	8004e10 <Board1_step+0x380>
 8004d76:	bf00      	nop
 8004d78:	20000244 	.word	0x20000244
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004d7c:	4b38      	ldr	r3, [pc, #224]	@ (8004e60 <Board1_step+0x3d0>)
 8004d7e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004d82:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004d86:	4618      	mov	r0, r3
 8004d88:	f7fc f999 	bl	80010be <Board1_Check_Timeout_Us>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004d90:	79fb      	ldrb	r3, [r7, #7]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d03c      	beq.n	8004e10 <Board1_step+0x380>
                Board1_Abort_Communication();
 8004d96:	f7fc f9a0 	bl	80010da <Board1_Abort_Communication>
                Board1_setSTalk();
 8004d9a:	f7fc f9a4 	bl	80010e6 <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004d9e:	4b30      	ldr	r3, [pc, #192]	@ (8004e60 <Board1_step+0x3d0>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004da6:	4b2e      	ldr	r3, [pc, #184]	@ (8004e60 <Board1_step+0x3d0>)
 8004da8:	2202      	movs	r2, #2
 8004daa:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004dae:	e02f      	b.n	8004e10 <Board1_step+0x380>
            if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 8004db0:	f7fc f97e 	bl	80010b0 <Board1_isSessionhigh>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d017      	beq.n	8004dea <Board1_step+0x35a>
 8004dba:	f7fc f9cd 	bl	8001158 <Board1_isMTalkhigh>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d012      	beq.n	8004dea <Board1_step+0x35a>
              Board1_DW.retransmitted = 0U;
 8004dc4:	4b26      	ldr	r3, [pc, #152]	@ (8004e60 <Board1_step+0x3d0>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
              Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 8004dcc:	4b24      	ldr	r3, [pc, #144]	@ (8004e60 <Board1_step+0x3d0>)
 8004dce:	2203      	movs	r2, #3
 8004dd0:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
              Board1_Wait_Ping();
 8004dd4:	f7fc f9b0 	bl	8001138 <Board1_Wait_Ping>
              Board1_resetSTalk();
 8004dd8:	f7fc f9b8 	bl	800114c <Board1_resetSTalk>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004ddc:	f7fc f98f 	bl	80010fe <Board1_Get_Timestamp>
 8004de0:	4603      	mov	r3, r0
 8004de2:	4a1f      	ldr	r2, [pc, #124]	@ (8004e60 <Board1_step+0x3d0>)
 8004de4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004de8:	e013      	b.n	8004e12 <Board1_step+0x382>
              Board1_Abort_Communication();
 8004dea:	f7fc f976 	bl	80010da <Board1_Abort_Communication>
              Board1_setSTalk();
 8004dee:	f7fc f97a 	bl	80010e6 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004df2:	4b1b      	ldr	r3, [pc, #108]	@ (8004e60 <Board1_step+0x3d0>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004dfa:	4b19      	ldr	r3, [pc, #100]	@ (8004e60 <Board1_step+0x3d0>)
 8004dfc:	2202      	movs	r2, #2
 8004dfe:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004e02:	e006      	b.n	8004e12 <Board1_step+0x382>
            break;
 8004e04:	bf00      	nop
 8004e06:	e011      	b.n	8004e2c <Board1_step+0x39c>
            break;
 8004e08:	bf00      	nop
 8004e0a:	e00f      	b.n	8004e2c <Board1_step+0x39c>
            break;
 8004e0c:	bf00      	nop
 8004e0e:	e00d      	b.n	8004e2c <Board1_step+0x39c>
            break;
 8004e10:	bf00      	nop
          break;
 8004e12:	e00b      	b.n	8004e2c <Board1_step+0x39c>
          Board1_DW.is_Degraded = Board1_IN_Restablish;
 8004e14:	4b12      	ldr	r3, [pc, #72]	@ (8004e60 <Board1_step+0x3d0>)
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
          Board1_stop_motors(true);
 8004e1c:	2001      	movs	r0, #1
 8004e1e:	f7fc f9a9 	bl	8001174 <Board1_stop_motors>
          Board1_DW.is_Restablish = Board1_IN_Waiting_to_restablish;
 8004e22:	4b0f      	ldr	r3, [pc, #60]	@ (8004e60 <Board1_step+0x3d0>)
 8004e24:	2206      	movs	r2, #6
 8004e26:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
          break;
 8004e2a:	e000      	b.n	8004e2e <Board1_step+0x39e>
          break;
 8004e2c:	bf00      	nop
        break;
 8004e2e:	e00b      	b.n	8004e48 <Board1_step+0x3b8>
        Board1_Normal();
 8004e30:	f7ff fb7a 	bl	8004528 <Board1_Normal>
        break;
 8004e34:	e008      	b.n	8004e48 <Board1_step+0x3b8>
        if (Board1_DW.is_Single_Board == Board1_IN_Other_board_failure) {
 8004e36:	4b0a      	ldr	r3, [pc, #40]	@ (8004e60 <Board1_step+0x3d0>)
 8004e38:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d102      	bne.n	8004e46 <Board1_step+0x3b6>
          Board1_stop_motors(false);
 8004e40:	2000      	movs	r0, #0
 8004e42:	f7fc f997 	bl	8001174 <Board1_stop_motors>
        break;
 8004e46:	bf00      	nop
    if (Board1_DW.is_active_Board_decision != 0) {
 8004e48:	4b05      	ldr	r3, [pc, #20]	@ (8004e60 <Board1_step+0x3d0>)
 8004e4a:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d001      	beq.n	8004e56 <Board1_step+0x3c6>
      Board1_Board_decision();
 8004e52:	f7fe fb1d 	bl	8003490 <Board1_Board_decision>
}
 8004e56:	bf00      	nop
 8004e58:	3708      	adds	r7, #8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	20000244 	.word	0x20000244

08004e64 <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 8004e68:	4b08      	ldr	r3, [pc, #32]	@ (8004e8c <Board1_initialize+0x28>)
 8004e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e6e:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  Board1_DW.INCLINATION_DECREASE_VEL = 60U;
 8004e72:	4b06      	ldr	r3, [pc, #24]	@ (8004e8c <Board1_initialize+0x28>)
 8004e74:	223c      	movs	r2, #60	@ 0x3c
 8004e76:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
  Board1_DW.MIN_RPM = 50U;
 8004e7a:	4b04      	ldr	r3, [pc, #16]	@ (8004e8c <Board1_initialize+0x28>)
 8004e7c:	2232      	movs	r2, #50	@ 0x32
 8004e7e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
}
 8004e82:	bf00      	nop
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	20000244 	.word	0x20000244

08004e90 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b08c      	sub	sp, #48	@ 0x30
 8004e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	605a      	str	r2, [r3, #4]
 8004ea0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004ea2:	1d3b      	adds	r3, r7, #4
 8004ea4:	2220      	movs	r2, #32
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f010 fbe8 	bl	801567e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004eae:	4b32      	ldr	r3, [pc, #200]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004eb0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004eb4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004eb6:	4b30      	ldr	r3, [pc, #192]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004eb8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004ebc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004ebe:	4b2e      	ldr	r3, [pc, #184]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004ec4:	4b2c      	ldr	r3, [pc, #176]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004eca:	4b2b      	ldr	r3, [pc, #172]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004ed0:	4b29      	ldr	r3, [pc, #164]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ed6:	4b28      	ldr	r3, [pc, #160]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ed8:	2204      	movs	r2, #4
 8004eda:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004edc:	4b26      	ldr	r3, [pc, #152]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004ee2:	4b25      	ldr	r3, [pc, #148]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004ee8:	4b23      	ldr	r3, [pc, #140]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004eea:	2201      	movs	r2, #1
 8004eec:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004eee:	4b22      	ldr	r3, [pc, #136]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004ef6:	4b20      	ldr	r3, [pc, #128]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004efc:	4b1e      	ldr	r3, [pc, #120]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004f02:	4b1d      	ldr	r3, [pc, #116]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004f0a:	4b1b      	ldr	r3, [pc, #108]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004f10:	4b19      	ldr	r3, [pc, #100]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004f18:	4817      	ldr	r0, [pc, #92]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004f1a:	f004 ff75 	bl	8009e08 <HAL_ADC_Init>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004f24:	f003 f8f0 	bl	8008108 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004f2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f30:	4619      	mov	r1, r3
 8004f32:	4811      	ldr	r0, [pc, #68]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004f34:	f006 f9f6 	bl	800b324 <HAL_ADCEx_MultiModeConfigChannel>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004f3e:	f003 f8e3 	bl	8008108 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8004f42:	4b0e      	ldr	r3, [pc, #56]	@ (8004f7c <MX_ADC1_Init+0xec>)
 8004f44:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004f46:	2306      	movs	r3, #6
 8004f48:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004f4e:	237f      	movs	r3, #127	@ 0x7f
 8004f50:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004f52:	2304      	movs	r3, #4
 8004f54:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004f56:	2300      	movs	r3, #0
 8004f58:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f5a:	1d3b      	adds	r3, r7, #4
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	4806      	ldr	r0, [pc, #24]	@ (8004f78 <MX_ADC1_Init+0xe8>)
 8004f60:	f005 fb3a 	bl	800a5d8 <HAL_ADC_ConfigChannel>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004f6a:	f003 f8cd 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004f6e:	bf00      	nop
 8004f70:	3730      	adds	r7, #48	@ 0x30
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	200003b4 	.word	0x200003b4
 8004f7c:	c3210000 	.word	0xc3210000

08004f80 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b09e      	sub	sp, #120	@ 0x78
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f88:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	601a      	str	r2, [r3, #0]
 8004f90:	605a      	str	r2, [r3, #4]
 8004f92:	609a      	str	r2, [r3, #8]
 8004f94:	60da      	str	r2, [r3, #12]
 8004f96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f98:	f107 0310 	add.w	r3, r7, #16
 8004f9c:	2254      	movs	r2, #84	@ 0x54
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f010 fb6c 	bl	801567e <memset>
  if(adcHandle->Instance==ADC1)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fae:	d133      	bne.n	8005018 <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004fb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fb4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004fb6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004fba:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004fbc:	f107 0310 	add.w	r3, r7, #16
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f008 f8bb 	bl	800d13c <HAL_RCCEx_PeriphCLKConfig>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004fcc:	f003 f89c 	bl	8008108 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004fd0:	4b13      	ldr	r3, [pc, #76]	@ (8005020 <HAL_ADC_MspInit+0xa0>)
 8004fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fd4:	4a12      	ldr	r2, [pc, #72]	@ (8005020 <HAL_ADC_MspInit+0xa0>)
 8004fd6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004fda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fdc:	4b10      	ldr	r3, [pc, #64]	@ (8005020 <HAL_ADC_MspInit+0xa0>)
 8004fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fe4:	60fb      	str	r3, [r7, #12]
 8004fe6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8005020 <HAL_ADC_MspInit+0xa0>)
 8004fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fec:	4a0c      	ldr	r2, [pc, #48]	@ (8005020 <HAL_ADC_MspInit+0xa0>)
 8004fee:	f043 0304 	orr.w	r3, r3, #4
 8004ff2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8005020 <HAL_ADC_MspInit+0xa0>)
 8004ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ff8:	f003 0304 	and.w	r3, r3, #4
 8004ffc:	60bb      	str	r3, [r7, #8]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005000:	2308      	movs	r3, #8
 8005002:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005004:	2303      	movs	r3, #3
 8005006:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005008:	2300      	movs	r3, #0
 800500a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800500c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005010:	4619      	mov	r1, r3
 8005012:	4804      	ldr	r0, [pc, #16]	@ (8005024 <HAL_ADC_MspInit+0xa4>)
 8005014:	f007 f8b4 	bl	800c180 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005018:	bf00      	nop
 800501a:	3778      	adds	r7, #120	@ 0x78
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	40021000 	.word	0x40021000
 8005024:	48000800 	.word	0x48000800

08005028 <init_encoders_supervision>:
  * @param  None
  * @retval None
  */
/* USER CODE BEGIN Init */
static Encoder_Status_t init_encoders_supervision(void)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
    if (encoder_init(&encoder_FA, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 800502c:	4b1f      	ldr	r3, [pc, #124]	@ (80050ac <init_encoders_supervision+0x84>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 80050b0 <init_encoders_supervision+0x88>
 8005034:	4a1f      	ldr	r2, [pc, #124]	@ (80050b4 <init_encoders_supervision+0x8c>)
 8005036:	4619      	mov	r1, r3
 8005038:	481f      	ldr	r0, [pc, #124]	@ (80050b8 <init_encoders_supervision+0x90>)
 800503a:	f001 fc93 	bl	8006964 <encoder_init>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d002      	beq.n	800504a <init_encoders_supervision+0x22>
        return ENCODER_ERR;
 8005044:	f04f 33ff 	mov.w	r3, #4294967295
 8005048:	e02d      	b.n	80050a6 <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_FB, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 800504a:	4b18      	ldr	r3, [pc, #96]	@ (80050ac <init_encoders_supervision+0x84>)
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 80050b0 <init_encoders_supervision+0x88>
 8005052:	4a1a      	ldr	r2, [pc, #104]	@ (80050bc <init_encoders_supervision+0x94>)
 8005054:	4619      	mov	r1, r3
 8005056:	481a      	ldr	r0, [pc, #104]	@ (80050c0 <init_encoders_supervision+0x98>)
 8005058:	f001 fc84 	bl	8006964 <encoder_init>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d002      	beq.n	8005068 <init_encoders_supervision+0x40>
        return ENCODER_ERR;
 8005062:	f04f 33ff 	mov.w	r3, #4294967295
 8005066:	e01e      	b.n	80050a6 <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_BA, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8005068:	4b10      	ldr	r3, [pc, #64]	@ (80050ac <init_encoders_supervision+0x84>)
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80050b0 <init_encoders_supervision+0x88>
 8005070:	4a14      	ldr	r2, [pc, #80]	@ (80050c4 <init_encoders_supervision+0x9c>)
 8005072:	4619      	mov	r1, r3
 8005074:	4814      	ldr	r0, [pc, #80]	@ (80050c8 <init_encoders_supervision+0xa0>)
 8005076:	f001 fc75 	bl	8006964 <encoder_init>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d002      	beq.n	8005086 <init_encoders_supervision+0x5e>
        return ENCODER_ERR;
 8005080:	f04f 33ff 	mov.w	r3, #4294967295
 8005084:	e00f      	b.n	80050a6 <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_BB, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8005086:	4b09      	ldr	r3, [pc, #36]	@ (80050ac <init_encoders_supervision+0x84>)
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80050b0 <init_encoders_supervision+0x88>
 800508e:	4a0f      	ldr	r2, [pc, #60]	@ (80050cc <init_encoders_supervision+0xa4>)
 8005090:	4619      	mov	r1, r3
 8005092:	480f      	ldr	r0, [pc, #60]	@ (80050d0 <init_encoders_supervision+0xa8>)
 8005094:	f001 fc66 	bl	8006964 <encoder_init>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d002      	beq.n	80050a4 <init_encoders_supervision+0x7c>
        return ENCODER_ERR;
 800509e:	f04f 33ff 	mov.w	r3, #4294967295
 80050a2:	e000      	b.n	80050a6 <init_encoders_supervision+0x7e>
    }

    return ENCODER_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	08017814 	.word	0x08017814
 80050b0:	42700000 	.word	0x42700000
 80050b4:	08017818 	.word	0x08017818
 80050b8:	20000438 	.word	0x20000438
 80050bc:	08017824 	.word	0x08017824
 80050c0:	20000454 	.word	0x20000454
 80050c4:	08017830 	.word	0x08017830
 80050c8:	20000470 	.word	0x20000470
 80050cc:	0801783c 	.word	0x0801783c
 80050d0:	2000048c 	.word	0x2000048c

080050d4 <init_encoders_pid>:

static Encoder_Status_t init_encoders_pid(void){
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
    if (encoder_init(&encoder_FA_pid, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, PID_PERIOD) != ENCODER_OK){
 80050d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005158 <init_encoders_pid+0x84>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80050e0:	4a1e      	ldr	r2, [pc, #120]	@ (800515c <init_encoders_pid+0x88>)
 80050e2:	4619      	mov	r1, r3
 80050e4:	481e      	ldr	r0, [pc, #120]	@ (8005160 <init_encoders_pid+0x8c>)
 80050e6:	f001 fc3d 	bl	8006964 <encoder_init>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d002      	beq.n	80050f6 <init_encoders_pid+0x22>
        return ENCODER_ERR;
 80050f0:	f04f 33ff 	mov.w	r3, #4294967295
 80050f4:	e02d      	b.n	8005152 <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_FB_pid, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, PID_PERIOD) != ENCODER_OK){
 80050f6:	4b18      	ldr	r3, [pc, #96]	@ (8005158 <init_encoders_pid+0x84>)
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80050fe:	4a19      	ldr	r2, [pc, #100]	@ (8005164 <init_encoders_pid+0x90>)
 8005100:	4619      	mov	r1, r3
 8005102:	4819      	ldr	r0, [pc, #100]	@ (8005168 <init_encoders_pid+0x94>)
 8005104:	f001 fc2e 	bl	8006964 <encoder_init>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d002      	beq.n	8005114 <init_encoders_pid+0x40>
        return ENCODER_ERR;
 800510e:	f04f 33ff 	mov.w	r3, #4294967295
 8005112:	e01e      	b.n	8005152 <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_BA_pid, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, PID_PERIOD) != ENCODER_OK){
 8005114:	4b10      	ldr	r3, [pc, #64]	@ (8005158 <init_encoders_pid+0x84>)
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800511c:	4a13      	ldr	r2, [pc, #76]	@ (800516c <init_encoders_pid+0x98>)
 800511e:	4619      	mov	r1, r3
 8005120:	4813      	ldr	r0, [pc, #76]	@ (8005170 <init_encoders_pid+0x9c>)
 8005122:	f001 fc1f 	bl	8006964 <encoder_init>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d002      	beq.n	8005132 <init_encoders_pid+0x5e>
        return ENCODER_ERR;
 800512c:	f04f 33ff 	mov.w	r3, #4294967295
 8005130:	e00f      	b.n	8005152 <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_BB_pid, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, PID_PERIOD) != ENCODER_OK){
 8005132:	4b09      	ldr	r3, [pc, #36]	@ (8005158 <init_encoders_pid+0x84>)
 8005134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005136:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800513a:	4a0e      	ldr	r2, [pc, #56]	@ (8005174 <init_encoders_pid+0xa0>)
 800513c:	4619      	mov	r1, r3
 800513e:	480e      	ldr	r0, [pc, #56]	@ (8005178 <init_encoders_pid+0xa4>)
 8005140:	f001 fc10 	bl	8006964 <encoder_init>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <init_encoders_pid+0x7c>
        return ENCODER_ERR;
 800514a:	f04f 33ff 	mov.w	r3, #4294967295
 800514e:	e000      	b.n	8005152 <init_encoders_pid+0x7e>
    }

    return ENCODER_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	08017814 	.word	0x08017814
 800515c:	08017818 	.word	0x08017818
 8005160:	200004a8 	.word	0x200004a8
 8005164:	08017824 	.word	0x08017824
 8005168:	200004c4 	.word	0x200004c4
 800516c:	08017830 	.word	0x08017830
 8005170:	200004e0 	.word	0x200004e0
 8005174:	0801783c 	.word	0x0801783c
 8005178:	200004fc 	.word	0x200004fc

0800517c <init_motors>:

static Motor_Status_t init_motors(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	af00      	add	r7, sp, #0
    if (motor_init(&motor_FA, MOTOR_HW_CONFIG[MOTOR_FA].htim, MOTOR_HW_CONFIG[MOTOR_FA].channel, &MOTOR_HW_CONFIG[MOTOR_FA].calib) != MOTOR_OK){
 8005180:	4b1d      	ldr	r3, [pc, #116]	@ (80051f8 <init_motors+0x7c>)
 8005182:	6819      	ldr	r1, [r3, #0]
 8005184:	4b1c      	ldr	r3, [pc, #112]	@ (80051f8 <init_motors+0x7c>)
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	4b1c      	ldr	r3, [pc, #112]	@ (80051fc <init_motors+0x80>)
 800518a:	481d      	ldr	r0, [pc, #116]	@ (8005200 <init_motors+0x84>)
 800518c:	f003 f87b 	bl	8008286 <motor_init>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <init_motors+0x20>
        return MOTOR_ERR;
 8005196:	f04f 33ff 	mov.w	r3, #4294967295
 800519a:	e02a      	b.n	80051f2 <init_motors+0x76>
    }

    if (motor_init(&motor_FB, MOTOR_HW_CONFIG[MOTOR_FB].htim, MOTOR_HW_CONFIG[MOTOR_FB].channel, &MOTOR_HW_CONFIG[MOTOR_FB].calib) != MOTOR_OK){
 800519c:	4b16      	ldr	r3, [pc, #88]	@ (80051f8 <init_motors+0x7c>)
 800519e:	6919      	ldr	r1, [r3, #16]
 80051a0:	4b15      	ldr	r3, [pc, #84]	@ (80051f8 <init_motors+0x7c>)
 80051a2:	695a      	ldr	r2, [r3, #20]
 80051a4:	4b17      	ldr	r3, [pc, #92]	@ (8005204 <init_motors+0x88>)
 80051a6:	4818      	ldr	r0, [pc, #96]	@ (8005208 <init_motors+0x8c>)
 80051a8:	f003 f86d 	bl	8008286 <motor_init>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <init_motors+0x3c>
        return MOTOR_ERR;
 80051b2:	f04f 33ff 	mov.w	r3, #4294967295
 80051b6:	e01c      	b.n	80051f2 <init_motors+0x76>
    }

    if (motor_init(&motor_BA, MOTOR_HW_CONFIG[MOTOR_BA].htim, MOTOR_HW_CONFIG[MOTOR_BA].channel, &MOTOR_HW_CONFIG[MOTOR_BA].calib) != MOTOR_OK){
 80051b8:	4b0f      	ldr	r3, [pc, #60]	@ (80051f8 <init_motors+0x7c>)
 80051ba:	6a19      	ldr	r1, [r3, #32]
 80051bc:	4b0e      	ldr	r3, [pc, #56]	@ (80051f8 <init_motors+0x7c>)
 80051be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051c0:	4b12      	ldr	r3, [pc, #72]	@ (800520c <init_motors+0x90>)
 80051c2:	4813      	ldr	r0, [pc, #76]	@ (8005210 <init_motors+0x94>)
 80051c4:	f003 f85f 	bl	8008286 <motor_init>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <init_motors+0x58>
        return MOTOR_ERR;
 80051ce:	f04f 33ff 	mov.w	r3, #4294967295
 80051d2:	e00e      	b.n	80051f2 <init_motors+0x76>
    }

    if (motor_init(&motor_BB, MOTOR_HW_CONFIG[MOTOR_BB].htim, MOTOR_HW_CONFIG[MOTOR_BB].channel, &MOTOR_HW_CONFIG[MOTOR_BB].calib) != MOTOR_OK){
 80051d4:	4b08      	ldr	r3, [pc, #32]	@ (80051f8 <init_motors+0x7c>)
 80051d6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80051d8:	4b07      	ldr	r3, [pc, #28]	@ (80051f8 <init_motors+0x7c>)
 80051da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005214 <init_motors+0x98>)
 80051de:	480e      	ldr	r0, [pc, #56]	@ (8005218 <init_motors+0x9c>)
 80051e0:	f003 f851 	bl	8008286 <motor_init>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d002      	beq.n	80051f0 <init_motors+0x74>
        return MOTOR_ERR;
 80051ea:	f04f 33ff 	mov.w	r3, #4294967295
 80051ee:	e000      	b.n	80051f2 <init_motors+0x76>
    }

    return MOTOR_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	080177d4 	.word	0x080177d4
 80051fc:	080177dc 	.word	0x080177dc
 8005200:	20000580 	.word	0x20000580
 8005204:	080177ec 	.word	0x080177ec
 8005208:	20000590 	.word	0x20000590
 800520c:	080177fc 	.word	0x080177fc
 8005210:	200005a0 	.word	0x200005a0
 8005214:	0801780c 	.word	0x0801780c
 8005218:	200005b0 	.word	0x200005b0

0800521c <MX_FREERTOS_Init>:


void MX_FREERTOS_Init(void) {
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af02      	add	r7, sp, #8
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, deadlineProcedure);
 8005222:	4b6e      	ldr	r3, [pc, #440]	@ (80053dc <MX_FREERTOS_Init+0x1c0>)
 8005224:	220f      	movs	r2, #15
 8005226:	496e      	ldr	r1, [pc, #440]	@ (80053e0 <MX_FREERTOS_Init+0x1c4>)
 8005228:	486e      	ldr	r0, [pc, #440]	@ (80053e4 <MX_FREERTOS_Init+0x1c8>)
 800522a:	f001 fafd 	bl	8006828 <DWD_Init>


	if(batt_init(&battery_sensor, ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].hadc, &ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].channel_cfg, BATT_DEFAULT_TIMEOUT_MS) != BATT_OK){
 800522e:	4b6e      	ldr	r3, [pc, #440]	@ (80053e8 <MX_FREERTOS_Init+0x1cc>)
 8005230:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005232:	230a      	movs	r3, #10
 8005234:	4a6d      	ldr	r2, [pc, #436]	@ (80053ec <MX_FREERTOS_Init+0x1d0>)
 8005236:	486e      	ldr	r0, [pc, #440]	@ (80053f0 <MX_FREERTOS_Init+0x1d4>)
 8005238:	f000 ff17 	bl	800606a <batt_init>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <MX_FREERTOS_Init+0x2c>
		Error_Handler();
 8005242:	f002 ff61 	bl	8008108 <Error_Handler>
		return;
 8005246:	e0c7      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	}


	if(temp_init(&temp_sensor,ADC_HW_CONFIG[ADC_TEMP_SENSOR].hadc, &ADC_HW_CONFIG[ADC_TEMP_SENSOR].channel_cfg, TEMP_DEFAULT_TIMEOUT_MS) != TEMP_OK){
 8005248:	4b67      	ldr	r3, [pc, #412]	@ (80053e8 <MX_FREERTOS_Init+0x1cc>)
 800524a:	6819      	ldr	r1, [r3, #0]
 800524c:	230a      	movs	r3, #10
 800524e:	4a69      	ldr	r2, [pc, #420]	@ (80053f4 <MX_FREERTOS_Init+0x1d8>)
 8005250:	4869      	ldr	r0, [pc, #420]	@ (80053f8 <MX_FREERTOS_Init+0x1dc>)
 8005252:	f003 fc48 	bl	8008ae6 <temp_init>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d002      	beq.n	8005262 <MX_FREERTOS_Init+0x46>
		Error_Handler();
 800525c:	f002 ff54 	bl	8008108 <Error_Handler>
		return;
 8005260:	e0ba      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	}

	if (init_encoders_supervision() != ENCODER_OK){
 8005262:	f7ff fee1 	bl	8005028 <init_encoders_supervision>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d002      	beq.n	8005272 <MX_FREERTOS_Init+0x56>
		Error_Handler();
 800526c:	f002 ff4c 	bl	8008108 <Error_Handler>
		return;
 8005270:	e0b2      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	}
	if (init_encoders_pid() != ENCODER_OK){
 8005272:	f7ff ff2f 	bl	80050d4 <init_encoders_pid>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d002      	beq.n	8005282 <MX_FREERTOS_Init+0x66>
		Error_Handler();
 800527c:	f002 ff44 	bl	8008108 <Error_Handler>
		return;
 8005280:	e0aa      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	}
	if (init_motors() != MOTOR_OK){
 8005282:	f7ff ff7b 	bl	800517c <init_motors>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d002      	beq.n	8005292 <MX_FREERTOS_Init+0x76>
		Error_Handler();
 800528c:	f002 ff3c 	bl	8008108 <Error_Handler>
		return;
 8005290:	e0a2      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	}

	if (PID_init(&pid_FA, kpFA, kiFA, 0, 5, 0) != PID_OK) {
 8005292:	4b5a      	ldr	r3, [pc, #360]	@ (80053fc <MX_FREERTOS_Init+0x1e0>)
 8005294:	edd3 7a00 	vldr	s15, [r3]
 8005298:	4b59      	ldr	r3, [pc, #356]	@ (8005400 <MX_FREERTOS_Init+0x1e4>)
 800529a:	ed93 7a00 	vldr	s14, [r3]
 800529e:	ed9f 2a59 	vldr	s4, [pc, #356]	@ 8005404 <MX_FREERTOS_Init+0x1e8>
 80052a2:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 80052a6:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 8005404 <MX_FREERTOS_Init+0x1e8>
 80052aa:	eef0 0a47 	vmov.f32	s1, s14
 80052ae:	eeb0 0a67 	vmov.f32	s0, s15
 80052b2:	4855      	ldr	r0, [pc, #340]	@ (8005408 <MX_FREERTOS_Init+0x1ec>)
 80052b4:	f003 f83c 	bl	8008330 <PID_init>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d002      	beq.n	80052c4 <MX_FREERTOS_Init+0xa8>
		Error_Handler();
 80052be:	f002 ff23 	bl	8008108 <Error_Handler>
		return;
 80052c2:	e089      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	}

	if (PID_init(&pid_FB, kpFB, kiFB, 0, 5, 0) != PID_OK) {
 80052c4:	4b51      	ldr	r3, [pc, #324]	@ (800540c <MX_FREERTOS_Init+0x1f0>)
 80052c6:	edd3 7a00 	vldr	s15, [r3]
 80052ca:	4b51      	ldr	r3, [pc, #324]	@ (8005410 <MX_FREERTOS_Init+0x1f4>)
 80052cc:	ed93 7a00 	vldr	s14, [r3]
 80052d0:	ed9f 2a4c 	vldr	s4, [pc, #304]	@ 8005404 <MX_FREERTOS_Init+0x1e8>
 80052d4:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 80052d8:	ed9f 1a4a 	vldr	s2, [pc, #296]	@ 8005404 <MX_FREERTOS_Init+0x1e8>
 80052dc:	eef0 0a47 	vmov.f32	s1, s14
 80052e0:	eeb0 0a67 	vmov.f32	s0, s15
 80052e4:	484b      	ldr	r0, [pc, #300]	@ (8005414 <MX_FREERTOS_Init+0x1f8>)
 80052e6:	f003 f823 	bl	8008330 <PID_init>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d002      	beq.n	80052f6 <MX_FREERTOS_Init+0xda>
		Error_Handler();
 80052f0:	f002 ff0a 	bl	8008108 <Error_Handler>
		return;
 80052f4:	e070      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	}

	if (PID_init(&pid_BA, kpBA, kiBA, 0, 5, 0) != PID_OK) {
 80052f6:	4b48      	ldr	r3, [pc, #288]	@ (8005418 <MX_FREERTOS_Init+0x1fc>)
 80052f8:	edd3 7a00 	vldr	s15, [r3]
 80052fc:	4b47      	ldr	r3, [pc, #284]	@ (800541c <MX_FREERTOS_Init+0x200>)
 80052fe:	ed93 7a00 	vldr	s14, [r3]
 8005302:	ed9f 2a40 	vldr	s4, [pc, #256]	@ 8005404 <MX_FREERTOS_Init+0x1e8>
 8005306:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 800530a:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 8005404 <MX_FREERTOS_Init+0x1e8>
 800530e:	eef0 0a47 	vmov.f32	s1, s14
 8005312:	eeb0 0a67 	vmov.f32	s0, s15
 8005316:	4842      	ldr	r0, [pc, #264]	@ (8005420 <MX_FREERTOS_Init+0x204>)
 8005318:	f003 f80a 	bl	8008330 <PID_init>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d002      	beq.n	8005328 <MX_FREERTOS_Init+0x10c>
		Error_Handler();
 8005322:	f002 fef1 	bl	8008108 <Error_Handler>
		return;
 8005326:	e057      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	}

	if (PID_init(&pid_BB, kpBB, kiBB, 0, 5, 0) != PID_OK) {
 8005328:	4b3e      	ldr	r3, [pc, #248]	@ (8005424 <MX_FREERTOS_Init+0x208>)
 800532a:	edd3 7a00 	vldr	s15, [r3]
 800532e:	4b3e      	ldr	r3, [pc, #248]	@ (8005428 <MX_FREERTOS_Init+0x20c>)
 8005330:	ed93 7a00 	vldr	s14, [r3]
 8005334:	ed9f 2a33 	vldr	s4, [pc, #204]	@ 8005404 <MX_FREERTOS_Init+0x1e8>
 8005338:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 800533c:	ed9f 1a31 	vldr	s2, [pc, #196]	@ 8005404 <MX_FREERTOS_Init+0x1e8>
 8005340:	eef0 0a47 	vmov.f32	s1, s14
 8005344:	eeb0 0a67 	vmov.f32	s0, s15
 8005348:	4838      	ldr	r0, [pc, #224]	@ (800542c <MX_FREERTOS_Init+0x210>)
 800534a:	f002 fff1 	bl	8008330 <PID_init>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d002      	beq.n	800535a <MX_FREERTOS_Init+0x13e>
		Error_Handler();
 8005354:	f002 fed8 	bl	8008108 <Error_Handler>
		return;
 8005358:	e03e      	b.n	80053d8 <MX_FREERTOS_Init+0x1bc>
	    Error_Handler();
	    return;
	}
	*/

	led_stripe_init(&cfg);
 800535a:	4835      	ldr	r0, [pc, #212]	@ (8005430 <MX_FREERTOS_Init+0x214>)
 800535c:	f001 ff54 	bl	8007208 <led_stripe_init>
	led_init(&ledA, ledA_ports, ledA_pins, OFF, led_init_state, 20);
 8005360:	2314      	movs	r3, #20
 8005362:	9301      	str	r3, [sp, #4]
 8005364:	4b33      	ldr	r3, [pc, #204]	@ (8005434 <MX_FREERTOS_Init+0x218>)
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	2300      	movs	r3, #0
 800536a:	4a33      	ldr	r2, [pc, #204]	@ (8005438 <MX_FREERTOS_Init+0x21c>)
 800536c:	4933      	ldr	r1, [pc, #204]	@ (800543c <MX_FREERTOS_Init+0x220>)
 800536e:	4834      	ldr	r0, [pc, #208]	@ (8005440 <MX_FREERTOS_Init+0x224>)
 8005370:	f001 fca4 	bl	8006cbc <led_init>
	led_init(&ledB, ledB_ports, ledB_pins, OFF, led_init_state, 20);
 8005374:	2314      	movs	r3, #20
 8005376:	9301      	str	r3, [sp, #4]
 8005378:	4b2e      	ldr	r3, [pc, #184]	@ (8005434 <MX_FREERTOS_Init+0x218>)
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	2300      	movs	r3, #0
 800537e:	4a31      	ldr	r2, [pc, #196]	@ (8005444 <MX_FREERTOS_Init+0x228>)
 8005380:	4931      	ldr	r1, [pc, #196]	@ (8005448 <MX_FREERTOS_Init+0x22c>)
 8005382:	4832      	ldr	r0, [pc, #200]	@ (800544c <MX_FREERTOS_Init+0x230>)
 8005384:	f001 fc9a 	bl	8006cbc <led_init>

	Board1_initialize();
 8005388:	f7ff fd6c 	bl	8004e64 <Board1_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 800538c:	4a30      	ldr	r2, [pc, #192]	@ (8005450 <MX_FREERTOS_Init+0x234>)
 800538e:	2100      	movs	r1, #0
 8005390:	4830      	ldr	r0, [pc, #192]	@ (8005454 <MX_FREERTOS_Init+0x238>)
 8005392:	f00c faad 	bl	80118f0 <osThreadNew>
 8005396:	4603      	mov	r3, r0
 8005398:	4a2f      	ldr	r2, [pc, #188]	@ (8005458 <MX_FREERTOS_Init+0x23c>)
 800539a:	6013      	str	r3, [r2, #0]

  /* creation of readSensors */
  readSensorsHandle = osThreadNew(readSensorsTask, NULL, &readSensors_attributes);
 800539c:	4a2f      	ldr	r2, [pc, #188]	@ (800545c <MX_FREERTOS_Init+0x240>)
 800539e:	2100      	movs	r1, #0
 80053a0:	482f      	ldr	r0, [pc, #188]	@ (8005460 <MX_FREERTOS_Init+0x244>)
 80053a2:	f00c faa5 	bl	80118f0 <osThreadNew>
 80053a6:	4603      	mov	r3, r0
 80053a8:	4a2e      	ldr	r2, [pc, #184]	@ (8005464 <MX_FREERTOS_Init+0x248>)
 80053aa:	6013      	str	r3, [r2, #0]

  /* creation of pid */
  pidHandle = osThreadNew(pidTask, NULL, &pid_attributes);
 80053ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005468 <MX_FREERTOS_Init+0x24c>)
 80053ae:	2100      	movs	r1, #0
 80053b0:	482e      	ldr	r0, [pc, #184]	@ (800546c <MX_FREERTOS_Init+0x250>)
 80053b2:	f00c fa9d 	bl	80118f0 <osThreadNew>
 80053b6:	4603      	mov	r3, r0
 80053b8:	4a2d      	ldr	r2, [pc, #180]	@ (8005470 <MX_FREERTOS_Init+0x254>)
 80053ba:	6013      	str	r3, [r2, #0]

  /* creation of lights */
  lightsHandle = osThreadNew(lightsTask, NULL, &lights_attributes);
 80053bc:	4a2d      	ldr	r2, [pc, #180]	@ (8005474 <MX_FREERTOS_Init+0x258>)
 80053be:	2100      	movs	r1, #0
 80053c0:	482d      	ldr	r0, [pc, #180]	@ (8005478 <MX_FREERTOS_Init+0x25c>)
 80053c2:	f00c fa95 	bl	80118f0 <osThreadNew>
 80053c6:	4603      	mov	r3, r0
 80053c8:	4a2c      	ldr	r2, [pc, #176]	@ (800547c <MX_FREERTOS_Init+0x260>)
 80053ca:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of SessionEvent */
  SessionEventHandle = osEventFlagsNew(&SessionEvent_attributes);
 80053cc:	482c      	ldr	r0, [pc, #176]	@ (8005480 <MX_FREERTOS_Init+0x264>)
 80053ce:	f00c fb21 	bl	8011a14 <osEventFlagsNew>
 80053d2:	4603      	mov	r3, r0
 80053d4:	4a2b      	ldr	r2, [pc, #172]	@ (8005484 <MX_FREERTOS_Init+0x268>)
 80053d6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	08005ddd 	.word	0x08005ddd
 80053e0:	20002030 	.word	0x20002030
 80053e4:	20000420 	.word	0x20000420
 80053e8:	08017844 	.word	0x08017844
 80053ec:	0801786c 	.word	0x0801786c
 80053f0:	20000548 	.word	0x20000548
 80053f4:	08017848 	.word	0x08017848
 80053f8:	20000518 	.word	0x20000518
 80053fc:	20000000 	.word	0x20000000
 8005400:	20000004 	.word	0x20000004
 8005404:	00000000 	.word	0x00000000
 8005408:	200005d4 	.word	0x200005d4
 800540c:	20000008 	.word	0x20000008
 8005410:	2000000c 	.word	0x2000000c
 8005414:	200005f4 	.word	0x200005f4
 8005418:	20000010 	.word	0x20000010
 800541c:	20000014 	.word	0x20000014
 8005420:	20000614 	.word	0x20000614
 8005424:	20000018 	.word	0x20000018
 8005428:	2000001c 	.word	0x2000001c
 800542c:	20000634 	.word	0x20000634
 8005430:	20000038 	.word	0x20000038
 8005434:	200006d8 	.word	0x200006d8
 8005438:	20000028 	.word	0x20000028
 800543c:	20000020 	.word	0x20000020
 8005440:	200006ac 	.word	0x200006ac
 8005444:	20000034 	.word	0x20000034
 8005448:	2000002c 	.word	0x2000002c
 800544c:	200006c0 	.word	0x200006c0
 8005450:	08017734 	.word	0x08017734
 8005454:	08005489 	.word	0x08005489
 8005458:	200006dc 	.word	0x200006dc
 800545c:	08017758 	.word	0x08017758
 8005460:	080054b9 	.word	0x080054b9
 8005464:	20000f88 	.word	0x20000f88
 8005468:	0801777c 	.word	0x0801777c
 800546c:	0800564d 	.word	0x0800564d
 8005470:	20001434 	.word	0x20001434
 8005474:	080177a0 	.word	0x080177a0
 8005478:	08005c0d 	.word	0x08005c0d
 800547c:	20001ae0 	.word	0x20001ae0
 8005480:	080177c4 	.word	0x080177c4
 8005484:	20001d8c 	.word	0x20001d8c

08005488 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	for(;;){
		osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8005490:	4b07      	ldr	r3, [pc, #28]	@ (80054b0 <supervisionTask+0x28>)
 8005492:	6818      	ldr	r0, [r3, #0]
 8005494:	233c      	movs	r3, #60	@ 0x3c
 8005496:	2200      	movs	r2, #0
 8005498:	2101      	movs	r1, #1
 800549a:	f00c fb3d 	bl	8011b18 <osEventFlagsWait>
		executeSupervision();
 800549e:	f000 fc07 	bl	8005cb0 <executeSupervision>
		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 80054a2:	2101      	movs	r1, #1
 80054a4:	4803      	ldr	r0, [pc, #12]	@ (80054b4 <supervisionTask+0x2c>)
 80054a6:	f001 f9e6 	bl	8006876 <DWD_Notify>
		osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 80054aa:	bf00      	nop
 80054ac:	e7f0      	b.n	8005490 <supervisionTask+0x8>
 80054ae:	bf00      	nop
 80054b0:	20001d8c 	.word	0x20001d8c
 80054b4:	20000420 	.word	0x20000420

080054b8 <readSensorsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readSensorsTask */
void readSensorsTask(void *argument)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSensorsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80054c0:	f00d fec2 	bl	8013248 <xTaskGetTickCount>
 80054c4:	4603      	mov	r3, r0
 80054c6:	613b      	str	r3, [r7, #16]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 80054c8:	233c      	movs	r3, #60	@ 0x3c
 80054ca:	617b      	str	r3, [r7, #20]
	real32_T battery_voltage, temperature;

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80054cc:	f107 0310 	add.w	r3, r7, #16
 80054d0:	6979      	ldr	r1, [r7, #20]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f00d fd1c 	bl	8012f10 <vTaskDelayUntil>

		//debug_read_sensor++;
		if (encoder_readRPM(&encoder_FA) != ENCODER_OK) {
 80054d8:	484e      	ldr	r0, [pc, #312]	@ (8005614 <readSensorsTask+0x15c>)
 80054da:	f001 fa83 	bl	80069e4 <encoder_readRPM>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d001      	beq.n	80054e8 <readSensorsTask+0x30>
		    Error_Handler();
 80054e4:	f002 fe10 	bl	8008108 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_FB) != ENCODER_OK) {
 80054e8:	484b      	ldr	r0, [pc, #300]	@ (8005618 <readSensorsTask+0x160>)
 80054ea:	f001 fa7b 	bl	80069e4 <encoder_readRPM>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <readSensorsTask+0x40>
		    Error_Handler();
 80054f4:	f002 fe08 	bl	8008108 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_BA) != ENCODER_OK) {
 80054f8:	4848      	ldr	r0, [pc, #288]	@ (800561c <readSensorsTask+0x164>)
 80054fa:	f001 fa73 	bl	80069e4 <encoder_readRPM>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <readSensorsTask+0x50>
		    Error_Handler();
 8005504:	f002 fe00 	bl	8008108 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_BB) != ENCODER_OK) {
 8005508:	4845      	ldr	r0, [pc, #276]	@ (8005620 <readSensorsTask+0x168>)
 800550a:	f001 fa6b 	bl	80069e4 <encoder_readRPM>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d001      	beq.n	8005518 <readSensorsTask+0x60>
		    Error_Handler();
 8005514:	f002 fdf8 	bl	8008108 <Error_Handler>
		}


		if(temp_get_celsius_once(&temp_sensor, &temperature) != TEMP_OK){
 8005518:	f107 0308 	add.w	r3, r7, #8
 800551c:	4619      	mov	r1, r3
 800551e:	4841      	ldr	r0, [pc, #260]	@ (8005624 <readSensorsTask+0x16c>)
 8005520:	f003 fb2a 	bl	8008b78 <temp_get_celsius_once>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d000      	beq.n	800552c <readSensorsTask+0x74>
			//Error_Handler();
			__NOP();
 800552a:	bf00      	nop
		}


		if(batt_get_voltage_once(&battery_sensor, &battery_voltage) != BATT_OK){
 800552c:	f107 030c 	add.w	r3, r7, #12
 8005530:	4619      	mov	r1, r3
 8005532:	483d      	ldr	r0, [pc, #244]	@ (8005628 <readSensorsTask+0x170>)
 8005534:	f000 fde5 	bl	8006102 <batt_get_voltage_once>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d000      	beq.n	8005540 <readSensorsTask+0x88>
			//Error_Handler();
			__NOP();
 800553e:	bf00      	nop
		}

		debug_temperature = temperature;
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4a3a      	ldr	r2, [pc, #232]	@ (800562c <readSensorsTask+0x174>)
 8005544:	6013      	str	r3, [r2, #0]
		debug_battery_voltage = battery_voltage;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	4a39      	ldr	r2, [pc, #228]	@ (8005630 <readSensorsTask+0x178>)
 800554a:	6013      	str	r3, [r2, #0]

		velocity_FA = (int16_T) roundf(encoder_FA.velocity);
 800554c:	4b31      	ldr	r3, [pc, #196]	@ (8005614 <readSensorsTask+0x15c>)
 800554e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005552:	eeb0 0a67 	vmov.f32	s0, s15
 8005556:	f012 f895 	bl	8017684 <roundf>
 800555a:	eef0 7a40 	vmov.f32	s15, s0
 800555e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005562:	ee17 3a90 	vmov	r3, s15
 8005566:	b21a      	sxth	r2, r3
 8005568:	4b32      	ldr	r3, [pc, #200]	@ (8005634 <readSensorsTask+0x17c>)
 800556a:	801a      	strh	r2, [r3, #0]
		velocity_FB = (int16_T) roundf(encoder_FB.velocity);
 800556c:	4b2a      	ldr	r3, [pc, #168]	@ (8005618 <readSensorsTask+0x160>)
 800556e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005572:	eeb0 0a67 	vmov.f32	s0, s15
 8005576:	f012 f885 	bl	8017684 <roundf>
 800557a:	eef0 7a40 	vmov.f32	s15, s0
 800557e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005582:	ee17 3a90 	vmov	r3, s15
 8005586:	b21a      	sxth	r2, r3
 8005588:	4b2b      	ldr	r3, [pc, #172]	@ (8005638 <readSensorsTask+0x180>)
 800558a:	801a      	strh	r2, [r3, #0]
		velocity_BA = (int16_T) roundf(encoder_BA.velocity);
 800558c:	4b23      	ldr	r3, [pc, #140]	@ (800561c <readSensorsTask+0x164>)
 800558e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005592:	eeb0 0a67 	vmov.f32	s0, s15
 8005596:	f012 f875 	bl	8017684 <roundf>
 800559a:	eef0 7a40 	vmov.f32	s15, s0
 800559e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055a2:	ee17 3a90 	vmov	r3, s15
 80055a6:	b21a      	sxth	r2, r3
 80055a8:	4b24      	ldr	r3, [pc, #144]	@ (800563c <readSensorsTask+0x184>)
 80055aa:	801a      	strh	r2, [r3, #0]
		velocity_BB = (int16_T) roundf(encoder_BB.velocity);
 80055ac:	4b1c      	ldr	r3, [pc, #112]	@ (8005620 <readSensorsTask+0x168>)
 80055ae:	edd3 7a06 	vldr	s15, [r3, #24]
 80055b2:	eeb0 0a67 	vmov.f32	s0, s15
 80055b6:	f012 f865 	bl	8017684 <roundf>
 80055ba:	eef0 7a40 	vmov.f32	s15, s0
 80055be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055c2:	ee17 3a90 	vmov	r3, s15
 80055c6:	b21a      	sxth	r2, r3
 80055c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005640 <readSensorsTask+0x188>)
 80055ca:	801a      	strh	r2, [r3, #0]

		taskENTER_CRITICAL();
 80055cc:	f00e ffec 	bl	80145a8 <vPortEnterCritical>

		Board1_U.temperature = temperature;
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005644 <readSensorsTask+0x18c>)
 80055d4:	6013      	str	r3, [r2, #0]
		Board1_U.battery_voltage = battery_voltage;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005644 <readSensorsTask+0x18c>)
 80055da:	6053      	str	r3, [r2, #4]
		Board1_U.velocity_FA = velocity_FA;
 80055dc:	4b15      	ldr	r3, [pc, #84]	@ (8005634 <readSensorsTask+0x17c>)
 80055de:	f9b3 2000 	ldrsh.w	r2, [r3]
 80055e2:	4b18      	ldr	r3, [pc, #96]	@ (8005644 <readSensorsTask+0x18c>)
 80055e4:	819a      	strh	r2, [r3, #12]
		Board1_U.velocity_FB = velocity_FB;
 80055e6:	4b14      	ldr	r3, [pc, #80]	@ (8005638 <readSensorsTask+0x180>)
 80055e8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80055ec:	4b15      	ldr	r3, [pc, #84]	@ (8005644 <readSensorsTask+0x18c>)
 80055ee:	81da      	strh	r2, [r3, #14]
		Board1_U.velocity_BA = velocity_BA;
 80055f0:	4b12      	ldr	r3, [pc, #72]	@ (800563c <readSensorsTask+0x184>)
 80055f2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80055f6:	4b13      	ldr	r3, [pc, #76]	@ (8005644 <readSensorsTask+0x18c>)
 80055f8:	811a      	strh	r2, [r3, #8]
		Board1_U.velocity_BB = velocity_BB;
 80055fa:	4b11      	ldr	r3, [pc, #68]	@ (8005640 <readSensorsTask+0x188>)
 80055fc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005600:	4b10      	ldr	r3, [pc, #64]	@ (8005644 <readSensorsTask+0x18c>)
 8005602:	815a      	strh	r2, [r3, #10]

		taskEXIT_CRITICAL();
 8005604:	f00f f802 	bl	801460c <vPortExitCritical>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_READ_SENSORS);
 8005608:	2102      	movs	r1, #2
 800560a:	480f      	ldr	r0, [pc, #60]	@ (8005648 <readSensorsTask+0x190>)
 800560c:	f001 f933 	bl	8006876 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005610:	e75c      	b.n	80054cc <readSensorsTask+0x14>
 8005612:	bf00      	nop
 8005614:	20000438 	.word	0x20000438
 8005618:	20000454 	.word	0x20000454
 800561c:	20000470 	.word	0x20000470
 8005620:	2000048c 	.word	0x2000048c
 8005624:	20000518 	.word	0x20000518
 8005628:	20000548 	.word	0x20000548
 800562c:	20000430 	.word	0x20000430
 8005630:	20000434 	.word	0x20000434
 8005634:	20000578 	.word	0x20000578
 8005638:	2000057a 	.word	0x2000057a
 800563c:	2000057c 	.word	0x2000057c
 8005640:	2000057e 	.word	0x2000057e
 8005644:	2000038c 	.word	0x2000038c
 8005648:	20000420 	.word	0x20000420

0800564c <pidTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pidTask */
void pidTask(void *argument)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b08a      	sub	sp, #40	@ 0x28
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pidTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005654:	f00d fdf8 	bl	8013248 <xTaskGetTickCount>
 8005658:	4603      	mov	r3, r0
 800565a:	60fb      	str	r3, [r7, #12]
	const TickType_t xFrequency = pdMS_TO_TICKS(PID_PERIOD);
 800565c:	2305      	movs	r3, #5
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
	real32_T rif_FA = 0, rif_FB = 0, rif_BA = 0, rif_BB = 0;
 8005660:	f04f 0300 	mov.w	r3, #0
 8005664:	623b      	str	r3, [r7, #32]
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	61fb      	str	r3, [r7, #28]
 800566c:	f04f 0300 	mov.w	r3, #0
 8005670:	61bb      	str	r3, [r7, #24]
 8005672:	f04f 0300 	mov.w	r3, #0
 8005676:	617b      	str	r3, [r7, #20]
	static real32_T rif_BA_r = 0;
	static real32_T rif_BB_r = 0;

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005678:	f107 030c 	add.w	r3, r7, #12
 800567c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800567e:	4618      	mov	r0, r3
 8005680:	f00d fc46 	bl	8012f10 <vTaskDelayUntil>
		//debug_pid++;
		taskENTER_CRITICAL();
 8005684:	f00e ff90 	bl	80145a8 <vPortEnterCritical>

		rif_FA = Board1_Y.output.rif_FA;
 8005688:	4b78      	ldr	r3, [pc, #480]	@ (800586c <pidTask+0x220>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	623b      	str	r3, [r7, #32]
		rif_FB = Board1_Y.output.rif_FB;
 800568e:	4b77      	ldr	r3, [pc, #476]	@ (800586c <pidTask+0x220>)
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	61fb      	str	r3, [r7, #28]
		rif_BA = Board1_Y.output.rif_BA;
 8005694:	4b75      	ldr	r3, [pc, #468]	@ (800586c <pidTask+0x220>)
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	61bb      	str	r3, [r7, #24]
		rif_BB = Board1_Y.output.rif_BB;
 800569a:	4b74      	ldr	r3, [pc, #464]	@ (800586c <pidTask+0x220>)
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	617b      	str	r3, [r7, #20]
		braking_mode = Board1_Y.output.brk_mode;
 80056a0:	4b72      	ldr	r3, [pc, #456]	@ (800586c <pidTask+0x220>)
 80056a2:	7c1b      	ldrb	r3, [r3, #16]
 80056a4:	74fb      	strb	r3, [r7, #19]
		rover_mode = Board1_Y.output.mode;
 80056a6:	4b71      	ldr	r3, [pc, #452]	@ (800586c <pidTask+0x220>)
 80056a8:	7d5b      	ldrb	r3, [r3, #21]
 80056aa:	74bb      	strb	r3, [r7, #18]

	    taskEXIT_CRITICAL();
 80056ac:	f00e ffae 	bl	801460c <vPortExitCritical>

	    if (encoder_readRPM(&encoder_FA_pid) != ENCODER_OK) {
 80056b0:	486f      	ldr	r0, [pc, #444]	@ (8005870 <pidTask+0x224>)
 80056b2:	f001 f997 	bl	80069e4 <encoder_readRPM>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <pidTask+0x74>
	        Error_Handler();
 80056bc:	f002 fd24 	bl	8008108 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_FB_pid) != ENCODER_OK) {
 80056c0:	486c      	ldr	r0, [pc, #432]	@ (8005874 <pidTask+0x228>)
 80056c2:	f001 f98f 	bl	80069e4 <encoder_readRPM>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d001      	beq.n	80056d0 <pidTask+0x84>
	        Error_Handler();
 80056cc:	f002 fd1c 	bl	8008108 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_BA_pid) != ENCODER_OK) {
 80056d0:	4869      	ldr	r0, [pc, #420]	@ (8005878 <pidTask+0x22c>)
 80056d2:	f001 f987 	bl	80069e4 <encoder_readRPM>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d001      	beq.n	80056e0 <pidTask+0x94>
	        Error_Handler();
 80056dc:	f002 fd14 	bl	8008108 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_BB_pid) != ENCODER_OK) {
 80056e0:	4866      	ldr	r0, [pc, #408]	@ (800587c <pidTask+0x230>)
 80056e2:	f001 f97f 	bl	80069e4 <encoder_readRPM>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d001      	beq.n	80056f0 <pidTask+0xa4>
	        Error_Handler();
 80056ec:	f002 fd0c 	bl	8008108 <Error_Handler>
	    }


	    switch (rover_mode)
 80056f0:	7cbb      	ldrb	r3, [r7, #18]
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d002      	beq.n	80056fc <pidTask+0xb0>
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	d004      	beq.n	8005704 <pidTask+0xb8>
 80056fa:	e008      	b.n	800570e <pidTask+0xc2>
	    {
	        case SPORT:
	            ramp_step = RAMP_STEP_SPORT;
 80056fc:	4b60      	ldr	r3, [pc, #384]	@ (8005880 <pidTask+0x234>)
 80056fe:	4a61      	ldr	r2, [pc, #388]	@ (8005884 <pidTask+0x238>)
 8005700:	601a      	str	r2, [r3, #0]
	            break;
 8005702:	e008      	b.n	8005716 <pidTask+0xca>

	        case ECO:
	        	ramp_step = RAMP_STEP_ECO;
 8005704:	4b5e      	ldr	r3, [pc, #376]	@ (8005880 <pidTask+0x234>)
 8005706:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 800570a:	601a      	str	r2, [r3, #0]
	            break;
 800570c:	e003      	b.n	8005716 <pidTask+0xca>

	        default:
	            ramp_step = RAMP_STEP_DEFAULT;
 800570e:	4b5c      	ldr	r3, [pc, #368]	@ (8005880 <pidTask+0x234>)
 8005710:	4a5d      	ldr	r2, [pc, #372]	@ (8005888 <pidTask+0x23c>)
 8005712:	601a      	str	r2, [r3, #0]
	            break;
 8005714:	bf00      	nop
	    }


	    if (braking_mode == EMERGENCY &&
 8005716:	7cfb      	ldrb	r3, [r7, #19]
 8005718:	2b02      	cmp	r3, #2
 800571a:	d128      	bne.n	800576e <pidTask+0x122>
 800571c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005720:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005728:	d121      	bne.n	800576e <pidTask+0x122>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 800572a:	edd7 7a07 	vldr	s15, [r7, #28]
 800572e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005736:	d11a      	bne.n	800576e <pidTask+0x122>
 8005738:	edd7 7a06 	vldr	s15, [r7, #24]
 800573c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005744:	d113      	bne.n	800576e <pidTask+0x122>
 8005746:	edd7 7a05 	vldr	s15, [r7, #20]
 800574a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800574e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005752:	d10c      	bne.n	800576e <pidTask+0x122>
	        rif_FA_r = rif_FA;
 8005754:	4a4d      	ldr	r2, [pc, #308]	@ (800588c <pidTask+0x240>)
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	6013      	str	r3, [r2, #0]
	        rif_FB_r = rif_FB;
 800575a:	4a4d      	ldr	r2, [pc, #308]	@ (8005890 <pidTask+0x244>)
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	6013      	str	r3, [r2, #0]
	        rif_BA_r = rif_BA;
 8005760:	4a4c      	ldr	r2, [pc, #304]	@ (8005894 <pidTask+0x248>)
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	6013      	str	r3, [r2, #0]
	        rif_BB_r = rif_BB;
 8005766:	4a4c      	ldr	r2, [pc, #304]	@ (8005898 <pidTask+0x24c>)
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	6013      	str	r3, [r2, #0]
 800576c:	e0e2      	b.n	8005934 <pidTask+0x2e8>
	    }
	    else if (braking_mode == NORMAL &&
 800576e:	7cfb      	ldrb	r3, [r7, #19]
 8005770:	2b01      	cmp	r3, #1
 8005772:	f040 8093 	bne.w	800589c <pidTask+0x250>
 8005776:	edd7 7a08 	vldr	s15, [r7, #32]
 800577a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800577e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005782:	f040 808b 	bne.w	800589c <pidTask+0x250>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 8005786:	edd7 7a07 	vldr	s15, [r7, #28]
 800578a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800578e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005792:	f040 8083 	bne.w	800589c <pidTask+0x250>
 8005796:	edd7 7a06 	vldr	s15, [r7, #24]
 800579a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800579e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057a2:	d17b      	bne.n	800589c <pidTask+0x250>
 80057a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80057a8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80057ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057b0:	d174      	bne.n	800589c <pidTask+0x250>
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step * NORMAL_BRK_COEFF);
 80057b2:	4b36      	ldr	r3, [pc, #216]	@ (800588c <pidTask+0x240>)
 80057b4:	ed93 7a00 	vldr	s14, [r3]
 80057b8:	4b31      	ldr	r3, [pc, #196]	@ (8005880 <pidTask+0x234>)
 80057ba:	edd3 7a00 	vldr	s15, [r3]
 80057be:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80057c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80057c6:	eeb0 1a67 	vmov.f32	s2, s15
 80057ca:	edd7 0a08 	vldr	s1, [r7, #32]
 80057ce:	eeb0 0a47 	vmov.f32	s0, s14
 80057d2:	f004 f805 	bl	80097e0 <ramp>
 80057d6:	eef0 7a40 	vmov.f32	s15, s0
 80057da:	4b2c      	ldr	r3, [pc, #176]	@ (800588c <pidTask+0x240>)
 80057dc:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step * NORMAL_BRK_COEFF);
 80057e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005890 <pidTask+0x244>)
 80057e2:	ed93 7a00 	vldr	s14, [r3]
 80057e6:	4b26      	ldr	r3, [pc, #152]	@ (8005880 <pidTask+0x234>)
 80057e8:	edd3 7a00 	vldr	s15, [r3]
 80057ec:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80057f0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80057f4:	eeb0 1a67 	vmov.f32	s2, s15
 80057f8:	edd7 0a07 	vldr	s1, [r7, #28]
 80057fc:	eeb0 0a47 	vmov.f32	s0, s14
 8005800:	f003 ffee 	bl	80097e0 <ramp>
 8005804:	eef0 7a40 	vmov.f32	s15, s0
 8005808:	4b21      	ldr	r3, [pc, #132]	@ (8005890 <pidTask+0x244>)
 800580a:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step * NORMAL_BRK_COEFF);
 800580e:	4b21      	ldr	r3, [pc, #132]	@ (8005894 <pidTask+0x248>)
 8005810:	ed93 7a00 	vldr	s14, [r3]
 8005814:	4b1a      	ldr	r3, [pc, #104]	@ (8005880 <pidTask+0x234>)
 8005816:	edd3 7a00 	vldr	s15, [r3]
 800581a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800581e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005822:	eeb0 1a67 	vmov.f32	s2, s15
 8005826:	edd7 0a06 	vldr	s1, [r7, #24]
 800582a:	eeb0 0a47 	vmov.f32	s0, s14
 800582e:	f003 ffd7 	bl	80097e0 <ramp>
 8005832:	eef0 7a40 	vmov.f32	s15, s0
 8005836:	4b17      	ldr	r3, [pc, #92]	@ (8005894 <pidTask+0x248>)
 8005838:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step * NORMAL_BRK_COEFF);
 800583c:	4b16      	ldr	r3, [pc, #88]	@ (8005898 <pidTask+0x24c>)
 800583e:	ed93 7a00 	vldr	s14, [r3]
 8005842:	4b0f      	ldr	r3, [pc, #60]	@ (8005880 <pidTask+0x234>)
 8005844:	edd3 7a00 	vldr	s15, [r3]
 8005848:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800584c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005850:	eeb0 1a67 	vmov.f32	s2, s15
 8005854:	edd7 0a05 	vldr	s1, [r7, #20]
 8005858:	eeb0 0a47 	vmov.f32	s0, s14
 800585c:	f003 ffc0 	bl	80097e0 <ramp>
 8005860:	eef0 7a40 	vmov.f32	s15, s0
 8005864:	4b0c      	ldr	r3, [pc, #48]	@ (8005898 <pidTask+0x24c>)
 8005866:	edc3 7a00 	vstr	s15, [r3]
 800586a:	e063      	b.n	8005934 <pidTask+0x2e8>
 800586c:	2000039c 	.word	0x2000039c
 8005870:	200004a8 	.word	0x200004a8
 8005874:	200004c4 	.word	0x200004c4
 8005878:	200004e0 	.word	0x200004e0
 800587c:	200004fc 	.word	0x200004fc
 8005880:	200006a8 	.word	0x200006a8
 8005884:	40a00000 	.word	0x40a00000
 8005888:	40400000 	.word	0x40400000
 800588c:	20001db0 	.word	0x20001db0
 8005890:	20001db4 	.word	0x20001db4
 8005894:	20001db8 	.word	0x20001db8
 8005898:	20001dbc 	.word	0x20001dbc
	    }
	    else {
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step);
 800589c:	4bc0      	ldr	r3, [pc, #768]	@ (8005ba0 <pidTask+0x554>)
 800589e:	edd3 7a00 	vldr	s15, [r3]
 80058a2:	4bc0      	ldr	r3, [pc, #768]	@ (8005ba4 <pidTask+0x558>)
 80058a4:	ed93 7a00 	vldr	s14, [r3]
 80058a8:	eeb0 1a47 	vmov.f32	s2, s14
 80058ac:	edd7 0a08 	vldr	s1, [r7, #32]
 80058b0:	eeb0 0a67 	vmov.f32	s0, s15
 80058b4:	f003 ff94 	bl	80097e0 <ramp>
 80058b8:	eef0 7a40 	vmov.f32	s15, s0
 80058bc:	4bb8      	ldr	r3, [pc, #736]	@ (8005ba0 <pidTask+0x554>)
 80058be:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step);
 80058c2:	4bb9      	ldr	r3, [pc, #740]	@ (8005ba8 <pidTask+0x55c>)
 80058c4:	edd3 7a00 	vldr	s15, [r3]
 80058c8:	4bb6      	ldr	r3, [pc, #728]	@ (8005ba4 <pidTask+0x558>)
 80058ca:	ed93 7a00 	vldr	s14, [r3]
 80058ce:	eeb0 1a47 	vmov.f32	s2, s14
 80058d2:	edd7 0a07 	vldr	s1, [r7, #28]
 80058d6:	eeb0 0a67 	vmov.f32	s0, s15
 80058da:	f003 ff81 	bl	80097e0 <ramp>
 80058de:	eef0 7a40 	vmov.f32	s15, s0
 80058e2:	4bb1      	ldr	r3, [pc, #708]	@ (8005ba8 <pidTask+0x55c>)
 80058e4:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step);
 80058e8:	4bb0      	ldr	r3, [pc, #704]	@ (8005bac <pidTask+0x560>)
 80058ea:	edd3 7a00 	vldr	s15, [r3]
 80058ee:	4bad      	ldr	r3, [pc, #692]	@ (8005ba4 <pidTask+0x558>)
 80058f0:	ed93 7a00 	vldr	s14, [r3]
 80058f4:	eeb0 1a47 	vmov.f32	s2, s14
 80058f8:	edd7 0a06 	vldr	s1, [r7, #24]
 80058fc:	eeb0 0a67 	vmov.f32	s0, s15
 8005900:	f003 ff6e 	bl	80097e0 <ramp>
 8005904:	eef0 7a40 	vmov.f32	s15, s0
 8005908:	4ba8      	ldr	r3, [pc, #672]	@ (8005bac <pidTask+0x560>)
 800590a:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step);
 800590e:	4ba8      	ldr	r3, [pc, #672]	@ (8005bb0 <pidTask+0x564>)
 8005910:	edd3 7a00 	vldr	s15, [r3]
 8005914:	4ba3      	ldr	r3, [pc, #652]	@ (8005ba4 <pidTask+0x558>)
 8005916:	ed93 7a00 	vldr	s14, [r3]
 800591a:	eeb0 1a47 	vmov.f32	s2, s14
 800591e:	edd7 0a05 	vldr	s1, [r7, #20]
 8005922:	eeb0 0a67 	vmov.f32	s0, s15
 8005926:	f003 ff5b 	bl	80097e0 <ramp>
 800592a:	eef0 7a40 	vmov.f32	s15, s0
 800592e:	4ba0      	ldr	r3, [pc, #640]	@ (8005bb0 <pidTask+0x564>)
 8005930:	edc3 7a00 	vstr	s15, [r3]
	    }

	    if (PID_compute(&pid_FA, rif_FA_r, encoder_FA_pid.velocity, &control_FA) != PID_OK) {
 8005934:	4b9a      	ldr	r3, [pc, #616]	@ (8005ba0 <pidTask+0x554>)
 8005936:	edd3 7a00 	vldr	s15, [r3]
 800593a:	4b9e      	ldr	r3, [pc, #632]	@ (8005bb4 <pidTask+0x568>)
 800593c:	ed93 7a06 	vldr	s14, [r3, #24]
 8005940:	499d      	ldr	r1, [pc, #628]	@ (8005bb8 <pidTask+0x56c>)
 8005942:	eef0 0a47 	vmov.f32	s1, s14
 8005946:	eeb0 0a67 	vmov.f32	s0, s15
 800594a:	489c      	ldr	r0, [pc, #624]	@ (8005bbc <pidTask+0x570>)
 800594c:	f002 fd2e 	bl	80083ac <PID_compute>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <pidTask+0x30e>
			Error_Handler();
 8005956:	f002 fbd7 	bl	8008108 <Error_Handler>
		}
		out_FA = abs(round(control_FA * MOTOR_MAX_DUTY / U_MAX));
 800595a:	4b97      	ldr	r3, [pc, #604]	@ (8005bb8 <pidTask+0x56c>)
 800595c:	edd3 7a00 	vldr	s15, [r3]
 8005960:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8005bc0 <pidTask+0x574>
 8005964:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005968:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800596c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005970:	ee16 0a90 	vmov	r0, s13
 8005974:	f7fa fe10 	bl	8000598 <__aeabi_f2d>
 8005978:	4602      	mov	r2, r0
 800597a:	460b      	mov	r3, r1
 800597c:	ec43 2b10 	vmov	d0, r2, r3
 8005980:	f011 fe3a 	bl	80175f8 <round>
 8005984:	ec53 2b10 	vmov	r2, r3, d0
 8005988:	4610      	mov	r0, r2
 800598a:	4619      	mov	r1, r3
 800598c:	f7fb f90c 	bl	8000ba8 <__aeabi_d2iz>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	bfb8      	it	lt
 8005996:	425b      	neglt	r3, r3
 8005998:	b2da      	uxtb	r2, r3
 800599a:	4b8a      	ldr	r3, [pc, #552]	@ (8005bc4 <pidTask+0x578>)
 800599c:	701a      	strb	r2, [r3, #0]

		if (PID_compute(&pid_FB, rif_FB_r, encoder_FB_pid.velocity, &control_FB) != PID_OK) {
 800599e:	4b82      	ldr	r3, [pc, #520]	@ (8005ba8 <pidTask+0x55c>)
 80059a0:	edd3 7a00 	vldr	s15, [r3]
 80059a4:	4b88      	ldr	r3, [pc, #544]	@ (8005bc8 <pidTask+0x57c>)
 80059a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80059aa:	4988      	ldr	r1, [pc, #544]	@ (8005bcc <pidTask+0x580>)
 80059ac:	eef0 0a47 	vmov.f32	s1, s14
 80059b0:	eeb0 0a67 	vmov.f32	s0, s15
 80059b4:	4886      	ldr	r0, [pc, #536]	@ (8005bd0 <pidTask+0x584>)
 80059b6:	f002 fcf9 	bl	80083ac <PID_compute>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d001      	beq.n	80059c4 <pidTask+0x378>
			Error_Handler();
 80059c0:	f002 fba2 	bl	8008108 <Error_Handler>
		}
		out_FB = abs(round(control_FB * MOTOR_MAX_DUTY / U_MAX));
 80059c4:	4b81      	ldr	r3, [pc, #516]	@ (8005bcc <pidTask+0x580>)
 80059c6:	edd3 7a00 	vldr	s15, [r3]
 80059ca:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8005bc0 <pidTask+0x574>
 80059ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059d2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80059d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80059da:	ee16 0a90 	vmov	r0, s13
 80059de:	f7fa fddb 	bl	8000598 <__aeabi_f2d>
 80059e2:	4602      	mov	r2, r0
 80059e4:	460b      	mov	r3, r1
 80059e6:	ec43 2b10 	vmov	d0, r2, r3
 80059ea:	f011 fe05 	bl	80175f8 <round>
 80059ee:	ec53 2b10 	vmov	r2, r3, d0
 80059f2:	4610      	mov	r0, r2
 80059f4:	4619      	mov	r1, r3
 80059f6:	f7fb f8d7 	bl	8000ba8 <__aeabi_d2iz>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	bfb8      	it	lt
 8005a00:	425b      	neglt	r3, r3
 8005a02:	b2da      	uxtb	r2, r3
 8005a04:	4b73      	ldr	r3, [pc, #460]	@ (8005bd4 <pidTask+0x588>)
 8005a06:	701a      	strb	r2, [r3, #0]

		if (PID_compute(&pid_BA, rif_BA_r, encoder_BA_pid.velocity, &control_BA) != PID_OK) {
 8005a08:	4b68      	ldr	r3, [pc, #416]	@ (8005bac <pidTask+0x560>)
 8005a0a:	edd3 7a00 	vldr	s15, [r3]
 8005a0e:	4b72      	ldr	r3, [pc, #456]	@ (8005bd8 <pidTask+0x58c>)
 8005a10:	ed93 7a06 	vldr	s14, [r3, #24]
 8005a14:	4971      	ldr	r1, [pc, #452]	@ (8005bdc <pidTask+0x590>)
 8005a16:	eef0 0a47 	vmov.f32	s1, s14
 8005a1a:	eeb0 0a67 	vmov.f32	s0, s15
 8005a1e:	4870      	ldr	r0, [pc, #448]	@ (8005be0 <pidTask+0x594>)
 8005a20:	f002 fcc4 	bl	80083ac <PID_compute>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <pidTask+0x3e2>
			Error_Handler();
 8005a2a:	f002 fb6d 	bl	8008108 <Error_Handler>
		}
		out_BA = abs(round(control_BA * MOTOR_MAX_DUTY / U_MAX));
 8005a2e:	4b6b      	ldr	r3, [pc, #428]	@ (8005bdc <pidTask+0x590>)
 8005a30:	edd3 7a00 	vldr	s15, [r3]
 8005a34:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8005bc0 <pidTask+0x574>
 8005a38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a3c:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8005a40:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005a44:	ee16 0a90 	vmov	r0, s13
 8005a48:	f7fa fda6 	bl	8000598 <__aeabi_f2d>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	460b      	mov	r3, r1
 8005a50:	ec43 2b10 	vmov	d0, r2, r3
 8005a54:	f011 fdd0 	bl	80175f8 <round>
 8005a58:	ec53 2b10 	vmov	r2, r3, d0
 8005a5c:	4610      	mov	r0, r2
 8005a5e:	4619      	mov	r1, r3
 8005a60:	f7fb f8a2 	bl	8000ba8 <__aeabi_d2iz>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	bfb8      	it	lt
 8005a6a:	425b      	neglt	r3, r3
 8005a6c:	b2da      	uxtb	r2, r3
 8005a6e:	4b5d      	ldr	r3, [pc, #372]	@ (8005be4 <pidTask+0x598>)
 8005a70:	701a      	strb	r2, [r3, #0]

		if (PID_compute(&pid_BB, rif_BB_r, encoder_BB_pid.velocity, &control_BB) != PID_OK) {
 8005a72:	4b4f      	ldr	r3, [pc, #316]	@ (8005bb0 <pidTask+0x564>)
 8005a74:	edd3 7a00 	vldr	s15, [r3]
 8005a78:	4b5b      	ldr	r3, [pc, #364]	@ (8005be8 <pidTask+0x59c>)
 8005a7a:	ed93 7a06 	vldr	s14, [r3, #24]
 8005a7e:	495b      	ldr	r1, [pc, #364]	@ (8005bec <pidTask+0x5a0>)
 8005a80:	eef0 0a47 	vmov.f32	s1, s14
 8005a84:	eeb0 0a67 	vmov.f32	s0, s15
 8005a88:	4859      	ldr	r0, [pc, #356]	@ (8005bf0 <pidTask+0x5a4>)
 8005a8a:	f002 fc8f 	bl	80083ac <PID_compute>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <pidTask+0x44c>
			Error_Handler();
 8005a94:	f002 fb38 	bl	8008108 <Error_Handler>
		}
		out_BB = abs(round(control_BB * MOTOR_MAX_DUTY / U_MAX));
 8005a98:	4b54      	ldr	r3, [pc, #336]	@ (8005bec <pidTask+0x5a0>)
 8005a9a:	edd3 7a00 	vldr	s15, [r3]
 8005a9e:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8005bc0 <pidTask+0x574>
 8005aa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005aa6:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8005aaa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005aae:	ee16 0a90 	vmov	r0, s13
 8005ab2:	f7fa fd71 	bl	8000598 <__aeabi_f2d>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	460b      	mov	r3, r1
 8005aba:	ec43 2b10 	vmov	d0, r2, r3
 8005abe:	f011 fd9b 	bl	80175f8 <round>
 8005ac2:	ec53 2b10 	vmov	r2, r3, d0
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	4619      	mov	r1, r3
 8005aca:	f7fb f86d 	bl	8000ba8 <__aeabi_d2iz>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	bfb8      	it	lt
 8005ad4:	425b      	neglt	r3, r3
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	4b46      	ldr	r3, [pc, #280]	@ (8005bf4 <pidTask+0x5a8>)
 8005ada:	701a      	strb	r2, [r3, #0]
	        Error_Handler();
	    }
	    out_BB = abs(round(control_BB * MOTOR_MAX_DUTY / U_MAX));
	    */

	    if (motor_set(&motor_FA, out_FA, (control_FA > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005adc:	4b39      	ldr	r3, [pc, #228]	@ (8005bc4 <pidTask+0x578>)
 8005ade:	781b      	ldrb	r3, [r3, #0]
 8005ae0:	4a35      	ldr	r2, [pc, #212]	@ (8005bb8 <pidTask+0x56c>)
 8005ae2:	edd2 7a00 	vldr	s15, [r2]
 8005ae6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aee:	dd01      	ble.n	8005af4 <pidTask+0x4a8>
 8005af0:	2201      	movs	r2, #1
 8005af2:	e001      	b.n	8005af8 <pidTask+0x4ac>
 8005af4:	f04f 32ff 	mov.w	r2, #4294967295
 8005af8:	4619      	mov	r1, r3
 8005afa:	483f      	ldr	r0, [pc, #252]	@ (8005bf8 <pidTask+0x5ac>)
 8005afc:	f002 fbf2 	bl	80082e4 <motor_set>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <pidTask+0x4be>
	        Error_Handler();
 8005b06:	f002 faff 	bl	8008108 <Error_Handler>
	    }

	    if (motor_set(&motor_FB, out_FB, (control_FB > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005b0a:	4b32      	ldr	r3, [pc, #200]	@ (8005bd4 <pidTask+0x588>)
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	4a2f      	ldr	r2, [pc, #188]	@ (8005bcc <pidTask+0x580>)
 8005b10:	edd2 7a00 	vldr	s15, [r2]
 8005b14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b1c:	dd01      	ble.n	8005b22 <pidTask+0x4d6>
 8005b1e:	2201      	movs	r2, #1
 8005b20:	e001      	b.n	8005b26 <pidTask+0x4da>
 8005b22:	f04f 32ff 	mov.w	r2, #4294967295
 8005b26:	4619      	mov	r1, r3
 8005b28:	4834      	ldr	r0, [pc, #208]	@ (8005bfc <pidTask+0x5b0>)
 8005b2a:	f002 fbdb 	bl	80082e4 <motor_set>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d001      	beq.n	8005b38 <pidTask+0x4ec>
	        Error_Handler();
 8005b34:	f002 fae8 	bl	8008108 <Error_Handler>
	    }

	    if (motor_set(&motor_BA, out_BA, (control_BA > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005b38:	4b2a      	ldr	r3, [pc, #168]	@ (8005be4 <pidTask+0x598>)
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	4a27      	ldr	r2, [pc, #156]	@ (8005bdc <pidTask+0x590>)
 8005b3e:	edd2 7a00 	vldr	s15, [r2]
 8005b42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b4a:	dd01      	ble.n	8005b50 <pidTask+0x504>
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	e001      	b.n	8005b54 <pidTask+0x508>
 8005b50:	f04f 32ff 	mov.w	r2, #4294967295
 8005b54:	4619      	mov	r1, r3
 8005b56:	482a      	ldr	r0, [pc, #168]	@ (8005c00 <pidTask+0x5b4>)
 8005b58:	f002 fbc4 	bl	80082e4 <motor_set>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <pidTask+0x51a>
	        Error_Handler();
 8005b62:	f002 fad1 	bl	8008108 <Error_Handler>
	    }

	    if (motor_set(&motor_BB, out_BB, (control_BB > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005b66:	4b23      	ldr	r3, [pc, #140]	@ (8005bf4 <pidTask+0x5a8>)
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	4a20      	ldr	r2, [pc, #128]	@ (8005bec <pidTask+0x5a0>)
 8005b6c:	edd2 7a00 	vldr	s15, [r2]
 8005b70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b78:	dd01      	ble.n	8005b7e <pidTask+0x532>
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	e001      	b.n	8005b82 <pidTask+0x536>
 8005b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b82:	4619      	mov	r1, r3
 8005b84:	481f      	ldr	r0, [pc, #124]	@ (8005c04 <pidTask+0x5b8>)
 8005b86:	f002 fbad 	bl	80082e4 <motor_set>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d001      	beq.n	8005b94 <pidTask+0x548>
	        Error_Handler();
 8005b90:	f002 faba 	bl	8008108 <Error_Handler>
	    }


		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_PID);
 8005b94:	2104      	movs	r1, #4
 8005b96:	481c      	ldr	r0, [pc, #112]	@ (8005c08 <pidTask+0x5bc>)
 8005b98:	f000 fe6d 	bl	8006876 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005b9c:	e56c      	b.n	8005678 <pidTask+0x2c>
 8005b9e:	bf00      	nop
 8005ba0:	20001db0 	.word	0x20001db0
 8005ba4:	200006a8 	.word	0x200006a8
 8005ba8:	20001db4 	.word	0x20001db4
 8005bac:	20001db8 	.word	0x20001db8
 8005bb0:	20001dbc 	.word	0x20001dbc
 8005bb4:	200004a8 	.word	0x200004a8
 8005bb8:	200005cc 	.word	0x200005cc
 8005bbc:	200005d4 	.word	0x200005d4
 8005bc0:	42c80000 	.word	0x42c80000
 8005bc4:	200005d3 	.word	0x200005d3
 8005bc8:	200004c4 	.word	0x200004c4
 8005bcc:	200005c8 	.word	0x200005c8
 8005bd0:	200005f4 	.word	0x200005f4
 8005bd4:	200005d2 	.word	0x200005d2
 8005bd8:	200004e0 	.word	0x200004e0
 8005bdc:	200005c4 	.word	0x200005c4
 8005be0:	20000614 	.word	0x20000614
 8005be4:	200005d1 	.word	0x200005d1
 8005be8:	200004fc 	.word	0x200004fc
 8005bec:	200005c0 	.word	0x200005c0
 8005bf0:	20000634 	.word	0x20000634
 8005bf4:	200005d0 	.word	0x200005d0
 8005bf8:	20000580 	.word	0x20000580
 8005bfc:	20000590 	.word	0x20000590
 8005c00:	200005a0 	.word	0x200005a0
 8005c04:	200005b0 	.word	0x200005b0
 8005c08:	20000420 	.word	0x20000420

08005c0c <lightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_lightsTask */
void lightsTask(void *argument)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN lightsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005c14:	f00d fb18 	bl	8013248 <xTaskGetTickCount>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(LIGHTS_PERIOD);
 8005c1c:	2332      	movs	r3, #50	@ 0x32
 8005c1e:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005c20:	f107 0308 	add.w	r3, r7, #8
 8005c24:	68f9      	ldr	r1, [r7, #12]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f00d f972 	bl	8012f10 <vTaskDelayUntil>

		taskENTER_CRITICAL();
 8005c2c:	f00e fcbc 	bl	80145a8 <vPortEnterCritical>

		led_FA = Board1_Y.output.led_A;
 8005c30:	4b17      	ldr	r3, [pc, #92]	@ (8005c90 <lightsTask+0x84>)
 8005c32:	7c5a      	ldrb	r2, [r3, #17]
 8005c34:	4b17      	ldr	r3, [pc, #92]	@ (8005c94 <lightsTask+0x88>)
 8005c36:	701a      	strb	r2, [r3, #0]
		led_FB = Board1_Y.output.led_B;
 8005c38:	4b15      	ldr	r3, [pc, #84]	@ (8005c90 <lightsTask+0x84>)
 8005c3a:	7c9a      	ldrb	r2, [r3, #18]
 8005c3c:	4b16      	ldr	r3, [pc, #88]	@ (8005c98 <lightsTask+0x8c>)
 8005c3e:	701a      	strb	r2, [r3, #0]
		rear_led = Board1_Y.output.rear_led;
 8005c40:	4b13      	ldr	r3, [pc, #76]	@ (8005c90 <lightsTask+0x84>)
 8005c42:	7cda      	ldrb	r2, [r3, #19]
 8005c44:	4b15      	ldr	r3, [pc, #84]	@ (8005c9c <lightsTask+0x90>)
 8005c46:	701a      	strb	r2, [r3, #0]
		rear_sign = Board1_Y.output.rear_sign;
 8005c48:	4b11      	ldr	r3, [pc, #68]	@ (8005c90 <lightsTask+0x84>)
 8005c4a:	7d1a      	ldrb	r2, [r3, #20]
 8005c4c:	4b14      	ldr	r3, [pc, #80]	@ (8005ca0 <lightsTask+0x94>)
 8005c4e:	701a      	strb	r2, [r3, #0]

		taskEXIT_CRITICAL();
 8005c50:	f00e fcdc 	bl	801460c <vPortExitCritical>

		led_step(&ledA, led_FA);
 8005c54:	4b0f      	ldr	r3, [pc, #60]	@ (8005c94 <lightsTask+0x88>)
 8005c56:	781b      	ldrb	r3, [r3, #0]
 8005c58:	4619      	mov	r1, r3
 8005c5a:	4812      	ldr	r0, [pc, #72]	@ (8005ca4 <lightsTask+0x98>)
 8005c5c:	f001 f8ce 	bl	8006dfc <led_step>
		led_step(&ledB, led_FB);
 8005c60:	4b0d      	ldr	r3, [pc, #52]	@ (8005c98 <lightsTask+0x8c>)
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	4619      	mov	r1, r3
 8005c66:	4810      	ldr	r0, [pc, #64]	@ (8005ca8 <lightsTask+0x9c>)
 8005c68:	f001 f8c8 	bl	8006dfc <led_step>
		rear_led_step(rear_led);
 8005c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c9c <lightsTask+0x90>)
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	4618      	mov	r0, r3
 8005c72:	f001 fb19 	bl	80072a8 <rear_led_step>
		rear_sign_step(rear_sign);
 8005c76:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca0 <lightsTask+0x94>)
 8005c78:	781b      	ldrb	r3, [r3, #0]
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f001 fb8c 	bl	8007398 <rear_sign_step>
		led_render();
 8005c80:	f001 ff7e 	bl	8007b80 <led_render>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_LIGHT);
 8005c84:	2108      	movs	r1, #8
 8005c86:	4809      	ldr	r0, [pc, #36]	@ (8005cac <lightsTask+0xa0>)
 8005c88:	f000 fdf5 	bl	8006876 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005c8c:	bf00      	nop
 8005c8e:	e7c7      	b.n	8005c20 <lightsTask+0x14>
 8005c90:	2000039c 	.word	0x2000039c
 8005c94:	200006d4 	.word	0x200006d4
 8005c98:	200006d5 	.word	0x200006d5
 8005c9c:	200006d7 	.word	0x200006d7
 8005ca0:	200006d6 	.word	0x200006d6
 8005ca4:	200006ac 	.word	0x200006ac
 8005ca8:	200006c0 	.word	0x200006c0
 8005cac:	20000420 	.word	0x20000420

08005cb0 <executeSupervision>:
  /* USER CODE END lightsTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void executeSupervision(){
 8005cb0:	b5b0      	push	{r4, r5, r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
	debug_time = HAL_GetTick();
 8005cb4:	f003 fe22 	bl	80098fc <HAL_GetTick>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	4a3b      	ldr	r2, [pc, #236]	@ (8005da8 <executeSupervision+0xf8>)
 8005cbc:	6013      	str	r3, [r2, #0]

	do{
		debug_state = Board1_DW.is_Supervisor;
 8005cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8005dac <executeSupervision+0xfc>)
 8005cc0:	f893 210d 	ldrb.w	r2, [r3, #269]	@ 0x10d
 8005cc4:	4b3a      	ldr	r3, [pc, #232]	@ (8005db0 <executeSupervision+0x100>)
 8005cc6:	701a      	strb	r2, [r3, #0]
		debug_state_degraded = Board1_DW.is_Restablish;
 8005cc8:	4b38      	ldr	r3, [pc, #224]	@ (8005dac <executeSupervision+0xfc>)
 8005cca:	f893 210b 	ldrb.w	r2, [r3, #267]	@ 0x10b
 8005cce:	4b39      	ldr	r3, [pc, #228]	@ (8005db4 <executeSupervision+0x104>)
 8005cd0:	701a      	strb	r2, [r3, #0]
		if(degraded == 0)
 8005cd2:	4b39      	ldr	r3, [pc, #228]	@ (8005db8 <executeSupervision+0x108>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d104      	bne.n	8005ce4 <executeSupervision+0x34>
			state_good = debug_state;
 8005cda:	4b35      	ldr	r3, [pc, #212]	@ (8005db0 <executeSupervision+0x100>)
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	b2da      	uxtb	r2, r3
 8005ce0:	4b36      	ldr	r3, [pc, #216]	@ (8005dbc <executeSupervision+0x10c>)
 8005ce2:	701a      	strb	r2, [r3, #0]
		debug_count_step++;
 8005ce4:	4b36      	ldr	r3, [pc, #216]	@ (8005dc0 <executeSupervision+0x110>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3301      	adds	r3, #1
 8005cea:	4a35      	ldr	r2, [pc, #212]	@ (8005dc0 <executeSupervision+0x110>)
 8005cec:	6013      	str	r3, [r2, #0]
		Board1_step();
 8005cee:	f7fe fecf 	bl	8004a90 <Board1_step>

		if(Board1_DW.is_Board_state != Board1_IN_Normal)
 8005cf2:	4b2e      	ldr	r3, [pc, #184]	@ (8005dac <executeSupervision+0xfc>)
 8005cf4:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8005cf8:	2b02      	cmp	r3, #2
 8005cfa:	d004      	beq.n	8005d06 <executeSupervision+0x56>
				degraded=degraded+1;
 8005cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8005db8 <executeSupervision+0x108>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3301      	adds	r3, #1
 8005d02:	4a2d      	ldr	r2, [pc, #180]	@ (8005db8 <executeSupervision+0x108>)
 8005d04:	6013      	str	r3, [r2, #0]

		if(Board1_DW.is_Board_state == Board1_IN_Single_Board)
 8005d06:	4b29      	ldr	r3, [pc, #164]	@ (8005dac <executeSupervision+0xfc>)
 8005d08:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8005d0c:	2b03      	cmp	r3, #3
 8005d0e:	d10a      	bne.n	8005d26 <executeSupervision+0x76>
				debug_decision = Board1_DW.decision;
 8005d10:	4a2c      	ldr	r2, [pc, #176]	@ (8005dc4 <executeSupervision+0x114>)
 8005d12:	4b26      	ldr	r3, [pc, #152]	@ (8005dac <executeSupervision+0xfc>)
 8005d14:	4615      	mov	r5, r2
 8005d16:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8005d1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d1e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d22:	e885 0003 	stmia.w	r5, {r0, r1}

		if(Board1_DW.is_Board_state == Board1_IN_Normal && Board1_DW.retransmitted)
 8005d26:	4b21      	ldr	r3, [pc, #132]	@ (8005dac <executeSupervision+0xfc>)
 8005d28:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d107      	bne.n	8005d40 <executeSupervision+0x90>
 8005d30:	4b1e      	ldr	r3, [pc, #120]	@ (8005dac <executeSupervision+0xfc>)
 8005d32:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d002      	beq.n	8005d40 <executeSupervision+0x90>
			retransmit_seen_in_cycle = true;
 8005d3a:	4b23      	ldr	r3, [pc, #140]	@ (8005dc8 <executeSupervision+0x118>)
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	701a      	strb	r2, [r3, #0]
	}
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 8005d40:	4b1a      	ldr	r3, [pc, #104]	@ (8005dac <executeSupervision+0xfc>)
 8005d42:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 8005d46:	2b0a      	cmp	r3, #10
 8005d48:	d00e      	beq.n	8005d68 <executeSupervision+0xb8>
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 8005d4a:	4b18      	ldr	r3, [pc, #96]	@ (8005dac <executeSupervision+0xfc>)
 8005d4c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d009      	beq.n	8005d68 <executeSupervision+0xb8>
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 8005d54:	4b15      	ldr	r3, [pc, #84]	@ (8005dac <executeSupervision+0xfc>)
 8005d56:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d004      	beq.n	8005d68 <executeSupervision+0xb8>
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished);
 8005d5e:	4b13      	ldr	r3, [pc, #76]	@ (8005dac <executeSupervision+0xfc>)
 8005d60:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d1aa      	bne.n	8005cbe <executeSupervision+0xe>

	debug_diff = HAL_GetTick() - debug_time;
 8005d68:	f003 fdc8 	bl	80098fc <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8005da8 <executeSupervision+0xf8>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	1ad3      	subs	r3, r2, r3
 8005d74:	4a15      	ldr	r2, [pc, #84]	@ (8005dcc <executeSupervision+0x11c>)
 8005d76:	6013      	str	r3, [r2, #0]

	if (retransmit_seen_in_cycle){
 8005d78:	4b13      	ldr	r3, [pc, #76]	@ (8005dc8 <executeSupervision+0x118>)
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d007      	beq.n	8005d90 <executeSupervision+0xe0>
		count_retransmit++;
 8005d80:	4b13      	ldr	r3, [pc, #76]	@ (8005dd0 <executeSupervision+0x120>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	3301      	adds	r3, #1
 8005d86:	4a12      	ldr	r2, [pc, #72]	@ (8005dd0 <executeSupervision+0x120>)
 8005d88:	6013      	str	r3, [r2, #0]
		retransmit_seen_in_cycle = false;
 8005d8a:	4b0f      	ldr	r3, [pc, #60]	@ (8005dc8 <executeSupervision+0x118>)
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	701a      	strb	r2, [r3, #0]
	}

	debug_output = Board1_Y.output;
 8005d90:	4a10      	ldr	r2, [pc, #64]	@ (8005dd4 <executeSupervision+0x124>)
 8005d92:	4b11      	ldr	r3, [pc, #68]	@ (8005dd8 <executeSupervision+0x128>)
 8005d94:	4614      	mov	r4, r2
 8005d96:	461d      	mov	r5, r3
 8005d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d9c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005da0:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8005da4:	bf00      	nop
 8005da6:	bdb0      	pop	{r4, r5, r7, pc}
 8005da8:	20000678 	.word	0x20000678
 8005dac:	20000244 	.word	0x20000244
 8005db0:	20000671 	.word	0x20000671
 8005db4:	20000670 	.word	0x20000670
 8005db8:	20000680 	.word	0x20000680
 8005dbc:	20000684 	.word	0x20000684
 8005dc0:	2000066c 	.word	0x2000066c
 8005dc4:	20000688 	.word	0x20000688
 8005dc8:	200006a0 	.word	0x200006a0
 8005dcc:	2000067c 	.word	0x2000067c
 8005dd0:	200006a4 	.word	0x200006a4
 8005dd4:	20000654 	.word	0x20000654
 8005dd8:	2000039c 	.word	0x2000039c

08005ddc <deadlineProcedure>:

void deadlineProcedure(){
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005de0:	b672      	cpsid	i
}
 8005de2:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// Ferma tutti i motori
	if (motor_set(&motor_FA, 0, CLOCKWISE) != MOTOR_OK) {
 8005de4:	2201      	movs	r2, #1
 8005de6:	2100      	movs	r1, #0
 8005de8:	4821      	ldr	r0, [pc, #132]	@ (8005e70 <deadlineProcedure+0x94>)
 8005dea:	f002 fa7b 	bl	80082e4 <motor_set>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d001      	beq.n	8005df8 <deadlineProcedure+0x1c>
	    Error_Handler();
 8005df4:	f002 f988 	bl	8008108 <Error_Handler>
	}

	if (motor_set(&motor_FB, 0, CLOCKWISE) != MOTOR_OK) {
 8005df8:	2201      	movs	r2, #1
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	481d      	ldr	r0, [pc, #116]	@ (8005e74 <deadlineProcedure+0x98>)
 8005dfe:	f002 fa71 	bl	80082e4 <motor_set>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d001      	beq.n	8005e0c <deadlineProcedure+0x30>
	    Error_Handler();
 8005e08:	f002 f97e 	bl	8008108 <Error_Handler>
	}

	if (motor_set(&motor_BA, 0, CLOCKWISE) != MOTOR_OK) {
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	2100      	movs	r1, #0
 8005e10:	4819      	ldr	r0, [pc, #100]	@ (8005e78 <deadlineProcedure+0x9c>)
 8005e12:	f002 fa67 	bl	80082e4 <motor_set>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d001      	beq.n	8005e20 <deadlineProcedure+0x44>
	    Error_Handler();
 8005e1c:	f002 f974 	bl	8008108 <Error_Handler>
	}

	if (motor_set(&motor_BB, 0, CLOCKWISE) != MOTOR_OK) {
 8005e20:	2201      	movs	r2, #1
 8005e22:	2100      	movs	r1, #0
 8005e24:	4815      	ldr	r0, [pc, #84]	@ (8005e7c <deadlineProcedure+0xa0>)
 8005e26:	f002 fa5d 	bl	80082e4 <motor_set>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d001      	beq.n	8005e34 <deadlineProcedure+0x58>
	    Error_Handler();
 8005e30:	f002 f96a 	bl	8008108 <Error_Handler>
	}


	// Ferma i PWM
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8005e34:	2100      	movs	r1, #0
 8005e36:	4812      	ldr	r0, [pc, #72]	@ (8005e80 <deadlineProcedure+0xa4>)
 8005e38:	f007 fece 	bl	800dbd8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8005e3c:	2104      	movs	r1, #4
 8005e3e:	4810      	ldr	r0, [pc, #64]	@ (8005e80 <deadlineProcedure+0xa4>)
 8005e40:	f007 feca 	bl	800dbd8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8005e44:	2108      	movs	r1, #8
 8005e46:	480e      	ldr	r0, [pc, #56]	@ (8005e80 <deadlineProcedure+0xa4>)
 8005e48:	f007 fec6 	bl	800dbd8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8005e4c:	210c      	movs	r1, #12
 8005e4e:	480c      	ldr	r0, [pc, #48]	@ (8005e80 <deadlineProcedure+0xa4>)
 8005e50:	f007 fec2 	bl	800dbd8 <HAL_TIM_PWM_Stop>

	// Ferma gli encoder
	HAL_TIM_Base_Stop(&htim20);
 8005e54:	480b      	ldr	r0, [pc, #44]	@ (8005e84 <deadlineProcedure+0xa8>)
 8005e56:	f007 fc87 	bl	800d768 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim8);
 8005e5a:	480b      	ldr	r0, [pc, #44]	@ (8005e88 <deadlineProcedure+0xac>)
 8005e5c:	f007 fc84 	bl	800d768 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim5);
 8005e60:	480a      	ldr	r0, [pc, #40]	@ (8005e8c <deadlineProcedure+0xb0>)
 8005e62:	f007 fc81 	bl	800d768 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim1);
 8005e66:	480a      	ldr	r0, [pc, #40]	@ (8005e90 <deadlineProcedure+0xb4>)
 8005e68:	f007 fc7e 	bl	800d768 <HAL_TIM_Base_Stop>


	while(1) {
 8005e6c:	bf00      	nop
 8005e6e:	e7fd      	b.n	8005e6c <deadlineProcedure+0x90>
 8005e70:	20000580 	.word	0x20000580
 8005e74:	20000590 	.word	0x20000590
 8005e78:	200005a0 	.word	0x200005a0
 8005e7c:	200005b0 	.word	0x200005b0
 8005e80:	20001fe4 	.word	0x20001fe4
 8005e84:	20002160 	.word	0x20002160
 8005e88:	200020c8 	.word	0x200020c8
 8005e8c:	2000207c 	.word	0x2000207c
 8005e90:	20001f4c 	.word	0x20001f4c

08005e94 <HAL_GPIO_EXTI_Callback>:
	    // Blocco del sistema in condizioni di sicurezza
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == SESSION_Pin)
 8005e9e:	88fb      	ldrh	r3, [r7, #6]
 8005ea0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ea4:	d10a      	bne.n	8005ebc <HAL_GPIO_EXTI_Callback+0x28>
	{
		debug_rts++;
 8005ea6:	4b07      	ldr	r3, [pc, #28]	@ (8005ec4 <HAL_GPIO_EXTI_Callback+0x30>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	3301      	adds	r3, #1
 8005eac:	4a05      	ldr	r2, [pc, #20]	@ (8005ec4 <HAL_GPIO_EXTI_Callback+0x30>)
 8005eae:	6013      	str	r3, [r2, #0]
		osEventFlagsSet(SessionEventHandle, EVT_SESSION);
 8005eb0:	4b05      	ldr	r3, [pc, #20]	@ (8005ec8 <HAL_GPIO_EXTI_Callback+0x34>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2101      	movs	r1, #1
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f00b fdec 	bl	8011a94 <osEventFlagsSet>
	}
}
 8005ebc:	bf00      	nop
 8005ebe:	3708      	adds	r7, #8
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	20000674 	.word	0x20000674
 8005ec8:	20001d8c 	.word	0x20001d8c

08005ecc <batt_cfg_channel_>:
#include "batt.h"

/* ================== STATIC SUPPORT FUNCTIONS ================== */

static Batt_Status_t batt_cfg_channel_(batt_t *b)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
    if (b == NULL || b->hadc == NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d003      	beq.n	8005ee2 <batt_cfg_channel_+0x16>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d102      	bne.n	8005ee8 <batt_cfg_channel_+0x1c>
        return BATT_ERR;
 8005ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee6:	e00e      	b.n	8005f06 <batt_cfg_channel_+0x3a>

    return (HAL_ADC_ConfigChannel(b->hadc, &b->channel_cfg) == HAL_OK) ? BATT_OK : BATT_ERR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	3304      	adds	r3, #4
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	4610      	mov	r0, r2
 8005ef4:	f004 fb70 	bl	800a5d8 <HAL_ADC_ConfigChannel>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d101      	bne.n	8005f02 <batt_cfg_channel_+0x36>
 8005efe:	2300      	movs	r3, #0
 8005f00:	e001      	b.n	8005f06 <batt_cfg_channel_+0x3a>
 8005f02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3708      	adds	r7, #8
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <batt_read_once_>:

static Batt_Status_t batt_read_once_(batt_t *b, uint32_t *raw)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b082      	sub	sp, #8
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
 8005f16:	6039      	str	r1, [r7, #0]
    if (b == NULL || raw == NULL)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d002      	beq.n	8005f24 <batt_read_once_+0x16>
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d102      	bne.n	8005f2a <batt_read_once_+0x1c>
        return BATT_ERR;
 8005f24:	f04f 33ff 	mov.w	r3, #4294967295
 8005f28:	e02b      	b.n	8005f82 <batt_read_once_+0x74>

    if (HAL_ADC_Start(b->hadc) != HAL_OK)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f004 f926 	bl	800a180 <HAL_ADC_Start>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d002      	beq.n	8005f40 <batt_read_once_+0x32>
        return BATT_ERR;
 8005f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f3e:	e020      	b.n	8005f82 <batt_read_once_+0x74>

    if (HAL_ADC_PollForConversion(b->hadc, b->timeout_ms) != HAL_OK) {
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f48:	4619      	mov	r1, r3
 8005f4a:	4610      	mov	r0, r2
 8005f4c:	f004 fa30 	bl	800a3b0 <HAL_ADC_PollForConversion>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d007      	beq.n	8005f66 <batt_read_once_+0x58>
        HAL_ADC_Stop(b->hadc);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f004 f9f4 	bl	800a348 <HAL_ADC_Stop>
        return BATT_ERR;
 8005f60:	f04f 33ff 	mov.w	r3, #4294967295
 8005f64:	e00d      	b.n	8005f82 <batt_read_once_+0x74>
    }

    *raw = HAL_ADC_GetValue(b->hadc);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f004 fb26 	bl	800a5bc <HAL_ADC_GetValue>
 8005f70:	4602      	mov	r2, r0
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(b->hadc);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f004 f9e4 	bl	800a348 <HAL_ADC_Stop>

    return BATT_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
	...

08005f8c <batt_raw_to_voltage_>:

static float batt_raw_to_voltage_(uint32_t raw)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
    float v_adc;
    float ratio;

    /* ADC -> volts */
    v_adc = ((float)raw * BATT_ADC_VREF_MV) / (BATT_ADC_MAX_CNT * 1000.0f);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	ee07 3a90 	vmov	s15, r3
 8005f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f9e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8005fd0 <batt_raw_to_voltage_+0x44>
 8005fa2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005fa6:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005fd4 <batt_raw_to_voltage_+0x48>
 8005faa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fae:	edc7 7a03 	vstr	s15, [r7, #12]

    /* divider ratio */
    ratio = (BATT_R1_OHM + BATT_R2_OHM) / BATT_R2_OHM;
 8005fb2:	4b09      	ldr	r3, [pc, #36]	@ (8005fd8 <batt_raw_to_voltage_+0x4c>)
 8005fb4:	60bb      	str	r3, [r7, #8]

    return v_adc * ratio;
 8005fb6:	ed97 7a03 	vldr	s14, [r7, #12]
 8005fba:	edd7 7a02 	vldr	s15, [r7, #8]
 8005fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8005fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8005fc6:	3714      	adds	r7, #20
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr
 8005fd0:	454e4000 	.word	0x454e4000
 8005fd4:	4a79f060 	.word	0x4a79f060
 8005fd8:	409684be 	.word	0x409684be

08005fdc <batt_read_raw_internal_>:

static Batt_Status_t batt_read_raw_internal_(batt_t *b,uint8_t samples, uint32_t *raw)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	607a      	str	r2, [r7, #4]
 8005fe8:	72fb      	strb	r3, [r7, #11]
    if (b == NULL || raw == NULL || samples == 0)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d005      	beq.n	8005ffc <batt_read_raw_internal_+0x20>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d002      	beq.n	8005ffc <batt_read_raw_internal_+0x20>
 8005ff6:	7afb      	ldrb	r3, [r7, #11]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d102      	bne.n	8006002 <batt_read_raw_internal_+0x26>
        return BATT_ERR;
 8005ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8006000:	e02f      	b.n	8006062 <batt_read_raw_internal_+0x86>

    if (batt_cfg_channel_(b) != BATT_OK)
 8006002:	68f8      	ldr	r0, [r7, #12]
 8006004:	f7ff ff62 	bl	8005ecc <batt_cfg_channel_>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d002      	beq.n	8006014 <batt_read_raw_internal_+0x38>
        return BATT_ERR;
 800600e:	f04f 33ff 	mov.w	r3, #4294967295
 8006012:	e026      	b.n	8006062 <batt_read_raw_internal_+0x86>

    uint32_t acc = 0;
 8006014:	2300      	movs	r3, #0
 8006016:	61fb      	str	r3, [r7, #28]
    uint32_t sample;

    for (uint8_t i = 0; i < samples; i++) {
 8006018:	2300      	movs	r3, #0
 800601a:	76fb      	strb	r3, [r7, #27]
 800601c:	e012      	b.n	8006044 <batt_read_raw_internal_+0x68>
        if (batt_read_once_(b, &sample) != BATT_OK)
 800601e:	f107 0314 	add.w	r3, r7, #20
 8006022:	4619      	mov	r1, r3
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f7ff ff72 	bl	8005f0e <batt_read_once_>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <batt_read_raw_internal_+0x5a>
            return BATT_ERR;
 8006030:	f04f 33ff 	mov.w	r3, #4294967295
 8006034:	e015      	b.n	8006062 <batt_read_raw_internal_+0x86>
        acc += sample;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	69fa      	ldr	r2, [r7, #28]
 800603a:	4413      	add	r3, r2
 800603c:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 800603e:	7efb      	ldrb	r3, [r7, #27]
 8006040:	3301      	adds	r3, #1
 8006042:	76fb      	strb	r3, [r7, #27]
 8006044:	7efa      	ldrb	r2, [r7, #27]
 8006046:	7afb      	ldrb	r3, [r7, #11]
 8006048:	429a      	cmp	r2, r3
 800604a:	d3e8      	bcc.n	800601e <batt_read_raw_internal_+0x42>
    }

    *raw = acc / samples;
 800604c:	7afb      	ldrb	r3, [r7, #11]
 800604e:	69fa      	ldr	r2, [r7, #28]
 8006050:	fbb2 f2f3 	udiv	r2, r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	601a      	str	r2, [r3, #0]
    b->raw_last = *raw;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	629a      	str	r2, [r3, #40]	@ 0x28

    return BATT_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3720      	adds	r7, #32
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}

0800606a <batt_init>:

/* ================== PUBLIC API ================== */

Batt_Status_t batt_init(batt_t *b, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *channel_cfg, uint32_t timeout_ms)
{
 800606a:	b5b0      	push	{r4, r5, r7, lr}
 800606c:	b084      	sub	sp, #16
 800606e:	af00      	add	r7, sp, #0
 8006070:	60f8      	str	r0, [r7, #12]
 8006072:	60b9      	str	r1, [r7, #8]
 8006074:	607a      	str	r2, [r7, #4]
 8006076:	603b      	str	r3, [r7, #0]
    if (b == NULL || hadc == NULL || channel_cfg == NULL)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d005      	beq.n	800608a <batt_init+0x20>
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d002      	beq.n	800608a <batt_init+0x20>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d102      	bne.n	8006090 <batt_init+0x26>
        return BATT_ERR;
 800608a:	f04f 33ff 	mov.w	r3, #4294967295
 800608e:	e025      	b.n	80060dc <batt_init+0x72>

    b->hadc        = hadc;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	601a      	str	r2, [r3, #0]
    b->channel_cfg = *channel_cfg;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	1d1c      	adds	r4, r3, #4
 800609c:	4615      	mov	r5, r2
 800609e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80060a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80060a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80060a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    b->timeout_ms  = timeout_ms;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	683a      	ldr	r2, [r7, #0]
 80060ae:	625a      	str	r2, [r3, #36]	@ 0x24

    b->raw_last  = 0U;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	629a      	str	r2, [r3, #40]	@ 0x28
    b->volt_last = 0.0f;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f04f 0200 	mov.w	r2, #0
 80060bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* calibrazione ADC (una tantum) */
    if (HAL_ADCEx_Calibration_Start(b->hadc, b->channel_cfg.SingleDiff) != HAL_OK)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	4619      	mov	r1, r3
 80060c8:	4610      	mov	r0, r2
 80060ca:	f005 f8c9 	bl	800b260 <HAL_ADCEx_Calibration_Start>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <batt_init+0x70>
        return BATT_ERR;
 80060d4:	f04f 33ff 	mov.w	r3, #4294967295
 80060d8:	e000      	b.n	80060dc <batt_init+0x72>

    return BATT_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bdb0      	pop	{r4, r5, r7, pc}

080060e4 <batt_read_raw_once>:

Batt_Status_t batt_read_raw_once(batt_t *b, uint32_t *raw)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
    return batt_read_raw_internal_(b, 1, raw);
 80060ee:	683a      	ldr	r2, [r7, #0]
 80060f0:	2101      	movs	r1, #1
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7ff ff72 	bl	8005fdc <batt_read_raw_internal_>
 80060f8:	4603      	mov	r3, r0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3708      	adds	r7, #8
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}

08006102 <batt_get_voltage_once>:
{
    return batt_read_raw_internal_(b, samples, raw);
}

Batt_Status_t batt_get_voltage_once(batt_t *b, float *volt)
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b084      	sub	sp, #16
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
 800610a:	6039      	str	r1, [r7, #0]
    if (b == NULL || volt == NULL)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <batt_get_voltage_once+0x16>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d102      	bne.n	800611e <batt_get_voltage_once+0x1c>
        return BATT_ERR;
 8006118:	f04f 33ff 	mov.w	r3, #4294967295
 800611c:	e019      	b.n	8006152 <batt_get_voltage_once+0x50>

    uint32_t raw;

    if (batt_read_raw_once(b, &raw) != BATT_OK)
 800611e:	f107 030c 	add.w	r3, r7, #12
 8006122:	4619      	mov	r1, r3
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff ffdd 	bl	80060e4 <batt_read_raw_once>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d002      	beq.n	8006136 <batt_get_voltage_once+0x34>
        return BATT_ERR;
 8006130:	f04f 33ff 	mov.w	r3, #4294967295
 8006134:	e00d      	b.n	8006152 <batt_get_voltage_once+0x50>

    b->volt_last = batt_raw_to_voltage_(raw);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	4618      	mov	r0, r3
 800613a:	f7ff ff27 	bl	8005f8c <batt_raw_to_voltage_>
 800613e:	eef0 7a40 	vmov.f32	s15, s0
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    *volt = b->volt_last;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	601a      	str	r2, [r3, #0]
    return BATT_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}

0800615a <Copy_StateBusB1>:
/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Necessaria per evitare problemi di allineamento/padding durante
 * la serializzazione e garantire che il CRC sia calcolato solo sui dati utili.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 800615a:	b480      	push	{r7}
 800615c:	b083      	sub	sp, #12
 800615e:	af00      	add	r7, sp, #0
 8006160:	6078      	str	r0, [r7, #4]
 8006162:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685a      	ldr	r2, [r3, #4]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	81da      	strh	r2, [r3, #14]
}
 800619c:	bf00      	nop
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
    dest->acceleration_y = src->acceleration_y;
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	601a      	str	r2, [r3, #0]
    dest->acceleration_x = src->acceleration_x;
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	605a      	str	r2, [r3, #4]
    dest->gyroYaw = src->gyroYaw;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	689a      	ldr	r2, [r3, #8]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	609a      	str	r2, [r3, #8]
    dest->sonar1 = src->sonar1;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	899a      	ldrh	r2, [r3, #12]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	819a      	strh	r2, [r3, #12]
    dest->sonar2 = src->sonar2;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	89da      	ldrh	r2, [r3, #14]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	81da      	strh	r2, [r3, #14]
    dest->sonar3 = src->sonar3;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	8a1a      	ldrh	r2, [r3, #16]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	821a      	strh	r2, [r3, #16]
    dest->controller_y = src->controller_y;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	8a5a      	ldrh	r2, [r3, #18]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	825a      	strh	r2, [r3, #18]
    dest->controller_x = src->controller_x;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	8a9a      	ldrh	r2, [r3, #20]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	829a      	strh	r2, [r3, #20]
    dest->button1 = src->button1;
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	7d9a      	ldrb	r2, [r3, #22]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	759a      	strb	r2, [r3, #22]
    dest->button2 = src->button2;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	7dda      	ldrb	r2, [r3, #23]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	75da      	strb	r2, [r3, #23]
    dest->button3 = src->button3;
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	7e1a      	ldrb	r2, [r3, #24]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	761a      	strb	r2, [r3, #24]
    dest->button4 = src->button4;
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	7e5a      	ldrb	r2, [r3, #25]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	765a      	strb	r2, [r3, #25]
    dest->r_stick_button = src->r_stick_button;
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	7e9a      	ldrb	r2, [r3, #26]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	769a      	strb	r2, [r3, #26]
    dest->l_stick_button = src->l_stick_button;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	7eda      	ldrb	r2, [r3, #27]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	76da      	strb	r2, [r3, #27]
    dest->controller_battery = src->controller_battery;
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	7f1a      	ldrb	r2, [r3, #28]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	771a      	strb	r2, [r3, #28]
}
 800622a:	bf00      	nop
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr

08006236 <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 8006236:	b580      	push	{r7, lr}
 8006238:	b082      	sub	sp, #8
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
 800623e:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	683a      	ldr	r2, [r7, #0]
 8006244:	4611      	mov	r1, r2
 8006246:	4618      	mov	r0, r3
 8006248:	f7ff ff87 	bl	800615a <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f103 0210 	add.w	r2, r3, #16
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	3310      	adds	r3, #16
 8006256:	4619      	mov	r1, r3
 8006258:	4610      	mov	r0, r2
 800625a:	f7ff ffa5 	bl	80061a8 <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dest->spc_retro = src->spc_retro;
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    dest->max_vel = src->max_vel;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    dest->obs_detection = src->obs_detection;
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 800628e:	bf00      	nop
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8006296:	b480      	push	{r7}
 8006298:	b083      	sub	sp, #12
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
 800629e:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685a      	ldr	r2, [r3, #4]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	689a      	ldr	r2, [r3, #8]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	68da      	ldr	r2, [r3, #12]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	7c1a      	ldrb	r2, [r3, #16]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	7c5a      	ldrb	r2, [r3, #17]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	7c9a      	ldrb	r2, [r3, #18]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	7cda      	ldrb	r2, [r3, #19]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	7d1a      	ldrb	r2, [r3, #20]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	7d5a      	ldrb	r2, [r3, #21]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	7d9a      	ldrb	r2, [r3, #22]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	759a      	strb	r2, [r3, #22]
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 8006304:	b480      	push	{r7}
 8006306:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8006308:	4b07      	ldr	r3, [pc, #28]	@ (8006328 <UART_Is_Tx_Complete+0x24>)
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d004      	beq.n	800631a <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 8006310:	4b05      	ldr	r3, [pc, #20]	@ (8006328 <UART_Is_Tx_Complete+0x24>)
 8006312:	2200      	movs	r2, #0
 8006314:	701a      	strb	r2, [r3, #0]
        return 1;
 8006316:	2301      	movs	r3, #1
 8006318:	e000      	b.n	800631c <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	20001dc0 	.word	0x20001dc0

0800632c <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 800632c:	b480      	push	{r7}
 800632e:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8006330:	4b07      	ldr	r3, [pc, #28]	@ (8006350 <UART_Is_Rx_Complete+0x24>)
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d004      	beq.n	8006342 <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 8006338:	4b05      	ldr	r3, [pc, #20]	@ (8006350 <UART_Is_Rx_Complete+0x24>)
 800633a:	2200      	movs	r2, #0
 800633c:	701a      	strb	r2, [r3, #0]
        return 1;
 800633e:	2301      	movs	r3, #1
 8006340:	e000      	b.n	8006344 <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	20001dc1 	.word	0x20001dc1

08006354 <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8006358:	4802      	ldr	r0, [pc, #8]	@ (8006364 <UART_Stop_DMA+0x10>)
 800635a:	f009 fcdf 	bl	800fd1c <HAL_UART_DMAStop>
}
 800635e:	bf00      	nop
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	2000220c 	.word	0x2000220c

08006368 <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
     * prima che il DMA finisca di leggere i dati, causando corruzione.
     */
    static PacketStateB1 packet;

    /* 1. Pulizia memoria (Padding bytes a 0) */
    memset(&packet, 0, sizeof(packet));
 8006370:	2214      	movs	r2, #20
 8006372:	2100      	movs	r1, #0
 8006374:	4811      	ldr	r0, [pc, #68]	@ (80063bc <UART_Send_Local_State+0x54>)
 8006376:	f00f f982 	bl	801567e <memset>

    /* 2. Copia dati sicura */
    Copy_StateBusB1(&packet.state, (const StateBusB1*)s);
 800637a:	6879      	ldr	r1, [r7, #4]
 800637c:	480f      	ldr	r0, [pc, #60]	@ (80063bc <UART_Send_Local_State+0x54>)
 800637e:	f7ff feec 	bl	800615a <Copy_StateBusB1>

    /* 3. Calcolo CRC Hardware */
    __HAL_CRC_DR_RESET(&hcrc);
 8006382:	4b0f      	ldr	r3, [pc, #60]	@ (80063c0 <UART_Send_Local_State+0x58>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	689a      	ldr	r2, [r3, #8]
 8006388:	4b0d      	ldr	r3, [pc, #52]	@ (80063c0 <UART_Send_Local_State+0x58>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f042 0201 	orr.w	r2, r2, #1
 8006390:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006392:	2210      	movs	r2, #16
 8006394:	4909      	ldr	r1, [pc, #36]	@ (80063bc <UART_Send_Local_State+0x54>)
 8006396:	480a      	ldr	r0, [pc, #40]	@ (80063c0 <UART_Send_Local_State+0x58>)
 8006398:	f005 fa10 	bl	800b7bc <HAL_CRC_Calculate>
 800639c:	4603      	mov	r3, r0
 800639e:	4a07      	ldr	r2, [pc, #28]	@ (80063bc <UART_Send_Local_State+0x54>)
 80063a0:	6113      	str	r3, [r2, #16]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Avvio trasmissione DMA in Half-Duplex */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 80063a2:	4808      	ldr	r0, [pc, #32]	@ (80063c4 <UART_Send_Local_State+0x5c>)
 80063a4:	f00a f8bc 	bl	8010520 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 80063a8:	2214      	movs	r2, #20
 80063aa:	4904      	ldr	r1, [pc, #16]	@ (80063bc <UART_Send_Local_State+0x54>)
 80063ac:	4805      	ldr	r0, [pc, #20]	@ (80063c4 <UART_Send_Local_State+0x5c>)
 80063ae:	f009 fbe9 	bl	800fb84 <HAL_UART_Transmit_DMA>
}
 80063b2:	bf00      	nop
 80063b4:	3708      	adds	r7, #8
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	20001dc4 	.word	0x20001dc4
 80063c0:	20001e2c 	.word	0x20001e2c
 80063c4:	2000220c 	.word	0x2000220c

080063c8 <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 80063d0:	2238      	movs	r2, #56	@ 0x38
 80063d2:	2100      	movs	r1, #0
 80063d4:	4811      	ldr	r0, [pc, #68]	@ (800641c <UART_Send_GlobalState+0x54>)
 80063d6:	f00f f952 	bl	801567e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 80063da:	6879      	ldr	r1, [r7, #4]
 80063dc:	480f      	ldr	r0, [pc, #60]	@ (800641c <UART_Send_GlobalState+0x54>)
 80063de:	f7ff ff2a 	bl	8006236 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 80063e2:	4b0f      	ldr	r3, [pc, #60]	@ (8006420 <UART_Send_GlobalState+0x58>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689a      	ldr	r2, [r3, #8]
 80063e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006420 <UART_Send_GlobalState+0x58>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f042 0201 	orr.w	r2, r2, #1
 80063f0:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 80063f2:	2234      	movs	r2, #52	@ 0x34
 80063f4:	4909      	ldr	r1, [pc, #36]	@ (800641c <UART_Send_GlobalState+0x54>)
 80063f6:	480a      	ldr	r0, [pc, #40]	@ (8006420 <UART_Send_GlobalState+0x58>)
 80063f8:	f005 f9e0 	bl	800b7bc <HAL_CRC_Calculate>
 80063fc:	4603      	mov	r3, r0
 80063fe:	4a07      	ldr	r2, [pc, #28]	@ (800641c <UART_Send_GlobalState+0x54>)
 8006400:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006402:	4808      	ldr	r0, [pc, #32]	@ (8006424 <UART_Send_GlobalState+0x5c>)
 8006404:	f00a f88c 	bl	8010520 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006408:	2238      	movs	r2, #56	@ 0x38
 800640a:	4904      	ldr	r1, [pc, #16]	@ (800641c <UART_Send_GlobalState+0x54>)
 800640c:	4805      	ldr	r0, [pc, #20]	@ (8006424 <UART_Send_GlobalState+0x5c>)
 800640e:	f009 fbb9 	bl	800fb84 <HAL_UART_Transmit_DMA>
}
 8006412:	bf00      	nop
 8006414:	3708      	adds	r7, #8
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
 800641a:	bf00      	nop
 800641c:	20001dd8 	.word	0x20001dd8
 8006420:	20001e2c 	.word	0x20001e2c
 8006424:	2000220c 	.word	0x2000220c

08006428 <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8006430:	221c      	movs	r2, #28
 8006432:	2100      	movs	r1, #0
 8006434:	4811      	ldr	r0, [pc, #68]	@ (800647c <UART_Send_Decision+0x54>)
 8006436:	f00f f922 	bl	801567e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 800643a:	6879      	ldr	r1, [r7, #4]
 800643c:	480f      	ldr	r0, [pc, #60]	@ (800647c <UART_Send_Decision+0x54>)
 800643e:	f7ff ff2a 	bl	8006296 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006442:	4b0f      	ldr	r3, [pc, #60]	@ (8006480 <UART_Send_Decision+0x58>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689a      	ldr	r2, [r3, #8]
 8006448:	4b0d      	ldr	r3, [pc, #52]	@ (8006480 <UART_Send_Decision+0x58>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f042 0201 	orr.w	r2, r2, #1
 8006450:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006452:	2218      	movs	r2, #24
 8006454:	4909      	ldr	r1, [pc, #36]	@ (800647c <UART_Send_Decision+0x54>)
 8006456:	480a      	ldr	r0, [pc, #40]	@ (8006480 <UART_Send_Decision+0x58>)
 8006458:	f005 f9b0 	bl	800b7bc <HAL_CRC_Calculate>
 800645c:	4603      	mov	r3, r0
 800645e:	4a07      	ldr	r2, [pc, #28]	@ (800647c <UART_Send_Decision+0x54>)
 8006460:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006462:	4808      	ldr	r0, [pc, #32]	@ (8006484 <UART_Send_Decision+0x5c>)
 8006464:	f00a f85c 	bl	8010520 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006468:	221c      	movs	r2, #28
 800646a:	4904      	ldr	r1, [pc, #16]	@ (800647c <UART_Send_Decision+0x54>)
 800646c:	4805      	ldr	r0, [pc, #20]	@ (8006484 <UART_Send_Decision+0x5c>)
 800646e:	f009 fb89 	bl	800fb84 <HAL_UART_Transmit_DMA>
}
 8006472:	bf00      	nop
 8006474:	3708      	adds	r7, #8
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	20001e10 	.word	0x20001e10
 8006480:	20001e2c 	.word	0x20001e2c
 8006484:	2000220c 	.word	0x2000220c

08006488 <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 800648c:	4804      	ldr	r0, [pc, #16]	@ (80064a0 <UART_Send_Ping+0x18>)
 800648e:	f00a f847 	bl	8010520 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8006492:	2201      	movs	r2, #1
 8006494:	4903      	ldr	r1, [pc, #12]	@ (80064a4 <UART_Send_Ping+0x1c>)
 8006496:	4802      	ldr	r0, [pc, #8]	@ (80064a0 <UART_Send_Ping+0x18>)
 8006498:	f009 fb74 	bl	800fb84 <HAL_UART_Transmit_DMA>
}
 800649c:	bf00      	nop
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	2000220c 	.word	0x2000220c
 80064a4:	2000004c 	.word	0x2000004c

080064a8 <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
    /* Configura la UART in ricezione e avvia il DMA circolare/normale */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 80064b0:	4805      	ldr	r0, [pc, #20]	@ (80064c8 <UART_Wait_State+0x20>)
 80064b2:	f00a f889 	bl	80105c8 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 80064b6:	2224      	movs	r2, #36	@ 0x24
 80064b8:	6879      	ldr	r1, [r7, #4]
 80064ba:	4803      	ldr	r0, [pc, #12]	@ (80064c8 <UART_Wait_State+0x20>)
 80064bc:	f009 fbe2 	bl	800fc84 <HAL_UART_Receive_DMA>
                         (uint8_t*)s,
                         sizeof(PacketStateB2));
}
 80064c0:	bf00      	nop
 80064c2:	3708      	adds	r7, #8
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	2000220c 	.word	0x2000220c

080064cc <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 80064d4:	4805      	ldr	r0, [pc, #20]	@ (80064ec <UART_Wait_GlobalState+0x20>)
 80064d6:	f00a f877 	bl	80105c8 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 80064da:	2238      	movs	r2, #56	@ 0x38
 80064dc:	6879      	ldr	r1, [r7, #4]
 80064de:	4803      	ldr	r0, [pc, #12]	@ (80064ec <UART_Wait_GlobalState+0x20>)
 80064e0:	f009 fbd0 	bl	800fc84 <HAL_UART_Receive_DMA>
                         (uint8_t*)gs,
                         sizeof(PacketGstate));
}
 80064e4:	bf00      	nop
 80064e6:	3708      	adds	r7, #8
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	2000220c 	.word	0x2000220c

080064f0 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 80064f8:	4805      	ldr	r0, [pc, #20]	@ (8006510 <UART_Wait_Decision+0x20>)
 80064fa:	f00a f865 	bl	80105c8 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 80064fe:	221c      	movs	r2, #28
 8006500:	6879      	ldr	r1, [r7, #4]
 8006502:	4803      	ldr	r0, [pc, #12]	@ (8006510 <UART_Wait_Decision+0x20>)
 8006504:	f009 fbbe 	bl	800fc84 <HAL_UART_Receive_DMA>
                         (uint8_t*)dec,
                         sizeof(PacketDecision));
}
 8006508:	bf00      	nop
 800650a:	3708      	adds	r7, #8
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	2000220c 	.word	0x2000220c

08006514 <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b082      	sub	sp, #8
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 800651c:	4805      	ldr	r0, [pc, #20]	@ (8006534 <UART_Wait_Ping+0x20>)
 800651e:	f00a f853 	bl	80105c8 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006522:	2201      	movs	r2, #1
 8006524:	6879      	ldr	r1, [r7, #4]
 8006526:	4803      	ldr	r0, [pc, #12]	@ (8006534 <UART_Wait_Ping+0x20>)
 8006528:	f009 fbac 	bl	800fc84 <HAL_UART_Receive_DMA>
                         (uint8_t*)ping,
                         sizeof(uint8_t));
}
 800652c:	bf00      	nop
 800652e:	3708      	adds	r7, #8
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	2000220c 	.word	0x2000220c

08006538 <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8006542:	79fb      	ldrb	r3, [r7, #7]
 8006544:	2baa      	cmp	r3, #170	@ 0xaa
 8006546:	bf0c      	ite	eq
 8006548:	2301      	moveq	r3, #1
 800654a:	2300      	movne	r3, #0
 800654c:	b2db      	uxtb	r3, r3
}
 800654e:	4618      	mov	r0, r3
 8006550:	370c      	adds	r7, #12
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
	...

0800655c <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC FUNCTIONS                                  */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b08c      	sub	sp, #48	@ 0x30
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
    const PacketStateB2* packet = (const PacketStateB2*)s_packet;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Crea una copia locale pulita per ricalcolare il CRC */
    StateBusB2 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8006568:	f107 0308 	add.w	r3, r7, #8
 800656c:	2220      	movs	r2, #32
 800656e:	2100      	movs	r1, #0
 8006570:	4618      	mov	r0, r3
 8006572:	f00f f884 	bl	801567e <memset>
    Copy_StateBusB2(&clean_state, &packet->state);
 8006576:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006578:	f107 0308 	add.w	r3, r7, #8
 800657c:	4611      	mov	r1, r2
 800657e:	4618      	mov	r0, r3
 8006580:	f7ff fe12 	bl	80061a8 <Copy_StateBusB2>

    __HAL_CRC_DR_RESET(&hcrc);
 8006584:	4b0d      	ldr	r3, [pc, #52]	@ (80065bc <CRC_Check_State+0x60>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689a      	ldr	r2, [r3, #8]
 800658a:	4b0c      	ldr	r3, [pc, #48]	@ (80065bc <CRC_Check_State+0x60>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f042 0201 	orr.w	r2, r2, #1
 8006592:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006594:	f107 0308 	add.w	r3, r7, #8
 8006598:	2220      	movs	r2, #32
 800659a:	4619      	mov	r1, r3
 800659c:	4807      	ldr	r0, [pc, #28]	@ (80065bc <CRC_Check_State+0x60>)
 800659e:	f005 f90d 	bl	800b7bc <HAL_CRC_Calculate>
 80065a2:	62b8      	str	r0, [r7, #40]	@ 0x28
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    /* Confronta CRC Calcolato vs CRC Ricevuto */
    return (crc_calc == packet->crc);
 80065a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a6:	6a1b      	ldr	r3, [r3, #32]
 80065a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065aa:	429a      	cmp	r2, r3
 80065ac:	bf0c      	ite	eq
 80065ae:	2301      	moveq	r3, #1
 80065b0:	2300      	movne	r3, #0
 80065b2:	b2db      	uxtb	r3, r3
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3730      	adds	r7, #48	@ 0x30
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	20001e2c 	.word	0x20001e2c

080065c0 <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b092      	sub	sp, #72	@ 0x48
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 80065cc:	f107 030c 	add.w	r3, r7, #12
 80065d0:	2234      	movs	r2, #52	@ 0x34
 80065d2:	2100      	movs	r1, #0
 80065d4:	4618      	mov	r0, r3
 80065d6:	f00f f852 	bl	801567e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 80065da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065dc:	f107 030c 	add.w	r3, r7, #12
 80065e0:	4611      	mov	r1, r2
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7ff fe27 	bl	8006236 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 80065e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006620 <CRC_Check_GlobalState+0x60>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	689a      	ldr	r2, [r3, #8]
 80065ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006620 <CRC_Check_GlobalState+0x60>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f042 0201 	orr.w	r2, r2, #1
 80065f6:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 80065f8:	f107 030c 	add.w	r3, r7, #12
 80065fc:	2234      	movs	r2, #52	@ 0x34
 80065fe:	4619      	mov	r1, r3
 8006600:	4807      	ldr	r0, [pc, #28]	@ (8006620 <CRC_Check_GlobalState+0x60>)
 8006602:	f005 f8db 	bl	800b7bc <HAL_CRC_Calculate>
 8006606:	6438      	str	r0, [r7, #64]	@ 0x40
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    return (crc_calc == packet->crc);
 8006608:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800660a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800660c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800660e:	429a      	cmp	r2, r3
 8006610:	bf0c      	ite	eq
 8006612:	2301      	moveq	r3, #1
 8006614:	2300      	movne	r3, #0
 8006616:	b2db      	uxtb	r3, r3
}
 8006618:	4618      	mov	r0, r3
 800661a:	3748      	adds	r7, #72	@ 0x48
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}
 8006620:	20001e2c 	.word	0x20001e2c

08006624 <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b08a      	sub	sp, #40	@ 0x28
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 8006630:	f107 0308 	add.w	r3, r7, #8
 8006634:	2218      	movs	r2, #24
 8006636:	2100      	movs	r1, #0
 8006638:	4618      	mov	r0, r3
 800663a:	f00f f820 	bl	801567e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 800663e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006640:	f107 0308 	add.w	r3, r7, #8
 8006644:	4611      	mov	r1, r2
 8006646:	4618      	mov	r0, r3
 8006648:	f7ff fe25 	bl	8006296 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 800664c:	4b0d      	ldr	r3, [pc, #52]	@ (8006684 <CRC_Check_Decision+0x60>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689a      	ldr	r2, [r3, #8]
 8006652:	4b0c      	ldr	r3, [pc, #48]	@ (8006684 <CRC_Check_Decision+0x60>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f042 0201 	orr.w	r2, r2, #1
 800665a:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 800665c:	f107 0308 	add.w	r3, r7, #8
 8006660:	2218      	movs	r2, #24
 8006662:	4619      	mov	r1, r3
 8006664:	4807      	ldr	r0, [pc, #28]	@ (8006684 <CRC_Check_Decision+0x60>)
 8006666:	f005 f8a9 	bl	800b7bc <HAL_CRC_Calculate>
 800666a:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_decision,
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 800666c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	6a3a      	ldr	r2, [r7, #32]
 8006672:	429a      	cmp	r2, r3
 8006674:	bf0c      	ite	eq
 8006676:	2301      	moveq	r3, #1
 8006678:	2300      	movne	r3, #0
 800667a:	b2db      	uxtb	r3, r3
}
 800667c:	4618      	mov	r0, r3
 800667e:	3728      	adds	r7, #40	@ 0x28
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}
 8006684:	20001e2c 	.word	0x20001e2c

08006688 <IO_Read_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

boolean_T IO_Read_Session(void)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(SESSION_GPIO_Port, SESSION_Pin)
 800668c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006690:	4805      	ldr	r0, [pc, #20]	@ (80066a8 <IO_Read_Session+0x20>)
 8006692:	f005 fef7 	bl	800c484 <HAL_GPIO_ReadPin>
 8006696:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8006698:	2b01      	cmp	r3, #1
 800669a:	bf0c      	ite	eq
 800669c:	2301      	moveq	r3, #1
 800669e:	2300      	movne	r3, #0
 80066a0:	b2db      	uxtb	r3, r3
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	48000800 	.word	0x48000800

080066ac <IO_Set_SlaveTalk>:

void IO_Set_SlaveTalk(void)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 80066b0:	2201      	movs	r2, #1
 80066b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80066b6:	4802      	ldr	r0, [pc, #8]	@ (80066c0 <IO_Set_SlaveTalk+0x14>)
 80066b8:	f005 fefc 	bl	800c4b4 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_SET);
}
 80066bc:	bf00      	nop
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	48000800 	.word	0x48000800

080066c4 <IO_Reset_SlaveTalk>:

void IO_Reset_SlaveTalk(void)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 80066c8:	2200      	movs	r2, #0
 80066ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80066ce:	4802      	ldr	r0, [pc, #8]	@ (80066d8 <IO_Reset_SlaveTalk+0x14>)
 80066d0:	f005 fef0 	bl	800c4b4 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_RESET);
}
 80066d4:	bf00      	nop
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	48000800 	.word	0x48000800

080066dc <IO_Read_MasterTalk>:

boolean_T IO_Read_MasterTalk(void)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(MTALK_GPIO_Port, MTALK_Pin)
 80066e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80066e4:	4805      	ldr	r0, [pc, #20]	@ (80066fc <IO_Read_MasterTalk+0x20>)
 80066e6:	f005 fecd 	bl	800c484 <HAL_GPIO_ReadPin>
 80066ea:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	bf0c      	ite	eq
 80066f0:	2301      	moveq	r3, #1
 80066f2:	2300      	movne	r3, #0
 80066f4:	b2db      	uxtb	r3, r3
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	48000800 	.word	0x48000800

08006700 <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 8006700:	b480      	push	{r7}
 8006702:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer dedicato (microsecondi) */
    return __HAL_TIM_GET_COUNTER(&htim2);
 8006704:	4b03      	ldr	r3, [pc, #12]	@ (8006714 <Time_Get_Tick+0x14>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800670a:	4618      	mov	r0, r3
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr
 8006714:	20001f98 	.word	0x20001f98

08006718 <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 8006722:	4b09      	ldr	r3, [pc, #36]	@ (8006748 <Time_Check_Elapsed_us+0x30>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006728:	60fb      	str	r3, [r7, #12]
    /* Nota: Gestisce implicitamente l'overflow se uint32_t e timer sono a 32bit */
    return ((current_us - start_time_us) >= min_elapsed_us);
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	683a      	ldr	r2, [r7, #0]
 8006732:	429a      	cmp	r2, r3
 8006734:	bf94      	ite	ls
 8006736:	2301      	movls	r3, #1
 8006738:	2300      	movhi	r3, #0
 800673a:	b2db      	uxtb	r3, r3
}
 800673c:	4618      	mov	r0, r3
 800673e:	3714      	adds	r7, #20
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr
 8006748:	20001f98 	.word	0x20001f98

0800674c <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
    /* Conversione: min_elapsed_time  in ms, timer  in us */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 8006756:	4b0c      	ldr	r3, [pc, #48]	@ (8006788 <Time_Check_Elapsed_ms+0x3c>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800675c:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800676c:	fb02 f303 	mul.w	r3, r2, r3
 8006770:	68ba      	ldr	r2, [r7, #8]
 8006772:	429a      	cmp	r2, r3
 8006774:	bf2c      	ite	cs
 8006776:	2301      	movcs	r3, #1
 8006778:	2300      	movcc	r3, #0
 800677a:	b2db      	uxtb	r3, r3
}
 800677c:	4618      	mov	r0, r3
 800677e:	3714      	adds	r7, #20
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr
 8006788:	20001f98 	.word	0x20001f98

0800678c <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: disabilita context switch/interrupts */
    taskENTER_CRITICAL();
 8006790:	f00d ff0a 	bl	80145a8 <vPortEnterCritical>
}
 8006794:	bf00      	nop
 8006796:	bd80      	pop	{r7, pc}

08006798 <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: riabilita */
    taskEXIT_CRITICAL();
 800679c:	f00d ff36 	bl	801460c <vPortExitCritical>
}
 80067a0:	bf00      	nop
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80067a8:	4b0d      	ldr	r3, [pc, #52]	@ (80067e0 <MX_CRC_Init+0x3c>)
 80067aa:	4a0e      	ldr	r2, [pc, #56]	@ (80067e4 <MX_CRC_Init+0x40>)
 80067ac:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80067ae:	4b0c      	ldr	r3, [pc, #48]	@ (80067e0 <MX_CRC_Init+0x3c>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80067b4:	4b0a      	ldr	r3, [pc, #40]	@ (80067e0 <MX_CRC_Init+0x3c>)
 80067b6:	2200      	movs	r2, #0
 80067b8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80067ba:	4b09      	ldr	r3, [pc, #36]	@ (80067e0 <MX_CRC_Init+0x3c>)
 80067bc:	2200      	movs	r2, #0
 80067be:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80067c0:	4b07      	ldr	r3, [pc, #28]	@ (80067e0 <MX_CRC_Init+0x3c>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80067c6:	4b06      	ldr	r3, [pc, #24]	@ (80067e0 <MX_CRC_Init+0x3c>)
 80067c8:	2201      	movs	r2, #1
 80067ca:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80067cc:	4804      	ldr	r0, [pc, #16]	@ (80067e0 <MX_CRC_Init+0x3c>)
 80067ce:	f004 ff91 	bl	800b6f4 <HAL_CRC_Init>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d001      	beq.n	80067dc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80067d8:	f001 fc96 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80067dc:	bf00      	nop
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	20001e2c 	.word	0x20001e2c
 80067e4:	40023000 	.word	0x40023000

080067e8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a0a      	ldr	r2, [pc, #40]	@ (8006820 <HAL_CRC_MspInit+0x38>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d10b      	bne.n	8006812 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80067fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006824 <HAL_CRC_MspInit+0x3c>)
 80067fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067fe:	4a09      	ldr	r2, [pc, #36]	@ (8006824 <HAL_CRC_MspInit+0x3c>)
 8006800:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006804:	6493      	str	r3, [r2, #72]	@ 0x48
 8006806:	4b07      	ldr	r3, [pc, #28]	@ (8006824 <HAL_CRC_MspInit+0x3c>)
 8006808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800680a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800680e:	60fb      	str	r3, [r7, #12]
 8006810:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8006812:	bf00      	nop
 8006814:	3714      	adds	r7, #20
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	40023000 	.word	0x40023000
 8006824:	40021000 	.word	0x40021000

08006828 <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	607a      	str	r2, [r7, #4]
 8006834:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	683a      	ldr	r2, [r7, #0]
 8006846:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2200      	movs	r2, #0
 8006856:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f06f 0201 	mvn.w	r2, #1
 8006862:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4618      	mov	r0, r3
 800686a:	f006 ffa5 	bl	800d7b8 <HAL_TIM_Base_Start_IT>
}
 800686e:	bf00      	nop
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}

08006876 <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 8006876:	b580      	push	{r7, lr}
 8006878:	b082      	sub	sp, #8
 800687a:	af00      	add	r7, sp, #0
 800687c:	6078      	str	r0, [r7, #4]
 800687e:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 8006880:	f00d fe92 	bl	80145a8 <vPortEnterCritical>
    hwd->current_mask |= flag;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	689a      	ldr	r2, [r3, #8]
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	431a      	orrs	r2, r3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	689a      	ldr	r2, [r3, #8]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	429a      	cmp	r2, r3
 800689a:	d107      	bne.n	80068ac <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2200      	movs	r2, #0
 80068aa:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 80068ac:	f00d feae 	bl	801460c <vPortExitCritical>
}
 80068b0:	bf00      	nop
 80068b2:	3708      	adds	r7, #8
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim_irq)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d10b      	bne.n	80068e8 <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f006 ffe7 	bl	800d8a8 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d002      	beq.n	80068e8 <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	4798      	blx	r3
        }
    }
}
 80068e8:	bf00      	nop
 80068ea:	3708      	adds	r7, #8
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80068f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006960 <MX_DMA_Init+0x70>)
 80068f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068fa:	4a19      	ldr	r2, [pc, #100]	@ (8006960 <MX_DMA_Init+0x70>)
 80068fc:	f043 0304 	orr.w	r3, r3, #4
 8006900:	6493      	str	r3, [r2, #72]	@ 0x48
 8006902:	4b17      	ldr	r3, [pc, #92]	@ (8006960 <MX_DMA_Init+0x70>)
 8006904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006906:	f003 0304 	and.w	r3, r3, #4
 800690a:	607b      	str	r3, [r7, #4]
 800690c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800690e:	4b14      	ldr	r3, [pc, #80]	@ (8006960 <MX_DMA_Init+0x70>)
 8006910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006912:	4a13      	ldr	r2, [pc, #76]	@ (8006960 <MX_DMA_Init+0x70>)
 8006914:	f043 0301 	orr.w	r3, r3, #1
 8006918:	6493      	str	r3, [r2, #72]	@ 0x48
 800691a:	4b11      	ldr	r3, [pc, #68]	@ (8006960 <MX_DMA_Init+0x70>)
 800691c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	603b      	str	r3, [r7, #0]
 8006924:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8006926:	2200      	movs	r2, #0
 8006928:	2105      	movs	r1, #5
 800692a:	200b      	movs	r0, #11
 800692c:	f004 feba 	bl	800b6a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006930:	200b      	movs	r0, #11
 8006932:	f004 fed1 	bl	800b6d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8006936:	2200      	movs	r2, #0
 8006938:	2105      	movs	r1, #5
 800693a:	200c      	movs	r0, #12
 800693c:	f004 feb2 	bl	800b6a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006940:	200c      	movs	r0, #12
 8006942:	f004 fec9 	bl	800b6d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8006946:	2200      	movs	r2, #0
 8006948:	2100      	movs	r1, #0
 800694a:	200d      	movs	r0, #13
 800694c:	f004 feaa 	bl	800b6a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8006950:	200d      	movs	r0, #13
 8006952:	f004 fec1 	bl	800b6d8 <HAL_NVIC_EnableIRQ>

}
 8006956:	bf00      	nop
 8006958:	3708      	adds	r7, #8
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	40021000 	.word	0x40021000

08006964 <encoder_init>:
#include "encoder.h"
#include "gpio.h"

Encoder_Status_t encoder_init(EncoderHandle* enc, TIM_HandleTypeDef* htim, const Encoder_Calibration_t* calib, float reading_period_ms)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b084      	sub	sp, #16
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
 8006970:	ed87 0a00 	vstr	s0, [r7]
    if ((enc == NULL) || (htim == NULL) || (calib == NULL)) {
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d005      	beq.n	8006986 <encoder_init+0x22>
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d002      	beq.n	8006986 <encoder_init+0x22>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d102      	bne.n	800698c <encoder_init+0x28>
        return ENCODER_ERR;
 8006986:	f04f 33ff 	mov.w	r3, #4294967295
 800698a:	e025      	b.n	80069d8 <encoder_init+0x74>
    }

    enc->htim = htim;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	68ba      	ldr	r2, [r7, #8]
 8006990:	601a      	str	r2, [r3, #0]
    enc->prev_count = __HAL_TIM_GET_COUNTER(htim);
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	605a      	str	r2, [r3, #4]
    enc->arr = __HAL_TIM_GET_AUTORELOAD(htim);
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	609a      	str	r2, [r3, #8]
    enc->reading_period = reading_period_ms / 1000.0f;
 80069a6:	ed97 7a00 	vldr	s14, [r7]
 80069aa:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80069e0 <encoder_init+0x7c>
 80069ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	edc3 7a03 	vstr	s15, [r3, #12]
    enc->calib = *calib;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	3310      	adds	r3, #16
 80069be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80069c2:	e883 0003 	stmia.w	r3, {r0, r1}
    enc->velocity = 0.0f;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f04f 0200 	mov.w	r2, #0
 80069cc:	619a      	str	r2, [r3, #24]

    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 80069ce:	213c      	movs	r1, #60	@ 0x3c
 80069d0:	68b8      	ldr	r0, [r7, #8]
 80069d2:	f007 fd6d 	bl	800e4b0 <HAL_TIM_Encoder_Start>
    return ENCODER_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	447a0000 	.word	0x447a0000

080069e4 <encoder_readRPM>:




Encoder_Status_t encoder_readRPM(EncoderHandle* enc){
 80069e4:	b5b0      	push	{r4, r5, r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]

	if ((enc == NULL) || (enc->htim == NULL)) {
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d003      	beq.n	80069fa <encoder_readRPM+0x16>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d102      	bne.n	8006a00 <encoder_readRPM+0x1c>
		return ENCODER_ERR;
 80069fa:	f04f 33ff 	mov.w	r3, #4294967295
 80069fe:	e0b8      	b.n	8006b72 <encoder_readRPM+0x18e>
	}

	float diff;
	uint32_t cnt = __HAL_TIM_GET_COUNTER(enc->htim);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a08:	60bb      	str	r3, [r7, #8]

	if(enc->prev_count == cnt){
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	68ba      	ldr	r2, [r7, #8]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d107      	bne.n	8006a24 <encoder_readRPM+0x40>
	  diff = 0;
 8006a14:	f04f 0300 	mov.w	r3, #0
 8006a18:	60fb      	str	r3, [r7, #12]
	  enc->velocity = 0;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f04f 0200 	mov.w	r2, #0
 8006a20:	619a      	str	r2, [r3, #24]
 8006a22:	e08d      	b.n	8006b40 <encoder_readRPM+0x15c>
	}

	else if (__HAL_TIM_IS_TIM_COUNTING_DOWN(enc->htim)) {
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 0310 	and.w	r3, r3, #16
 8006a30:	2b10      	cmp	r3, #16
 8006a32:	d138      	bne.n	8006aa6 <encoder_readRPM+0xc2>

	  if (cnt < enc->prev_count)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d20a      	bcs.n	8006a54 <encoder_readRPM+0x70>
		  diff = enc->prev_count - cnt;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	685a      	ldr	r2, [r3, #4]
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	1ad3      	subs	r3, r2, r3
 8006a46:	ee07 3a90 	vmov	s15, r3
 8006a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a4e:	edc7 7a03 	vstr	s15, [r7, #12]
 8006a52:	e00c      	b.n	8006a6e <encoder_readRPM+0x8a>

	  else
		  diff = (enc->arr - cnt) + enc->prev_count;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689a      	ldr	r2, [r3, #8]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	1ad2      	subs	r2, r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	4413      	add	r3, r2
 8006a62:	ee07 3a90 	vmov	s15, r3
 8006a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a6a:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = (60.0f * diff) /
 8006a6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a72:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8006b7c <encoder_readRPM+0x198>
 8006a76:	ee67 6a87 	vmul.f32	s13, s15, s14
	                  (enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	8a1b      	ldrh	r3, [r3, #16]
 8006a7e:	ee07 3a90 	vmov	s15, r3
 8006a82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	edd3 7a03 	vldr	s15, [r3, #12]
 8006a8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a96:	ee27 7a27 	vmul.f32	s14, s14, s15
	  enc->velocity = (60.0f * diff) /
 8006a9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	edc3 7a06 	vstr	s15, [r3, #24]
 8006aa4:	e04c      	b.n	8006b40 <encoder_readRPM+0x15c>
	}

	else {
	  if (cnt > enc->prev_count)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	68ba      	ldr	r2, [r7, #8]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d90a      	bls.n	8006ac6 <encoder_readRPM+0xe2>
		  diff = cnt - enc->prev_count;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	ee07 3a90 	vmov	s15, r3
 8006abc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ac0:	edc7 7a03 	vstr	s15, [r7, #12]
 8006ac4:	e00c      	b.n	8006ae0 <encoder_readRPM+0xfc>
	  else
		  diff = (enc->arr - enc->prev_count) + cnt;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	689a      	ldr	r2, [r3, #8]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	1ad2      	subs	r2, r2, r3
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	ee07 3a90 	vmov	s15, r3
 8006ad8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006adc:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = -(60.0 * diff) /
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f7f9 fd59 	bl	8000598 <__aeabi_f2d>
 8006ae6:	f04f 0200 	mov.w	r2, #0
 8006aea:	4b25      	ldr	r3, [pc, #148]	@ (8006b80 <encoder_readRPM+0x19c>)
 8006aec:	f7f9 fdac 	bl	8000648 <__aeabi_dmul>
 8006af0:	4602      	mov	r2, r0
 8006af2:	460b      	mov	r3, r1
 8006af4:	4614      	mov	r4, r2
 8006af6:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
			  (enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	8a1b      	ldrh	r3, [r3, #16]
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	edd3 7a03 	vldr	s15, [r3, #12]
 8006b0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	edd3 7a05 	vldr	s15, [r3, #20]
 8006b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b1a:	ee17 0a90 	vmov	r0, s15
 8006b1e:	f7f9 fd3b 	bl	8000598 <__aeabi_f2d>
 8006b22:	4602      	mov	r2, r0
 8006b24:	460b      	mov	r3, r1
	  enc->velocity = -(60.0 * diff) /
 8006b26:	4620      	mov	r0, r4
 8006b28:	4629      	mov	r1, r5
 8006b2a:	f7f9 feb7 	bl	800089c <__aeabi_ddiv>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	460b      	mov	r3, r1
 8006b32:	4610      	mov	r0, r2
 8006b34:	4619      	mov	r1, r3
 8006b36:	f7fa f85f 	bl	8000bf8 <__aeabi_d2f>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	619a      	str	r2, [r3, #24]
	}

	if ((enc->htim->Instance->SMCR & 0x3) == 0x3)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	f003 0303 	and.w	r3, r3, #3
 8006b4c:	2b03      	cmp	r3, #3
 8006b4e:	d109      	bne.n	8006b64 <encoder_readRPM+0x180>
		enc->velocity /= 2;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	ed93 7a06 	vldr	s14, [r3, #24]
 8006b56:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006b5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	edc3 7a06 	vstr	s15, [r3, #24]

	enc->prev_count = __HAL_TIM_GET_COUNTER(enc->htim);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	605a      	str	r2, [r3, #4]

    return ENCODER_OK;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bdb0      	pop	{r4, r5, r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	42700000 	.word	0x42700000
 8006b80:	404e0000 	.word	0x404e0000

08006b84 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b088      	sub	sp, #32
 8006b88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b8a:	f107 030c 	add.w	r3, r7, #12
 8006b8e:	2200      	movs	r2, #0
 8006b90:	601a      	str	r2, [r3, #0]
 8006b92:	605a      	str	r2, [r3, #4]
 8006b94:	609a      	str	r2, [r3, #8]
 8006b96:	60da      	str	r2, [r3, #12]
 8006b98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006b9a:	4b45      	ldr	r3, [pc, #276]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b9e:	4a44      	ldr	r2, [pc, #272]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006ba0:	f043 0304 	orr.w	r3, r3, #4
 8006ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006ba6:	4b42      	ldr	r3, [pc, #264]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006baa:	f003 0304 	and.w	r3, r3, #4
 8006bae:	60bb      	str	r3, [r7, #8]
 8006bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bb2:	4b3f      	ldr	r3, [pc, #252]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bb6:	4a3e      	ldr	r2, [pc, #248]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006bb8:	f043 0301 	orr.w	r3, r3, #1
 8006bbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006bbe:	4b3c      	ldr	r3, [pc, #240]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	607b      	str	r3, [r7, #4]
 8006bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bca:	4b39      	ldr	r3, [pc, #228]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bce:	4a38      	ldr	r2, [pc, #224]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006bd0:	f043 0302 	orr.w	r3, r3, #2
 8006bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006bd6:	4b36      	ldr	r3, [pc, #216]	@ (8006cb0 <MX_GPIO_Init+0x12c>)
 8006bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bda:	f003 0302 	and.w	r3, r3, #2
 8006bde:	603b      	str	r3, [r7, #0]
 8006be0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STALK_GPIO_Port, STALK_Pin, GPIO_PIN_RESET);
 8006be2:	2200      	movs	r2, #0
 8006be4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006be8:	4832      	ldr	r0, [pc, #200]	@ (8006cb4 <MX_GPIO_Init+0x130>)
 8006bea:	f005 fc63 	bl	800c4b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FB_LED_WHITE_GPIO_Port, FB_LED_WHITE_Pin, GPIO_PIN_RESET);
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006bf4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006bf8:	f005 fc5c 	bl	800c4b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin, GPIO_PIN_RESET);
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	2138      	movs	r1, #56	@ 0x38
 8006c00:	482d      	ldr	r0, [pc, #180]	@ (8006cb8 <MX_GPIO_Init+0x134>)
 8006c02:	f005 fc57 	bl	800c4b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MTALK_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin;
 8006c06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006c10:	2302      	movs	r3, #2
 8006c12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MTALK_GPIO_Port, &GPIO_InitStruct);
 8006c14:	f107 030c 	add.w	r3, r7, #12
 8006c18:	4619      	mov	r1, r3
 8006c1a:	4826      	ldr	r0, [pc, #152]	@ (8006cb4 <MX_GPIO_Init+0x130>)
 8006c1c:	f005 fab0 	bl	800c180 <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 8006c20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c26:	2301      	movs	r3, #1
 8006c28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 8006c32:	f107 030c 	add.w	r3, r7, #12
 8006c36:	4619      	mov	r1, r3
 8006c38:	481e      	ldr	r0, [pc, #120]	@ (8006cb4 <MX_GPIO_Init+0x130>)
 8006c3a:	f005 faa1 	bl	800c180 <HAL_GPIO_Init>

  /*Configure GPIO pin : FB_LED_WHITE_Pin */
  GPIO_InitStruct.Pin = FB_LED_WHITE_Pin;
 8006c3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c44:	2301      	movs	r3, #1
 8006c46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FB_LED_WHITE_GPIO_Port, &GPIO_InitStruct);
 8006c50:	f107 030c 	add.w	r3, r7, #12
 8006c54:	4619      	mov	r1, r3
 8006c56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006c5a:	f005 fa91 	bl	800c180 <HAL_GPIO_Init>

  /*Configure GPIO pin : SESSION_Pin */
  GPIO_InitStruct.Pin = SESSION_Pin;
 8006c5e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006c62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006c64:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006c68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006c6a:	2302      	movs	r3, #2
 8006c6c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SESSION_GPIO_Port, &GPIO_InitStruct);
 8006c6e:	f107 030c 	add.w	r3, r7, #12
 8006c72:	4619      	mov	r1, r3
 8006c74:	480f      	ldr	r0, [pc, #60]	@ (8006cb4 <MX_GPIO_Init+0x130>)
 8006c76:	f005 fa83 	bl	800c180 <HAL_GPIO_Init>

  /*Configure GPIO pins : FB_LED_RED_Pin FA_LED_WHITE_Pin FA_LED_RED_Pin */
  GPIO_InitStruct.Pin = FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin;
 8006c7a:	2338      	movs	r3, #56	@ 0x38
 8006c7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c82:	2300      	movs	r3, #0
 8006c84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c86:	2300      	movs	r3, #0
 8006c88:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c8a:	f107 030c 	add.w	r3, r7, #12
 8006c8e:	4619      	mov	r1, r3
 8006c90:	4809      	ldr	r0, [pc, #36]	@ (8006cb8 <MX_GPIO_Init+0x134>)
 8006c92:	f005 fa75 	bl	800c180 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8006c96:	2200      	movs	r2, #0
 8006c98:	2105      	movs	r1, #5
 8006c9a:	2028      	movs	r0, #40	@ 0x28
 8006c9c:	f004 fd02 	bl	800b6a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006ca0:	2028      	movs	r0, #40	@ 0x28
 8006ca2:	f004 fd19 	bl	800b6d8 <HAL_NVIC_EnableIRQ>

}
 8006ca6:	bf00      	nop
 8006ca8:	3720      	adds	r7, #32
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	40021000 	.word	0x40021000
 8006cb4:	48000800 	.word	0x48000800
 8006cb8:	48000400 	.word	0x48000400

08006cbc <led_init>:




int8_t led_init(led_t* led, GPIO_TypeDef* GPIOx[LED_COUNT], uint16_t GPIO_Pin[LED_COUNT], led_state_t init_state,pin_state_t init_pin_state[LED_COUNT], uint8_t toggle_steps)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	607a      	str	r2, [r7, #4]
 8006cc8:	70fb      	strb	r3, [r7, #3]

	int8_t res = LED_ERR;
 8006cca:	23ff      	movs	r3, #255	@ 0xff
 8006ccc:	75fb      	strb	r3, [r7, #23]

	if(led)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d040      	beq.n	8006d56 <led_init+0x9a>
	{

		led->state = init_state;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	78fa      	ldrb	r2, [r7, #3]
 8006cd8:	731a      	strb	r2, [r3, #12]
		led->step = 0;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	735a      	strb	r2, [r3, #13]
		led->toggle_steps = toggle_steps;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006ce6:	741a      	strb	r2, [r3, #16]


		for(uint8_t i = 0; i < LED_COUNT; i++){
 8006ce8:	2300      	movs	r3, #0
 8006cea:	75bb      	strb	r3, [r7, #22]
 8006cec:	e02e      	b.n	8006d4c <led_init+0x90>
			led->pin[i] = GPIO_Pin[i];
 8006cee:	7dbb      	ldrb	r3, [r7, #22]
 8006cf0:	005b      	lsls	r3, r3, #1
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	7dba      	ldrb	r2, [r7, #22]
 8006cf8:	8819      	ldrh	r1, [r3, #0]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	3204      	adds	r2, #4
 8006cfe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			led->port[i] = GPIOx[i];
 8006d02:	7dbb      	ldrb	r3, [r7, #22]
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	68ba      	ldr	r2, [r7, #8]
 8006d08:	4413      	add	r3, r2
 8006d0a:	7dba      	ldrb	r2, [r7, #22]
 8006d0c:	6819      	ldr	r1, [r3, #0]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			led->pinState[i] = init_pin_state[i];
 8006d14:	7dbb      	ldrb	r3, [r7, #22]
 8006d16:	6a3a      	ldr	r2, [r7, #32]
 8006d18:	441a      	add	r2, r3
 8006d1a:	7dbb      	ldrb	r3, [r7, #22]
 8006d1c:	7811      	ldrb	r1, [r2, #0]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	4413      	add	r3, r2
 8006d22:	460a      	mov	r2, r1
 8006d24:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(led->port[i], led->pin[i], led->pinState[i]);
 8006d26:	7dba      	ldrb	r2, [r7, #22]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006d2e:	7dba      	ldrb	r2, [r7, #22]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	3204      	adds	r2, #4
 8006d34:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8006d38:	7dbb      	ldrb	r3, [r7, #22]
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	7b9b      	ldrb	r3, [r3, #14]
 8006d40:	461a      	mov	r2, r3
 8006d42:	f005 fbb7 	bl	800c4b4 <HAL_GPIO_WritePin>
		for(uint8_t i = 0; i < LED_COUNT; i++){
 8006d46:	7dbb      	ldrb	r3, [r7, #22]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	75bb      	strb	r3, [r7, #22]
 8006d4c:	7dbb      	ldrb	r3, [r7, #22]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d9cd      	bls.n	8006cee <led_init+0x32>
		}

		res = LED_OK;
 8006d52:	2300      	movs	r3, #0
 8006d54:	75fb      	strb	r3, [r7, #23]
	}

	return res;
 8006d56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3718      	adds	r7, #24
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}

08006d62 <led_write>:


int8_t led_write(led_t* led, pin_state_t status, controlled_led_t controlled_led)
{
 8006d62:	b580      	push	{r7, lr}
 8006d64:	b084      	sub	sp, #16
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
 8006d6a:	460b      	mov	r3, r1
 8006d6c:	70fb      	strb	r3, [r7, #3]
 8006d6e:	4613      	mov	r3, r2
 8006d70:	70bb      	strb	r3, [r7, #2]
	int8_t res = LED_ERR;
 8006d72:	23ff      	movs	r3, #255	@ 0xff
 8006d74:	73fb      	strb	r3, [r7, #15]

	if(led)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d016      	beq.n	8006daa <led_write+0x48>
	{
		led->pinState[controlled_led] = status;
 8006d7c:	78bb      	ldrb	r3, [r7, #2]
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	4413      	add	r3, r2
 8006d82:	78fa      	ldrb	r2, [r7, #3]
 8006d84:	739a      	strb	r2, [r3, #14]
		HAL_GPIO_WritePin(led->port[controlled_led], led->pin[controlled_led], led->pinState[controlled_led]);
 8006d86:	78ba      	ldrb	r2, [r7, #2]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006d8e:	78ba      	ldrb	r2, [r7, #2]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	3204      	adds	r2, #4
 8006d94:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8006d98:	78bb      	ldrb	r3, [r7, #2]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	7b9b      	ldrb	r3, [r3, #14]
 8006da0:	461a      	mov	r2, r3
 8006da2:	f005 fb87 	bl	800c4b4 <HAL_GPIO_WritePin>
		res = LED_OK;
 8006da6:	2300      	movs	r3, #0
 8006da8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3710      	adds	r7, #16
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <led_on>:



int8_t led_on(led_t* led, controlled_led_t controlled_led)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b082      	sub	sp, #8
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 1, controlled_led);
 8006dc2:	78fb      	ldrb	r3, [r7, #3]
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	2101      	movs	r1, #1
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f7ff ffca 	bl	8006d62 <led_write>
 8006dce:	4603      	mov	r3, r0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3708      	adds	r7, #8
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <led_off>:

int8_t led_off(led_t* led, controlled_led_t controlled_led)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b082      	sub	sp, #8
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	460b      	mov	r3, r1
 8006de2:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 0, controlled_led);
 8006de4:	78fb      	ldrb	r3, [r7, #3]
 8006de6:	461a      	mov	r2, r3
 8006de8:	2100      	movs	r1, #0
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7ff ffb9 	bl	8006d62 <led_write>
 8006df0:	4603      	mov	r3, r0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3708      	adds	r7, #8
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
	...

08006dfc <led_step>:

	return res;
}


int8_t led_step(led_t* led, led_state_t state){
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	460b      	mov	r3, r1
 8006e06:	70fb      	strb	r3, [r7, #3]

	if(!led) return LED_ERR;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d102      	bne.n	8006e14 <led_step+0x18>
 8006e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8006e12:	e060      	b.n	8006ed6 <led_step+0xda>


	int8_t res = LED_ERR;
 8006e14:	23ff      	movs	r3, #255	@ 0xff
 8006e16:	73fb      	strb	r3, [r7, #15]

	if (state != led->state){
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	7b1b      	ldrb	r3, [r3, #12]
 8006e1c:	78fa      	ldrb	r2, [r7, #3]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d005      	beq.n	8006e2e <led_step+0x32>

			led->step = 0;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2200      	movs	r2, #0
 8006e26:	735a      	strb	r2, [r3, #13]
			led->state = state;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	78fa      	ldrb	r2, [r7, #3]
 8006e2c:	731a      	strb	r2, [r3, #12]
	}


	switch(state){
 8006e2e:	78fb      	ldrb	r3, [r7, #3]
 8006e30:	2b04      	cmp	r3, #4
 8006e32:	d83a      	bhi.n	8006eaa <led_step+0xae>
 8006e34:	a201      	add	r2, pc, #4	@ (adr r2, 8006e3c <led_step+0x40>)
 8006e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3a:	bf00      	nop
 8006e3c:	08006e51 	.word	0x08006e51
 8006e40:	08006e63 	.word	0x08006e63
 8006e44:	08006e75 	.word	0x08006e75
 8006e48:	08006e87 	.word	0x08006e87
 8006e4c:	08006e99 	.word	0x08006e99

		case OFF:
			if(led_mode_off(led) == LED_OK){
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 f845 	bl	8006ee0 <led_mode_off>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d131      	bne.n	8006ec0 <led_step+0xc4>
				res = LED_OK;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e60:	e02e      	b.n	8006ec0 <led_step+0xc4>

		case WHITE:
			if(led_mode_white(led) == LED_OK){
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 f864 	bl	8006f30 <led_mode_white>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d12a      	bne.n	8006ec4 <led_step+0xc8>
				res = LED_OK;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e72:	e027      	b.n	8006ec4 <led_step+0xc8>

		case RED:
			if(led_mode_red(led) == LED_OK){
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 f883 	bl	8006f80 <led_mode_red>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d123      	bne.n	8006ec8 <led_step+0xcc>
				res = LED_OK;
 8006e80:	2300      	movs	r3, #0
 8006e82:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e84:	e020      	b.n	8006ec8 <led_step+0xcc>

		case BLINKING_RED:
			if(led_mode_blinking_red(led) == LED_OK){
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 f8a2 	bl	8006fd0 <led_mode_blinking_red>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d11c      	bne.n	8006ecc <led_step+0xd0>
				res = LED_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e96:	e019      	b.n	8006ecc <led_step+0xd0>

		case BLINKING_WHITE:
			if(led_mode_blinking_white(led) == LED_OK){
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 f8d8 	bl	800704e <led_mode_blinking_white>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d115      	bne.n	8006ed0 <led_step+0xd4>
				res = LED_OK;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006ea8:	e012      	b.n	8006ed0 <led_step+0xd4>

		default:
			led_off(led, LED_WHITE);
 8006eaa:	2101      	movs	r1, #1
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f7ff ff93 	bl	8006dd8 <led_off>
			led_off(led, LED_RED);
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7ff ff8f 	bl	8006dd8 <led_off>
			res = LED_ERR;
 8006eba:	23ff      	movs	r3, #255	@ 0xff
 8006ebc:	73fb      	strb	r3, [r7, #15]
			break;
 8006ebe:	e008      	b.n	8006ed2 <led_step+0xd6>
			break;
 8006ec0:	bf00      	nop
 8006ec2:	e006      	b.n	8006ed2 <led_step+0xd6>
			break;
 8006ec4:	bf00      	nop
 8006ec6:	e004      	b.n	8006ed2 <led_step+0xd6>
			break;
 8006ec8:	bf00      	nop
 8006eca:	e002      	b.n	8006ed2 <led_step+0xd6>
			break;
 8006ecc:	bf00      	nop
 8006ece:	e000      	b.n	8006ed2 <led_step+0xd6>
			break;
 8006ed0:	bf00      	nop

	}



	return res;
 8006ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop

08006ee0 <led_mode_off>:



static int8_t led_mode_off( led_t* led){
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	7b5b      	ldrb	r3, [r3, #13]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <led_mode_off+0x14>
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	e019      	b.n	8006f28 <led_mode_off+0x48>


	int8_t res = LED_ERR;
 8006ef4:	23ff      	movs	r3, #255	@ 0xff
 8006ef6:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 8006ef8:	2100      	movs	r1, #0
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f7ff ff6c 	bl	8006dd8 <led_off>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10e      	bne.n	8006f24 <led_mode_off+0x44>
 8006f06:	2101      	movs	r1, #1
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f7ff ff65 	bl	8006dd8 <led_off>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d107      	bne.n	8006f24 <led_mode_off+0x44>
		led->step++;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	7b5b      	ldrb	r3, [r3, #13]
 8006f18:	3301      	adds	r3, #1
 8006f1a:	b2da      	uxtb	r2, r3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006f20:	2300      	movs	r3, #0
 8006f22:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <led_mode_white>:


static int8_t led_mode_white( led_t* led){
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
	if(led->step != 0) return LED_OK;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	7b5b      	ldrb	r3, [r3, #13]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d001      	beq.n	8006f44 <led_mode_white+0x14>
 8006f40:	2300      	movs	r3, #0
 8006f42:	e019      	b.n	8006f78 <led_mode_white+0x48>

	int8_t res = LED_ERR;
 8006f44:	23ff      	movs	r3, #255	@ 0xff
 8006f46:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_on(led, LED_WHITE) == LED_OK){
 8006f48:	2100      	movs	r1, #0
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f7ff ff44 	bl	8006dd8 <led_off>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10e      	bne.n	8006f74 <led_mode_white+0x44>
 8006f56:	2101      	movs	r1, #1
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f7ff ff2c 	bl	8006db6 <led_on>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d107      	bne.n	8006f74 <led_mode_white+0x44>
		led->step++;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	7b5b      	ldrb	r3, [r3, #13]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	b2da      	uxtb	r2, r3
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006f70:	2300      	movs	r3, #0
 8006f72:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006f74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <led_mode_red>:


static int8_t led_mode_red( led_t* led){
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	7b5b      	ldrb	r3, [r3, #13]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d001      	beq.n	8006f94 <led_mode_red+0x14>
 8006f90:	2300      	movs	r3, #0
 8006f92:	e019      	b.n	8006fc8 <led_mode_red+0x48>

	int8_t res = LED_ERR;
 8006f94:	23ff      	movs	r3, #255	@ 0xff
 8006f96:	73fb      	strb	r3, [r7, #15]

	if(led_on(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 8006f98:	2100      	movs	r1, #0
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f7ff ff0b 	bl	8006db6 <led_on>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10e      	bne.n	8006fc4 <led_mode_red+0x44>
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f7ff ff15 	bl	8006dd8 <led_off>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d107      	bne.n	8006fc4 <led_mode_red+0x44>
		led->step++;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	7b5b      	ldrb	r3, [r3, #13]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	b2da      	uxtb	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006fc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <led_mode_blinking_red>:
	return res;
}*/



static int8_t led_mode_blinking_red( led_t* led){
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
	int8_t res = LED_ERR;
 8006fd8:	23ff      	movs	r3, #255	@ 0xff
 8006fda:	73fb      	strb	r3, [r7, #15]

	if(led->pinState[LED_WHITE] != GPIO_PIN_RESET)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	7bdb      	ldrb	r3, [r3, #15]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d005      	beq.n	8006ff0 <led_mode_blinking_red+0x20>
		res = led_off(led, LED_WHITE);
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f7ff fef6 	bl	8006dd8 <led_off>
 8006fec:	4603      	mov	r3, r0
 8006fee:	73fb      	strb	r3, [r7, #15]


	if(led->step == 0 && led->pinState[LED_RED] != GPIO_PIN_SET){
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	7b5b      	ldrb	r3, [r3, #13]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d109      	bne.n	800700c <led_mode_blinking_red+0x3c>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	7b9b      	ldrb	r3, [r3, #14]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d005      	beq.n	800700c <led_mode_blinking_red+0x3c>
		res = led_on(led,LED_RED);
 8007000:	2100      	movs	r1, #0
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f7ff fed7 	bl	8006db6 <led_on>
 8007008:	4603      	mov	r3, r0
 800700a:	73fb      	strb	r3, [r7, #15]
	}


	if(led->step == RED_STEPS_ON && led->pinState[LED_RED] != GPIO_PIN_RESET){
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	7b5b      	ldrb	r3, [r3, #13]
 8007010:	2b04      	cmp	r3, #4
 8007012:	d109      	bne.n	8007028 <led_mode_blinking_red+0x58>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	7b9b      	ldrb	r3, [r3, #14]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d005      	beq.n	8007028 <led_mode_blinking_red+0x58>
		res = led_off(led,LED_RED);
 800701c:	2100      	movs	r1, #0
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f7ff feda 	bl	8006dd8 <led_off>
 8007024:	4603      	mov	r3, r0
 8007026:	73fb      	strb	r3, [r7, #15]
	}

	led->step = (led->step + 1) % BLINKING_RED_STEPS;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	7b5b      	ldrb	r3, [r3, #13]
 800702c:	3301      	adds	r3, #1
 800702e:	425a      	negs	r2, r3
 8007030:	f003 0307 	and.w	r3, r3, #7
 8007034:	f002 0207 	and.w	r2, r2, #7
 8007038:	bf58      	it	pl
 800703a:	4253      	negpl	r3, r2
 800703c:	b2da      	uxtb	r2, r3
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	735a      	strb	r2, [r3, #13]

	return res;
 8007042:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007046:	4618      	mov	r0, r3
 8007048:	3710      	adds	r7, #16
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <led_mode_blinking_white>:


static int8_t led_mode_blinking_white( led_t* led){
 800704e:	b580      	push	{r7, lr}
 8007050:	b084      	sub	sp, #16
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
	int8_t res = LED_ERR;
 8007056:	23ff      	movs	r3, #255	@ 0xff
 8007058:	73fb      	strb	r3, [r7, #15]

	if(led->pinState[LED_RED] != GPIO_PIN_RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	7b9b      	ldrb	r3, [r3, #14]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d005      	beq.n	800706e <led_mode_blinking_white+0x20>
		res = led_off(led, LED_RED);
 8007062:	2100      	movs	r1, #0
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7ff feb7 	bl	8006dd8 <led_off>
 800706a:	4603      	mov	r3, r0
 800706c:	73fb      	strb	r3, [r7, #15]


	if(led->step == 0 && led->pinState[LED_WHITE] != GPIO_PIN_SET){
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	7b5b      	ldrb	r3, [r3, #13]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d109      	bne.n	800708a <led_mode_blinking_white+0x3c>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	7bdb      	ldrb	r3, [r3, #15]
 800707a:	2b01      	cmp	r3, #1
 800707c:	d005      	beq.n	800708a <led_mode_blinking_white+0x3c>
		res = led_on(led,LED_WHITE);
 800707e:	2101      	movs	r1, #1
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f7ff fe98 	bl	8006db6 <led_on>
 8007086:	4603      	mov	r3, r0
 8007088:	73fb      	strb	r3, [r7, #15]
	}


	if(led->step == WHITE_STEPS_ON && led->pinState[LED_WHITE] != GPIO_PIN_RESET){
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	7b5b      	ldrb	r3, [r3, #13]
 800708e:	2b08      	cmp	r3, #8
 8007090:	d109      	bne.n	80070a6 <led_mode_blinking_white+0x58>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	7bdb      	ldrb	r3, [r3, #15]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d005      	beq.n	80070a6 <led_mode_blinking_white+0x58>
		res = led_off(led,LED_WHITE);
 800709a:	2101      	movs	r1, #1
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f7ff fe9b 	bl	8006dd8 <led_off>
 80070a2:	4603      	mov	r3, r0
 80070a4:	73fb      	strb	r3, [r7, #15]
	}

	led->step = (led->step + 1) % BLINKING_WHITE_STEPS;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	7b5b      	ldrb	r3, [r3, #13]
 80070aa:	3301      	adds	r3, #1
 80070ac:	425a      	negs	r2, r3
 80070ae:	f003 030f 	and.w	r3, r3, #15
 80070b2:	f002 020f 	and.w	r2, r2, #15
 80070b6:	bf58      	it	pl
 80070b8:	4253      	negpl	r3, r2
 80070ba:	b2da      	uxtb	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	735a      	strb	r2, [r3, #13]

	return res;
 80070c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3710      	adds	r7, #16
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <lfsr_next>:
static led_status_t rear_sign_green();
static led_status_t rear_sign_red();


static inline uint16_t lfsr_next(void)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
    uint16_t lsb = lfsr & 1u;
 80070d2:	4b0e      	ldr	r3, [pc, #56]	@ (800710c <lfsr_next+0x40>)
 80070d4:	881b      	ldrh	r3, [r3, #0]
 80070d6:	f003 0301 	and.w	r3, r3, #1
 80070da:	80fb      	strh	r3, [r7, #6]
    lfsr >>= 1;
 80070dc:	4b0b      	ldr	r3, [pc, #44]	@ (800710c <lfsr_next+0x40>)
 80070de:	881b      	ldrh	r3, [r3, #0]
 80070e0:	085b      	lsrs	r3, r3, #1
 80070e2:	b29a      	uxth	r2, r3
 80070e4:	4b09      	ldr	r3, [pc, #36]	@ (800710c <lfsr_next+0x40>)
 80070e6:	801a      	strh	r2, [r3, #0]
    if (lsb)
 80070e8:	88fb      	ldrh	r3, [r7, #6]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d006      	beq.n	80070fc <lfsr_next+0x30>
        lfsr ^= 0xB400u;  /* polinomio x^16 + x^14 + x^13 + x^11 + 1 */
 80070ee:	4b07      	ldr	r3, [pc, #28]	@ (800710c <lfsr_next+0x40>)
 80070f0:	881a      	ldrh	r2, [r3, #0]
 80070f2:	4b07      	ldr	r3, [pc, #28]	@ (8007110 <lfsr_next+0x44>)
 80070f4:	4053      	eors	r3, r2
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	4b04      	ldr	r3, [pc, #16]	@ (800710c <lfsr_next+0x40>)
 80070fa:	801a      	strh	r2, [r3, #0]
    return lfsr;
 80070fc:	4b03      	ldr	r3, [pc, #12]	@ (800710c <lfsr_next+0x40>)
 80070fe:	881b      	ldrh	r3, [r3, #0]
}
 8007100:	4618      	mov	r0, r3
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr
 800710c:	2000004e 	.word	0x2000004e
 8007110:	ffffb400 	.word	0xffffb400

08007114 <random_rainbow>:


static inline void random_rainbow(uint8_t *r, uint8_t *g, uint8_t *b)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	60f8      	str	r0, [r7, #12]
 800711c:	60b9      	str	r1, [r7, #8]
 800711e:	607a      	str	r2, [r7, #4]
    switch (lfsr_next() % 6) {
 8007120:	f7ff ffd4 	bl	80070cc <lfsr_next>
 8007124:	4603      	mov	r3, r0
 8007126:	461a      	mov	r2, r3
 8007128:	4b2c      	ldr	r3, [pc, #176]	@ (80071dc <random_rainbow+0xc8>)
 800712a:	fba3 1302 	umull	r1, r3, r3, r2
 800712e:	0899      	lsrs	r1, r3, #2
 8007130:	460b      	mov	r3, r1
 8007132:	005b      	lsls	r3, r3, #1
 8007134:	440b      	add	r3, r1
 8007136:	005b      	lsls	r3, r3, #1
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	b29b      	uxth	r3, r3
 800713c:	2b04      	cmp	r3, #4
 800713e:	d83f      	bhi.n	80071c0 <random_rainbow+0xac>
 8007140:	a201      	add	r2, pc, #4	@ (adr r2, 8007148 <random_rainbow+0x34>)
 8007142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007146:	bf00      	nop
 8007148:	0800715d 	.word	0x0800715d
 800714c:	08007171 	.word	0x08007171
 8007150:	08007185 	.word	0x08007185
 8007154:	08007199 	.word	0x08007199
 8007158:	080071ad 	.word	0x080071ad
        case 0: *r = 255; *g = 0;   *b = 0;   break; // rosso
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	22ff      	movs	r2, #255	@ 0xff
 8007160:	701a      	strb	r2, [r3, #0]
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	2200      	movs	r2, #0
 8007166:	701a      	strb	r2, [r3, #0]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	701a      	strb	r2, [r3, #0]
 800716e:	e031      	b.n	80071d4 <random_rainbow+0xc0>
        case 1: *r = 255; *g = 80;  *b = 0;   break; // arancio
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	22ff      	movs	r2, #255	@ 0xff
 8007174:	701a      	strb	r2, [r3, #0]
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	2250      	movs	r2, #80	@ 0x50
 800717a:	701a      	strb	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	701a      	strb	r2, [r3, #0]
 8007182:	e027      	b.n	80071d4 <random_rainbow+0xc0>
        case 2: *r = 255; *g = 255; *b = 0;   break; // giallo
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	22ff      	movs	r2, #255	@ 0xff
 8007188:	701a      	strb	r2, [r3, #0]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	22ff      	movs	r2, #255	@ 0xff
 800718e:	701a      	strb	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	701a      	strb	r2, [r3, #0]
 8007196:	e01d      	b.n	80071d4 <random_rainbow+0xc0>
        case 3: *r = 0;   *g = 255; *b = 0;   break; // verde
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	701a      	strb	r2, [r3, #0]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	22ff      	movs	r2, #255	@ 0xff
 80071a2:	701a      	strb	r2, [r3, #0]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	701a      	strb	r2, [r3, #0]
 80071aa:	e013      	b.n	80071d4 <random_rainbow+0xc0>
        case 4: *r = 0;   *g = 0;   *b = 255; break; // blu
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2200      	movs	r2, #0
 80071b0:	701a      	strb	r2, [r3, #0]
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	2200      	movs	r2, #0
 80071b6:	701a      	strb	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	22ff      	movs	r2, #255	@ 0xff
 80071bc:	701a      	strb	r2, [r3, #0]
 80071be:	e009      	b.n	80071d4 <random_rainbow+0xc0>
        default:*r = 160; *g = 0;   *b = 255; break; // viola
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	22a0      	movs	r2, #160	@ 0xa0
 80071c4:	701a      	strb	r2, [r3, #0]
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	2200      	movs	r2, #0
 80071ca:	701a      	strb	r2, [r3, #0]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	22ff      	movs	r2, #255	@ 0xff
 80071d0:	701a      	strb	r2, [r3, #0]
 80071d2:	bf00      	nop
    }
}
 80071d4:	bf00      	nop
 80071d6:	3710      	adds	r7, #16
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	aaaaaaab 	.word	0xaaaaaaab

080071e0 <scale8>:




static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	4603      	mov	r3, r0
 80071e8:	460a      	mov	r2, r1
 80071ea:	71fb      	strb	r3, [r7, #7]
 80071ec:	4613      	mov	r3, r2
 80071ee:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 80071f0:	79fb      	ldrb	r3, [r7, #7]
 80071f2:	79ba      	ldrb	r2, [r7, #6]
 80071f4:	fb02 f303 	mul.w	r3, r2, r3
 80071f8:	121b      	asrs	r3, r3, #8
 80071fa:	b2db      	uxtb	r3, r3
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	370c      	adds	r7, #12
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <led_stripe_init>:


led_status_t led_stripe_init(led_config_t *cfg){
 8007208:	b5b0      	push	{r4, r5, r7, lr}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]

  if (!cfg) return LED_STRIPE_ERR;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d101      	bne.n	800721a <led_stripe_init+0x12>
 8007216:	2301      	movs	r3, #1
 8007218:	e038      	b.n	800728c <led_stripe_init+0x84>

  g_led_bus.cfg = *cfg;
 800721a:	4a1e      	ldr	r2, [pc, #120]	@ (8007294 <led_stripe_init+0x8c>)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4614      	mov	r4, r2
 8007220:	461d      	mov	r5, r3
 8007222:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007224:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007226:	682b      	ldr	r3, [r5, #0]
 8007228:	6023      	str	r3, [r4, #0]
  g_led_bus.wr_buf_p = 0;
 800722a:	4b1a      	ldr	r3, [pc, #104]	@ (8007294 <led_stripe_init+0x8c>)
 800722c:	2200      	movs	r2, #0
 800722e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  g_led_bus.dirty = 0;
 8007232:	4b18      	ldr	r3, [pc, #96]	@ (8007294 <led_stripe_init+0x8c>)
 8007234:	2200      	movs	r2, #0
 8007236:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  memset(g_led_bus.rgb_arr, 0, sizeof(g_led_bus.rgb_arr));
 800723a:	223f      	movs	r2, #63	@ 0x3f
 800723c:	2100      	movs	r1, #0
 800723e:	4816      	ldr	r0, [pc, #88]	@ (8007298 <led_stripe_init+0x90>)
 8007240:	f00e fa1d 	bl	801567e <memset>
  memset(g_led_bus.wr_buf,  0, sizeof(g_led_bus.wr_buf));
 8007244:	2230      	movs	r2, #48	@ 0x30
 8007246:	2100      	movs	r1, #0
 8007248:	4814      	ldr	r0, [pc, #80]	@ (800729c <led_stripe_init+0x94>)
 800724a:	f00e fa18 	bl	801567e <memset>

  rear_led.bus  = &g_led_bus;
 800724e:	4b14      	ldr	r3, [pc, #80]	@ (80072a0 <led_stripe_init+0x98>)
 8007250:	4a10      	ldr	r2, [pc, #64]	@ (8007294 <led_stripe_init+0x8c>)
 8007252:	601a      	str	r2, [r3, #0]
  rear_led.start = LED_REAR_LED_START;
 8007254:	4b12      	ldr	r3, [pc, #72]	@ (80072a0 <led_stripe_init+0x98>)
 8007256:	2208      	movs	r2, #8
 8007258:	809a      	strh	r2, [r3, #4]
  rear_led.end   = LED_REAR_LED_END;
 800725a:	4b11      	ldr	r3, [pc, #68]	@ (80072a0 <led_stripe_init+0x98>)
 800725c:	2214      	movs	r2, #20
 800725e:	80da      	strh	r2, [r3, #6]
  rear_led.last_animation = IDLE;
 8007260:	4b0f      	ldr	r3, [pc, #60]	@ (80072a0 <led_stripe_init+0x98>)
 8007262:	2200      	movs	r2, #0
 8007264:	721a      	strb	r2, [r3, #8]
  rear_led.step = 0;
 8007266:	4b0e      	ldr	r3, [pc, #56]	@ (80072a0 <led_stripe_init+0x98>)
 8007268:	2200      	movs	r2, #0
 800726a:	815a      	strh	r2, [r3, #10]

  rear_sign.bus  = &g_led_bus;
 800726c:	4b0d      	ldr	r3, [pc, #52]	@ (80072a4 <led_stripe_init+0x9c>)
 800726e:	4a09      	ldr	r2, [pc, #36]	@ (8007294 <led_stripe_init+0x8c>)
 8007270:	601a      	str	r2, [r3, #0]
  rear_sign.start = LED_REAR_SIGN_START;
 8007272:	4b0c      	ldr	r3, [pc, #48]	@ (80072a4 <led_stripe_init+0x9c>)
 8007274:	2200      	movs	r2, #0
 8007276:	809a      	strh	r2, [r3, #4]
  rear_sign.end   = LED_REAR_SIGN_END;
 8007278:	4b0a      	ldr	r3, [pc, #40]	@ (80072a4 <led_stripe_init+0x9c>)
 800727a:	2207      	movs	r2, #7
 800727c:	80da      	strh	r2, [r3, #6]
  rear_sign.last_animation = IDLE;
 800727e:	4b09      	ldr	r3, [pc, #36]	@ (80072a4 <led_stripe_init+0x9c>)
 8007280:	2200      	movs	r2, #0
 8007282:	721a      	strb	r2, [r3, #8]
  rear_sign.step = 0;
 8007284:	4b07      	ldr	r3, [pc, #28]	@ (80072a4 <led_stripe_init+0x9c>)
 8007286:	2200      	movs	r2, #0
 8007288:	815a      	strh	r2, [r3, #10]

  return LED_STRIPE_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3708      	adds	r7, #8
 8007290:	46bd      	mov	sp, r7
 8007292:	bdb0      	pop	{r4, r5, r7, pc}
 8007294:	20001e50 	.word	0x20001e50
 8007298:	20001e64 	.word	0x20001e64
 800729c:	20001ea3 	.word	0x20001ea3
 80072a0:	20001edc 	.word	0x20001edc
 80072a4:	20001ee8 	.word	0x20001ee8

080072a8 <rear_led_step>:

led_status_t rear_led_step(REAR_LED_TYPE animation){
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	4603      	mov	r3, r0
 80072b0:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_led.last_animation){
 80072b6:	4b37      	ldr	r3, [pc, #220]	@ (8007394 <rear_led_step+0xec>)
 80072b8:	7a1b      	ldrb	r3, [r3, #8]
 80072ba:	79fa      	ldrb	r2, [r7, #7]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d005      	beq.n	80072cc <rear_led_step+0x24>
		rear_led.step = 0;
 80072c0:	4b34      	ldr	r3, [pc, #208]	@ (8007394 <rear_led_step+0xec>)
 80072c2:	2200      	movs	r2, #0
 80072c4:	815a      	strh	r2, [r3, #10]
		rear_led.last_animation = animation;
 80072c6:	4a33      	ldr	r2, [pc, #204]	@ (8007394 <rear_led_step+0xec>)
 80072c8:	79fb      	ldrb	r3, [r7, #7]
 80072ca:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 80072cc:	79fb      	ldrb	r3, [r7, #7]
 80072ce:	2b06      	cmp	r3, #6
 80072d0:	d848      	bhi.n	8007364 <rear_led_step+0xbc>
 80072d2:	a201      	add	r2, pc, #4	@ (adr r2, 80072d8 <rear_led_step+0x30>)
 80072d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d8:	080072f5 	.word	0x080072f5
 80072dc:	08007305 	.word	0x08007305
 80072e0:	08007315 	.word	0x08007315
 80072e4:	08007325 	.word	0x08007325
 80072e8:	08007335 	.word	0x08007335
 80072ec:	08007345 	.word	0x08007345
 80072f0:	08007355 	.word	0x08007355
		case IDLE:
			if(rear_led_off() == LED_STRIPE_OK){
 80072f4:	f000 f8b0 	bl	8007458 <rear_led_off>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d137      	bne.n	800736e <rear_led_step+0xc6>
				res = LED_STRIPE_OK;
 80072fe:	2300      	movs	r3, #0
 8007300:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007302:	e034      	b.n	800736e <rear_led_step+0xc6>
		case BACKLIGHTS:
			if(rear_led_anim_backlights() == LED_STRIPE_OK){
 8007304:	f000 f950 	bl	80075a8 <rear_led_anim_backlights>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d131      	bne.n	8007372 <rear_led_step+0xca>
				res = LED_STRIPE_OK;
 800730e:	2300      	movs	r3, #0
 8007310:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007312:	e02e      	b.n	8007372 <rear_led_step+0xca>
		case  BRAKING_LIGHT:
			if(rear_led_anim_stop() == LED_STRIPE_OK){
 8007314:	f000 f920 	bl	8007558 <rear_led_anim_stop>
 8007318:	4603      	mov	r3, r0
 800731a:	2b00      	cmp	r3, #0
 800731c:	d12b      	bne.n	8007376 <rear_led_step+0xce>
				res = LED_STRIPE_OK;
 800731e:	2300      	movs	r3, #0
 8007320:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007322:	e028      	b.n	8007376 <rear_led_step+0xce>
		case  BACKWARD_LIGHTS:
			if(rear_led_anim_backward() == LED_STRIPE_OK){
 8007324:	f000 faf0 	bl	8007908 <rear_led_anim_backward>
 8007328:	4603      	mov	r3, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	d125      	bne.n	800737a <rear_led_step+0xd2>
				res = LED_STRIPE_OK;
 800732e:	2300      	movs	r3, #0
 8007330:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007332:	e022      	b.n	800737a <rear_led_step+0xd2>
		case  ARROW_LEFT:
			if(rear_led_anim_arrow_left() == LED_STRIPE_OK){
 8007334:	f000 fa3c 	bl	80077b0 <rear_led_anim_arrow_left>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d11f      	bne.n	800737e <rear_led_step+0xd6>
				res = LED_STRIPE_OK;
 800733e:	2300      	movs	r3, #0
 8007340:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007342:	e01c      	b.n	800737e <rear_led_step+0xd6>
		case  ARROW_RIGHT:
			if(rear_led_anim_arrow_right() == LED_STRIPE_OK){
 8007344:	f000 f988 	bl	8007658 <rear_led_anim_arrow_right>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d119      	bne.n	8007382 <rear_led_step+0xda>
				res = LED_STRIPE_OK;
 800734e:	2300      	movs	r3, #0
 8007350:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007352:	e016      	b.n	8007382 <rear_led_step+0xda>

		case SPECIAL_LIGHTS:
			if(rear_led_special_lights() == LED_STRIPE_OK){
 8007354:	f000 f8d0 	bl	80074f8 <rear_led_special_lights>
 8007358:	4603      	mov	r3, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d113      	bne.n	8007386 <rear_led_step+0xde>
				res = LED_STRIPE_OK;
 800735e:	2300      	movs	r3, #0
 8007360:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007362:	e010      	b.n	8007386 <rear_led_step+0xde>
			
		default:
			rear_led_off();
 8007364:	f000 f878 	bl	8007458 <rear_led_off>
			res = LED_STRIPE_ERR;
 8007368:	2301      	movs	r3, #1
 800736a:	73fb      	strb	r3, [r7, #15]
			break;
 800736c:	e00c      	b.n	8007388 <rear_led_step+0xe0>
			break;
 800736e:	bf00      	nop
 8007370:	e00a      	b.n	8007388 <rear_led_step+0xe0>
			break;
 8007372:	bf00      	nop
 8007374:	e008      	b.n	8007388 <rear_led_step+0xe0>
			break;
 8007376:	bf00      	nop
 8007378:	e006      	b.n	8007388 <rear_led_step+0xe0>
			break;
 800737a:	bf00      	nop
 800737c:	e004      	b.n	8007388 <rear_led_step+0xe0>
			break;
 800737e:	bf00      	nop
 8007380:	e002      	b.n	8007388 <rear_led_step+0xe0>
			break;
 8007382:	bf00      	nop
 8007384:	e000      	b.n	8007388 <rear_led_step+0xe0>
			break;
 8007386:	bf00      	nop

	}
	return res;
 8007388:	7bfb      	ldrb	r3, [r7, #15]
}
 800738a:	4618      	mov	r0, r3
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	20001edc 	.word	0x20001edc

08007398 <rear_sign_step>:



led_status_t rear_sign_step(REAR_SIGN_TYPE animation){
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	4603      	mov	r3, r0
 80073a0:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_sign.last_animation){
 80073a6:	4b2b      	ldr	r3, [pc, #172]	@ (8007454 <rear_sign_step+0xbc>)
 80073a8:	7a1b      	ldrb	r3, [r3, #8]
 80073aa:	79fa      	ldrb	r2, [r7, #7]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d005      	beq.n	80073bc <rear_sign_step+0x24>
		rear_sign.step = 0;
 80073b0:	4b28      	ldr	r3, [pc, #160]	@ (8007454 <rear_sign_step+0xbc>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	815a      	strh	r2, [r3, #10]
		rear_sign.last_animation = animation;
 80073b6:	4a27      	ldr	r2, [pc, #156]	@ (8007454 <rear_sign_step+0xbc>)
 80073b8:	79fb      	ldrb	r3, [r7, #7]
 80073ba:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 80073bc:	79fb      	ldrb	r3, [r7, #7]
 80073be:	2b04      	cmp	r3, #4
 80073c0:	d834      	bhi.n	800742c <rear_sign_step+0x94>
 80073c2:	a201      	add	r2, pc, #4	@ (adr r2, 80073c8 <rear_sign_step+0x30>)
 80073c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c8:	080073dd 	.word	0x080073dd
 80073cc:	080073ed 	.word	0x080073ed
 80073d0:	080073fd 	.word	0x080073fd
 80073d4:	0800740d 	.word	0x0800740d
 80073d8:	0800741d 	.word	0x0800741d
		case SIGN_OFF:
			if(rear_sign_off() == LED_STRIPE_OK){
 80073dc:	f000 f864 	bl	80074a8 <rear_sign_off>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d127      	bne.n	8007436 <rear_sign_step+0x9e>
				res = LED_STRIPE_OK;
 80073e6:	2300      	movs	r3, #0
 80073e8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80073ea:	e024      	b.n	8007436 <rear_sign_step+0x9e>
		case SIGN_WHITE:
			if(rear_sign_white() == LED_STRIPE_OK){
 80073ec:	f000 fab4 	bl	8007958 <rear_sign_white>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d121      	bne.n	800743a <rear_sign_step+0xa2>
				res = LED_STRIPE_OK;
 80073f6:	2300      	movs	r3, #0
 80073f8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80073fa:	e01e      	b.n	800743a <rear_sign_step+0xa2>
		case SIGN_GREEN:
			if(rear_sign_green() == LED_STRIPE_OK){
 80073fc:	f000 fafc 	bl	80079f8 <rear_sign_green>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d11b      	bne.n	800743e <rear_sign_step+0xa6>
				res = LED_STRIPE_OK;
 8007406:	2300      	movs	r3, #0
 8007408:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800740a:	e018      	b.n	800743e <rear_sign_step+0xa6>
		case SIGN_ORANGE:
			if(rear_sign_orange() == LED_STRIPE_OK){
 800740c:	f000 fb1c 	bl	8007a48 <rear_sign_orange>
 8007410:	4603      	mov	r3, r0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d115      	bne.n	8007442 <rear_sign_step+0xaa>
				res = LED_STRIPE_OK;
 8007416:	2300      	movs	r3, #0
 8007418:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800741a:	e012      	b.n	8007442 <rear_sign_step+0xaa>
		case SIGN_RED:
			if(rear_sign_red() == LED_STRIPE_OK){
 800741c:	f000 fac4 	bl	80079a8 <rear_sign_red>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d10f      	bne.n	8007446 <rear_sign_step+0xae>
				res = LED_STRIPE_OK;
 8007426:	2300      	movs	r3, #0
 8007428:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800742a:	e00c      	b.n	8007446 <rear_sign_step+0xae>
		default:
			rear_sign_off();
 800742c:	f000 f83c 	bl	80074a8 <rear_sign_off>
			res = LED_STRIPE_ERR;
 8007430:	2301      	movs	r3, #1
 8007432:	73fb      	strb	r3, [r7, #15]
			break;
 8007434:	e008      	b.n	8007448 <rear_sign_step+0xb0>
			break;
 8007436:	bf00      	nop
 8007438:	e006      	b.n	8007448 <rear_sign_step+0xb0>
			break;
 800743a:	bf00      	nop
 800743c:	e004      	b.n	8007448 <rear_sign_step+0xb0>
			break;
 800743e:	bf00      	nop
 8007440:	e002      	b.n	8007448 <rear_sign_step+0xb0>
			break;
 8007442:	bf00      	nop
 8007444:	e000      	b.n	8007448 <rear_sign_step+0xb0>
			break;
 8007446:	bf00      	nop

	}
	return res;
 8007448:	7bfb      	ldrb	r3, [r7, #15]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3710      	adds	r7, #16
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	20001ee8 	.word	0x20001ee8

08007458 <rear_led_off>:

static led_status_t rear_led_off(void)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 800745e:	4b10      	ldr	r3, [pc, #64]	@ (80074a0 <rear_led_off+0x48>)
 8007460:	895b      	ldrh	r3, [r3, #10]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d001      	beq.n	800746a <rear_led_off+0x12>
 8007466:	2300      	movs	r3, #0
 8007468:	e016      	b.n	8007498 <rear_led_off+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 800746a:	4b0d      	ldr	r3, [pc, #52]	@ (80074a0 <rear_led_off+0x48>)
 800746c:	8898      	ldrh	r0, [r3, #4]
 800746e:	4b0c      	ldr	r3, [pc, #48]	@ (80074a0 <rear_led_off+0x48>)
 8007470:	88d9      	ldrh	r1, [r3, #6]
 8007472:	2300      	movs	r3, #0
 8007474:	9300      	str	r3, [sp, #0]
 8007476:	2300      	movs	r3, #0
 8007478:	2200      	movs	r2, #0
 800747a:	f000 fb4b 	bl	8007b14 <led_set_RGB_range>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <rear_led_off+0x30>
        return LED_STRIPE_ERR;
 8007484:	2301      	movs	r3, #1
 8007486:	e007      	b.n	8007498 <rear_led_off+0x40>

    g_led_bus.dirty = 1;
 8007488:	4b06      	ldr	r3, [pc, #24]	@ (80074a4 <rear_led_off+0x4c>)
 800748a:	2201      	movs	r2, #1
 800748c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007490:	4b03      	ldr	r3, [pc, #12]	@ (80074a0 <rear_led_off+0x48>)
 8007492:	2201      	movs	r2, #1
 8007494:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007496:	2300      	movs	r3, #0
}
 8007498:	4618      	mov	r0, r3
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	20001edc 	.word	0x20001edc
 80074a4:	20001e50 	.word	0x20001e50

080074a8 <rear_sign_off>:



static led_status_t rear_sign_off(void)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80074ae:	4b10      	ldr	r3, [pc, #64]	@ (80074f0 <rear_sign_off+0x48>)
 80074b0:	895b      	ldrh	r3, [r3, #10]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d001      	beq.n	80074ba <rear_sign_off+0x12>
 80074b6:	2300      	movs	r3, #0
 80074b8:	e016      	b.n	80074e8 <rear_sign_off+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 0, 0) != LED_STRIPE_OK)
 80074ba:	4b0d      	ldr	r3, [pc, #52]	@ (80074f0 <rear_sign_off+0x48>)
 80074bc:	8898      	ldrh	r0, [r3, #4]
 80074be:	4b0c      	ldr	r3, [pc, #48]	@ (80074f0 <rear_sign_off+0x48>)
 80074c0:	88d9      	ldrh	r1, [r3, #6]
 80074c2:	2300      	movs	r3, #0
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	2300      	movs	r3, #0
 80074c8:	2200      	movs	r2, #0
 80074ca:	f000 fb23 	bl	8007b14 <led_set_RGB_range>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d001      	beq.n	80074d8 <rear_sign_off+0x30>
        return LED_STRIPE_ERR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e007      	b.n	80074e8 <rear_sign_off+0x40>

    g_led_bus.dirty = 1;
 80074d8:	4b06      	ldr	r3, [pc, #24]	@ (80074f4 <rear_sign_off+0x4c>)
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 80074e0:	4b03      	ldr	r3, [pc, #12]	@ (80074f0 <rear_sign_off+0x48>)
 80074e2:	2201      	movs	r2, #1
 80074e4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	20001ee8 	.word	0x20001ee8
 80074f4:	20001e50 	.word	0x20001e50

080074f8 <rear_led_special_lights>:


static led_status_t rear_led_special_lights(void)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
    const uint16_t start = rear_led.start;
 80074fe:	4b14      	ldr	r3, [pc, #80]	@ (8007550 <rear_led_special_lights+0x58>)
 8007500:	889b      	ldrh	r3, [r3, #4]
 8007502:	81bb      	strh	r3, [r7, #12]
    const uint16_t end   = rear_led.end;
 8007504:	4b12      	ldr	r3, [pc, #72]	@ (8007550 <rear_led_special_lights+0x58>)
 8007506:	88db      	ldrh	r3, [r3, #6]
 8007508:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = start; i <= end; i++) {
 800750a:	89bb      	ldrh	r3, [r7, #12]
 800750c:	81fb      	strh	r3, [r7, #14]
 800750e:	e011      	b.n	8007534 <rear_led_special_lights+0x3c>

        uint8_t r, g, b;
        random_rainbow(&r, &g, &b);
 8007510:	1dfa      	adds	r2, r7, #7
 8007512:	f107 0108 	add.w	r1, r7, #8
 8007516:	f107 0309 	add.w	r3, r7, #9
 800751a:	4618      	mov	r0, r3
 800751c:	f7ff fdfa 	bl	8007114 <random_rainbow>

        led_set_RGB((uint8_t)i, r, g, b);
 8007520:	89fb      	ldrh	r3, [r7, #14]
 8007522:	b2d8      	uxtb	r0, r3
 8007524:	7a79      	ldrb	r1, [r7, #9]
 8007526:	7a3a      	ldrb	r2, [r7, #8]
 8007528:	79fb      	ldrb	r3, [r7, #7]
 800752a:	f000 fab5 	bl	8007a98 <led_set_RGB>
    for (uint16_t i = start; i <= end; i++) {
 800752e:	89fb      	ldrh	r3, [r7, #14]
 8007530:	3301      	adds	r3, #1
 8007532:	81fb      	strh	r3, [r7, #14]
 8007534:	89fa      	ldrh	r2, [r7, #14]
 8007536:	897b      	ldrh	r3, [r7, #10]
 8007538:	429a      	cmp	r2, r3
 800753a:	d9e9      	bls.n	8007510 <rear_led_special_lights+0x18>
    }

    g_led_bus.dirty = 1;
 800753c:	4b05      	ldr	r3, [pc, #20]	@ (8007554 <rear_led_special_lights+0x5c>)
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    return LED_STRIPE_OK;
 8007544:	2300      	movs	r3, #0
}
 8007546:	4618      	mov	r0, r3
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	20001edc 	.word	0x20001edc
 8007554:	20001e50 	.word	0x20001e50

08007558 <rear_led_anim_stop>:


static led_status_t rear_led_anim_stop(void)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 800755e:	4b10      	ldr	r3, [pc, #64]	@ (80075a0 <rear_led_anim_stop+0x48>)
 8007560:	895b      	ldrh	r3, [r3, #10]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <rear_led_anim_stop+0x12>
 8007566:	2300      	movs	r3, #0
 8007568:	e016      	b.n	8007598 <rear_led_anim_stop+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 0, 0) != LED_STRIPE_OK)
 800756a:	4b0d      	ldr	r3, [pc, #52]	@ (80075a0 <rear_led_anim_stop+0x48>)
 800756c:	8898      	ldrh	r0, [r3, #4]
 800756e:	4b0c      	ldr	r3, [pc, #48]	@ (80075a0 <rear_led_anim_stop+0x48>)
 8007570:	88d9      	ldrh	r1, [r3, #6]
 8007572:	2300      	movs	r3, #0
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	2300      	movs	r3, #0
 8007578:	22ff      	movs	r2, #255	@ 0xff
 800757a:	f000 facb 	bl	8007b14 <led_set_RGB_range>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d001      	beq.n	8007588 <rear_led_anim_stop+0x30>
        return LED_STRIPE_ERR;
 8007584:	2301      	movs	r3, #1
 8007586:	e007      	b.n	8007598 <rear_led_anim_stop+0x40>

    g_led_bus.dirty = 1;
 8007588:	4b06      	ldr	r3, [pc, #24]	@ (80075a4 <rear_led_anim_stop+0x4c>)
 800758a:	2201      	movs	r2, #1
 800758c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007590:	4b03      	ldr	r3, [pc, #12]	@ (80075a0 <rear_led_anim_stop+0x48>)
 8007592:	2201      	movs	r2, #1
 8007594:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	20001edc 	.word	0x20001edc
 80075a4:	20001e50 	.word	0x20001e50

080075a8 <rear_led_anim_backlights>:


static led_status_t rear_led_anim_backlights(void)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 80075ae:	4b28      	ldr	r3, [pc, #160]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075b0:	895b      	ldrh	r3, [r3, #10]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d001      	beq.n	80075ba <rear_led_anim_backlights+0x12>
 80075b6:	2300      	movs	r3, #0
 80075b8:	e045      	b.n	8007646 <rear_led_anim_backlights+0x9e>

    // spegni solo il range rear_led
    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 80075ba:	4b25      	ldr	r3, [pc, #148]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075bc:	8898      	ldrh	r0, [r3, #4]
 80075be:	4b24      	ldr	r3, [pc, #144]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075c0:	88d9      	ldrh	r1, [r3, #6]
 80075c2:	2300      	movs	r3, #0
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	2300      	movs	r3, #0
 80075c8:	2200      	movs	r2, #0
 80075ca:	f000 faa3 	bl	8007b14 <led_set_RGB_range>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d001      	beq.n	80075d8 <rear_led_anim_backlights+0x30>
        return LED_STRIPE_ERR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e036      	b.n	8007646 <rear_led_anim_backlights+0x9e>

    uint16_t len = rear_led.end - rear_led.start + 1;
 80075d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075da:	88da      	ldrh	r2, [r3, #6]
 80075dc:	4b1c      	ldr	r3, [pc, #112]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075de:	889b      	ldrh	r3, [r3, #4]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3301      	adds	r3, #1
 80075e6:	80bb      	strh	r3, [r7, #4]
    uint16_t k = (len < 4) ? len : 4;
 80075e8:	88bb      	ldrh	r3, [r7, #4]
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	bf28      	it	cs
 80075ee:	2304      	movcs	r3, #4
 80075f0:	807b      	strh	r3, [r7, #2]

    for (uint16_t i = 0; i < k; i++) {
 80075f2:	2300      	movs	r3, #0
 80075f4:	80fb      	strh	r3, [r7, #6]
 80075f6:	e01a      	b.n	800762e <rear_led_anim_backlights+0x86>
        led_set_RGB((uint8_t)(rear_led.start + i), 100, 0, 0);
 80075f8:	4b15      	ldr	r3, [pc, #84]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075fa:	889b      	ldrh	r3, [r3, #4]
 80075fc:	b2da      	uxtb	r2, r3
 80075fe:	88fb      	ldrh	r3, [r7, #6]
 8007600:	b2db      	uxtb	r3, r3
 8007602:	4413      	add	r3, r2
 8007604:	b2d8      	uxtb	r0, r3
 8007606:	2300      	movs	r3, #0
 8007608:	2200      	movs	r2, #0
 800760a:	2164      	movs	r1, #100	@ 0x64
 800760c:	f000 fa44 	bl	8007a98 <led_set_RGB>
        led_set_RGB((uint8_t)(rear_led.end - i),   100, 0, 0);
 8007610:	4b0f      	ldr	r3, [pc, #60]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 8007612:	88db      	ldrh	r3, [r3, #6]
 8007614:	b2da      	uxtb	r2, r3
 8007616:	88fb      	ldrh	r3, [r7, #6]
 8007618:	b2db      	uxtb	r3, r3
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	b2d8      	uxtb	r0, r3
 800761e:	2300      	movs	r3, #0
 8007620:	2200      	movs	r2, #0
 8007622:	2164      	movs	r1, #100	@ 0x64
 8007624:	f000 fa38 	bl	8007a98 <led_set_RGB>
    for (uint16_t i = 0; i < k; i++) {
 8007628:	88fb      	ldrh	r3, [r7, #6]
 800762a:	3301      	adds	r3, #1
 800762c:	80fb      	strh	r3, [r7, #6]
 800762e:	88fa      	ldrh	r2, [r7, #6]
 8007630:	887b      	ldrh	r3, [r7, #2]
 8007632:	429a      	cmp	r2, r3
 8007634:	d3e0      	bcc.n	80075f8 <rear_led_anim_backlights+0x50>
    }

    g_led_bus.dirty = 1;
 8007636:	4b07      	ldr	r3, [pc, #28]	@ (8007654 <rear_led_anim_backlights+0xac>)
 8007638:	2201      	movs	r2, #1
 800763a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 800763e:	4b04      	ldr	r3, [pc, #16]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 8007640:	2201      	movs	r2, #1
 8007642:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3708      	adds	r7, #8
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	20001edc 	.word	0x20001edc
 8007654:	20001e50 	.word	0x20001e50

08007658 <rear_led_anim_arrow_right>:



static led_status_t rear_led_anim_arrow_right(void)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b088      	sub	sp, #32
 800765c:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 800765e:	23ff      	movs	r3, #255	@ 0xff
 8007660:	74fb      	strb	r3, [r7, #19]
 8007662:	2350      	movs	r3, #80	@ 0x50
 8007664:	74bb      	strb	r3, [r7, #18]
 8007666:	2300      	movs	r3, #0
 8007668:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 800766a:	4b4f      	ldr	r3, [pc, #316]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 800766c:	889b      	ldrh	r3, [r3, #4]
 800766e:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8007670:	4b4d      	ldr	r3, [pc, #308]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 8007672:	88db      	ldrh	r3, [r3, #6]
 8007674:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 8007676:	89ba      	ldrh	r2, [r7, #12]
 8007678:	89fb      	ldrh	r3, [r7, #14]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	b29b      	uxth	r3, r3
 800767e:	3301      	adds	r3, #1
 8007680:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8007682:	897b      	ldrh	r3, [r7, #10]
 8007684:	3b01      	subs	r3, #1
 8007686:	0fda      	lsrs	r2, r3, #31
 8007688:	4413      	add	r3, r2
 800768a:	105b      	asrs	r3, r3, #1
 800768c:	b29a      	uxth	r2, r3
 800768e:	89fb      	ldrh	r3, [r7, #14]
 8007690:	4413      	add	r3, r2
 8007692:	813b      	strh	r3, [r7, #8]

    const uint16_t left_len   = (uint16_t)(mid - full_start + 1);     /* numero LED met sinistra */
 8007694:	893a      	ldrh	r2, [r7, #8]
 8007696:	89fb      	ldrh	r3, [r7, #14]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	b29b      	uxth	r3, r3
 800769c:	3301      	adds	r3, #1
 800769e:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = left_len;
 80076a0:	88fb      	ldrh	r3, [r7, #6]
 80076a2:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 80076a4:	88bb      	ldrh	r3, [r7, #4]
 80076a6:	330a      	adds	r3, #10
 80076a8:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 80076aa:	4b3f      	ldr	r3, [pc, #252]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 80076ac:	895b      	ldrh	r3, [r3, #10]
 80076ae:	2b04      	cmp	r3, #4
 80076b0:	d810      	bhi.n	80076d4 <rear_led_anim_arrow_right+0x7c>
        if (rear_led.step == 0) {
 80076b2:	4b3d      	ldr	r3, [pc, #244]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 80076b4:	895b      	ldrh	r3, [r3, #10]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d165      	bne.n	8007786 <rear_led_anim_arrow_right+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);          /* spegni tutto il segmento */
 80076ba:	89b9      	ldrh	r1, [r7, #12]
 80076bc:	89f8      	ldrh	r0, [r7, #14]
 80076be:	2300      	movs	r3, #0
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	2300      	movs	r3, #0
 80076c4:	2200      	movs	r2, #0
 80076c6:	f000 fa25 	bl	8007b14 <led_set_RGB_range>
            g_led_bus.dirty = 1;
 80076ca:	4b38      	ldr	r3, [pc, #224]	@ (80077ac <rear_led_anim_arrow_right+0x154>)
 80076cc:	2201      	movs	r2, #1
 80076ce:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 80076d2:	e058      	b.n	8007786 <rear_led_anim_arrow_right+0x12e>
        }
    }
    /* 2) FILL: centro -> sinistra (parte da mid) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 80076d4:	4b34      	ldr	r3, [pc, #208]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 80076d6:	895a      	ldrh	r2, [r3, #10]
 80076d8:	88bb      	ldrh	r3, [r7, #4]
 80076da:	3305      	adds	r3, #5
 80076dc:	b29b      	uxth	r3, r3
 80076de:	429a      	cmp	r2, r3
 80076e0:	d229      	bcs.n	8007736 <rear_led_anim_arrow_right+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..left_len */
 80076e2:	4b31      	ldr	r3, [pc, #196]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 80076e4:	895b      	ldrh	r3, [r3, #10]
 80076e6:	3b04      	subs	r3, #4
 80076e8:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 80076ea:	89b9      	ldrh	r1, [r7, #12]
 80076ec:	89f8      	ldrh	r0, [r7, #14]
 80076ee:	2300      	movs	r3, #0
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	2300      	movs	r3, #0
 80076f4:	2200      	movs	r2, #0
 80076f6:	f000 fa0d 	bl	8007b14 <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 80076fa:	2300      	movs	r3, #0
 80076fc:	82fb      	strh	r3, [r7, #22]
 80076fe:	e00d      	b.n	800771c <rear_led_anim_arrow_right+0xc4>
            led_set_RGB((uint8_t)(mid - i), r, g, b);
 8007700:	893b      	ldrh	r3, [r7, #8]
 8007702:	b2da      	uxtb	r2, r3
 8007704:	8afb      	ldrh	r3, [r7, #22]
 8007706:	b2db      	uxtb	r3, r3
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	b2d8      	uxtb	r0, r3
 800770c:	7c7b      	ldrb	r3, [r7, #17]
 800770e:	7cba      	ldrb	r2, [r7, #18]
 8007710:	7cf9      	ldrb	r1, [r7, #19]
 8007712:	f000 f9c1 	bl	8007a98 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8007716:	8afb      	ldrh	r3, [r7, #22]
 8007718:	3301      	adds	r3, #1
 800771a:	82fb      	strh	r3, [r7, #22]
 800771c:	8afa      	ldrh	r2, [r7, #22]
 800771e:	883b      	ldrh	r3, [r7, #0]
 8007720:	429a      	cmp	r2, r3
 8007722:	d203      	bcs.n	800772c <rear_led_anim_arrow_right+0xd4>
 8007724:	8afa      	ldrh	r2, [r7, #22]
 8007726:	88fb      	ldrh	r3, [r7, #6]
 8007728:	429a      	cmp	r2, r3
 800772a:	d3e9      	bcc.n	8007700 <rear_led_anim_arrow_right+0xa8>
        }
        g_led_bus.dirty = 1;
 800772c:	4b1f      	ldr	r3, [pc, #124]	@ (80077ac <rear_led_anim_arrow_right+0x154>)
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8007734:	e027      	b.n	8007786 <rear_led_anim_arrow_right+0x12e>
    }
    /* 3) ON (FULL): met sinistra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8007736:	4b1c      	ldr	r3, [pc, #112]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 8007738:	895a      	ldrh	r2, [r3, #10]
 800773a:	88bb      	ldrh	r3, [r7, #4]
 800773c:	3305      	adds	r3, #5
 800773e:	b29b      	uxth	r3, r3
 8007740:	429a      	cmp	r2, r3
 8007742:	d120      	bne.n	8007786 <rear_led_anim_arrow_right+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8007744:	89b9      	ldrh	r1, [r7, #12]
 8007746:	89f8      	ldrh	r0, [r7, #14]
 8007748:	2300      	movs	r3, #0
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	2300      	movs	r3, #0
 800774e:	2200      	movs	r2, #0
 8007750:	f000 f9e0 	bl	8007b14 <led_set_RGB_range>
            for (uint16_t i = 0; i < left_len; i++) {
 8007754:	2300      	movs	r3, #0
 8007756:	82bb      	strh	r3, [r7, #20]
 8007758:	e00d      	b.n	8007776 <rear_led_anim_arrow_right+0x11e>
                led_set_RGB((uint8_t)(mid - i), r, g, b);
 800775a:	893b      	ldrh	r3, [r7, #8]
 800775c:	b2da      	uxtb	r2, r3
 800775e:	8abb      	ldrh	r3, [r7, #20]
 8007760:	b2db      	uxtb	r3, r3
 8007762:	1ad3      	subs	r3, r2, r3
 8007764:	b2d8      	uxtb	r0, r3
 8007766:	7c7b      	ldrb	r3, [r7, #17]
 8007768:	7cba      	ldrb	r2, [r7, #18]
 800776a:	7cf9      	ldrb	r1, [r7, #19]
 800776c:	f000 f994 	bl	8007a98 <led_set_RGB>
            for (uint16_t i = 0; i < left_len; i++) {
 8007770:	8abb      	ldrh	r3, [r7, #20]
 8007772:	3301      	adds	r3, #1
 8007774:	82bb      	strh	r3, [r7, #20]
 8007776:	8aba      	ldrh	r2, [r7, #20]
 8007778:	88fb      	ldrh	r3, [r7, #6]
 800777a:	429a      	cmp	r2, r3
 800777c:	d3ed      	bcc.n	800775a <rear_led_anim_arrow_right+0x102>
            }
            g_led_bus.dirty = 1;
 800777e:	4b0b      	ldr	r3, [pc, #44]	@ (80077ac <rear_led_anim_arrow_right+0x154>)
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 8007786:	4b08      	ldr	r3, [pc, #32]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 8007788:	895b      	ldrh	r3, [r3, #10]
 800778a:	3301      	adds	r3, #1
 800778c:	887a      	ldrh	r2, [r7, #2]
 800778e:	fb93 f1f2 	sdiv	r1, r3, r2
 8007792:	fb01 f202 	mul.w	r2, r1, r2
 8007796:	1a9b      	subs	r3, r3, r2
 8007798:	b29a      	uxth	r2, r3
 800779a:	4b03      	ldr	r3, [pc, #12]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 800779c:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3718      	adds	r7, #24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	20001edc 	.word	0x20001edc
 80077ac:	20001e50 	.word	0x20001e50

080077b0 <rear_led_anim_arrow_left>:

static led_status_t rear_led_anim_arrow_left(void)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b088      	sub	sp, #32
 80077b4:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 80077b6:	23ff      	movs	r3, #255	@ 0xff
 80077b8:	74fb      	strb	r3, [r7, #19]
 80077ba:	2350      	movs	r3, #80	@ 0x50
 80077bc:	74bb      	strb	r3, [r7, #18]
 80077be:	2300      	movs	r3, #0
 80077c0:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 80077c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 80077c4:	889b      	ldrh	r3, [r3, #4]
 80077c6:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 80077c8:	4b4d      	ldr	r3, [pc, #308]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 80077ca:	88db      	ldrh	r3, [r3, #6]
 80077cc:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 80077ce:	89ba      	ldrh	r2, [r7, #12]
 80077d0:	89fb      	ldrh	r3, [r7, #14]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	3301      	adds	r3, #1
 80077d8:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 80077da:	897b      	ldrh	r3, [r7, #10]
 80077dc:	3b01      	subs	r3, #1
 80077de:	0fda      	lsrs	r2, r3, #31
 80077e0:	4413      	add	r3, r2
 80077e2:	105b      	asrs	r3, r3, #1
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	89fb      	ldrh	r3, [r7, #14]
 80077e8:	4413      	add	r3, r2
 80077ea:	813b      	strh	r3, [r7, #8]

    const uint16_t right_len  = (uint16_t)(full_end - mid + 1);
 80077ec:	89ba      	ldrh	r2, [r7, #12]
 80077ee:	893b      	ldrh	r3, [r7, #8]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	3301      	adds	r3, #1
 80077f6:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = right_len;
 80077f8:	88fb      	ldrh	r3, [r7, #6]
 80077fa:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 80077fc:	88bb      	ldrh	r3, [r7, #4]
 80077fe:	330a      	adds	r3, #10
 8007800:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 8007802:	4b3f      	ldr	r3, [pc, #252]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 8007804:	895b      	ldrh	r3, [r3, #10]
 8007806:	2b04      	cmp	r3, #4
 8007808:	d810      	bhi.n	800782c <rear_led_anim_arrow_left+0x7c>
        if (rear_led.step == 0) {
 800780a:	4b3d      	ldr	r3, [pc, #244]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 800780c:	895b      	ldrh	r3, [r3, #10]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d165      	bne.n	80078de <rear_led_anim_arrow_left+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8007812:	89b9      	ldrh	r1, [r7, #12]
 8007814:	89f8      	ldrh	r0, [r7, #14]
 8007816:	2300      	movs	r3, #0
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	2300      	movs	r3, #0
 800781c:	2200      	movs	r2, #0
 800781e:	f000 f979 	bl	8007b14 <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8007822:	4b38      	ldr	r3, [pc, #224]	@ (8007904 <rear_led_anim_arrow_left+0x154>)
 8007824:	2201      	movs	r2, #1
 8007826:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 800782a:	e058      	b.n	80078de <rear_led_anim_arrow_left+0x12e>
        }
    }
    /* 2) FILL: centro -> destra (parte da right_start = mid+1) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 800782c:	4b34      	ldr	r3, [pc, #208]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 800782e:	895a      	ldrh	r2, [r3, #10]
 8007830:	88bb      	ldrh	r3, [r7, #4]
 8007832:	3305      	adds	r3, #5
 8007834:	b29b      	uxth	r3, r3
 8007836:	429a      	cmp	r2, r3
 8007838:	d229      	bcs.n	800788e <rear_led_anim_arrow_left+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..right_len */
 800783a:	4b31      	ldr	r3, [pc, #196]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 800783c:	895b      	ldrh	r3, [r3, #10]
 800783e:	3b04      	subs	r3, #4
 8007840:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8007842:	89b9      	ldrh	r1, [r7, #12]
 8007844:	89f8      	ldrh	r0, [r7, #14]
 8007846:	2300      	movs	r3, #0
 8007848:	9300      	str	r3, [sp, #0]
 800784a:	2300      	movs	r3, #0
 800784c:	2200      	movs	r2, #0
 800784e:	f000 f961 	bl	8007b14 <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 8007852:	2300      	movs	r3, #0
 8007854:	82fb      	strh	r3, [r7, #22]
 8007856:	e00d      	b.n	8007874 <rear_led_anim_arrow_left+0xc4>
            led_set_RGB((uint8_t)(mid + i), r, g, b);
 8007858:	893b      	ldrh	r3, [r7, #8]
 800785a:	b2da      	uxtb	r2, r3
 800785c:	8afb      	ldrh	r3, [r7, #22]
 800785e:	b2db      	uxtb	r3, r3
 8007860:	4413      	add	r3, r2
 8007862:	b2d8      	uxtb	r0, r3
 8007864:	7c7b      	ldrb	r3, [r7, #17]
 8007866:	7cba      	ldrb	r2, [r7, #18]
 8007868:	7cf9      	ldrb	r1, [r7, #19]
 800786a:	f000 f915 	bl	8007a98 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 800786e:	8afb      	ldrh	r3, [r7, #22]
 8007870:	3301      	adds	r3, #1
 8007872:	82fb      	strh	r3, [r7, #22]
 8007874:	8afa      	ldrh	r2, [r7, #22]
 8007876:	883b      	ldrh	r3, [r7, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d203      	bcs.n	8007884 <rear_led_anim_arrow_left+0xd4>
 800787c:	8afa      	ldrh	r2, [r7, #22]
 800787e:	88fb      	ldrh	r3, [r7, #6]
 8007880:	429a      	cmp	r2, r3
 8007882:	d3e9      	bcc.n	8007858 <rear_led_anim_arrow_left+0xa8>
        }
        g_led_bus.dirty = 1;
 8007884:	4b1f      	ldr	r3, [pc, #124]	@ (8007904 <rear_led_anim_arrow_left+0x154>)
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 800788c:	e027      	b.n	80078de <rear_led_anim_arrow_left+0x12e>
    }
    /* 3) ON (FULL): met destra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 800788e:	4b1c      	ldr	r3, [pc, #112]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 8007890:	895a      	ldrh	r2, [r3, #10]
 8007892:	88bb      	ldrh	r3, [r7, #4]
 8007894:	3305      	adds	r3, #5
 8007896:	b29b      	uxth	r3, r3
 8007898:	429a      	cmp	r2, r3
 800789a:	d120      	bne.n	80078de <rear_led_anim_arrow_left+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 800789c:	89b9      	ldrh	r1, [r7, #12]
 800789e:	89f8      	ldrh	r0, [r7, #14]
 80078a0:	2300      	movs	r3, #0
 80078a2:	9300      	str	r3, [sp, #0]
 80078a4:	2300      	movs	r3, #0
 80078a6:	2200      	movs	r2, #0
 80078a8:	f000 f934 	bl	8007b14 <led_set_RGB_range>
            for (uint16_t i = 0; i < right_len; i++) {
 80078ac:	2300      	movs	r3, #0
 80078ae:	82bb      	strh	r3, [r7, #20]
 80078b0:	e00d      	b.n	80078ce <rear_led_anim_arrow_left+0x11e>
                led_set_RGB((uint8_t)(mid + i), r, g, b);
 80078b2:	893b      	ldrh	r3, [r7, #8]
 80078b4:	b2da      	uxtb	r2, r3
 80078b6:	8abb      	ldrh	r3, [r7, #20]
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	4413      	add	r3, r2
 80078bc:	b2d8      	uxtb	r0, r3
 80078be:	7c7b      	ldrb	r3, [r7, #17]
 80078c0:	7cba      	ldrb	r2, [r7, #18]
 80078c2:	7cf9      	ldrb	r1, [r7, #19]
 80078c4:	f000 f8e8 	bl	8007a98 <led_set_RGB>
            for (uint16_t i = 0; i < right_len; i++) {
 80078c8:	8abb      	ldrh	r3, [r7, #20]
 80078ca:	3301      	adds	r3, #1
 80078cc:	82bb      	strh	r3, [r7, #20]
 80078ce:	8aba      	ldrh	r2, [r7, #20]
 80078d0:	88fb      	ldrh	r3, [r7, #6]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d3ed      	bcc.n	80078b2 <rear_led_anim_arrow_left+0x102>
            }
            g_led_bus.dirty = 1;
 80078d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007904 <rear_led_anim_arrow_left+0x154>)
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 80078de:	4b08      	ldr	r3, [pc, #32]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 80078e0:	895b      	ldrh	r3, [r3, #10]
 80078e2:	3301      	adds	r3, #1
 80078e4:	887a      	ldrh	r2, [r7, #2]
 80078e6:	fb93 f1f2 	sdiv	r1, r3, r2
 80078ea:	fb01 f202 	mul.w	r2, r1, r2
 80078ee:	1a9b      	subs	r3, r3, r2
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	4b03      	ldr	r3, [pc, #12]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 80078f4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80078f6:	2300      	movs	r3, #0
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3718      	adds	r7, #24
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	20001edc 	.word	0x20001edc
 8007904:	20001e50 	.word	0x20001e50

08007908 <rear_led_anim_backward>:


static led_status_t rear_led_anim_backward(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 800790e:	4b10      	ldr	r3, [pc, #64]	@ (8007950 <rear_led_anim_backward+0x48>)
 8007910:	895b      	ldrh	r3, [r3, #10]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d001      	beq.n	800791a <rear_led_anim_backward+0x12>
 8007916:	2300      	movs	r3, #0
 8007918:	e016      	b.n	8007948 <rear_led_anim_backward+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 180, 180) != LED_STRIPE_OK)
 800791a:	4b0d      	ldr	r3, [pc, #52]	@ (8007950 <rear_led_anim_backward+0x48>)
 800791c:	8898      	ldrh	r0, [r3, #4]
 800791e:	4b0c      	ldr	r3, [pc, #48]	@ (8007950 <rear_led_anim_backward+0x48>)
 8007920:	88d9      	ldrh	r1, [r3, #6]
 8007922:	23b4      	movs	r3, #180	@ 0xb4
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	23b4      	movs	r3, #180	@ 0xb4
 8007928:	22ff      	movs	r2, #255	@ 0xff
 800792a:	f000 f8f3 	bl	8007b14 <led_set_RGB_range>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d001      	beq.n	8007938 <rear_led_anim_backward+0x30>
        return LED_STRIPE_ERR;
 8007934:	2301      	movs	r3, #1
 8007936:	e007      	b.n	8007948 <rear_led_anim_backward+0x40>

    g_led_bus.dirty = 1;
 8007938:	4b06      	ldr	r3, [pc, #24]	@ (8007954 <rear_led_anim_backward+0x4c>)
 800793a:	2201      	movs	r2, #1
 800793c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007940:	4b03      	ldr	r3, [pc, #12]	@ (8007950 <rear_led_anim_backward+0x48>)
 8007942:	2201      	movs	r2, #1
 8007944:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007946:	2300      	movs	r3, #0
}
 8007948:	4618      	mov	r0, r3
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	20001edc 	.word	0x20001edc
 8007954:	20001e50 	.word	0x20001e50

08007958 <rear_sign_white>:


static led_status_t rear_sign_white(void)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b082      	sub	sp, #8
 800795c:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 800795e:	4b10      	ldr	r3, [pc, #64]	@ (80079a0 <rear_sign_white+0x48>)
 8007960:	895b      	ldrh	r3, [r3, #10]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <rear_sign_white+0x12>
 8007966:	2300      	movs	r3, #0
 8007968:	e016      	b.n	8007998 <rear_sign_white+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 255, 255) != LED_STRIPE_OK)
 800796a:	4b0d      	ldr	r3, [pc, #52]	@ (80079a0 <rear_sign_white+0x48>)
 800796c:	8898      	ldrh	r0, [r3, #4]
 800796e:	4b0c      	ldr	r3, [pc, #48]	@ (80079a0 <rear_sign_white+0x48>)
 8007970:	88d9      	ldrh	r1, [r3, #6]
 8007972:	23ff      	movs	r3, #255	@ 0xff
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	23ff      	movs	r3, #255	@ 0xff
 8007978:	22ff      	movs	r2, #255	@ 0xff
 800797a:	f000 f8cb 	bl	8007b14 <led_set_RGB_range>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d001      	beq.n	8007988 <rear_sign_white+0x30>
        return LED_STRIPE_ERR;
 8007984:	2301      	movs	r3, #1
 8007986:	e007      	b.n	8007998 <rear_sign_white+0x40>

    g_led_bus.dirty = 1;
 8007988:	4b06      	ldr	r3, [pc, #24]	@ (80079a4 <rear_sign_white+0x4c>)
 800798a:	2201      	movs	r2, #1
 800798c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007990:	4b03      	ldr	r3, [pc, #12]	@ (80079a0 <rear_sign_white+0x48>)
 8007992:	2201      	movs	r2, #1
 8007994:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	20001ee8 	.word	0x20001ee8
 80079a4:	20001e50 	.word	0x20001e50

080079a8 <rear_sign_red>:

static led_status_t rear_sign_red(void)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80079ae:	4b10      	ldr	r3, [pc, #64]	@ (80079f0 <rear_sign_red+0x48>)
 80079b0:	895b      	ldrh	r3, [r3, #10]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d001      	beq.n	80079ba <rear_sign_red+0x12>
 80079b6:	2300      	movs	r3, #0
 80079b8:	e016      	b.n	80079e8 <rear_sign_red+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 0, 0) != LED_STRIPE_OK)
 80079ba:	4b0d      	ldr	r3, [pc, #52]	@ (80079f0 <rear_sign_red+0x48>)
 80079bc:	8898      	ldrh	r0, [r3, #4]
 80079be:	4b0c      	ldr	r3, [pc, #48]	@ (80079f0 <rear_sign_red+0x48>)
 80079c0:	88d9      	ldrh	r1, [r3, #6]
 80079c2:	2300      	movs	r3, #0
 80079c4:	9300      	str	r3, [sp, #0]
 80079c6:	2300      	movs	r3, #0
 80079c8:	22ff      	movs	r2, #255	@ 0xff
 80079ca:	f000 f8a3 	bl	8007b14 <led_set_RGB_range>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <rear_sign_red+0x30>
        return LED_STRIPE_ERR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e007      	b.n	80079e8 <rear_sign_red+0x40>

    g_led_bus.dirty = 1;
 80079d8:	4b06      	ldr	r3, [pc, #24]	@ (80079f4 <rear_sign_red+0x4c>)
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 80079e0:	4b03      	ldr	r3, [pc, #12]	@ (80079f0 <rear_sign_red+0x48>)
 80079e2:	2201      	movs	r2, #1
 80079e4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80079e6:	2300      	movs	r3, #0
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	20001ee8 	.word	0x20001ee8
 80079f4:	20001e50 	.word	0x20001e50

080079f8 <rear_sign_green>:


static led_status_t rear_sign_green(void)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80079fe:	4b10      	ldr	r3, [pc, #64]	@ (8007a40 <rear_sign_green+0x48>)
 8007a00:	895b      	ldrh	r3, [r3, #10]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d001      	beq.n	8007a0a <rear_sign_green+0x12>
 8007a06:	2300      	movs	r3, #0
 8007a08:	e016      	b.n	8007a38 <rear_sign_green+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 255, 0) != LED_STRIPE_OK)
 8007a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a40 <rear_sign_green+0x48>)
 8007a0c:	8898      	ldrh	r0, [r3, #4]
 8007a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a40 <rear_sign_green+0x48>)
 8007a10:	88d9      	ldrh	r1, [r3, #6]
 8007a12:	2300      	movs	r3, #0
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	23ff      	movs	r3, #255	@ 0xff
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f000 f87b 	bl	8007b14 <led_set_RGB_range>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d001      	beq.n	8007a28 <rear_sign_green+0x30>
        return LED_STRIPE_ERR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e007      	b.n	8007a38 <rear_sign_green+0x40>

    g_led_bus.dirty = 1;
 8007a28:	4b06      	ldr	r3, [pc, #24]	@ (8007a44 <rear_sign_green+0x4c>)
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007a30:	4b03      	ldr	r3, [pc, #12]	@ (8007a40 <rear_sign_green+0x48>)
 8007a32:	2201      	movs	r2, #1
 8007a34:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	20001ee8 	.word	0x20001ee8
 8007a44:	20001e50 	.word	0x20001e50

08007a48 <rear_sign_orange>:


static led_status_t rear_sign_orange(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8007a4e:	4b10      	ldr	r3, [pc, #64]	@ (8007a90 <rear_sign_orange+0x48>)
 8007a50:	895b      	ldrh	r3, [r3, #10]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d001      	beq.n	8007a5a <rear_sign_orange+0x12>
 8007a56:	2300      	movs	r3, #0
 8007a58:	e016      	b.n	8007a88 <rear_sign_orange+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 40, 0) != LED_STRIPE_OK)
 8007a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a90 <rear_sign_orange+0x48>)
 8007a5c:	8898      	ldrh	r0, [r3, #4]
 8007a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a90 <rear_sign_orange+0x48>)
 8007a60:	88d9      	ldrh	r1, [r3, #6]
 8007a62:	2300      	movs	r3, #0
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	2328      	movs	r3, #40	@ 0x28
 8007a68:	22ff      	movs	r2, #255	@ 0xff
 8007a6a:	f000 f853 	bl	8007b14 <led_set_RGB_range>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d001      	beq.n	8007a78 <rear_sign_orange+0x30>
        return LED_STRIPE_ERR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e007      	b.n	8007a88 <rear_sign_orange+0x40>

    g_led_bus.dirty = 1;
 8007a78:	4b06      	ldr	r3, [pc, #24]	@ (8007a94 <rear_sign_orange+0x4c>)
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007a80:	4b03      	ldr	r3, [pc, #12]	@ (8007a90 <rear_sign_orange+0x48>)
 8007a82:	2201      	movs	r2, #1
 8007a84:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	20001ee8 	.word	0x20001ee8
 8007a94:	20001e50 	.word	0x20001e50

08007a98 <led_set_RGB>:


led_status_t led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8007a98:	b590      	push	{r4, r7, lr}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	4608      	mov	r0, r1
 8007aa2:	4611      	mov	r1, r2
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	4623      	mov	r3, r4
 8007aa8:	71fb      	strb	r3, [r7, #7]
 8007aaa:	4603      	mov	r3, r0
 8007aac:	71bb      	strb	r3, [r7, #6]
 8007aae:	460b      	mov	r3, r1
 8007ab0:	717b      	strb	r3, [r7, #5]
 8007ab2:	4613      	mov	r3, r2
 8007ab4:	713b      	strb	r3, [r7, #4]



  g_led_bus.rgb_arr[NUM_BPP * index] = scale8(g, g_led_bus.cfg.scale_g); // g;
 8007ab6:	4b16      	ldr	r3, [pc, #88]	@ (8007b10 <led_set_RGB+0x78>)
 8007ab8:	7c19      	ldrb	r1, [r3, #16]
 8007aba:	79fa      	ldrb	r2, [r7, #7]
 8007abc:	4613      	mov	r3, r2
 8007abe:	005b      	lsls	r3, r3, #1
 8007ac0:	189c      	adds	r4, r3, r2
 8007ac2:	797b      	ldrb	r3, [r7, #5]
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f7ff fb8b 	bl	80071e0 <scale8>
 8007aca:	4603      	mov	r3, r0
 8007acc:	461a      	mov	r2, r3
 8007ace:	4b10      	ldr	r3, [pc, #64]	@ (8007b10 <led_set_RGB+0x78>)
 8007ad0:	4423      	add	r3, r4
 8007ad2:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 1] = r;
 8007ad4:	79fa      	ldrb	r2, [r7, #7]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	005b      	lsls	r3, r3, #1
 8007ada:	4413      	add	r3, r2
 8007adc:	3301      	adds	r3, #1
 8007ade:	4a0c      	ldr	r2, [pc, #48]	@ (8007b10 <led_set_RGB+0x78>)
 8007ae0:	4413      	add	r3, r2
 8007ae2:	79ba      	ldrb	r2, [r7, #6]
 8007ae4:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 2] = scale8(b, g_led_bus.cfg.scale_b); // b;
 8007ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8007b10 <led_set_RGB+0x78>)
 8007ae8:	7c99      	ldrb	r1, [r3, #18]
 8007aea:	79fa      	ldrb	r2, [r7, #7]
 8007aec:	4613      	mov	r3, r2
 8007aee:	005b      	lsls	r3, r3, #1
 8007af0:	4413      	add	r3, r2
 8007af2:	1c9c      	adds	r4, r3, #2
 8007af4:	793b      	ldrb	r3, [r7, #4]
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7ff fb72 	bl	80071e0 <scale8>
 8007afc:	4603      	mov	r3, r0
 8007afe:	461a      	mov	r2, r3
 8007b00:	4b03      	ldr	r3, [pc, #12]	@ (8007b10 <led_set_RGB+0x78>)
 8007b02:	4423      	add	r3, r4
 8007b04:	751a      	strb	r2, [r3, #20]

  return LED_STRIPE_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd90      	pop	{r4, r7, pc}
 8007b10:	20001e50 	.word	0x20001e50

08007b14 <led_set_RGB_range>:

  return LED_STRIPE_OK;
}


led_status_t led_set_RGB_range(uint16_t start, uint16_t end, uint8_t r, uint8_t g, uint8_t b) {
 8007b14:	b590      	push	{r4, r7, lr}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	4604      	mov	r4, r0
 8007b1c:	4608      	mov	r0, r1
 8007b1e:	4611      	mov	r1, r2
 8007b20:	461a      	mov	r2, r3
 8007b22:	4623      	mov	r3, r4
 8007b24:	80fb      	strh	r3, [r7, #6]
 8007b26:	4603      	mov	r3, r0
 8007b28:	80bb      	strh	r3, [r7, #4]
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	70fb      	strb	r3, [r7, #3]
 8007b2e:	4613      	mov	r3, r2
 8007b30:	70bb      	strb	r3, [r7, #2]
    if (start > end) return LED_STRIPE_ERR;
 8007b32:	88fa      	ldrh	r2, [r7, #6]
 8007b34:	88bb      	ldrh	r3, [r7, #4]
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d901      	bls.n	8007b3e <led_set_RGB_range+0x2a>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e01c      	b.n	8007b78 <led_set_RGB_range+0x64>
    if (end >= NUM_PIXELS) return LED_STRIPE_ERR;
 8007b3e:	88bb      	ldrh	r3, [r7, #4]
 8007b40:	2b14      	cmp	r3, #20
 8007b42:	d901      	bls.n	8007b48 <led_set_RGB_range+0x34>
 8007b44:	2301      	movs	r3, #1
 8007b46:	e017      	b.n	8007b78 <led_set_RGB_range+0x64>

    for (uint16_t i = start; i <= end; i++) {
 8007b48:	88fb      	ldrh	r3, [r7, #6]
 8007b4a:	81fb      	strh	r3, [r7, #14]
 8007b4c:	e00f      	b.n	8007b6e <led_set_RGB_range+0x5a>
        if (led_set_RGB((uint8_t)i, r, g, b) != LED_STRIPE_OK) {
 8007b4e:	89fb      	ldrh	r3, [r7, #14]
 8007b50:	b2d8      	uxtb	r0, r3
 8007b52:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b56:	78ba      	ldrb	r2, [r7, #2]
 8007b58:	78f9      	ldrb	r1, [r7, #3]
 8007b5a:	f7ff ff9d 	bl	8007a98 <led_set_RGB>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d001      	beq.n	8007b68 <led_set_RGB_range+0x54>
            return LED_STRIPE_ERR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e007      	b.n	8007b78 <led_set_RGB_range+0x64>
    for (uint16_t i = start; i <= end; i++) {
 8007b68:	89fb      	ldrh	r3, [r7, #14]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	81fb      	strh	r3, [r7, #14]
 8007b6e:	89fa      	ldrh	r2, [r7, #14]
 8007b70:	88bb      	ldrh	r3, [r7, #4]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d9eb      	bls.n	8007b4e <led_set_RGB_range+0x3a>
        }
    }
    return LED_STRIPE_OK;
 8007b76:	2300      	movs	r3, #0
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3714      	adds	r7, #20
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd90      	pop	{r4, r7, pc}

08007b80 <led_render>:

// Shuttle the data to the LEDs!
led_status_t led_render() {
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b082      	sub	sp, #8
 8007b84:	af00      	add	r7, sp, #0

  if(!g_led_bus.dirty) return LED_STRIPE_OK;
 8007b86:	4b65      	ldr	r3, [pc, #404]	@ (8007d1c <led_render+0x19c>)
 8007b88:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <led_render+0x16>
 8007b92:	2300      	movs	r3, #0
 8007b94:	e0be      	b.n	8007d14 <led_render+0x194>

  if(g_led_bus.wr_buf_p != 0 || g_led_bus.cfg.hdma->State != HAL_DMA_STATE_READY) {
 8007b96:	4b61      	ldr	r3, [pc, #388]	@ (8007d1c <led_render+0x19c>)
 8007b98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d106      	bne.n	8007bae <led_render+0x2e>
 8007ba0:	4b5e      	ldr	r3, [pc, #376]	@ (8007d1c <led_render+0x19c>)
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d001      	beq.n	8007bb2 <led_render+0x32>
	  /*
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
    g_led_bus.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
    */
    return LED_STRIPE_OK;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	e0b0      	b.n	8007d14 <led_render+0x194>

  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	607b      	str	r3, [r7, #4]
 8007bb6:	e098      	b.n	8007cea <led_render+0x16a>
	  g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[0] << i) & 0x80) > 0);
 8007bb8:	4b58      	ldr	r3, [pc, #352]	@ (8007d1c <led_render+0x19c>)
 8007bba:	89db      	ldrh	r3, [r3, #14]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	4b57      	ldr	r3, [pc, #348]	@ (8007d1c <led_render+0x19c>)
 8007bc0:	7d1b      	ldrb	r3, [r3, #20]
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	bfcc      	ite	gt
 8007bd2:	2301      	movgt	r3, #1
 8007bd4:	2300      	movle	r3, #0
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bdc:	b2d9      	uxtb	r1, r3
 8007bde:	4a4f      	ldr	r2, [pc, #316]	@ (8007d1c <led_render+0x19c>)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4413      	add	r3, r2
 8007be4:	3353      	adds	r3, #83	@ 0x53
 8007be6:	460a      	mov	r2, r1
 8007be8:	701a      	strb	r2, [r3, #0]
	  g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[1] << i) & 0x80) > 0);
 8007bea:	4b4c      	ldr	r3, [pc, #304]	@ (8007d1c <led_render+0x19c>)
 8007bec:	89db      	ldrh	r3, [r3, #14]
 8007bee:	461a      	mov	r2, r3
 8007bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8007d1c <led_render+0x19c>)
 8007bf2:	7d5b      	ldrb	r3, [r3, #21]
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8007bfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	bfcc      	ite	gt
 8007c04:	2301      	movgt	r3, #1
 8007c06:	2300      	movle	r3, #0
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	409a      	lsls	r2, r3
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	3308      	adds	r3, #8
 8007c10:	b2d1      	uxtb	r1, r2
 8007c12:	4a42      	ldr	r2, [pc, #264]	@ (8007d1c <led_render+0x19c>)
 8007c14:	4413      	add	r3, r2
 8007c16:	460a      	mov	r2, r1
 8007c18:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[2] << i) & 0x80) > 0);
 8007c1c:	4b3f      	ldr	r3, [pc, #252]	@ (8007d1c <led_render+0x19c>)
 8007c1e:	89db      	ldrh	r3, [r3, #14]
 8007c20:	461a      	mov	r2, r3
 8007c22:	4b3e      	ldr	r3, [pc, #248]	@ (8007d1c <led_render+0x19c>)
 8007c24:	7d9b      	ldrb	r3, [r3, #22]
 8007c26:	4619      	mov	r1, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	bfcc      	ite	gt
 8007c36:	2301      	movgt	r3, #1
 8007c38:	2300      	movle	r3, #0
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	409a      	lsls	r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	3310      	adds	r3, #16
 8007c42:	b2d1      	uxtb	r1, r2
 8007c44:	4a35      	ldr	r2, [pc, #212]	@ (8007d1c <led_render+0x19c>)
 8007c46:	4413      	add	r3, r2
 8007c48:	460a      	mov	r2, r1
 8007c4a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3] << i) & 0x80) > 0);
 8007c4e:	4b33      	ldr	r3, [pc, #204]	@ (8007d1c <led_render+0x19c>)
 8007c50:	89db      	ldrh	r3, [r3, #14]
 8007c52:	461a      	mov	r2, r3
 8007c54:	4b31      	ldr	r3, [pc, #196]	@ (8007d1c <led_render+0x19c>)
 8007c56:	7ddb      	ldrb	r3, [r3, #23]
 8007c58:	4619      	mov	r1, r3
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	bfcc      	ite	gt
 8007c68:	2301      	movgt	r3, #1
 8007c6a:	2300      	movle	r3, #0
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	409a      	lsls	r2, r3
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	3318      	adds	r3, #24
 8007c74:	b2d1      	uxtb	r1, r2
 8007c76:	4a29      	ldr	r2, [pc, #164]	@ (8007d1c <led_render+0x19c>)
 8007c78:	4413      	add	r3, r2
 8007c7a:	460a      	mov	r2, r1
 8007c7c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[4] << i) & 0x80) > 0);
 8007c80:	4b26      	ldr	r3, [pc, #152]	@ (8007d1c <led_render+0x19c>)
 8007c82:	89db      	ldrh	r3, [r3, #14]
 8007c84:	461a      	mov	r2, r3
 8007c86:	4b25      	ldr	r3, [pc, #148]	@ (8007d1c <led_render+0x19c>)
 8007c88:	7e1b      	ldrb	r3, [r3, #24]
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8007c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	bfcc      	ite	gt
 8007c9a:	2301      	movgt	r3, #1
 8007c9c:	2300      	movle	r3, #0
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	409a      	lsls	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	3320      	adds	r3, #32
 8007ca6:	b2d1      	uxtb	r1, r2
 8007ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8007d1c <led_render+0x19c>)
 8007caa:	4413      	add	r3, r2
 8007cac:	460a      	mov	r2, r1
 8007cae:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[5] << i) & 0x80) > 0);
 8007cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8007d1c <led_render+0x19c>)
 8007cb4:	89db      	ldrh	r3, [r3, #14]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	4b18      	ldr	r3, [pc, #96]	@ (8007d1c <led_render+0x19c>)
 8007cba:	7e5b      	ldrb	r3, [r3, #25]
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8007cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	bfcc      	ite	gt
 8007ccc:	2301      	movgt	r3, #1
 8007cce:	2300      	movle	r3, #0
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	409a      	lsls	r2, r3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	3328      	adds	r3, #40	@ 0x28
 8007cd8:	b2d1      	uxtb	r1, r2
 8007cda:	4a10      	ldr	r2, [pc, #64]	@ (8007d1c <led_render+0x19c>)
 8007cdc:	4413      	add	r3, r2
 8007cde:	460a      	mov	r2, r1
 8007ce0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	607b      	str	r3, [r7, #4]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2b07      	cmp	r3, #7
 8007cee:	f67f af63 	bls.w	8007bb8 <led_render+0x38>
  }

  g_led_bus.dirty = 0;
 8007cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8007d1c <led_render+0x19c>)
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
  HAL_TIM_PWM_Start_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel, (uint32_t *)g_led_bus.wr_buf, WR_BUF_LEN);
 8007cfa:	4b08      	ldr	r3, [pc, #32]	@ (8007d1c <led_render+0x19c>)
 8007cfc:	6818      	ldr	r0, [r3, #0]
 8007cfe:	4b07      	ldr	r3, [pc, #28]	@ (8007d1c <led_render+0x19c>)
 8007d00:	6899      	ldr	r1, [r3, #8]
 8007d02:	2330      	movs	r3, #48	@ 0x30
 8007d04:	4a06      	ldr	r2, [pc, #24]	@ (8007d20 <led_render+0x1a0>)
 8007d06:	f006 f803 	bl	800dd10 <HAL_TIM_PWM_Start_DMA>
  g_led_bus.wr_buf_p = 2; // Since we're ready for the next buffer
 8007d0a:	4b04      	ldr	r3, [pc, #16]	@ (8007d1c <led_render+0x19c>)
 8007d0c:	2202      	movs	r2, #2
 8007d0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return LED_STRIPE_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3708      	adds	r7, #8
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	20001e50 	.word	0x20001e50
 8007d20:	20001ea3 	.word	0x20001ea3

08007d24 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:





void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]


	// DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 8007d2c:	4b4d      	ldr	r3, [pc, #308]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d32:	2b14      	cmp	r3, #20
 8007d34:	d874      	bhi.n	8007e20 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>
    // We're in. Fill the even buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007d36:	2300      	movs	r3, #0
 8007d38:	60fb      	str	r3, [r7, #12]
 8007d3a:	e066      	b.n	8007e0a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe6>
    	g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 8007d3c:	4b49      	ldr	r3, [pc, #292]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d3e:	89db      	ldrh	r3, [r3, #14]
 8007d40:	4619      	mov	r1, r3
 8007d42:	4b48      	ldr	r3, [pc, #288]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d44:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007d48:	4613      	mov	r3, r2
 8007d4a:	005b      	lsls	r3, r3, #1
 8007d4c:	4413      	add	r3, r2
 8007d4e:	4a45      	ldr	r2, [pc, #276]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d50:	4413      	add	r3, r2
 8007d52:	7d1b      	ldrb	r3, [r3, #20]
 8007d54:	461a      	mov	r2, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	fa02 f303 	lsl.w	r3, r2, r3
 8007d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	bfcc      	ite	gt
 8007d64:	2301      	movgt	r3, #1
 8007d66:	2300      	movle	r3, #0
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d6e:	b2d9      	uxtb	r1, r3
 8007d70:	4a3c      	ldr	r2, [pc, #240]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	4413      	add	r3, r2
 8007d76:	3353      	adds	r3, #83	@ 0x53
 8007d78:	460a      	mov	r2, r1
 8007d7a:	701a      	strb	r2, [r3, #0]
    	g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 8007d7c:	4b39      	ldr	r3, [pc, #228]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d7e:	89db      	ldrh	r3, [r3, #14]
 8007d80:	4619      	mov	r1, r3
 8007d82:	4b38      	ldr	r3, [pc, #224]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d84:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007d88:	4613      	mov	r3, r2
 8007d8a:	005b      	lsls	r3, r3, #1
 8007d8c:	4413      	add	r3, r2
 8007d8e:	3301      	adds	r3, #1
 8007d90:	4a34      	ldr	r2, [pc, #208]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d92:	4413      	add	r3, r2
 8007d94:	7d1b      	ldrb	r3, [r3, #20]
 8007d96:	461a      	mov	r2, r3
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	bfcc      	ite	gt
 8007da6:	2301      	movgt	r3, #1
 8007da8:	2300      	movle	r3, #0
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	fa01 f203 	lsl.w	r2, r1, r3
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	3308      	adds	r3, #8
 8007db4:	b2d1      	uxtb	r1, r2
 8007db6:	4a2b      	ldr	r2, [pc, #172]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007db8:	4413      	add	r3, r2
 8007dba:	460a      	mov	r2, r1
 8007dbc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 8007dc0:	4b28      	ldr	r3, [pc, #160]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007dc2:	89db      	ldrh	r3, [r3, #14]
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4b27      	ldr	r3, [pc, #156]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007dc8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007dcc:	4613      	mov	r3, r2
 8007dce:	005b      	lsls	r3, r3, #1
 8007dd0:	4413      	add	r3, r2
 8007dd2:	3302      	adds	r3, #2
 8007dd4:	4a23      	ldr	r2, [pc, #140]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007dd6:	4413      	add	r3, r2
 8007dd8:	7d1b      	ldrb	r3, [r3, #20]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	fa02 f303 	lsl.w	r3, r2, r3
 8007de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	bfcc      	ite	gt
 8007dea:	2301      	movgt	r3, #1
 8007dec:	2300      	movle	r3, #0
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	fa01 f203 	lsl.w	r2, r1, r3
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	3310      	adds	r3, #16
 8007df8:	b2d1      	uxtb	r1, r2
 8007dfa:	4a1a      	ldr	r2, [pc, #104]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007dfc:	4413      	add	r3, r2
 8007dfe:	460a      	mov	r2, r1
 8007e00:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	3301      	adds	r3, #1
 8007e08:	60fb      	str	r3, [r7, #12]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2b07      	cmp	r3, #7
 8007e0e:	d995      	bls.n	8007d3c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 8007e10:	4b14      	ldr	r3, [pc, #80]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e16:	3301      	adds	r3, #1
 8007e18:	4a12      	ldr	r2, [pc, #72]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e1a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
    g_led_bus.wr_buf_p++;
  }

}
 8007e1e:	e01a      	b.n	8007e56 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8007e20:	4b10      	ldr	r3, [pc, #64]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e26:	2b16      	cmp	r3, #22
 8007e28:	d815      	bhi.n	8007e56 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	72fb      	strb	r3, [r7, #11]
 8007e2e:	e008      	b.n	8007e42 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x11e>
 8007e30:	7afb      	ldrb	r3, [r7, #11]
 8007e32:	4a0c      	ldr	r2, [pc, #48]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e34:	4413      	add	r3, r2
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007e3c:	7afb      	ldrb	r3, [r7, #11]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	72fb      	strb	r3, [r7, #11]
 8007e42:	7afb      	ldrb	r3, [r7, #11]
 8007e44:	2b17      	cmp	r3, #23
 8007e46:	d9f3      	bls.n	8007e30 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x10c>
    g_led_bus.wr_buf_p++;
 8007e48:	4b06      	ldr	r3, [pc, #24]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e4e:	3301      	adds	r3, #1
 8007e50:	4a04      	ldr	r2, [pc, #16]	@ (8007e64 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e52:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 8007e56:	bf00      	nop
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	20001e50 	.word	0x20001e50

08007e68 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]

  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 8007e70:	4b53      	ldr	r3, [pc, #332]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007e72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e76:	2b14      	cmp	r3, #20
 8007e78:	d875      	bhi.n	8007f66 <HAL_TIM_PWM_PulseFinishedCallback+0xfe>
    // We're in. Fill the odd buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	60fb      	str	r3, [r7, #12]
 8007e7e:	e067      	b.n	8007f50 <HAL_TIM_PWM_PulseFinishedCallback+0xe8>
    	g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 8007e80:	4b4f      	ldr	r3, [pc, #316]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007e82:	89db      	ldrh	r3, [r3, #14]
 8007e84:	4619      	mov	r1, r3
 8007e86:	4b4e      	ldr	r3, [pc, #312]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007e88:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	005b      	lsls	r3, r3, #1
 8007e90:	4413      	add	r3, r2
 8007e92:	4a4b      	ldr	r2, [pc, #300]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007e94:	4413      	add	r3, r2
 8007e96:	7d1b      	ldrb	r3, [r3, #20]
 8007e98:	461a      	mov	r2, r3
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	bfcc      	ite	gt
 8007ea8:	2301      	movgt	r3, #1
 8007eaa:	2300      	movle	r3, #0
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	fa01 f203 	lsl.w	r2, r1, r3
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	3318      	adds	r3, #24
 8007eb6:	b2d1      	uxtb	r1, r2
 8007eb8:	4a41      	ldr	r2, [pc, #260]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007eba:	4413      	add	r3, r2
 8007ebc:	460a      	mov	r2, r1
 8007ebe:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 8007ec2:	4b3f      	ldr	r3, [pc, #252]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007ec4:	89db      	ldrh	r3, [r3, #14]
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	4b3d      	ldr	r3, [pc, #244]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007eca:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007ece:	4613      	mov	r3, r2
 8007ed0:	005b      	lsls	r3, r3, #1
 8007ed2:	4413      	add	r3, r2
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	4a3a      	ldr	r2, [pc, #232]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007ed8:	4413      	add	r3, r2
 8007eda:	7d1b      	ldrb	r3, [r3, #20]
 8007edc:	461a      	mov	r2, r3
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	bfcc      	ite	gt
 8007eec:	2301      	movgt	r3, #1
 8007eee:	2300      	movle	r3, #0
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	fa01 f203 	lsl.w	r2, r1, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	3320      	adds	r3, #32
 8007efa:	b2d1      	uxtb	r1, r2
 8007efc:	4a30      	ldr	r2, [pc, #192]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007efe:	4413      	add	r3, r2
 8007f00:	460a      	mov	r2, r1
 8007f02:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 8007f06:	4b2e      	ldr	r3, [pc, #184]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f08:	89db      	ldrh	r3, [r3, #14]
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f0e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007f12:	4613      	mov	r3, r2
 8007f14:	005b      	lsls	r3, r3, #1
 8007f16:	4413      	add	r3, r2
 8007f18:	3302      	adds	r3, #2
 8007f1a:	4a29      	ldr	r2, [pc, #164]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f1c:	4413      	add	r3, r2
 8007f1e:	7d1b      	ldrb	r3, [r3, #20]
 8007f20:	461a      	mov	r2, r3
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	fa02 f303 	lsl.w	r3, r2, r3
 8007f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	bfcc      	ite	gt
 8007f30:	2301      	movgt	r3, #1
 8007f32:	2300      	movle	r3, #0
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	fa01 f203 	lsl.w	r2, r1, r3
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	3328      	adds	r3, #40	@ 0x28
 8007f3e:	b2d1      	uxtb	r1, r2
 8007f40:	4a1f      	ldr	r2, [pc, #124]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f42:	4413      	add	r3, r2
 8007f44:	460a      	mov	r2, r1
 8007f46:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	60fb      	str	r3, [r7, #12]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2b07      	cmp	r3, #7
 8007f54:	d994      	bls.n	8007e80 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 8007f56:	4b1a      	ldr	r3, [pc, #104]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	4a18      	ldr	r2, [pc, #96]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f60:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // We're done. Lean back and until next time!
	g_led_bus.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);

  }
}
 8007f64:	e027      	b.n	8007fb6 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8007f66:	4b16      	ldr	r3, [pc, #88]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f6c:	2b16      	cmp	r3, #22
 8007f6e:	d816      	bhi.n	8007f9e <HAL_TIM_PWM_PulseFinishedCallback+0x136>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8007f70:	2318      	movs	r3, #24
 8007f72:	72fb      	strb	r3, [r7, #11]
 8007f74:	e008      	b.n	8007f88 <HAL_TIM_PWM_PulseFinishedCallback+0x120>
 8007f76:	7afb      	ldrb	r3, [r7, #11]
 8007f78:	4a11      	ldr	r2, [pc, #68]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f7a:	4413      	add	r3, r2
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007f82:	7afb      	ldrb	r3, [r7, #11]
 8007f84:	3301      	adds	r3, #1
 8007f86:	72fb      	strb	r3, [r7, #11]
 8007f88:	7afb      	ldrb	r3, [r7, #11]
 8007f8a:	2b2f      	cmp	r3, #47	@ 0x2f
 8007f8c:	d9f3      	bls.n	8007f76 <HAL_TIM_PWM_PulseFinishedCallback+0x10e>
    ++g_led_bus.wr_buf_p;
 8007f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f94:	3301      	adds	r3, #1
 8007f96:	4a0a      	ldr	r2, [pc, #40]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f98:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 8007f9c:	e00b      	b.n	8007fb6 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
	g_led_bus.wr_buf_p = 0;
 8007f9e:	4b08      	ldr	r3, [pc, #32]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 8007fa6:	4b06      	ldr	r3, [pc, #24]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a05      	ldr	r2, [pc, #20]	@ (8007fc0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007fac:	6892      	ldr	r2, [r2, #8]
 8007fae:	4611      	mov	r1, r2
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f006 f8d9 	bl	800e168 <HAL_TIM_PWM_Stop_DMA>
}
 8007fb6:	bf00      	nop
 8007fb8:	3710      	adds	r7, #16
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	20001e50 	.word	0x20001e50

08007fc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007fc8:	f001 fc6d 	bl	80098a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007fcc:	f000 f828 	bl	8008020 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007fd0:	f7fe fdd8 	bl	8006b84 <MX_GPIO_Init>
  MX_DMA_Init();
 8007fd4:	f7fe fc8c 	bl	80068f0 <MX_DMA_Init>
  MX_CRC_Init();
 8007fd8:	f7fe fbe4 	bl	80067a4 <MX_CRC_Init>
  MX_TIM3_Init();
 8007fdc:	f000 fea0 	bl	8008d20 <MX_TIM3_Init>
  MX_ADC1_Init();
 8007fe0:	f7fc ff56 	bl	8004e90 <MX_ADC1_Init>
  MX_TIM1_Init();
 8007fe4:	f000 fdf4 	bl	8008bd0 <MX_TIM1_Init>
  MX_TIM5_Init();
 8007fe8:	f000 ff66 	bl	8008eb8 <MX_TIM5_Init>
  MX_TIM8_Init();
 8007fec:	f000 ffba 	bl	8008f64 <MX_TIM8_Init>
  MX_TIM20_Init();
 8007ff0:	f001 f88a 	bl	8009108 <MX_TIM20_Init>
  MX_TIM4_Init();
 8007ff4:	f000 ff10 	bl	8008e18 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8007ff8:	f001 fae8 	bl	80095cc <MX_USART3_UART_Init>
  MX_TIM17_Init();
 8007ffc:	f001 f80c 	bl	8009018 <MX_TIM17_Init>
  MX_TIM2_Init();
 8008000:	f000 fe40 	bl	8008c84 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8008004:	4805      	ldr	r0, [pc, #20]	@ (800801c <main+0x58>)
 8008006:	f005 fb3f 	bl	800d688 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800800a:	f009 fc27 	bl	801185c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800800e:	f7fd f905 	bl	800521c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8008012:	f009 fc47 	bl	80118a4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008016:	bf00      	nop
 8008018:	e7fd      	b.n	8008016 <main+0x52>
 800801a:	bf00      	nop
 800801c:	20001f98 	.word	0x20001f98

08008020 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b094      	sub	sp, #80	@ 0x50
 8008024:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008026:	f107 0318 	add.w	r3, r7, #24
 800802a:	2238      	movs	r2, #56	@ 0x38
 800802c:	2100      	movs	r1, #0
 800802e:	4618      	mov	r0, r3
 8008030:	f00d fb25 	bl	801567e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008034:	1d3b      	adds	r3, r7, #4
 8008036:	2200      	movs	r2, #0
 8008038:	601a      	str	r2, [r3, #0]
 800803a:	605a      	str	r2, [r3, #4]
 800803c:	609a      	str	r2, [r3, #8]
 800803e:	60da      	str	r2, [r3, #12]
 8008040:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8008042:	2000      	movs	r0, #0
 8008044:	f004 fa66 	bl	800c514 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008048:	2302      	movs	r3, #2
 800804a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800804c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008050:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008052:	2340      	movs	r3, #64	@ 0x40
 8008054:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008056:	2302      	movs	r3, #2
 8008058:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800805a:	2302      	movs	r3, #2
 800805c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800805e:	2304      	movs	r3, #4
 8008060:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8008062:	2355      	movs	r3, #85	@ 0x55
 8008064:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008066:	2302      	movs	r3, #2
 8008068:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800806a:	2302      	movs	r3, #2
 800806c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800806e:	2302      	movs	r3, #2
 8008070:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008072:	f107 0318 	add.w	r3, r7, #24
 8008076:	4618      	mov	r0, r3
 8008078:	f004 fb00 	bl	800c67c <HAL_RCC_OscConfig>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d001      	beq.n	8008086 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8008082:	f000 f841 	bl	8008108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008086:	230f      	movs	r3, #15
 8008088:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800808a:	2303      	movs	r3, #3
 800808c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800808e:	2300      	movs	r3, #0
 8008090:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008092:	2300      	movs	r3, #0
 8008094:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008096:	2300      	movs	r3, #0
 8008098:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800809a:	1d3b      	adds	r3, r7, #4
 800809c:	2104      	movs	r1, #4
 800809e:	4618      	mov	r0, r3
 80080a0:	f004 fdfe 	bl	800cca0 <HAL_RCC_ClockConfig>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d001      	beq.n	80080ae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80080aa:	f000 f82d 	bl	8008108 <Error_Handler>
  }
}
 80080ae:	bf00      	nop
 80080b0:	3750      	adds	r7, #80	@ 0x50
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}

080080b6 <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 80080b6:	b480      	push	{r7}
 80080b8:	b085      	sub	sp, #20
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
 80080be:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80080c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c4:	f383 8811 	msr	BASEPRI, r3
 80080c8:	f3bf 8f6f 	isb	sy
 80080cc:	f3bf 8f4f 	dsb	sy
 80080d0:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080d2:	bf00      	nop
    (void)xTask;
    (void)pcTaskName;
    taskDISABLE_INTERRUPTS();
    for (;;);
 80080d4:	bf00      	nop
 80080d6:	e7fd      	b.n	80080d4 <vApplicationStackOverflowHook+0x1e>

080080d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a06      	ldr	r2, [pc, #24]	@ (8008100 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d101      	bne.n	80080ee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80080ea:	f001 fbf5 	bl	80098d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 80080ee:	6879      	ldr	r1, [r7, #4]
 80080f0:	4804      	ldr	r0, [pc, #16]	@ (8008104 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80080f2:	f7fe fbe1 	bl	80068b8 <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 80080f6:	bf00      	nop
 80080f8:	3708      	adds	r7, #8
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	40001000 	.word	0x40001000
 8008104:	20000420 	.word	0x20000420

08008108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008108:	b480      	push	{r7}
 800810a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800810c:	b672      	cpsid	i
}
 800810e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008110:	bf00      	nop
 8008112:	e7fd      	b.n	8008110 <Error_Handler+0x8>

08008114 <clip_duty>:
#include "motor.h"
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty){
 8008114:	b480      	push	{r7}
 8008116:	b083      	sub	sp, #12
 8008118:	af00      	add	r7, sp, #0
 800811a:	4603      	mov	r3, r0
 800811c:	71fb      	strb	r3, [r7, #7]
    if (duty > MOTOR_MAX_DUTY){
 800811e:	79fb      	ldrb	r3, [r7, #7]
 8008120:	2b64      	cmp	r3, #100	@ 0x64
 8008122:	d901      	bls.n	8008128 <clip_duty+0x14>
    	return MOTOR_MAX_DUTY;
 8008124:	2364      	movs	r3, #100	@ 0x64
 8008126:	e000      	b.n	800812a <clip_duty+0x16>
    }

    return duty;
 8008128:	79fb      	ldrb	r3, [r7, #7]
}
 800812a:	4618      	mov	r0, r3
 800812c:	370c      	adds	r7, #12
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr
	...

08008138 <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m, uint8_t duty, Motor_Direction_t dir){
 8008138:	b590      	push	{r4, r7, lr}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	460b      	mov	r3, r1
 8008142:	70fb      	strb	r3, [r7, #3]
 8008144:	4613      	mov	r3, r2
 8008146:	70bb      	strb	r3, [r7, #2]
    uint16_t pwm;

    if (duty == MOTOR_MIN_DUTY){
 8008148:	78fb      	ldrb	r3, [r7, #3]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d103      	bne.n	8008156 <compute_pwm+0x1e>
        pwm = m->calib.pwm_stop;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	891b      	ldrh	r3, [r3, #8]
 8008152:	81fb      	strh	r3, [r7, #14]
 8008154:	e04d      	b.n	80081f2 <compute_pwm+0xba>
    }

    else if (dir == CLOCKWISE){
 8008156:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800815a:	2b01      	cmp	r3, #1
 800815c:	d120      	bne.n	80081a0 <compute_pwm+0x68>
        pwm = m->calib.pwm_stop + (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	891c      	ldrh	r4, [r3, #8]
 8008162:	78fb      	ldrb	r3, [r7, #3]
 8008164:	ee07 3a90 	vmov	s15, r3
 8008168:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	895b      	ldrh	r3, [r3, #10]
 8008170:	ee07 3a90 	vmov	s15, r3
 8008174:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008178:	ee67 7a27 	vmul.f32	s15, s14, s15
 800817c:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80081fc <compute_pwm+0xc4>
 8008180:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008184:	eeb0 0a47 	vmov.f32	s0, s14
 8008188:	f00f fa7c 	bl	8017684 <roundf>
 800818c:	eef0 7a40 	vmov.f32	s15, s0
 8008190:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008194:	ee17 3a90 	vmov	r3, s15
 8008198:	b29b      	uxth	r3, r3
 800819a:	4423      	add	r3, r4
 800819c:	81fb      	strh	r3, [r7, #14]
 800819e:	e028      	b.n	80081f2 <compute_pwm+0xba>
    }

    else if (dir == COUNTERCLOCKWISE){
 80081a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80081a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081a8:	d120      	bne.n	80081ec <compute_pwm+0xb4>
        pwm = m->calib.pwm_stop - (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	891c      	ldrh	r4, [r3, #8]
 80081ae:	78fb      	ldrb	r3, [r7, #3]
 80081b0:	ee07 3a90 	vmov	s15, r3
 80081b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	899b      	ldrh	r3, [r3, #12]
 80081bc:	ee07 3a90 	vmov	s15, r3
 80081c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081c8:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80081fc <compute_pwm+0xc4>
 80081cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80081d0:	eeb0 0a47 	vmov.f32	s0, s14
 80081d4:	f00f fa56 	bl	8017684 <roundf>
 80081d8:	eef0 7a40 	vmov.f32	s15, s0
 80081dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081e0:	ee17 3a90 	vmov	r3, s15
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	1ae3      	subs	r3, r4, r3
 80081e8:	81fb      	strh	r3, [r7, #14]
 80081ea:	e002      	b.n	80081f2 <compute_pwm+0xba>
    }

    else{
        pwm = m->calib.pwm_stop;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	891b      	ldrh	r3, [r3, #8]
 80081f0:	81fb      	strh	r3, [r7, #14]
    }

    return pwm;
 80081f2:	89fb      	ldrh	r3, [r7, #14]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd90      	pop	{r4, r7, pc}
 80081fc:	42c80000 	.word	0x42c80000

08008200 <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value){
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	460b      	mov	r3, r1
 800820a:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d105      	bne.n	8008220 <apply_pwm+0x20>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	887a      	ldrh	r2, [r7, #2]
 800821c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800821e:	e02c      	b.n	800827a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	2b04      	cmp	r3, #4
 8008226:	d105      	bne.n	8008234 <apply_pwm+0x34>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	887b      	ldrh	r3, [r7, #2]
 8008230:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8008232:	e022      	b.n	800827a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	2b08      	cmp	r3, #8
 800823a:	d105      	bne.n	8008248 <apply_pwm+0x48>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	887b      	ldrh	r3, [r7, #2]
 8008244:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8008246:	e018      	b.n	800827a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	2b0c      	cmp	r3, #12
 800824e:	d105      	bne.n	800825c <apply_pwm+0x5c>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	887b      	ldrh	r3, [r7, #2]
 8008258:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800825a:	e00e      	b.n	800827a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	2b10      	cmp	r3, #16
 8008262:	d105      	bne.n	8008270 <apply_pwm+0x70>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	887b      	ldrh	r3, [r7, #2]
 800826c:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800826e:	e004      	b.n	800827a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	887b      	ldrh	r3, [r7, #2]
 8008278:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800827a:	bf00      	nop
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr

08008286 <motor_init>:

/* -------------------- API -------------------- */

Motor_Status_t motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, const Motor_Calibration_t* calib){
 8008286:	b580      	push	{r7, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
 800828c:	60f8      	str	r0, [r7, #12]
 800828e:	60b9      	str	r1, [r7, #8]
 8008290:	607a      	str	r2, [r7, #4]
 8008292:	603b      	str	r3, [r7, #0]
	if ((motor == NULL) || (htim == NULL) || (calib == NULL)){
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d005      	beq.n	80082a6 <motor_init+0x20>
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d002      	beq.n	80082a6 <motor_init+0x20>
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d102      	bne.n	80082ac <motor_init+0x26>
        return MOTOR_ERR;
 80082a6:	f04f 33ff 	mov.w	r3, #4294967295
 80082aa:	e017      	b.n	80082dc <motor_init+0x56>
    }

    motor->htim   = htim;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	68ba      	ldr	r2, [r7, #8]
 80082b0:	601a      	str	r2, [r3, #0]
    motor->channel = channel;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	605a      	str	r2, [r3, #4]
    motor->calib  = *calib;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	683a      	ldr	r2, [r7, #0]
 80082bc:	3308      	adds	r3, #8
 80082be:	6810      	ldr	r0, [r2, #0]
 80082c0:	6018      	str	r0, [r3, #0]
 80082c2:	8892      	ldrh	r2, [r2, #4]
 80082c4:	809a      	strh	r2, [r3, #4]

    apply_pwm(motor, calib->pwm_stop);
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	881b      	ldrh	r3, [r3, #0]
 80082ca:	4619      	mov	r1, r3
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f7ff ff97 	bl	8008200 <apply_pwm>
    HAL_TIM_PWM_Start(htim, channel);
 80082d2:	6879      	ldr	r1, [r7, #4]
 80082d4:	68b8      	ldr	r0, [r7, #8]
 80082d6:	f005 fb6d 	bl	800d9b4 <HAL_TIM_PWM_Start>

    return MOTOR_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3710      	adds	r7, #16
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <motor_set>:

Motor_Status_t motor_set(Motor_t* motor, uint8_t duty, Motor_Direction_t dir){
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b082      	sub	sp, #8
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	460b      	mov	r3, r1
 80082ee:	70fb      	strb	r3, [r7, #3]
 80082f0:	4613      	mov	r3, r2
 80082f2:	70bb      	strb	r3, [r7, #2]
	if (motor == NULL){
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d102      	bne.n	8008300 <motor_set+0x1c>
        return MOTOR_ERR;
 80082fa:	f04f 33ff 	mov.w	r3, #4294967295
 80082fe:	e012      	b.n	8008326 <motor_set+0x42>
    }

    duty = clip_duty(duty);
 8008300:	78fb      	ldrb	r3, [r7, #3]
 8008302:	4618      	mov	r0, r3
 8008304:	f7ff ff06 	bl	8008114 <clip_duty>
 8008308:	4603      	mov	r3, r0
 800830a:	70fb      	strb	r3, [r7, #3]
    apply_pwm(motor, compute_pwm(motor, duty, dir));
 800830c:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8008310:	78fb      	ldrb	r3, [r7, #3]
 8008312:	4619      	mov	r1, r3
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f7ff ff0f 	bl	8008138 <compute_pwm>
 800831a:	4603      	mov	r3, r0
 800831c:	4619      	mov	r1, r3
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f7ff ff6e 	bl	8008200 <apply_pwm>

    return MOTOR_OK;
 8008324:	2300      	movs	r3, #0
}
 8008326:	4618      	mov	r0, r3
 8008328:	3708      	adds	r7, #8
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}
	...

08008330 <PID_init>:
#include "pid.h"
#include <stddef.h>

pid_status PID_init(PID_t* pid, float kp, float ki, float kd, float period_ms, float tau){
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	6178      	str	r0, [r7, #20]
 8008338:	ed87 0a04 	vstr	s0, [r7, #16]
 800833c:	edc7 0a03 	vstr	s1, [r7, #12]
 8008340:	ed87 1a02 	vstr	s2, [r7, #8]
 8008344:	edc7 1a01 	vstr	s3, [r7, #4]
 8008348:	ed87 2a00 	vstr	s4, [r7]
    if (pid == NULL){
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d102      	bne.n	8008358 <PID_init+0x28>
    	return PID_ERR;
 8008352:	f04f 33ff 	mov.w	r3, #4294967295
 8008356:	e021      	b.n	800839c <PID_init+0x6c>
    }

    pid->kp = kp;
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	693a      	ldr	r2, [r7, #16]
 800835c:	601a      	str	r2, [r3, #0]
    pid->ki = ki;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	68fa      	ldr	r2, [r7, #12]
 8008362:	605a      	str	r2, [r3, #4]
    pid->kd = kd;
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	609a      	str	r2, [r3, #8]
    pid->period = period_ms / 1000.0f;
 800836a:	ed97 7a01 	vldr	s14, [r7, #4]
 800836e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80083a8 <PID_init+0x78>
 8008372:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	edc3 7a03 	vstr	s15, [r3, #12]
    pid->tau = tau;
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	683a      	ldr	r2, [r7, #0]
 8008380:	611a      	str	r2, [r3, #16]

    pid->prev_feedback = 0.0f;
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f04f 0200 	mov.w	r2, #0
 8008388:	615a      	str	r2, [r3, #20]
    pid->I_term = 0.0f;
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	f04f 0200 	mov.w	r2, #0
 8008390:	619a      	str	r2, [r3, #24]
    pid->d_filt = 0.0f;
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	f04f 0200 	mov.w	r2, #0
 8008398:	61da      	str	r2, [r3, #28]

    return PID_OK;
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	371c      	adds	r7, #28
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr
 80083a8:	447a0000 	.word	0x447a0000

080083ac <PID_compute>:

pid_status PID_compute(PID_t* pid, float setpoint, float feedback, float* u_out){
 80083ac:	b480      	push	{r7}
 80083ae:	b08d      	sub	sp, #52	@ 0x34
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	ed87 0a02 	vstr	s0, [r7, #8]
 80083b8:	edc7 0a01 	vstr	s1, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
    if (pid == NULL || u_out == NULL){
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d002      	beq.n	80083ca <PID_compute+0x1e>
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d102      	bne.n	80083d0 <PID_compute+0x24>
    	return PID_ERR;
 80083ca:	f04f 33ff 	mov.w	r3, #4294967295
 80083ce:	e098      	b.n	8008502 <PID_compute+0x156>
    }

    float error = setpoint - feedback;
 80083d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80083d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80083d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80083dc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    float P = pid->kp * error;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	edd3 7a00 	vldr	s15, [r3]
 80083e6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80083ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    float u_unsat = P + pid->I_term;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	edd3 7a06 	vldr	s15, [r3, #24]
 80083f8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80083fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008400:	edc7 7a08 	vstr	s15, [r7, #32]
    float u_sat = u_unsat;
 8008404:	6a3b      	ldr	r3, [r7, #32]
 8008406:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (u_unsat > U_MAX){
 8008408:	edd7 7a08 	vldr	s15, [r7, #32]
 800840c:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8008410:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008418:	dd02      	ble.n	8008420 <PID_compute+0x74>
    	u_sat = U_MAX;
 800841a:	4b3d      	ldr	r3, [pc, #244]	@ (8008510 <PID_compute+0x164>)
 800841c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800841e:	e00a      	b.n	8008436 <PID_compute+0x8a>
    }
    else if (u_unsat < U_MIN){
 8008420:	edd7 7a08 	vldr	s15, [r7, #32]
 8008424:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8008428:	eef4 7ac7 	vcmpe.f32	s15, s14
 800842c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008430:	d501      	bpl.n	8008436 <PID_compute+0x8a>
    	u_sat = U_MIN;
 8008432:	4b38      	ldr	r3, [pc, #224]	@ (8008514 <PID_compute+0x168>)
 8008434:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    pid->I_term += pid->period * (pid->ki * error + (u_sat - u_unsat));
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	ed93 7a06 	vldr	s14, [r3, #24]
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	edd3 6a03 	vldr	s13, [r3, #12]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	ed93 6a01 	vldr	s12, [r3, #4]
 8008448:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800844c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8008450:	edd7 5a0b 	vldr	s11, [r7, #44]	@ 0x2c
 8008454:	edd7 7a08 	vldr	s15, [r7, #32]
 8008458:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800845c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8008460:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008464:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	edc3 7a06 	vstr	s15, [r3, #24]

    float d_raw = (feedback - pid->prev_feedback) / pid->period;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	edd3 7a05 	vldr	s15, [r3, #20]
 8008474:	ed97 7a01 	vldr	s14, [r7, #4]
 8008478:	ee77 6a67 	vsub.f32	s13, s14, s15
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	ed93 7a03 	vldr	s14, [r3, #12]
 8008482:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008486:	edc7 7a07 	vstr	s15, [r7, #28]
    float alpha = pid->tau / (pid->tau + pid->period);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	edd3 6a04 	vldr	s13, [r3, #16]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	ed93 7a04 	vldr	s14, [r3, #16]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	edd3 7a03 	vldr	s15, [r3, #12]
 800849c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80084a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084a4:	edc7 7a06 	vstr	s15, [r7, #24]
    pid->d_filt = alpha * pid->d_filt + (1.0f - alpha) * d_raw;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	ed93 7a07 	vldr	s14, [r3, #28]
 80084ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80084b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80084b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80084be:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80084c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80084c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80084ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	edc3 7a07 	vstr	s15, [r3, #28]

    float D = pid->kd * pid->d_filt;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	ed93 7a02 	vldr	s14, [r3, #8]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	edd3 7a07 	vldr	s15, [r3, #28]
 80084e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084e4:	edc7 7a05 	vstr	s15, [r7, #20]

    *u_out = u_sat - D;
 80084e8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80084ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80084f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	edc3 7a00 	vstr	s15, [r3]

    pid->prev_feedback = feedback;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	615a      	str	r2, [r3, #20]

    return PID_OK;
 8008500:	2300      	movs	r3, #0
}
 8008502:	4618      	mov	r0, r3
 8008504:	3734      	adds	r7, #52	@ 0x34
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr
 800850e:	bf00      	nop
 8008510:	41400000 	.word	0x41400000
 8008514:	c1400000 	.word	0xc1400000

08008518 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b082      	sub	sp, #8
 800851c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800851e:	4b12      	ldr	r3, [pc, #72]	@ (8008568 <HAL_MspInit+0x50>)
 8008520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008522:	4a11      	ldr	r2, [pc, #68]	@ (8008568 <HAL_MspInit+0x50>)
 8008524:	f043 0301 	orr.w	r3, r3, #1
 8008528:	6613      	str	r3, [r2, #96]	@ 0x60
 800852a:	4b0f      	ldr	r3, [pc, #60]	@ (8008568 <HAL_MspInit+0x50>)
 800852c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800852e:	f003 0301 	and.w	r3, r3, #1
 8008532:	607b      	str	r3, [r7, #4]
 8008534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008536:	4b0c      	ldr	r3, [pc, #48]	@ (8008568 <HAL_MspInit+0x50>)
 8008538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800853a:	4a0b      	ldr	r2, [pc, #44]	@ (8008568 <HAL_MspInit+0x50>)
 800853c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008540:	6593      	str	r3, [r2, #88]	@ 0x58
 8008542:	4b09      	ldr	r3, [pc, #36]	@ (8008568 <HAL_MspInit+0x50>)
 8008544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800854a:	603b      	str	r3, [r7, #0]
 800854c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800854e:	2200      	movs	r2, #0
 8008550:	210f      	movs	r1, #15
 8008552:	f06f 0001 	mvn.w	r0, #1
 8008556:	f003 f8a5 	bl	800b6a4 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800855a:	f004 f87f 	bl	800c65c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800855e:	bf00      	nop
 8008560:	3708      	adds	r7, #8
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	40021000 	.word	0x40021000

0800856c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b08c      	sub	sp, #48	@ 0x30
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8008574:	2300      	movs	r3, #0
 8008576:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8008578:	2300      	movs	r3, #0
 800857a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800857c:	4b2c      	ldr	r3, [pc, #176]	@ (8008630 <HAL_InitTick+0xc4>)
 800857e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008580:	4a2b      	ldr	r2, [pc, #172]	@ (8008630 <HAL_InitTick+0xc4>)
 8008582:	f043 0310 	orr.w	r3, r3, #16
 8008586:	6593      	str	r3, [r2, #88]	@ 0x58
 8008588:	4b29      	ldr	r3, [pc, #164]	@ (8008630 <HAL_InitTick+0xc4>)
 800858a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800858c:	f003 0310 	and.w	r3, r3, #16
 8008590:	60bb      	str	r3, [r7, #8]
 8008592:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008594:	f107 020c 	add.w	r2, r7, #12
 8008598:	f107 0310 	add.w	r3, r7, #16
 800859c:	4611      	mov	r1, r2
 800859e:	4618      	mov	r0, r3
 80085a0:	f004 fd54 	bl	800d04c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80085a4:	f004 fd26 	bl	800cff4 <HAL_RCC_GetPCLK1Freq>
 80085a8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80085aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ac:	4a21      	ldr	r2, [pc, #132]	@ (8008634 <HAL_InitTick+0xc8>)
 80085ae:	fba2 2303 	umull	r2, r3, r2, r3
 80085b2:	0c9b      	lsrs	r3, r3, #18
 80085b4:	3b01      	subs	r3, #1
 80085b6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80085b8:	4b1f      	ldr	r3, [pc, #124]	@ (8008638 <HAL_InitTick+0xcc>)
 80085ba:	4a20      	ldr	r2, [pc, #128]	@ (800863c <HAL_InitTick+0xd0>)
 80085bc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80085be:	4b1e      	ldr	r3, [pc, #120]	@ (8008638 <HAL_InitTick+0xcc>)
 80085c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80085c4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80085c6:	4a1c      	ldr	r2, [pc, #112]	@ (8008638 <HAL_InitTick+0xcc>)
 80085c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ca:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80085cc:	4b1a      	ldr	r3, [pc, #104]	@ (8008638 <HAL_InitTick+0xcc>)
 80085ce:	2200      	movs	r2, #0
 80085d0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80085d2:	4b19      	ldr	r3, [pc, #100]	@ (8008638 <HAL_InitTick+0xcc>)
 80085d4:	2200      	movs	r2, #0
 80085d6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80085d8:	4817      	ldr	r0, [pc, #92]	@ (8008638 <HAL_InitTick+0xcc>)
 80085da:	f004 fffd 	bl	800d5d8 <HAL_TIM_Base_Init>
 80085de:	4603      	mov	r3, r0
 80085e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80085e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d11b      	bne.n	8008624 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80085ec:	4812      	ldr	r0, [pc, #72]	@ (8008638 <HAL_InitTick+0xcc>)
 80085ee:	f005 f8e3 	bl	800d7b8 <HAL_TIM_Base_Start_IT>
 80085f2:	4603      	mov	r3, r0
 80085f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80085f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d111      	bne.n	8008624 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008600:	2036      	movs	r0, #54	@ 0x36
 8008602:	f003 f869 	bl	800b6d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2b0f      	cmp	r3, #15
 800860a:	d808      	bhi.n	800861e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800860c:	2200      	movs	r2, #0
 800860e:	6879      	ldr	r1, [r7, #4]
 8008610:	2036      	movs	r0, #54	@ 0x36
 8008612:	f003 f847 	bl	800b6a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008616:	4a0a      	ldr	r2, [pc, #40]	@ (8008640 <HAL_InitTick+0xd4>)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6013      	str	r3, [r2, #0]
 800861c:	e002      	b.n	8008624 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8008624:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008628:	4618      	mov	r0, r3
 800862a:	3730      	adds	r7, #48	@ 0x30
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	40021000 	.word	0x40021000
 8008634:	431bde83 	.word	0x431bde83
 8008638:	20001ef4 	.word	0x20001ef4
 800863c:	40001000 	.word	0x40001000
 8008640:	20000054 	.word	0x20000054

08008644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008644:	b480      	push	{r7}
 8008646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008648:	bf00      	nop
 800864a:	e7fd      	b.n	8008648 <NMI_Handler+0x4>

0800864c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800864c:	b480      	push	{r7}
 800864e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008650:	bf00      	nop
 8008652:	e7fd      	b.n	8008650 <HardFault_Handler+0x4>

08008654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008654:	b480      	push	{r7}
 8008656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008658:	bf00      	nop
 800865a:	e7fd      	b.n	8008658 <MemManage_Handler+0x4>

0800865c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800865c:	b480      	push	{r7}
 800865e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008660:	bf00      	nop
 8008662:	e7fd      	b.n	8008660 <BusFault_Handler+0x4>

08008664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008664:	b480      	push	{r7}
 8008666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008668:	bf00      	nop
 800866a:	e7fd      	b.n	8008668 <UsageFault_Handler+0x4>

0800866c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800866c:	b480      	push	{r7}
 800866e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008670:	bf00      	nop
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr
	...

0800867c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8008680:	4802      	ldr	r0, [pc, #8]	@ (800868c <DMA1_Channel1_IRQHandler+0x10>)
 8008682:	f003 fc22 	bl	800beca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008686:	bf00      	nop
 8008688:	bd80      	pop	{r7, pc}
 800868a:	bf00      	nop
 800868c:	200022a0 	.word	0x200022a0

08008690 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8008694:	4802      	ldr	r0, [pc, #8]	@ (80086a0 <DMA1_Channel2_IRQHandler+0x10>)
 8008696:	f003 fc18 	bl	800beca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800869a:	bf00      	nop
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	20002300 	.word	0x20002300

080086a4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 80086a8:	4802      	ldr	r0, [pc, #8]	@ (80086b4 <DMA1_Channel3_IRQHandler+0x10>)
 80086aa:	f003 fc0e 	bl	800beca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80086ae:	bf00      	nop
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop
 80086b4:	200021ac 	.word	0x200021ac

080086b8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80086bc:	4802      	ldr	r0, [pc, #8]	@ (80086c8 <TIM4_IRQHandler+0x10>)
 80086be:	f005 ff85 	bl	800e5cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80086c2:	bf00      	nop
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	20002030 	.word	0x20002030

080086cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80086d0:	4802      	ldr	r0, [pc, #8]	@ (80086dc <USART3_IRQHandler+0x10>)
 80086d2:	f007 fbb9 	bl	800fe48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80086d6:	bf00      	nop
 80086d8:	bd80      	pop	{r7, pc}
 80086da:	bf00      	nop
 80086dc:	2000220c 	.word	0x2000220c

080086e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SESSION_Pin);
 80086e4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80086e8:	f003 fefc 	bl	800c4e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80086ec:	bf00      	nop
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80086f4:	4802      	ldr	r0, [pc, #8]	@ (8008700 <TIM6_DAC_IRQHandler+0x10>)
 80086f6:	f005 ff69 	bl	800e5cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80086fa:	bf00      	nop
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	20001ef4 	.word	0x20001ef4

08008704 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b082      	sub	sp, #8
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a08      	ldr	r2, [pc, #32]	@ (8008734 <HAL_UART_TxCpltCallback+0x30>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d10a      	bne.n	800872c <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8008716:	4808      	ldr	r0, [pc, #32]	@ (8008738 <HAL_UART_TxCpltCallback+0x34>)
 8008718:	f007 fb00 	bl	800fd1c <HAL_UART_DMAStop>
    	transmitted++;
 800871c:	4b07      	ldr	r3, [pc, #28]	@ (800873c <HAL_UART_TxCpltCallback+0x38>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3301      	adds	r3, #1
 8008722:	4a06      	ldr	r2, [pc, #24]	@ (800873c <HAL_UART_TxCpltCallback+0x38>)
 8008724:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 8008726:	4b06      	ldr	r3, [pc, #24]	@ (8008740 <HAL_UART_TxCpltCallback+0x3c>)
 8008728:	2201      	movs	r2, #1
 800872a:	701a      	strb	r2, [r3, #0]
    }
}
 800872c:	bf00      	nop
 800872e:	3708      	adds	r7, #8
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	40004800 	.word	0x40004800
 8008738:	2000220c 	.word	0x2000220c
 800873c:	20001f44 	.word	0x20001f44
 8008740:	20001dc0 	.word	0x20001dc0

08008744 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a0a      	ldr	r2, [pc, #40]	@ (800877c <HAL_UART_RxCpltCallback+0x38>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d10d      	bne.n	8008772 <HAL_UART_RxCpltCallback+0x2e>
    {
    	HAL_UART_DMAStop(&huart3);
 8008756:	480a      	ldr	r0, [pc, #40]	@ (8008780 <HAL_UART_RxCpltCallback+0x3c>)
 8008758:	f007 fae0 	bl	800fd1c <HAL_UART_DMAStop>
    	HAL_HalfDuplex_EnableTransmitter(&huart3);
 800875c:	4808      	ldr	r0, [pc, #32]	@ (8008780 <HAL_UART_RxCpltCallback+0x3c>)
 800875e:	f007 fedf 	bl	8010520 <HAL_HalfDuplex_EnableTransmitter>
    	received++;
 8008762:	4b08      	ldr	r3, [pc, #32]	@ (8008784 <HAL_UART_RxCpltCallback+0x40>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3301      	adds	r3, #1
 8008768:	4a06      	ldr	r2, [pc, #24]	@ (8008784 <HAL_UART_RxCpltCallback+0x40>)
 800876a:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 800876c:	4b06      	ldr	r3, [pc, #24]	@ (8008788 <HAL_UART_RxCpltCallback+0x44>)
 800876e:	2201      	movs	r2, #1
 8008770:	701a      	strb	r2, [r3, #0]
    }
}
 8008772:	bf00      	nop
 8008774:	3708      	adds	r7, #8
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	40004800 	.word	0x40004800
 8008780:	2000220c 	.word	0x2000220c
 8008784:	20001f40 	.word	0x20001f40
 8008788:	20001dc1 	.word	0x20001dc1

0800878c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800878c:	b480      	push	{r7}
 800878e:	af00      	add	r7, sp, #0
  return 1;
 8008790:	2301      	movs	r3, #1
}
 8008792:	4618      	mov	r0, r3
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <_kill>:

int _kill(int pid, int sig)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80087a6:	f00d f81b 	bl	80157e0 <__errno>
 80087aa:	4603      	mov	r3, r0
 80087ac:	2216      	movs	r2, #22
 80087ae:	601a      	str	r2, [r3, #0]
  return -1;
 80087b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3708      	adds	r7, #8
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}

080087bc <_exit>:

void _exit (int status)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b082      	sub	sp, #8
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80087c4:	f04f 31ff 	mov.w	r1, #4294967295
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f7ff ffe7 	bl	800879c <_kill>
  while (1) {}    /* Make sure we hang here */
 80087ce:	bf00      	nop
 80087d0:	e7fd      	b.n	80087ce <_exit+0x12>

080087d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b086      	sub	sp, #24
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	60f8      	str	r0, [r7, #12]
 80087da:	60b9      	str	r1, [r7, #8]
 80087dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80087de:	2300      	movs	r3, #0
 80087e0:	617b      	str	r3, [r7, #20]
 80087e2:	e00a      	b.n	80087fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80087e4:	f3af 8000 	nop.w
 80087e8:	4601      	mov	r1, r0
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	1c5a      	adds	r2, r3, #1
 80087ee:	60ba      	str	r2, [r7, #8]
 80087f0:	b2ca      	uxtb	r2, r1
 80087f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	3301      	adds	r3, #1
 80087f8:	617b      	str	r3, [r7, #20]
 80087fa:	697a      	ldr	r2, [r7, #20]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	429a      	cmp	r2, r3
 8008800:	dbf0      	blt.n	80087e4 <_read+0x12>
  }

  return len;
 8008802:	687b      	ldr	r3, [r7, #4]
}
 8008804:	4618      	mov	r0, r3
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b086      	sub	sp, #24
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008818:	2300      	movs	r3, #0
 800881a:	617b      	str	r3, [r7, #20]
 800881c:	e009      	b.n	8008832 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	1c5a      	adds	r2, r3, #1
 8008822:	60ba      	str	r2, [r7, #8]
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	4618      	mov	r0, r3
 8008828:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	3301      	adds	r3, #1
 8008830:	617b      	str	r3, [r7, #20]
 8008832:	697a      	ldr	r2, [r7, #20]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	429a      	cmp	r2, r3
 8008838:	dbf1      	blt.n	800881e <_write+0x12>
  }
  return len;
 800883a:	687b      	ldr	r3, [r7, #4]
}
 800883c:	4618      	mov	r0, r3
 800883e:	3718      	adds	r7, #24
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <_close>:

int _close(int file)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800884c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008850:	4618      	mov	r0, r3
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800886c:	605a      	str	r2, [r3, #4]
  return 0;
 800886e:	2300      	movs	r3, #0
}
 8008870:	4618      	mov	r0, r3
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr

0800887c <_isatty>:

int _isatty(int file)
{
 800887c:	b480      	push	{r7}
 800887e:	b083      	sub	sp, #12
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008884:	2301      	movs	r3, #1
}
 8008886:	4618      	mov	r0, r3
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr

08008892 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008892:	b480      	push	{r7}
 8008894:	b085      	sub	sp, #20
 8008896:	af00      	add	r7, sp, #0
 8008898:	60f8      	str	r0, [r7, #12]
 800889a:	60b9      	str	r1, [r7, #8]
 800889c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3714      	adds	r7, #20
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b086      	sub	sp, #24
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80088b4:	4a14      	ldr	r2, [pc, #80]	@ (8008908 <_sbrk+0x5c>)
 80088b6:	4b15      	ldr	r3, [pc, #84]	@ (800890c <_sbrk+0x60>)
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80088c0:	4b13      	ldr	r3, [pc, #76]	@ (8008910 <_sbrk+0x64>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d102      	bne.n	80088ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80088c8:	4b11      	ldr	r3, [pc, #68]	@ (8008910 <_sbrk+0x64>)
 80088ca:	4a12      	ldr	r2, [pc, #72]	@ (8008914 <_sbrk+0x68>)
 80088cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80088ce:	4b10      	ldr	r3, [pc, #64]	@ (8008910 <_sbrk+0x64>)
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4413      	add	r3, r2
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d207      	bcs.n	80088ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80088dc:	f00c ff80 	bl	80157e0 <__errno>
 80088e0:	4603      	mov	r3, r0
 80088e2:	220c      	movs	r2, #12
 80088e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80088e6:	f04f 33ff 	mov.w	r3, #4294967295
 80088ea:	e009      	b.n	8008900 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80088ec:	4b08      	ldr	r3, [pc, #32]	@ (8008910 <_sbrk+0x64>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80088f2:	4b07      	ldr	r3, [pc, #28]	@ (8008910 <_sbrk+0x64>)
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4413      	add	r3, r2
 80088fa:	4a05      	ldr	r2, [pc, #20]	@ (8008910 <_sbrk+0x64>)
 80088fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80088fe:	68fb      	ldr	r3, [r7, #12]
}
 8008900:	4618      	mov	r0, r3
 8008902:	3718      	adds	r7, #24
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}
 8008908:	20020000 	.word	0x20020000
 800890c:	00000400 	.word	0x00000400
 8008910:	20001f48 	.word	0x20001f48
 8008914:	20006e98 	.word	0x20006e98

08008918 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008918:	b480      	push	{r7}
 800891a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800891c:	4b06      	ldr	r3, [pc, #24]	@ (8008938 <SystemInit+0x20>)
 800891e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008922:	4a05      	ldr	r2, [pc, #20]	@ (8008938 <SystemInit+0x20>)
 8008924:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008928:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800892c:	bf00      	nop
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	e000ed00 	.word	0xe000ed00

0800893c <temp_cfg_channel_>:
#include "temp.h"

/* ================== STATIC SUPPORT FUNCTIONS ================== */

static Temp_Status_t temp_cfg_channel_(temp_t *t)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
	//t == NULL ecc anche dopo
    if(t == NULL || t->hadc == NULL)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d003      	beq.n	8008952 <temp_cfg_channel_+0x16>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d102      	bne.n	8008958 <temp_cfg_channel_+0x1c>
		return TEMP_ERR;
 8008952:	f04f 33ff 	mov.w	r3, #4294967295
 8008956:	e00e      	b.n	8008976 <temp_cfg_channel_+0x3a>

    return (HAL_ADC_ConfigChannel(t->hadc, &t->channel_cfg) == HAL_OK) ? TEMP_OK : TEMP_ERR;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	3304      	adds	r3, #4
 8008960:	4619      	mov	r1, r3
 8008962:	4610      	mov	r0, r2
 8008964:	f001 fe38 	bl	800a5d8 <HAL_ADC_ConfigChannel>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d101      	bne.n	8008972 <temp_cfg_channel_+0x36>
 800896e:	2300      	movs	r3, #0
 8008970:	e001      	b.n	8008976 <temp_cfg_channel_+0x3a>
 8008972:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008976:	4618      	mov	r0, r3
 8008978:	3708      	adds	r7, #8
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}

0800897e <temp_read_once_>:

static Temp_Status_t temp_read_once_(temp_t *t, uint32_t *raw)
{
 800897e:	b580      	push	{r7, lr}
 8008980:	b082      	sub	sp, #8
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
 8008986:	6039      	str	r1, [r7, #0]
    if (t == NULL || raw == NULL) return TEMP_ERR;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d002      	beq.n	8008994 <temp_read_once_+0x16>
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d102      	bne.n	800899a <temp_read_once_+0x1c>
 8008994:	f04f 33ff 	mov.w	r3, #4294967295
 8008998:	e02b      	b.n	80089f2 <temp_read_once_+0x74>

    if (HAL_ADC_Start(t->hadc) != HAL_OK)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4618      	mov	r0, r3
 80089a0:	f001 fbee 	bl	800a180 <HAL_ADC_Start>
 80089a4:	4603      	mov	r3, r0
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d002      	beq.n	80089b0 <temp_read_once_+0x32>
        return TEMP_ERR;
 80089aa:	f04f 33ff 	mov.w	r3, #4294967295
 80089ae:	e020      	b.n	80089f2 <temp_read_once_+0x74>

    if (HAL_ADC_PollForConversion(t->hadc, t->timeout_ms) != HAL_OK) {
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b8:	4619      	mov	r1, r3
 80089ba:	4610      	mov	r0, r2
 80089bc:	f001 fcf8 	bl	800a3b0 <HAL_ADC_PollForConversion>
 80089c0:	4603      	mov	r3, r0
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d007      	beq.n	80089d6 <temp_read_once_+0x58>
        HAL_ADC_Stop(t->hadc);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4618      	mov	r0, r3
 80089cc:	f001 fcbc 	bl	800a348 <HAL_ADC_Stop>
        return TEMP_ERR;
 80089d0:	f04f 33ff 	mov.w	r3, #4294967295
 80089d4:	e00d      	b.n	80089f2 <temp_read_once_+0x74>
    }

    *raw = HAL_ADC_GetValue(t->hadc);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4618      	mov	r0, r3
 80089dc:	f001 fdee 	bl	800a5bc <HAL_ADC_GetValue>
 80089e0:	4602      	mov	r2, r0
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(t->hadc);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4618      	mov	r0, r3
 80089ec:	f001 fcac 	bl	800a348 <HAL_ADC_Stop>

    return TEMP_OK;
 80089f0:	2300      	movs	r3, #0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3708      	adds	r7, #8
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
	...

080089fc <temp_raw_to_celsius_>:

static float temp_raw_to_celsius_(uint32_t raw)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b085      	sub	sp, #20
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
    float v_sense =((float)raw * TEMP_ADC_VREF_MV) / TEMP_ADC_MAX_CNT;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	ee07 3a90 	vmov	s15, r3
 8008a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a0e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8008a4c <temp_raw_to_celsius_+0x50>
 8008a12:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008a16:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8008a50 <temp_raw_to_celsius_+0x54>
 8008a1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008a1e:	edc7 7a03 	vstr	s15, [r7, #12]

    return ((v_sense - TEMP_V25_MV) / TEMP_SLOPE_MV_PER_C) + 25.0f;
 8008a22:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a26:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8008a54 <temp_raw_to_celsius_+0x58>
 8008a2a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008a2e:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 8008a32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008a36:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8008a3a:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8008a3e:	eeb0 0a67 	vmov.f32	s0, s15
 8008a42:	3714      	adds	r7, #20
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr
 8008a4c:	454e4000 	.word	0x454e4000
 8008a50:	457ff000 	.word	0x457ff000
 8008a54:	443e0000 	.word	0x443e0000

08008a58 <temp_read_raw_internal_>:

static Temp_Status_t temp_read_raw_internal_(temp_t *t, uint8_t samples, uint32_t *raw)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b088      	sub	sp, #32
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	460b      	mov	r3, r1
 8008a62:	607a      	str	r2, [r7, #4]
 8008a64:	72fb      	strb	r3, [r7, #11]
    if (t == NULL || raw == NULL || samples == 0) return TEMP_ERR;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d005      	beq.n	8008a78 <temp_read_raw_internal_+0x20>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d002      	beq.n	8008a78 <temp_read_raw_internal_+0x20>
 8008a72:	7afb      	ldrb	r3, [r7, #11]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d102      	bne.n	8008a7e <temp_read_raw_internal_+0x26>
 8008a78:	f04f 33ff 	mov.w	r3, #4294967295
 8008a7c:	e02f      	b.n	8008ade <temp_read_raw_internal_+0x86>

    if (temp_cfg_channel_(t) != TEMP_OK)
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f7ff ff5c 	bl	800893c <temp_cfg_channel_>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d002      	beq.n	8008a90 <temp_read_raw_internal_+0x38>
        return TEMP_ERR;
 8008a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a8e:	e026      	b.n	8008ade <temp_read_raw_internal_+0x86>

    uint32_t acc = 0U;
 8008a90:	2300      	movs	r3, #0
 8008a92:	61fb      	str	r3, [r7, #28]
    uint32_t sample;

    for (uint8_t i = 0; i < samples; i++) {
 8008a94:	2300      	movs	r3, #0
 8008a96:	76fb      	strb	r3, [r7, #27]
 8008a98:	e012      	b.n	8008ac0 <temp_read_raw_internal_+0x68>
        if (temp_read_once_(t, &sample) != TEMP_OK)
 8008a9a:	f107 0314 	add.w	r3, r7, #20
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	68f8      	ldr	r0, [r7, #12]
 8008aa2:	f7ff ff6c 	bl	800897e <temp_read_once_>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d002      	beq.n	8008ab2 <temp_read_raw_internal_+0x5a>
            return TEMP_ERR;
 8008aac:	f04f 33ff 	mov.w	r3, #4294967295
 8008ab0:	e015      	b.n	8008ade <temp_read_raw_internal_+0x86>
        acc += sample;
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	69fa      	ldr	r2, [r7, #28]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 8008aba:	7efb      	ldrb	r3, [r7, #27]
 8008abc:	3301      	adds	r3, #1
 8008abe:	76fb      	strb	r3, [r7, #27]
 8008ac0:	7efa      	ldrb	r2, [r7, #27]
 8008ac2:	7afb      	ldrb	r3, [r7, #11]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d3e8      	bcc.n	8008a9a <temp_read_raw_internal_+0x42>
    }

    *raw = acc / samples;
 8008ac8:	7afb      	ldrb	r3, [r7, #11]
 8008aca:	69fa      	ldr	r2, [r7, #28]
 8008acc:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	601a      	str	r2, [r3, #0]
    t->raw_last = *raw;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681a      	ldr	r2, [r3, #0]
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	629a      	str	r2, [r3, #40]	@ 0x28

    return TEMP_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3720      	adds	r7, #32
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <temp_init>:

/* ================== PUBLIC API ================== */

Temp_Status_t temp_init(temp_t *t, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef* channel_cfg, uint32_t timeout_ms)
{
 8008ae6:	b5b0      	push	{r4, r5, r7, lr}
 8008ae8:	b084      	sub	sp, #16
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	60f8      	str	r0, [r7, #12]
 8008aee:	60b9      	str	r1, [r7, #8]
 8008af0:	607a      	str	r2, [r7, #4]
 8008af2:	603b      	str	r3, [r7, #0]
    if (t == NULL || hadc == NULL) return TEMP_ERR;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d002      	beq.n	8008b00 <temp_init+0x1a>
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d102      	bne.n	8008b06 <temp_init+0x20>
 8008b00:	f04f 33ff 	mov.w	r3, #4294967295
 8008b04:	e025      	b.n	8008b52 <temp_init+0x6c>

    t->hadc          = hadc;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	601a      	str	r2, [r3, #0]
    t->channel_cfg   = *channel_cfg;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	1d1c      	adds	r4, r3, #4
 8008b12:	4615      	mov	r5, r2
 8008b14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b18:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008b1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    t->timeout_ms    = timeout_ms;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	683a      	ldr	r2, [r7, #0]
 8008b24:	625a      	str	r2, [r3, #36]	@ 0x24

    t->raw_last      = 0U;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	629a      	str	r2, [r3, #40]	@ 0x28
    t->temp_c_last   = 0.0f;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f04f 0200 	mov.w	r2, #0
 8008b32:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* calibrazione ADC (una tantum) */
    if (HAL_ADCEx_Calibration_Start(t->hadc, t->channel_cfg.SingleDiff) != HAL_OK)
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	4610      	mov	r0, r2
 8008b40:	f002 fb8e 	bl	800b260 <HAL_ADCEx_Calibration_Start>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d002      	beq.n	8008b50 <temp_init+0x6a>
        return TEMP_ERR;
 8008b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b4e:	e000      	b.n	8008b52 <temp_init+0x6c>

    return TEMP_OK;
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bdb0      	pop	{r4, r5, r7, pc}

08008b5a <temp_read_raw_once>:

Temp_Status_t temp_read_raw_once(temp_t *t, uint32_t *raw)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b082      	sub	sp, #8
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
 8008b62:	6039      	str	r1, [r7, #0]
    return temp_read_raw_internal_(t, 1, raw);
 8008b64:	683a      	ldr	r2, [r7, #0]
 8008b66:	2101      	movs	r1, #1
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f7ff ff75 	bl	8008a58 <temp_read_raw_internal_>
 8008b6e:	4603      	mov	r3, r0
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3708      	adds	r7, #8
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <temp_get_celsius_once>:
{
    return temp_read_raw_internal_(t, samples, raw);
}

Temp_Status_t temp_get_celsius_once(temp_t *t, float *temp_c)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]
    if (t == NULL || temp_c == NULL) return TEMP_ERR;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d002      	beq.n	8008b8e <temp_get_celsius_once+0x16>
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d102      	bne.n	8008b94 <temp_get_celsius_once+0x1c>
 8008b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8008b92:	e019      	b.n	8008bc8 <temp_get_celsius_once+0x50>

    uint32_t raw;

    if (temp_read_raw_once(t, &raw) != TEMP_OK)
 8008b94:	f107 030c 	add.w	r3, r7, #12
 8008b98:	4619      	mov	r1, r3
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f7ff ffdd 	bl	8008b5a <temp_read_raw_once>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d002      	beq.n	8008bac <temp_get_celsius_once+0x34>
        return TEMP_ERR;
 8008ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8008baa:	e00d      	b.n	8008bc8 <temp_get_celsius_once+0x50>

    t->temp_c_last = temp_raw_to_celsius_(raw);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7ff ff24 	bl	80089fc <temp_raw_to_celsius_>
 8008bb4:	eef0 7a40 	vmov.f32	s15, s0
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    *temp_c = t->temp_c_last;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	601a      	str	r2, [r3, #0]

    return TEMP_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3710      	adds	r7, #16
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim20;
DMA_HandleTypeDef hdma_tim17_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b08c      	sub	sp, #48	@ 0x30
 8008bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008bd6:	f107 030c 	add.w	r3, r7, #12
 8008bda:	2224      	movs	r2, #36	@ 0x24
 8008bdc:	2100      	movs	r1, #0
 8008bde:	4618      	mov	r0, r3
 8008be0:	f00c fd4d 	bl	801567e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008be4:	463b      	mov	r3, r7
 8008be6:	2200      	movs	r2, #0
 8008be8:	601a      	str	r2, [r3, #0]
 8008bea:	605a      	str	r2, [r3, #4]
 8008bec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8008bee:	4b23      	ldr	r3, [pc, #140]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008bf0:	4a23      	ldr	r2, [pc, #140]	@ (8008c80 <MX_TIM1_Init+0xb0>)
 8008bf2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8008bf4:	4b21      	ldr	r3, [pc, #132]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008bfa:	4b20      	ldr	r3, [pc, #128]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8008c00:	4b1e      	ldr	r3, [pc, #120]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008c02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c08:	4b1c      	ldr	r3, [pc, #112]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8008c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008c10:	2200      	movs	r2, #0
 8008c12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c14:	4b19      	ldr	r3, [pc, #100]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008c16:	2200      	movs	r2, #0
 8008c18:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008c1a:	2303      	movs	r3, #3
 8008c1c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008c22:	2301      	movs	r3, #1
 8008c24:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008c26:	2300      	movs	r3, #0
 8008c28:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008c2a:	2305      	movs	r3, #5
 8008c2c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008c32:	2301      	movs	r3, #1
 8008c34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008c36:	2300      	movs	r3, #0
 8008c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008c3a:	2305      	movs	r3, #5
 8008c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8008c3e:	f107 030c 	add.w	r3, r7, #12
 8008c42:	4619      	mov	r1, r3
 8008c44:	480d      	ldr	r0, [pc, #52]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008c46:	f005 fb8d 	bl	800e364 <HAL_TIM_Encoder_Init>
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d001      	beq.n	8008c54 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8008c50:	f7ff fa5a 	bl	8008108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008c54:	2300      	movs	r3, #0
 8008c56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008c60:	463b      	mov	r3, r7
 8008c62:	4619      	mov	r1, r3
 8008c64:	4805      	ldr	r0, [pc, #20]	@ (8008c7c <MX_TIM1_Init+0xac>)
 8008c66:	f006 fdc5 	bl	800f7f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d001      	beq.n	8008c74 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8008c70:	f7ff fa4a 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8008c74:	bf00      	nop
 8008c76:	3730      	adds	r7, #48	@ 0x30
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	20001f4c 	.word	0x20001f4c
 8008c80:	40012c00 	.word	0x40012c00

08008c84 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b088      	sub	sp, #32
 8008c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008c8a:	f107 0310 	add.w	r3, r7, #16
 8008c8e:	2200      	movs	r2, #0
 8008c90:	601a      	str	r2, [r3, #0]
 8008c92:	605a      	str	r2, [r3, #4]
 8008c94:	609a      	str	r2, [r3, #8]
 8008c96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008c98:	1d3b      	adds	r3, r7, #4
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	601a      	str	r2, [r3, #0]
 8008c9e:	605a      	str	r2, [r3, #4]
 8008ca0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8008ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008ca4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8008ca8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8008caa:	4b1c      	ldr	r3, [pc, #112]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008cac:	22a9      	movs	r2, #169	@ 0xa9
 8008cae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8008cb6:	4b19      	ldr	r3, [pc, #100]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cbc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008cbe:	4b17      	ldr	r3, [pc, #92]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008cc4:	4b15      	ldr	r3, [pc, #84]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8008cca:	4814      	ldr	r0, [pc, #80]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008ccc:	f004 fc84 	bl	800d5d8 <HAL_TIM_Base_Init>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d001      	beq.n	8008cda <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8008cd6:	f7ff fa17 	bl	8008108 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008cda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008cde:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008ce0:	f107 0310 	add.w	r3, r7, #16
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	480d      	ldr	r0, [pc, #52]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008ce8:	f005 fed4 	bl	800ea94 <HAL_TIM_ConfigClockSource>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8008cf2:	f7ff fa09 	bl	8008108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008cfe:	1d3b      	adds	r3, r7, #4
 8008d00:	4619      	mov	r1, r3
 8008d02:	4806      	ldr	r0, [pc, #24]	@ (8008d1c <MX_TIM2_Init+0x98>)
 8008d04:	f006 fd76 	bl	800f7f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d001      	beq.n	8008d12 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8008d0e:	f7ff f9fb 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8008d12:	bf00      	nop
 8008d14:	3720      	adds	r7, #32
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}
 8008d1a:	bf00      	nop
 8008d1c:	20001f98 	.word	0x20001f98

08008d20 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b08a      	sub	sp, #40	@ 0x28
 8008d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008d26:	f107 031c 	add.w	r3, r7, #28
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	605a      	str	r2, [r3, #4]
 8008d30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008d32:	463b      	mov	r3, r7
 8008d34:	2200      	movs	r2, #0
 8008d36:	601a      	str	r2, [r3, #0]
 8008d38:	605a      	str	r2, [r3, #4]
 8008d3a:	609a      	str	r2, [r3, #8]
 8008d3c:	60da      	str	r2, [r3, #12]
 8008d3e:	611a      	str	r2, [r3, #16]
 8008d40:	615a      	str	r2, [r3, #20]
 8008d42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8008d44:	4b32      	ldr	r3, [pc, #200]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008d46:	4a33      	ldr	r2, [pc, #204]	@ (8008e14 <MX_TIM3_Init+0xf4>)
 8008d48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8008d4a:	4b31      	ldr	r3, [pc, #196]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008d50:	4b2f      	ldr	r3, [pc, #188]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008d52:	2200      	movs	r2, #0
 8008d54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4249;
 8008d56:	4b2e      	ldr	r3, [pc, #184]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008d58:	f241 0299 	movw	r2, #4249	@ 0x1099
 8008d5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008d5e:	4b2c      	ldr	r3, [pc, #176]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008d60:	2200      	movs	r2, #0
 8008d62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008d64:	4b2a      	ldr	r3, [pc, #168]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008d66:	2200      	movs	r2, #0
 8008d68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8008d6a:	4829      	ldr	r0, [pc, #164]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008d6c:	f004 fdcb 	bl	800d906 <HAL_TIM_PWM_Init>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d001      	beq.n	8008d7a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8008d76:	f7ff f9c7 	bl	8008108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008d82:	f107 031c 	add.w	r3, r7, #28
 8008d86:	4619      	mov	r1, r3
 8008d88:	4821      	ldr	r0, [pc, #132]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008d8a:	f006 fd33 	bl	800f7f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d001      	beq.n	8008d98 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8008d94:	f7ff f9b8 	bl	8008108 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008d98:	2360      	movs	r3, #96	@ 0x60
 8008d9a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008da0:	2300      	movs	r3, #0
 8008da2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008da4:	2300      	movs	r3, #0
 8008da6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008da8:	463b      	mov	r3, r7
 8008daa:	2200      	movs	r2, #0
 8008dac:	4619      	mov	r1, r3
 8008dae:	4818      	ldr	r0, [pc, #96]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008db0:	f005 fd5c 	bl	800e86c <HAL_TIM_PWM_ConfigChannel>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d001      	beq.n	8008dbe <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8008dba:	f7ff f9a5 	bl	8008108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008dbe:	463b      	mov	r3, r7
 8008dc0:	2204      	movs	r2, #4
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	4812      	ldr	r0, [pc, #72]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008dc6:	f005 fd51 	bl	800e86c <HAL_TIM_PWM_ConfigChannel>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d001      	beq.n	8008dd4 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8008dd0:	f7ff f99a 	bl	8008108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008dd4:	463b      	mov	r3, r7
 8008dd6:	2208      	movs	r2, #8
 8008dd8:	4619      	mov	r1, r3
 8008dda:	480d      	ldr	r0, [pc, #52]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008ddc:	f005 fd46 	bl	800e86c <HAL_TIM_PWM_ConfigChannel>
 8008de0:	4603      	mov	r3, r0
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d001      	beq.n	8008dea <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8008de6:	f7ff f98f 	bl	8008108 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8008dea:	463b      	mov	r3, r7
 8008dec:	220c      	movs	r2, #12
 8008dee:	4619      	mov	r1, r3
 8008df0:	4807      	ldr	r0, [pc, #28]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008df2:	f005 fd3b 	bl	800e86c <HAL_TIM_PWM_ConfigChannel>
 8008df6:	4603      	mov	r3, r0
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d001      	beq.n	8008e00 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8008dfc:	f7ff f984 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8008e00:	4803      	ldr	r0, [pc, #12]	@ (8008e10 <MX_TIM3_Init+0xf0>)
 8008e02:	f000 fb69 	bl	80094d8 <HAL_TIM_MspPostInit>

}
 8008e06:	bf00      	nop
 8008e08:	3728      	adds	r7, #40	@ 0x28
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	20001fe4 	.word	0x20001fe4
 8008e14:	40000400 	.word	0x40000400

08008e18 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b088      	sub	sp, #32
 8008e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008e1e:	f107 0310 	add.w	r3, r7, #16
 8008e22:	2200      	movs	r2, #0
 8008e24:	601a      	str	r2, [r3, #0]
 8008e26:	605a      	str	r2, [r3, #4]
 8008e28:	609a      	str	r2, [r3, #8]
 8008e2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008e2c:	1d3b      	adds	r3, r7, #4
 8008e2e:	2200      	movs	r2, #0
 8008e30:	601a      	str	r2, [r3, #0]
 8008e32:	605a      	str	r2, [r3, #4]
 8008e34:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8008e36:	4b1e      	ldr	r3, [pc, #120]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e38:	4a1e      	ldr	r2, [pc, #120]	@ (8008eb4 <MX_TIM4_Init+0x9c>)
 8008e3a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 8008e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e3e:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8008e42:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008e44:	4b1a      	ldr	r3, [pc, #104]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e46:	2200      	movs	r2, #0
 8008e48:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 21999;
 8008e4a:	4b19      	ldr	r3, [pc, #100]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e4c:	f245 52ef 	movw	r2, #21999	@ 0x55ef
 8008e50:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008e52:	4b17      	ldr	r3, [pc, #92]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e54:	2200      	movs	r2, #0
 8008e56:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008e58:	4b15      	ldr	r3, [pc, #84]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8008e5e:	4814      	ldr	r0, [pc, #80]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e60:	f004 fbba 	bl	800d5d8 <HAL_TIM_Base_Init>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d001      	beq.n	8008e6e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8008e6a:	f7ff f94d 	bl	8008108 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008e6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008e72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8008e74:	f107 0310 	add.w	r3, r7, #16
 8008e78:	4619      	mov	r1, r3
 8008e7a:	480d      	ldr	r0, [pc, #52]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e7c:	f005 fe0a 	bl	800ea94 <HAL_TIM_ConfigClockSource>
 8008e80:	4603      	mov	r3, r0
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d001      	beq.n	8008e8a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8008e86:	f7ff f93f 	bl	8008108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008e92:	1d3b      	adds	r3, r7, #4
 8008e94:	4619      	mov	r1, r3
 8008e96:	4806      	ldr	r0, [pc, #24]	@ (8008eb0 <MX_TIM4_Init+0x98>)
 8008e98:	f006 fcac 	bl	800f7f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d001      	beq.n	8008ea6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8008ea2:	f7ff f931 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8008ea6:	bf00      	nop
 8008ea8:	3720      	adds	r7, #32
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	20002030 	.word	0x20002030
 8008eb4:	40000800 	.word	0x40000800

08008eb8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b08c      	sub	sp, #48	@ 0x30
 8008ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008ebe:	f107 030c 	add.w	r3, r7, #12
 8008ec2:	2224      	movs	r2, #36	@ 0x24
 8008ec4:	2100      	movs	r1, #0
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f00c fbd9 	bl	801567e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008ecc:	463b      	mov	r3, r7
 8008ece:	2200      	movs	r2, #0
 8008ed0:	601a      	str	r2, [r3, #0]
 8008ed2:	605a      	str	r2, [r3, #4]
 8008ed4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8008ed6:	4b21      	ldr	r3, [pc, #132]	@ (8008f5c <MX_TIM5_Init+0xa4>)
 8008ed8:	4a21      	ldr	r2, [pc, #132]	@ (8008f60 <MX_TIM5_Init+0xa8>)
 8008eda:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8008edc:	4b1f      	ldr	r3, [pc, #124]	@ (8008f5c <MX_TIM5_Init+0xa4>)
 8008ede:	2200      	movs	r2, #0
 8008ee0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8008f5c <MX_TIM5_Init+0xa4>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8008ee8:	4b1c      	ldr	r3, [pc, #112]	@ (8008f5c <MX_TIM5_Init+0xa4>)
 8008eea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008eee:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8008f5c <MX_TIM5_Init+0xa4>)
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008ef6:	4b19      	ldr	r3, [pc, #100]	@ (8008f5c <MX_TIM5_Init+0xa4>)
 8008ef8:	2200      	movs	r2, #0
 8008efa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008efc:	2303      	movs	r3, #3
 8008efe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008f00:	2300      	movs	r3, #0
 8008f02:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008f04:	2301      	movs	r3, #1
 8008f06:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008f0c:	2305      	movs	r3, #5
 8008f0e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008f10:	2300      	movs	r3, #0
 8008f12:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008f14:	2301      	movs	r3, #1
 8008f16:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008f18:	2300      	movs	r3, #0
 8008f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008f1c:	2305      	movs	r3, #5
 8008f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8008f20:	f107 030c 	add.w	r3, r7, #12
 8008f24:	4619      	mov	r1, r3
 8008f26:	480d      	ldr	r0, [pc, #52]	@ (8008f5c <MX_TIM5_Init+0xa4>)
 8008f28:	f005 fa1c 	bl	800e364 <HAL_TIM_Encoder_Init>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d001      	beq.n	8008f36 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8008f32:	f7ff f8e9 	bl	8008108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008f36:	2300      	movs	r3, #0
 8008f38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008f3e:	463b      	mov	r3, r7
 8008f40:	4619      	mov	r1, r3
 8008f42:	4806      	ldr	r0, [pc, #24]	@ (8008f5c <MX_TIM5_Init+0xa4>)
 8008f44:	f006 fc56 	bl	800f7f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d001      	beq.n	8008f52 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8008f4e:	f7ff f8db 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8008f52:	bf00      	nop
 8008f54:	3730      	adds	r7, #48	@ 0x30
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	2000207c 	.word	0x2000207c
 8008f60:	40000c00 	.word	0x40000c00

08008f64 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b08c      	sub	sp, #48	@ 0x30
 8008f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008f6a:	f107 030c 	add.w	r3, r7, #12
 8008f6e:	2224      	movs	r2, #36	@ 0x24
 8008f70:	2100      	movs	r1, #0
 8008f72:	4618      	mov	r0, r3
 8008f74:	f00c fb83 	bl	801567e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008f78:	463b      	mov	r3, r7
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	601a      	str	r2, [r3, #0]
 8008f7e:	605a      	str	r2, [r3, #4]
 8008f80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008f82:	4b23      	ldr	r3, [pc, #140]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008f84:	4a23      	ldr	r2, [pc, #140]	@ (8009014 <MX_TIM8_Init+0xb0>)
 8008f86:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8008f88:	4b21      	ldr	r3, [pc, #132]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008f8e:	4b20      	ldr	r3, [pc, #128]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008f90:	2200      	movs	r2, #0
 8008f92:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8008f94:	4b1e      	ldr	r3, [pc, #120]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008f96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008f9a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008fa8:	4b19      	ldr	r3, [pc, #100]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008faa:	2200      	movs	r2, #0
 8008fac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008fbe:	2305      	movs	r3, #5
 8008fc0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008fce:	2305      	movs	r3, #5
 8008fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8008fd2:	f107 030c 	add.w	r3, r7, #12
 8008fd6:	4619      	mov	r1, r3
 8008fd8:	480d      	ldr	r0, [pc, #52]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008fda:	f005 f9c3 	bl	800e364 <HAL_TIM_Encoder_Init>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d001      	beq.n	8008fe8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8008fe4:	f7ff f890 	bl	8008108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008fec:	2300      	movs	r3, #0
 8008fee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008ff4:	463b      	mov	r3, r7
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	4805      	ldr	r0, [pc, #20]	@ (8009010 <MX_TIM8_Init+0xac>)
 8008ffa:	f006 fbfb 	bl	800f7f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008ffe:	4603      	mov	r3, r0
 8009000:	2b00      	cmp	r3, #0
 8009002:	d001      	beq.n	8009008 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8009004:	f7ff f880 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009008:	bf00      	nop
 800900a:	3730      	adds	r7, #48	@ 0x30
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	200020c8 	.word	0x200020c8
 8009014:	40013400 	.word	0x40013400

08009018 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b094      	sub	sp, #80	@ 0x50
 800901c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800901e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009022:	2200      	movs	r2, #0
 8009024:	601a      	str	r2, [r3, #0]
 8009026:	605a      	str	r2, [r3, #4]
 8009028:	609a      	str	r2, [r3, #8]
 800902a:	60da      	str	r2, [r3, #12]
 800902c:	611a      	str	r2, [r3, #16]
 800902e:	615a      	str	r2, [r3, #20]
 8009030:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009032:	463b      	mov	r3, r7
 8009034:	2234      	movs	r2, #52	@ 0x34
 8009036:	2100      	movs	r1, #0
 8009038:	4618      	mov	r0, r3
 800903a:	f00c fb20 	bl	801567e <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800903e:	4b30      	ldr	r3, [pc, #192]	@ (8009100 <MX_TIM17_Init+0xe8>)
 8009040:	4a30      	ldr	r2, [pc, #192]	@ (8009104 <MX_TIM17_Init+0xec>)
 8009042:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8009044:	4b2e      	ldr	r3, [pc, #184]	@ (8009100 <MX_TIM17_Init+0xe8>)
 8009046:	2200      	movs	r2, #0
 8009048:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800904a:	4b2d      	ldr	r3, [pc, #180]	@ (8009100 <MX_TIM17_Init+0xe8>)
 800904c:	2200      	movs	r2, #0
 800904e:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 211;
 8009050:	4b2b      	ldr	r3, [pc, #172]	@ (8009100 <MX_TIM17_Init+0xe8>)
 8009052:	22d3      	movs	r2, #211	@ 0xd3
 8009054:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009056:	4b2a      	ldr	r3, [pc, #168]	@ (8009100 <MX_TIM17_Init+0xe8>)
 8009058:	2200      	movs	r2, #0
 800905a:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800905c:	4b28      	ldr	r3, [pc, #160]	@ (8009100 <MX_TIM17_Init+0xe8>)
 800905e:	2200      	movs	r2, #0
 8009060:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009062:	4b27      	ldr	r3, [pc, #156]	@ (8009100 <MX_TIM17_Init+0xe8>)
 8009064:	2200      	movs	r2, #0
 8009066:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8009068:	4825      	ldr	r0, [pc, #148]	@ (8009100 <MX_TIM17_Init+0xe8>)
 800906a:	f004 fab5 	bl	800d5d8 <HAL_TIM_Base_Init>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d001      	beq.n	8009078 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8009074:	f7ff f848 	bl	8008108 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8009078:	4821      	ldr	r0, [pc, #132]	@ (8009100 <MX_TIM17_Init+0xe8>)
 800907a:	f004 fc44 	bl	800d906 <HAL_TIM_PWM_Init>
 800907e:	4603      	mov	r3, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	d001      	beq.n	8009088 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8009084:	f7ff f840 	bl	8008108 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009088:	2360      	movs	r3, #96	@ 0x60
 800908a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 800908c:	2300      	movs	r3, #0
 800908e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009090:	2300      	movs	r3, #0
 8009092:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009094:	2300      	movs	r3, #0
 8009096:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009098:	2300      	movs	r3, #0
 800909a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800909c:	2300      	movs	r3, #0
 800909e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80090a0:	2300      	movs	r3, #0
 80090a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80090a4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80090a8:	2200      	movs	r2, #0
 80090aa:	4619      	mov	r1, r3
 80090ac:	4814      	ldr	r0, [pc, #80]	@ (8009100 <MX_TIM17_Init+0xe8>)
 80090ae:	f005 fbdd 	bl	800e86c <HAL_TIM_PWM_ConfigChannel>
 80090b2:	4603      	mov	r3, r0
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d001      	beq.n	80090bc <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 80090b8:	f7ff f826 	bl	8008108 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80090bc:	2300      	movs	r3, #0
 80090be:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80090c0:	2300      	movs	r3, #0
 80090c2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80090c4:	2300      	movs	r3, #0
 80090c6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80090c8:	2300      	movs	r3, #0
 80090ca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80090cc:	2300      	movs	r3, #0
 80090ce:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80090d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80090d4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80090d6:	2300      	movs	r3, #0
 80090d8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80090da:	2300      	movs	r3, #0
 80090dc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80090de:	463b      	mov	r3, r7
 80090e0:	4619      	mov	r1, r3
 80090e2:	4807      	ldr	r0, [pc, #28]	@ (8009100 <MX_TIM17_Init+0xe8>)
 80090e4:	f006 fc1c 	bl	800f920 <HAL_TIMEx_ConfigBreakDeadTime>
 80090e8:	4603      	mov	r3, r0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d001      	beq.n	80090f2 <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 80090ee:	f7ff f80b 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80090f2:	4803      	ldr	r0, [pc, #12]	@ (8009100 <MX_TIM17_Init+0xe8>)
 80090f4:	f000 f9f0 	bl	80094d8 <HAL_TIM_MspPostInit>

}
 80090f8:	bf00      	nop
 80090fa:	3750      	adds	r7, #80	@ 0x50
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	20002114 	.word	0x20002114
 8009104:	40014800 	.word	0x40014800

08009108 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b08c      	sub	sp, #48	@ 0x30
 800910c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800910e:	f107 030c 	add.w	r3, r7, #12
 8009112:	2224      	movs	r2, #36	@ 0x24
 8009114:	2100      	movs	r1, #0
 8009116:	4618      	mov	r0, r3
 8009118:	f00c fab1 	bl	801567e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800911c:	463b      	mov	r3, r7
 800911e:	2200      	movs	r2, #0
 8009120:	601a      	str	r2, [r3, #0]
 8009122:	605a      	str	r2, [r3, #4]
 8009124:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8009126:	4b23      	ldr	r3, [pc, #140]	@ (80091b4 <MX_TIM20_Init+0xac>)
 8009128:	4a23      	ldr	r2, [pc, #140]	@ (80091b8 <MX_TIM20_Init+0xb0>)
 800912a:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 800912c:	4b21      	ldr	r3, [pc, #132]	@ (80091b4 <MX_TIM20_Init+0xac>)
 800912e:	2200      	movs	r2, #0
 8009130:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009132:	4b20      	ldr	r3, [pc, #128]	@ (80091b4 <MX_TIM20_Init+0xac>)
 8009134:	2200      	movs	r2, #0
 8009136:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8009138:	4b1e      	ldr	r3, [pc, #120]	@ (80091b4 <MX_TIM20_Init+0xac>)
 800913a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800913e:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009140:	4b1c      	ldr	r3, [pc, #112]	@ (80091b4 <MX_TIM20_Init+0xac>)
 8009142:	2200      	movs	r2, #0
 8009144:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8009146:	4b1b      	ldr	r3, [pc, #108]	@ (80091b4 <MX_TIM20_Init+0xac>)
 8009148:	2200      	movs	r2, #0
 800914a:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800914c:	4b19      	ldr	r3, [pc, #100]	@ (80091b4 <MX_TIM20_Init+0xac>)
 800914e:	2200      	movs	r2, #0
 8009150:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009152:	2303      	movs	r3, #3
 8009154:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009156:	2300      	movs	r3, #0
 8009158:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800915a:	2301      	movs	r3, #1
 800915c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800915e:	2300      	movs	r3, #0
 8009160:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8009162:	2305      	movs	r3, #5
 8009164:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009166:	2300      	movs	r3, #0
 8009168:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800916a:	2301      	movs	r3, #1
 800916c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800916e:	2300      	movs	r3, #0
 8009170:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8009172:	2305      	movs	r3, #5
 8009174:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim20, &sConfig) != HAL_OK)
 8009176:	f107 030c 	add.w	r3, r7, #12
 800917a:	4619      	mov	r1, r3
 800917c:	480d      	ldr	r0, [pc, #52]	@ (80091b4 <MX_TIM20_Init+0xac>)
 800917e:	f005 f8f1 	bl	800e364 <HAL_TIM_Encoder_Init>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d001      	beq.n	800918c <MX_TIM20_Init+0x84>
  {
    Error_Handler();
 8009188:	f7fe ffbe 	bl	8008108 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800918c:	2300      	movs	r3, #0
 800918e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009190:	2300      	movs	r3, #0
 8009192:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009194:	2300      	movs	r3, #0
 8009196:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8009198:	463b      	mov	r3, r7
 800919a:	4619      	mov	r1, r3
 800919c:	4805      	ldr	r0, [pc, #20]	@ (80091b4 <MX_TIM20_Init+0xac>)
 800919e:	f006 fb29 	bl	800f7f4 <HAL_TIMEx_MasterConfigSynchronization>
 80091a2:	4603      	mov	r3, r0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d001      	beq.n	80091ac <MX_TIM20_Init+0xa4>
  {
    Error_Handler();
 80091a8:	f7fe ffae 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 80091ac:	bf00      	nop
 80091ae:	3730      	adds	r7, #48	@ 0x30
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	20002160 	.word	0x20002160
 80091b8:	40015000 	.word	0x40015000

080091bc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b090      	sub	sp, #64	@ 0x40
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80091c8:	2200      	movs	r2, #0
 80091ca:	601a      	str	r2, [r3, #0]
 80091cc:	605a      	str	r2, [r3, #4]
 80091ce:	609a      	str	r2, [r3, #8]
 80091d0:	60da      	str	r2, [r3, #12]
 80091d2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a6b      	ldr	r2, [pc, #428]	@ (8009388 <HAL_TIM_Encoder_MspInit+0x1cc>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d12a      	bne.n	8009234 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80091de:	4b6b      	ldr	r3, [pc, #428]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80091e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091e2:	4a6a      	ldr	r2, [pc, #424]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80091e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80091e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80091ea:	4b68      	ldr	r3, [pc, #416]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80091ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80091f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80091f6:	4b65      	ldr	r3, [pc, #404]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80091f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091fa:	4a64      	ldr	r2, [pc, #400]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80091fc:	f043 0301 	orr.w	r3, r3, #1
 8009200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009202:	4b62      	ldr	r3, [pc, #392]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009206:	f003 0301 	and.w	r3, r3, #1
 800920a:	627b      	str	r3, [r7, #36]	@ 0x24
 800920c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_BB_CH1_Pin|ENCODER_BB_CH2_Pin;
 800920e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009212:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009214:	2302      	movs	r3, #2
 8009216:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009218:	2300      	movs	r3, #0
 800921a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800921c:	2300      	movs	r3, #0
 800921e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8009220:	2306      	movs	r3, #6
 8009222:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009224:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009228:	4619      	mov	r1, r3
 800922a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800922e:	f002 ffa7 	bl	800c180 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8009232:	e0a5      	b.n	8009380 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM5)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a55      	ldr	r2, [pc, #340]	@ (8009390 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d129      	bne.n	8009292 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800923e:	4b53      	ldr	r3, [pc, #332]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009242:	4a52      	ldr	r2, [pc, #328]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009244:	f043 0308 	orr.w	r3, r3, #8
 8009248:	6593      	str	r3, [r2, #88]	@ 0x58
 800924a:	4b50      	ldr	r3, [pc, #320]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800924c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800924e:	f003 0308 	and.w	r3, r3, #8
 8009252:	623b      	str	r3, [r7, #32]
 8009254:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009256:	4b4d      	ldr	r3, [pc, #308]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800925a:	4a4c      	ldr	r2, [pc, #304]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800925c:	f043 0301 	orr.w	r3, r3, #1
 8009260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009262:	4b4a      	ldr	r3, [pc, #296]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009266:	f003 0301 	and.w	r3, r3, #1
 800926a:	61fb      	str	r3, [r7, #28]
 800926c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCODER_BA_CH1_Pin|ENCODER_BA_CH2_Pin;
 800926e:	2303      	movs	r3, #3
 8009270:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009272:	2302      	movs	r3, #2
 8009274:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009276:	2300      	movs	r3, #0
 8009278:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800927a:	2300      	movs	r3, #0
 800927c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800927e:	2302      	movs	r3, #2
 8009280:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009282:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009286:	4619      	mov	r1, r3
 8009288:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800928c:	f002 ff78 	bl	800c180 <HAL_GPIO_Init>
}
 8009290:	e076      	b.n	8009380 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM8)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a3f      	ldr	r2, [pc, #252]	@ (8009394 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d128      	bne.n	80092ee <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800929c:	4b3b      	ldr	r3, [pc, #236]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800929e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092a0:	4a3a      	ldr	r2, [pc, #232]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80092a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80092a8:	4b38      	ldr	r3, [pc, #224]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092b0:	61bb      	str	r3, [r7, #24]
 80092b2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80092b4:	4b35      	ldr	r3, [pc, #212]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092b8:	4a34      	ldr	r2, [pc, #208]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092ba:	f043 0304 	orr.w	r3, r3, #4
 80092be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80092c0:	4b32      	ldr	r3, [pc, #200]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092c4:	f003 0304 	and.w	r3, r3, #4
 80092c8:	617b      	str	r3, [r7, #20]
 80092ca:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCODER_FB_CH1_Pin|ENCODER_FB_CH2_Pin;
 80092cc:	23c0      	movs	r3, #192	@ 0xc0
 80092ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092d0:	2302      	movs	r3, #2
 80092d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092d4:	2300      	movs	r3, #0
 80092d6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092d8:	2300      	movs	r3, #0
 80092da:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80092dc:	2304      	movs	r3, #4
 80092de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80092e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80092e4:	4619      	mov	r1, r3
 80092e6:	482c      	ldr	r0, [pc, #176]	@ (8009398 <HAL_TIM_Encoder_MspInit+0x1dc>)
 80092e8:	f002 ff4a 	bl	800c180 <HAL_GPIO_Init>
}
 80092ec:	e048      	b.n	8009380 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM20)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4a2a      	ldr	r2, [pc, #168]	@ (800939c <HAL_TIM_Encoder_MspInit+0x1e0>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d143      	bne.n	8009380 <HAL_TIM_Encoder_MspInit+0x1c4>
    __HAL_RCC_TIM20_CLK_ENABLE();
 80092f8:	4b24      	ldr	r3, [pc, #144]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092fc:	4a23      	ldr	r2, [pc, #140]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009302:	6613      	str	r3, [r2, #96]	@ 0x60
 8009304:	4b21      	ldr	r3, [pc, #132]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009306:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009308:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800930c:	613b      	str	r3, [r7, #16]
 800930e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009310:	4b1e      	ldr	r3, [pc, #120]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009314:	4a1d      	ldr	r2, [pc, #116]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009316:	f043 0304 	orr.w	r3, r3, #4
 800931a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800931c:	4b1b      	ldr	r3, [pc, #108]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800931e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009320:	f003 0304 	and.w	r3, r3, #4
 8009324:	60fb      	str	r3, [r7, #12]
 8009326:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009328:	4b18      	ldr	r3, [pc, #96]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800932a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800932c:	4a17      	ldr	r2, [pc, #92]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800932e:	f043 0302 	orr.w	r3, r3, #2
 8009332:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009334:	4b15      	ldr	r3, [pc, #84]	@ (800938c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009338:	f003 0302 	and.w	r3, r3, #2
 800933c:	60bb      	str	r3, [r7, #8]
 800933e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_FA_CH2_Pin;
 8009340:	2304      	movs	r3, #4
 8009342:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009344:	2302      	movs	r3, #2
 8009346:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009348:	2300      	movs	r3, #0
 800934a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800934c:	2300      	movs	r3, #0
 800934e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 8009350:	2306      	movs	r3, #6
 8009352:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH2_GPIO_Port, &GPIO_InitStruct);
 8009354:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009358:	4619      	mov	r1, r3
 800935a:	480f      	ldr	r0, [pc, #60]	@ (8009398 <HAL_TIM_Encoder_MspInit+0x1dc>)
 800935c:	f002 ff10 	bl	800c180 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_FA_CH1_Pin;
 8009360:	2304      	movs	r3, #4
 8009362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009364:	2302      	movs	r3, #2
 8009366:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009368:	2300      	movs	r3, #0
 800936a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800936c:	2300      	movs	r3, #0
 800936e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 8009370:	2303      	movs	r3, #3
 8009372:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH1_GPIO_Port, &GPIO_InitStruct);
 8009374:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009378:	4619      	mov	r1, r3
 800937a:	4809      	ldr	r0, [pc, #36]	@ (80093a0 <HAL_TIM_Encoder_MspInit+0x1e4>)
 800937c:	f002 ff00 	bl	800c180 <HAL_GPIO_Init>
}
 8009380:	bf00      	nop
 8009382:	3740      	adds	r7, #64	@ 0x40
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}
 8009388:	40012c00 	.word	0x40012c00
 800938c:	40021000 	.word	0x40021000
 8009390:	40000c00 	.word	0x40000c00
 8009394:	40013400 	.word	0x40013400
 8009398:	48000800 	.word	0x48000800
 800939c:	40015000 	.word	0x40015000
 80093a0:	48000400 	.word	0x48000400

080093a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b086      	sub	sp, #24
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093b4:	d10c      	bne.n	80093d0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80093b6:	4b33      	ldr	r3, [pc, #204]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 80093b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ba:	4a32      	ldr	r2, [pc, #200]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 80093bc:	f043 0301 	orr.w	r3, r3, #1
 80093c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80093c2:	4b30      	ldr	r3, [pc, #192]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 80093c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	617b      	str	r3, [r7, #20]
 80093cc:	697b      	ldr	r3, [r7, #20]

  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80093ce:	e054      	b.n	800947a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a2c      	ldr	r2, [pc, #176]	@ (8009488 <HAL_TIM_Base_MspInit+0xe4>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d114      	bne.n	8009404 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80093da:	4b2a      	ldr	r3, [pc, #168]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 80093dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093de:	4a29      	ldr	r2, [pc, #164]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 80093e0:	f043 0304 	orr.w	r3, r3, #4
 80093e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80093e6:	4b27      	ldr	r3, [pc, #156]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 80093e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ea:	f003 0304 	and.w	r3, r3, #4
 80093ee:	613b      	str	r3, [r7, #16]
 80093f0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80093f2:	2200      	movs	r2, #0
 80093f4:	2105      	movs	r1, #5
 80093f6:	201e      	movs	r0, #30
 80093f8:	f002 f954 	bl	800b6a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80093fc:	201e      	movs	r0, #30
 80093fe:	f002 f96b 	bl	800b6d8 <HAL_NVIC_EnableIRQ>
}
 8009402:	e03a      	b.n	800947a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM17)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a20      	ldr	r2, [pc, #128]	@ (800948c <HAL_TIM_Base_MspInit+0xe8>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d135      	bne.n	800947a <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800940e:	4b1d      	ldr	r3, [pc, #116]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 8009410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009412:	4a1c      	ldr	r2, [pc, #112]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 8009414:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009418:	6613      	str	r3, [r2, #96]	@ 0x60
 800941a:	4b1a      	ldr	r3, [pc, #104]	@ (8009484 <HAL_TIM_Base_MspInit+0xe0>)
 800941c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800941e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009422:	60fb      	str	r3, [r7, #12]
 8009424:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Channel3;
 8009426:	4b1a      	ldr	r3, [pc, #104]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 8009428:	4a1a      	ldr	r2, [pc, #104]	@ (8009494 <HAL_TIM_Base_MspInit+0xf0>)
 800942a:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 800942c:	4b18      	ldr	r3, [pc, #96]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 800942e:	2254      	movs	r2, #84	@ 0x54
 8009430:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009432:	4b17      	ldr	r3, [pc, #92]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 8009434:	2210      	movs	r2, #16
 8009436:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009438:	4b15      	ldr	r3, [pc, #84]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 800943a:	2200      	movs	r2, #0
 800943c:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800943e:	4b14      	ldr	r3, [pc, #80]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 8009440:	2280      	movs	r2, #128	@ 0x80
 8009442:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8009444:	4b12      	ldr	r3, [pc, #72]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 8009446:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800944a:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800944c:	4b10      	ldr	r3, [pc, #64]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 800944e:	2200      	movs	r2, #0
 8009450:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_CIRCULAR;
 8009452:	4b0f      	ldr	r3, [pc, #60]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 8009454:	2220      	movs	r2, #32
 8009456:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8009458:	4b0d      	ldr	r3, [pc, #52]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 800945a:	2200      	movs	r2, #0
 800945c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 800945e:	480c      	ldr	r0, [pc, #48]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 8009460:	f002 fb50 	bl	800bb04 <HAL_DMA_Init>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d001      	beq.n	800946e <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 800946a:	f7fe fe4d 	bl	8008108 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	4a07      	ldr	r2, [pc, #28]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 8009472:	625a      	str	r2, [r3, #36]	@ 0x24
 8009474:	4a06      	ldr	r2, [pc, #24]	@ (8009490 <HAL_TIM_Base_MspInit+0xec>)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800947a:	bf00      	nop
 800947c:	3718      	adds	r7, #24
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
 8009482:	bf00      	nop
 8009484:	40021000 	.word	0x40021000
 8009488:	40000800 	.word	0x40000800
 800948c:	40014800 	.word	0x40014800
 8009490:	200021ac 	.word	0x200021ac
 8009494:	40020030 	.word	0x40020030

08009498 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009498:	b480      	push	{r7}
 800949a:	b085      	sub	sp, #20
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a0a      	ldr	r2, [pc, #40]	@ (80094d0 <HAL_TIM_PWM_MspInit+0x38>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d10b      	bne.n	80094c2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80094aa:	4b0a      	ldr	r3, [pc, #40]	@ (80094d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80094ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094ae:	4a09      	ldr	r2, [pc, #36]	@ (80094d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80094b0:	f043 0302 	orr.w	r3, r3, #2
 80094b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80094b6:	4b07      	ldr	r3, [pc, #28]	@ (80094d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80094b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094ba:	f003 0302 	and.w	r3, r3, #2
 80094be:	60fb      	str	r3, [r7, #12]
 80094c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80094c2:	bf00      	nop
 80094c4:	3714      	adds	r7, #20
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop
 80094d0:	40000400 	.word	0x40000400
 80094d4:	40021000 	.word	0x40021000

080094d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b08a      	sub	sp, #40	@ 0x28
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094e0:	f107 0314 	add.w	r3, r7, #20
 80094e4:	2200      	movs	r2, #0
 80094e6:	601a      	str	r2, [r3, #0]
 80094e8:	605a      	str	r2, [r3, #4]
 80094ea:	609a      	str	r2, [r3, #8]
 80094ec:	60da      	str	r2, [r3, #12]
 80094ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a31      	ldr	r2, [pc, #196]	@ (80095bc <HAL_TIM_MspPostInit+0xe4>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d139      	bne.n	800956e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80094fa:	4b31      	ldr	r3, [pc, #196]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 80094fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094fe:	4a30      	ldr	r2, [pc, #192]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 8009500:	f043 0301 	orr.w	r3, r3, #1
 8009504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009506:	4b2e      	ldr	r3, [pc, #184]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 8009508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800950a:	f003 0301 	and.w	r3, r3, #1
 800950e:	613b      	str	r3, [r7, #16]
 8009510:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009512:	4b2b      	ldr	r3, [pc, #172]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 8009514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009516:	4a2a      	ldr	r2, [pc, #168]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 8009518:	f043 0302 	orr.w	r3, r3, #2
 800951c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800951e:	4b28      	ldr	r3, [pc, #160]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 8009520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009522:	f003 0302 	and.w	r3, r3, #2
 8009526:	60fb      	str	r3, [r7, #12]
 8009528:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 800952a:	2350      	movs	r3, #80	@ 0x50
 800952c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800952e:	2302      	movs	r3, #2
 8009530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009532:	2300      	movs	r3, #0
 8009534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009536:	2300      	movs	r3, #0
 8009538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800953a:	2302      	movs	r3, #2
 800953c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800953e:	f107 0314 	add.w	r3, r7, #20
 8009542:	4619      	mov	r1, r3
 8009544:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009548:	f002 fe1a 	bl	800c180 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_BA_Pin|MOTOR_BB_Pin;
 800954c:	2303      	movs	r3, #3
 800954e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009550:	2302      	movs	r3, #2
 8009552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009554:	2300      	movs	r3, #0
 8009556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009558:	2300      	movs	r3, #0
 800955a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800955c:	2302      	movs	r3, #2
 800955e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009560:	f107 0314 	add.w	r3, r7, #20
 8009564:	4619      	mov	r1, r3
 8009566:	4817      	ldr	r0, [pc, #92]	@ (80095c4 <HAL_TIM_MspPostInit+0xec>)
 8009568:	f002 fe0a 	bl	800c180 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800956c:	e021      	b.n	80095b2 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM17)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a15      	ldr	r2, [pc, #84]	@ (80095c8 <HAL_TIM_MspPostInit+0xf0>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d11c      	bne.n	80095b2 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009578:	4b11      	ldr	r3, [pc, #68]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 800957a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800957c:	4a10      	ldr	r2, [pc, #64]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 800957e:	f043 0302 	orr.w	r3, r3, #2
 8009582:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009584:	4b0e      	ldr	r3, [pc, #56]	@ (80095c0 <HAL_TIM_MspPostInit+0xe8>)
 8009586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009588:	f003 0302 	and.w	r3, r3, #2
 800958c:	60bb      	str	r3, [r7, #8]
 800958e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = REAR_LED_Pin;
 8009590:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009596:	2302      	movs	r3, #2
 8009598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800959a:	2300      	movs	r3, #0
 800959c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800959e:	2300      	movs	r3, #0
 80095a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80095a2:	2301      	movs	r3, #1
 80095a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REAR_LED_GPIO_Port, &GPIO_InitStruct);
 80095a6:	f107 0314 	add.w	r3, r7, #20
 80095aa:	4619      	mov	r1, r3
 80095ac:	4805      	ldr	r0, [pc, #20]	@ (80095c4 <HAL_TIM_MspPostInit+0xec>)
 80095ae:	f002 fde7 	bl	800c180 <HAL_GPIO_Init>
}
 80095b2:	bf00      	nop
 80095b4:	3728      	adds	r7, #40	@ 0x28
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	bf00      	nop
 80095bc:	40000400 	.word	0x40000400
 80095c0:	40021000 	.word	0x40021000
 80095c4:	48000400 	.word	0x48000400
 80095c8:	40014800 	.word	0x40014800

080095cc <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80095d0:	4b22      	ldr	r3, [pc, #136]	@ (800965c <MX_USART3_UART_Init+0x90>)
 80095d2:	4a23      	ldr	r2, [pc, #140]	@ (8009660 <MX_USART3_UART_Init+0x94>)
 80095d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80095d6:	4b21      	ldr	r3, [pc, #132]	@ (800965c <MX_USART3_UART_Init+0x90>)
 80095d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80095dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80095de:	4b1f      	ldr	r3, [pc, #124]	@ (800965c <MX_USART3_UART_Init+0x90>)
 80095e0:	2200      	movs	r2, #0
 80095e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80095e4:	4b1d      	ldr	r3, [pc, #116]	@ (800965c <MX_USART3_UART_Init+0x90>)
 80095e6:	2200      	movs	r2, #0
 80095e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80095ea:	4b1c      	ldr	r3, [pc, #112]	@ (800965c <MX_USART3_UART_Init+0x90>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80095f0:	4b1a      	ldr	r3, [pc, #104]	@ (800965c <MX_USART3_UART_Init+0x90>)
 80095f2:	220c      	movs	r2, #12
 80095f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80095f6:	4b19      	ldr	r3, [pc, #100]	@ (800965c <MX_USART3_UART_Init+0x90>)
 80095f8:	2200      	movs	r2, #0
 80095fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80095fc:	4b17      	ldr	r3, [pc, #92]	@ (800965c <MX_USART3_UART_Init+0x90>)
 80095fe:	2200      	movs	r2, #0
 8009600:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009602:	4b16      	ldr	r3, [pc, #88]	@ (800965c <MX_USART3_UART_Init+0x90>)
 8009604:	2200      	movs	r2, #0
 8009606:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8009608:	4b14      	ldr	r3, [pc, #80]	@ (800965c <MX_USART3_UART_Init+0x90>)
 800960a:	2200      	movs	r2, #0
 800960c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800960e:	4b13      	ldr	r3, [pc, #76]	@ (800965c <MX_USART3_UART_Init+0x90>)
 8009610:	2200      	movs	r2, #0
 8009612:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8009614:	4811      	ldr	r0, [pc, #68]	@ (800965c <MX_USART3_UART_Init+0x90>)
 8009616:	f006 fa5d 	bl	800fad4 <HAL_HalfDuplex_Init>
 800961a:	4603      	mov	r3, r0
 800961c:	2b00      	cmp	r3, #0
 800961e:	d001      	beq.n	8009624 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8009620:	f7fe fd72 	bl	8008108 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009624:	2100      	movs	r1, #0
 8009626:	480d      	ldr	r0, [pc, #52]	@ (800965c <MX_USART3_UART_Init+0x90>)
 8009628:	f008 f809 	bl	801163e <HAL_UARTEx_SetTxFifoThreshold>
 800962c:	4603      	mov	r3, r0
 800962e:	2b00      	cmp	r3, #0
 8009630:	d001      	beq.n	8009636 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8009632:	f7fe fd69 	bl	8008108 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009636:	2100      	movs	r1, #0
 8009638:	4808      	ldr	r0, [pc, #32]	@ (800965c <MX_USART3_UART_Init+0x90>)
 800963a:	f008 f83e 	bl	80116ba <HAL_UARTEx_SetRxFifoThreshold>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d001      	beq.n	8009648 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8009644:	f7fe fd60 	bl	8008108 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8009648:	4804      	ldr	r0, [pc, #16]	@ (800965c <MX_USART3_UART_Init+0x90>)
 800964a:	f007 ffbf 	bl	80115cc <HAL_UARTEx_DisableFifoMode>
 800964e:	4603      	mov	r3, r0
 8009650:	2b00      	cmp	r3, #0
 8009652:	d001      	beq.n	8009658 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8009654:	f7fe fd58 	bl	8008108 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8009658:	bf00      	nop
 800965a:	bd80      	pop	{r7, pc}
 800965c:	2000220c 	.word	0x2000220c
 8009660:	40004800 	.word	0x40004800

08009664 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b09e      	sub	sp, #120	@ 0x78
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800966c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8009670:	2200      	movs	r2, #0
 8009672:	601a      	str	r2, [r3, #0]
 8009674:	605a      	str	r2, [r3, #4]
 8009676:	609a      	str	r2, [r3, #8]
 8009678:	60da      	str	r2, [r3, #12]
 800967a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800967c:	f107 0310 	add.w	r3, r7, #16
 8009680:	2254      	movs	r2, #84	@ 0x54
 8009682:	2100      	movs	r1, #0
 8009684:	4618      	mov	r0, r3
 8009686:	f00b fffa 	bl	801567e <memset>
  if(uartHandle->Instance==USART3)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4a4d      	ldr	r2, [pc, #308]	@ (80097c4 <HAL_UART_MspInit+0x160>)
 8009690:	4293      	cmp	r3, r2
 8009692:	f040 8092 	bne.w	80097ba <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8009696:	2304      	movs	r3, #4
 8009698:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800969a:	2300      	movs	r3, #0
 800969c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800969e:	f107 0310 	add.w	r3, r7, #16
 80096a2:	4618      	mov	r0, r3
 80096a4:	f003 fd4a 	bl	800d13c <HAL_RCCEx_PeriphCLKConfig>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d001      	beq.n	80096b2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80096ae:	f7fe fd2b 	bl	8008108 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80096b2:	4b45      	ldr	r3, [pc, #276]	@ (80097c8 <HAL_UART_MspInit+0x164>)
 80096b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096b6:	4a44      	ldr	r2, [pc, #272]	@ (80097c8 <HAL_UART_MspInit+0x164>)
 80096b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80096bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80096be:	4b42      	ldr	r3, [pc, #264]	@ (80097c8 <HAL_UART_MspInit+0x164>)
 80096c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096c6:	60fb      	str	r3, [r7, #12]
 80096c8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80096ca:	4b3f      	ldr	r3, [pc, #252]	@ (80097c8 <HAL_UART_MspInit+0x164>)
 80096cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ce:	4a3e      	ldr	r2, [pc, #248]	@ (80097c8 <HAL_UART_MspInit+0x164>)
 80096d0:	f043 0304 	orr.w	r3, r3, #4
 80096d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096d6:	4b3c      	ldr	r3, [pc, #240]	@ (80097c8 <HAL_UART_MspInit+0x164>)
 80096d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096da:	f003 0304 	and.w	r3, r3, #4
 80096de:	60bb      	str	r3, [r7, #8]
 80096e0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80096e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096e6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80096e8:	2312      	movs	r3, #18
 80096ea:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096ec:	2300      	movs	r3, #0
 80096ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096f0:	2300      	movs	r3, #0
 80096f2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80096f4:	2307      	movs	r3, #7
 80096f6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80096f8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80096fc:	4619      	mov	r1, r3
 80096fe:	4833      	ldr	r0, [pc, #204]	@ (80097cc <HAL_UART_MspInit+0x168>)
 8009700:	f002 fd3e 	bl	800c180 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8009704:	4b32      	ldr	r3, [pc, #200]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 8009706:	4a33      	ldr	r2, [pc, #204]	@ (80097d4 <HAL_UART_MspInit+0x170>)
 8009708:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800970a:	4b31      	ldr	r3, [pc, #196]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 800970c:	221c      	movs	r2, #28
 800970e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009710:	4b2f      	ldr	r3, [pc, #188]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 8009712:	2200      	movs	r2, #0
 8009714:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009716:	4b2e      	ldr	r3, [pc, #184]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 8009718:	2200      	movs	r2, #0
 800971a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800971c:	4b2c      	ldr	r3, [pc, #176]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 800971e:	2280      	movs	r2, #128	@ 0x80
 8009720:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009722:	4b2b      	ldr	r3, [pc, #172]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 8009724:	2200      	movs	r2, #0
 8009726:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009728:	4b29      	ldr	r3, [pc, #164]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 800972a:	2200      	movs	r2, #0
 800972c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800972e:	4b28      	ldr	r3, [pc, #160]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 8009730:	2200      	movs	r2, #0
 8009732:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009734:	4b26      	ldr	r3, [pc, #152]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 8009736:	2200      	movs	r2, #0
 8009738:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800973a:	4825      	ldr	r0, [pc, #148]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 800973c:	f002 f9e2 	bl	800bb04 <HAL_DMA_Init>
 8009740:	4603      	mov	r3, r0
 8009742:	2b00      	cmp	r3, #0
 8009744:	d001      	beq.n	800974a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8009746:	f7fe fcdf 	bl	8008108 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	4a20      	ldr	r2, [pc, #128]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 800974e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8009752:	4a1f      	ldr	r2, [pc, #124]	@ (80097d0 <HAL_UART_MspInit+0x16c>)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8009758:	4b1f      	ldr	r3, [pc, #124]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 800975a:	4a20      	ldr	r2, [pc, #128]	@ (80097dc <HAL_UART_MspInit+0x178>)
 800975c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800975e:	4b1e      	ldr	r3, [pc, #120]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 8009760:	221d      	movs	r2, #29
 8009762:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009764:	4b1c      	ldr	r3, [pc, #112]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 8009766:	2210      	movs	r2, #16
 8009768:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800976a:	4b1b      	ldr	r3, [pc, #108]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 800976c:	2200      	movs	r2, #0
 800976e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009770:	4b19      	ldr	r3, [pc, #100]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 8009772:	2280      	movs	r2, #128	@ 0x80
 8009774:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009776:	4b18      	ldr	r3, [pc, #96]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 8009778:	2200      	movs	r2, #0
 800977a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800977c:	4b16      	ldr	r3, [pc, #88]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 800977e:	2200      	movs	r2, #0
 8009780:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8009782:	4b15      	ldr	r3, [pc, #84]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 8009784:	2200      	movs	r2, #0
 8009786:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009788:	4b13      	ldr	r3, [pc, #76]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 800978a:	2200      	movs	r2, #0
 800978c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800978e:	4812      	ldr	r0, [pc, #72]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 8009790:	f002 f9b8 	bl	800bb04 <HAL_DMA_Init>
 8009794:	4603      	mov	r3, r0
 8009796:	2b00      	cmp	r3, #0
 8009798:	d001      	beq.n	800979e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800979a:	f7fe fcb5 	bl	8008108 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a0d      	ldr	r2, [pc, #52]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 80097a2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80097a4:	4a0c      	ldr	r2, [pc, #48]	@ (80097d8 <HAL_UART_MspInit+0x174>)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80097aa:	2200      	movs	r2, #0
 80097ac:	2105      	movs	r1, #5
 80097ae:	2027      	movs	r0, #39	@ 0x27
 80097b0:	f001 ff78 	bl	800b6a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80097b4:	2027      	movs	r0, #39	@ 0x27
 80097b6:	f001 ff8f 	bl	800b6d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80097ba:	bf00      	nop
 80097bc:	3778      	adds	r7, #120	@ 0x78
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
 80097c2:	bf00      	nop
 80097c4:	40004800 	.word	0x40004800
 80097c8:	40021000 	.word	0x40021000
 80097cc:	48000800 	.word	0x48000800
 80097d0:	200022a0 	.word	0x200022a0
 80097d4:	40020008 	.word	0x40020008
 80097d8:	20002300 	.word	0x20002300
 80097dc:	4002001c 	.word	0x4002001c

080097e0 <ramp>:
#include <utils.h>

real32_T ramp(real32_T current, real32_T target, real32_T step)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b085      	sub	sp, #20
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80097ea:	edc7 0a02 	vstr	s1, [r7, #8]
 80097ee:	ed87 1a01 	vstr	s2, [r7, #4]
    if (current < target - step){
 80097f2:	ed97 7a02 	vldr	s14, [r7, #8]
 80097f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80097fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8009802:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800980a:	d506      	bpl.n	800981a <ramp+0x3a>
        return current + step;
 800980c:	ed97 7a03 	vldr	s14, [r7, #12]
 8009810:	edd7 7a01 	vldr	s15, [r7, #4]
 8009814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009818:	e015      	b.n	8009846 <ramp+0x66>
    }
    else if (current > target + step){
 800981a:	ed97 7a02 	vldr	s14, [r7, #8]
 800981e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009822:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009826:	ed97 7a03 	vldr	s14, [r7, #12]
 800982a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800982e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009832:	dd06      	ble.n	8009842 <ramp+0x62>
        return current - step;
 8009834:	ed97 7a03 	vldr	s14, [r7, #12]
 8009838:	edd7 7a01 	vldr	s15, [r7, #4]
 800983c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009840:	e001      	b.n	8009846 <ramp+0x66>
    }
    else{
        return target;
 8009842:	edd7 7a02 	vldr	s15, [r7, #8]
    }
}
 8009846:	eeb0 0a67 	vmov.f32	s0, s15
 800984a:	3714      	adds	r7, #20
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr

08009854 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8009854:	480d      	ldr	r0, [pc, #52]	@ (800988c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8009856:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009858:	f7ff f85e 	bl	8008918 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800985c:	480c      	ldr	r0, [pc, #48]	@ (8009890 <LoopForever+0x6>)
  ldr r1, =_edata
 800985e:	490d      	ldr	r1, [pc, #52]	@ (8009894 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009860:	4a0d      	ldr	r2, [pc, #52]	@ (8009898 <LoopForever+0xe>)
  movs r3, #0
 8009862:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8009864:	e002      	b.n	800986c <LoopCopyDataInit>

08009866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800986a:	3304      	adds	r3, #4

0800986c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800986c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800986e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009870:	d3f9      	bcc.n	8009866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009872:	4a0a      	ldr	r2, [pc, #40]	@ (800989c <LoopForever+0x12>)
  ldr r4, =_ebss
 8009874:	4c0a      	ldr	r4, [pc, #40]	@ (80098a0 <LoopForever+0x16>)
  movs r3, #0
 8009876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009878:	e001      	b.n	800987e <LoopFillZerobss>

0800987a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800987a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800987c:	3204      	adds	r2, #4

0800987e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800987e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009880:	d3fb      	bcc.n	800987a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009882:	f00b ffb3 	bl	80157ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009886:	f7fe fb9d 	bl	8007fc4 <main>

0800988a <LoopForever>:

LoopForever:
    b LoopForever
 800988a:	e7fe      	b.n	800988a <LoopForever>
  ldr   r0, =_estack
 800988c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009894:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8009898:	08017c54 	.word	0x08017c54
  ldr r2, =_sbss
 800989c:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 80098a0:	20006e98 	.word	0x20006e98

080098a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80098a4:	e7fe      	b.n	80098a4 <ADC1_2_IRQHandler>

080098a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80098a6:	b580      	push	{r7, lr}
 80098a8:	b082      	sub	sp, #8
 80098aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80098ac:	2300      	movs	r3, #0
 80098ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80098b0:	2003      	movs	r0, #3
 80098b2:	f001 feec 	bl	800b68e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80098b6:	200f      	movs	r0, #15
 80098b8:	f7fe fe58 	bl	800856c <HAL_InitTick>
 80098bc:	4603      	mov	r3, r0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d002      	beq.n	80098c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80098c2:	2301      	movs	r3, #1
 80098c4:	71fb      	strb	r3, [r7, #7]
 80098c6:	e001      	b.n	80098cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80098c8:	f7fe fe26 	bl	8008518 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80098cc:	79fb      	ldrb	r3, [r7, #7]

}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3708      	adds	r7, #8
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
	...

080098d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80098d8:	b480      	push	{r7}
 80098da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80098dc:	4b05      	ldr	r3, [pc, #20]	@ (80098f4 <HAL_IncTick+0x1c>)
 80098de:	681a      	ldr	r2, [r3, #0]
 80098e0:	4b05      	ldr	r3, [pc, #20]	@ (80098f8 <HAL_IncTick+0x20>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4413      	add	r3, r2
 80098e6:	4a03      	ldr	r2, [pc, #12]	@ (80098f4 <HAL_IncTick+0x1c>)
 80098e8:	6013      	str	r3, [r2, #0]
}
 80098ea:	bf00      	nop
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr
 80098f4:	20002360 	.word	0x20002360
 80098f8:	20000058 	.word	0x20000058

080098fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80098fc:	b480      	push	{r7}
 80098fe:	af00      	add	r7, sp, #0
  return uwTick;
 8009900:	4b03      	ldr	r3, [pc, #12]	@ (8009910 <HAL_GetTick+0x14>)
 8009902:	681b      	ldr	r3, [r3, #0]
}
 8009904:	4618      	mov	r0, r3
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	20002360 	.word	0x20002360

08009914 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8009914:	b480      	push	{r7}
 8009916:	b083      	sub	sp, #12
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	431a      	orrs	r2, r3
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	609a      	str	r2, [r3, #8]
}
 800992e:	bf00      	nop
 8009930:	370c      	adds	r7, #12
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr

0800993a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800993a:	b480      	push	{r7}
 800993c:	b083      	sub	sp, #12
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
 8009942:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	431a      	orrs	r2, r3
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	609a      	str	r2, [r3, #8]
}
 8009954:	bf00      	nop
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009960:	b480      	push	{r7}
 8009962:	b083      	sub	sp, #12
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8009970:	4618      	mov	r0, r3
 8009972:	370c      	adds	r7, #12
 8009974:	46bd      	mov	sp, r7
 8009976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997a:	4770      	bx	lr

0800997c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800997c:	b480      	push	{r7}
 800997e:	b087      	sub	sp, #28
 8009980:	af00      	add	r7, sp, #0
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	60b9      	str	r1, [r7, #8]
 8009986:	607a      	str	r2, [r7, #4]
 8009988:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	3360      	adds	r3, #96	@ 0x60
 800998e:	461a      	mov	r2, r3
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	4413      	add	r3, r2
 8009996:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	4b08      	ldr	r3, [pc, #32]	@ (80099c0 <LL_ADC_SetOffset+0x44>)
 800999e:	4013      	ands	r3, r2
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80099a6:	683a      	ldr	r2, [r7, #0]
 80099a8:	430a      	orrs	r2, r1
 80099aa:	4313      	orrs	r3, r2
 80099ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80099b4:	bf00      	nop
 80099b6:	371c      	adds	r7, #28
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr
 80099c0:	03fff000 	.word	0x03fff000

080099c4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b085      	sub	sp, #20
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	3360      	adds	r3, #96	@ 0x60
 80099d2:	461a      	mov	r2, r3
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	4413      	add	r3, r2
 80099da:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3714      	adds	r7, #20
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b087      	sub	sp, #28
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	3360      	adds	r3, #96	@ 0x60
 8009a00:	461a      	mov	r2, r3
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	009b      	lsls	r3, r3, #2
 8009a06:	4413      	add	r3, r2
 8009a08:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	431a      	orrs	r2, r3
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8009a1a:	bf00      	nop
 8009a1c:	371c      	adds	r7, #28
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr

08009a26 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8009a26:	b480      	push	{r7}
 8009a28:	b087      	sub	sp, #28
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	60f8      	str	r0, [r7, #12]
 8009a2e:	60b9      	str	r1, [r7, #8]
 8009a30:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	3360      	adds	r3, #96	@ 0x60
 8009a36:	461a      	mov	r2, r3
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	009b      	lsls	r3, r3, #2
 8009a3c:	4413      	add	r3, r2
 8009a3e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	431a      	orrs	r2, r3
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8009a50:	bf00      	nop
 8009a52:	371c      	adds	r7, #28
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr

08009a5c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b087      	sub	sp, #28
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	60f8      	str	r0, [r7, #12]
 8009a64:	60b9      	str	r1, [r7, #8]
 8009a66:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	3360      	adds	r3, #96	@ 0x60
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	4413      	add	r3, r2
 8009a74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	431a      	orrs	r2, r3
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8009a86:	bf00      	nop
 8009a88:	371c      	adds	r7, #28
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr

08009a92 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b083      	sub	sp, #12
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	695b      	ldr	r3, [r3, #20]
 8009aa0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	431a      	orrs	r2, r3
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	615a      	str	r2, [r3, #20]
}
 8009aac:	bf00      	nop
 8009aae:	370c      	adds	r7, #12
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	68db      	ldr	r3, [r3, #12]
 8009ac4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d101      	bne.n	8009ad0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009acc:	2301      	movs	r3, #1
 8009ace:	e000      	b.n	8009ad2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	370c      	adds	r7, #12
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr

08009ade <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009ade:	b480      	push	{r7}
 8009ae0:	b087      	sub	sp, #28
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	60f8      	str	r0, [r7, #12]
 8009ae6:	60b9      	str	r1, [r7, #8]
 8009ae8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	3330      	adds	r3, #48	@ 0x30
 8009aee:	461a      	mov	r2, r3
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	0a1b      	lsrs	r3, r3, #8
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	f003 030c 	and.w	r3, r3, #12
 8009afa:	4413      	add	r3, r2
 8009afc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	f003 031f 	and.w	r3, r3, #31
 8009b08:	211f      	movs	r1, #31
 8009b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8009b0e:	43db      	mvns	r3, r3
 8009b10:	401a      	ands	r2, r3
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	0e9b      	lsrs	r3, r3, #26
 8009b16:	f003 011f 	and.w	r1, r3, #31
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	f003 031f 	and.w	r3, r3, #31
 8009b20:	fa01 f303 	lsl.w	r3, r1, r3
 8009b24:	431a      	orrs	r2, r3
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009b2a:	bf00      	nop
 8009b2c:	371c      	adds	r7, #28
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009b36:	b480      	push	{r7}
 8009b38:	b087      	sub	sp, #28
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	60f8      	str	r0, [r7, #12]
 8009b3e:	60b9      	str	r1, [r7, #8]
 8009b40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	3314      	adds	r3, #20
 8009b46:	461a      	mov	r2, r3
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	0e5b      	lsrs	r3, r3, #25
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	f003 0304 	and.w	r3, r3, #4
 8009b52:	4413      	add	r3, r2
 8009b54:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	0d1b      	lsrs	r3, r3, #20
 8009b5e:	f003 031f 	and.w	r3, r3, #31
 8009b62:	2107      	movs	r1, #7
 8009b64:	fa01 f303 	lsl.w	r3, r1, r3
 8009b68:	43db      	mvns	r3, r3
 8009b6a:	401a      	ands	r2, r3
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	0d1b      	lsrs	r3, r3, #20
 8009b70:	f003 031f 	and.w	r3, r3, #31
 8009b74:	6879      	ldr	r1, [r7, #4]
 8009b76:	fa01 f303 	lsl.w	r3, r1, r3
 8009b7a:	431a      	orrs	r2, r3
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8009b80:	bf00      	nop
 8009b82:	371c      	adds	r7, #28
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr

08009b8c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b085      	sub	sp, #20
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ba4:	43db      	mvns	r3, r3
 8009ba6:	401a      	ands	r2, r3
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f003 0318 	and.w	r3, r3, #24
 8009bae:	4908      	ldr	r1, [pc, #32]	@ (8009bd0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8009bb0:	40d9      	lsrs	r1, r3
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	400b      	ands	r3, r1
 8009bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bba:	431a      	orrs	r2, r3
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8009bc2:	bf00      	nop
 8009bc4:	3714      	adds	r7, #20
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bcc:	4770      	bx	lr
 8009bce:	bf00      	nop
 8009bd0:	0007ffff 	.word	0x0007ffff

08009bd4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b083      	sub	sp, #12
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	f003 031f 	and.w	r3, r3, #31
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	370c      	adds	r7, #12
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr

08009bf0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b083      	sub	sp, #12
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	370c      	adds	r7, #12
 8009c04:	46bd      	mov	sp, r7
 8009c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0a:	4770      	bx	lr

08009c0c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	b083      	sub	sp, #12
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	689b      	ldr	r3, [r3, #8]
 8009c18:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009c1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	6093      	str	r3, [r2, #8]
}
 8009c24:	bf00      	nop
 8009c26:	370c      	adds	r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c44:	d101      	bne.n	8009c4a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8009c46:	2301      	movs	r3, #1
 8009c48:	e000      	b.n	8009c4c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8009c4a:	2300      	movs	r3, #0
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	370c      	adds	r7, #12
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	b083      	sub	sp, #12
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	689b      	ldr	r3, [r3, #8]
 8009c64:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8009c68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009c6c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009c74:	bf00      	nop
 8009c76:	370c      	adds	r7, #12
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b083      	sub	sp, #12
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009c90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c94:	d101      	bne.n	8009c9a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8009c96:	2301      	movs	r3, #1
 8009c98:	e000      	b.n	8009c9c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8009c9a:	2300      	movs	r3, #0
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	370c      	adds	r7, #12
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr

08009ca8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b083      	sub	sp, #12
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009cb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009cbc:	f043 0201 	orr.w	r2, r3, #1
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009cc4:	bf00      	nop
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	689b      	ldr	r3, [r3, #8]
 8009cdc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ce0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009ce4:	f043 0202 	orr.w	r2, r3, #2
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009cec:	bf00      	nop
 8009cee:	370c      	adds	r7, #12
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b083      	sub	sp, #12
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	689b      	ldr	r3, [r3, #8]
 8009d04:	f003 0301 	and.w	r3, r3, #1
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d101      	bne.n	8009d10 <LL_ADC_IsEnabled+0x18>
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e000      	b.n	8009d12 <LL_ADC_IsEnabled+0x1a>
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	370c      	adds	r7, #12
 8009d16:	46bd      	mov	sp, r7
 8009d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1c:	4770      	bx	lr

08009d1e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8009d1e:	b480      	push	{r7}
 8009d20:	b083      	sub	sp, #12
 8009d22:	af00      	add	r7, sp, #0
 8009d24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	689b      	ldr	r3, [r3, #8]
 8009d2a:	f003 0302 	and.w	r3, r3, #2
 8009d2e:	2b02      	cmp	r3, #2
 8009d30:	d101      	bne.n	8009d36 <LL_ADC_IsDisableOngoing+0x18>
 8009d32:	2301      	movs	r3, #1
 8009d34:	e000      	b.n	8009d38 <LL_ADC_IsDisableOngoing+0x1a>
 8009d36:	2300      	movs	r3, #0
}
 8009d38:	4618      	mov	r0, r3
 8009d3a:	370c      	adds	r7, #12
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d42:	4770      	bx	lr

08009d44 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	689b      	ldr	r3, [r3, #8]
 8009d50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009d58:	f043 0204 	orr.w	r2, r3, #4
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009d60:	bf00      	nop
 8009d62:	370c      	adds	r7, #12
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b083      	sub	sp, #12
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009d80:	f043 0210 	orr.w	r2, r3, #16
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8009d88:	bf00      	nop
 8009d8a:	370c      	adds	r7, #12
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b083      	sub	sp, #12
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	f003 0304 	and.w	r3, r3, #4
 8009da4:	2b04      	cmp	r3, #4
 8009da6:	d101      	bne.n	8009dac <LL_ADC_REG_IsConversionOngoing+0x18>
 8009da8:	2301      	movs	r3, #1
 8009daa:	e000      	b.n	8009dae <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009dac:	2300      	movs	r3, #0
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	370c      	adds	r7, #12
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8009dba:	b480      	push	{r7}
 8009dbc:	b083      	sub	sp, #12
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009dca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009dce:	f043 0220 	orr.w	r2, r3, #32
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8009dd6:	bf00      	nop
 8009dd8:	370c      	adds	r7, #12
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr

08009de2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009de2:	b480      	push	{r7}
 8009de4:	b083      	sub	sp, #12
 8009de6:	af00      	add	r7, sp, #0
 8009de8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	689b      	ldr	r3, [r3, #8]
 8009dee:	f003 0308 	and.w	r3, r3, #8
 8009df2:	2b08      	cmp	r3, #8
 8009df4:	d101      	bne.n	8009dfa <LL_ADC_INJ_IsConversionOngoing+0x18>
 8009df6:	2301      	movs	r3, #1
 8009df8:	e000      	b.n	8009dfc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	370c      	adds	r7, #12
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr

08009e08 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009e08:	b590      	push	{r4, r7, lr}
 8009e0a:	b089      	sub	sp, #36	@ 0x24
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009e10:	2300      	movs	r3, #0
 8009e12:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8009e14:	2300      	movs	r3, #0
 8009e16:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d101      	bne.n	8009e22 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	e1a9      	b.n	800a176 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	695b      	ldr	r3, [r3, #20]
 8009e26:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d109      	bne.n	8009e44 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f7fb f8a5 	bl	8004f80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f7ff fef1 	bl	8009c30 <LL_ADC_IsDeepPowerDownEnabled>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d004      	beq.n	8009e5e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f7ff fed7 	bl	8009c0c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4618      	mov	r0, r3
 8009e64:	f7ff ff0c 	bl	8009c80 <LL_ADC_IsInternalRegulatorEnabled>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d115      	bne.n	8009e9a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7ff fef0 	bl	8009c58 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009e78:	4b9c      	ldr	r3, [pc, #624]	@ (800a0ec <HAL_ADC_Init+0x2e4>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	099b      	lsrs	r3, r3, #6
 8009e7e:	4a9c      	ldr	r2, [pc, #624]	@ (800a0f0 <HAL_ADC_Init+0x2e8>)
 8009e80:	fba2 2303 	umull	r2, r3, r2, r3
 8009e84:	099b      	lsrs	r3, r3, #6
 8009e86:	3301      	adds	r3, #1
 8009e88:	005b      	lsls	r3, r3, #1
 8009e8a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009e8c:	e002      	b.n	8009e94 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	3b01      	subs	r3, #1
 8009e92:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d1f9      	bne.n	8009e8e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f7ff feee 	bl	8009c80 <LL_ADC_IsInternalRegulatorEnabled>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d10d      	bne.n	8009ec6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eae:	f043 0210 	orr.w	r2, r3, #16
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009eba:	f043 0201 	orr.w	r2, r3, #1
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f7ff ff62 	bl	8009d94 <LL_ADC_REG_IsConversionOngoing>
 8009ed0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ed6:	f003 0310 	and.w	r3, r3, #16
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	f040 8142 	bne.w	800a164 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	f040 813e 	bne.w	800a164 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eec:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8009ef0:	f043 0202 	orr.w	r2, r3, #2
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4618      	mov	r0, r3
 8009efe:	f7ff fefb 	bl	8009cf8 <LL_ADC_IsEnabled>
 8009f02:	4603      	mov	r3, r0
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d141      	bne.n	8009f8c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009f10:	d004      	beq.n	8009f1c <HAL_ADC_Init+0x114>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a77      	ldr	r2, [pc, #476]	@ (800a0f4 <HAL_ADC_Init+0x2ec>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d10f      	bne.n	8009f3c <HAL_ADC_Init+0x134>
 8009f1c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009f20:	f7ff feea 	bl	8009cf8 <LL_ADC_IsEnabled>
 8009f24:	4604      	mov	r4, r0
 8009f26:	4873      	ldr	r0, [pc, #460]	@ (800a0f4 <HAL_ADC_Init+0x2ec>)
 8009f28:	f7ff fee6 	bl	8009cf8 <LL_ADC_IsEnabled>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	4323      	orrs	r3, r4
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	bf0c      	ite	eq
 8009f34:	2301      	moveq	r3, #1
 8009f36:	2300      	movne	r3, #0
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	e012      	b.n	8009f62 <HAL_ADC_Init+0x15a>
 8009f3c:	486e      	ldr	r0, [pc, #440]	@ (800a0f8 <HAL_ADC_Init+0x2f0>)
 8009f3e:	f7ff fedb 	bl	8009cf8 <LL_ADC_IsEnabled>
 8009f42:	4604      	mov	r4, r0
 8009f44:	486d      	ldr	r0, [pc, #436]	@ (800a0fc <HAL_ADC_Init+0x2f4>)
 8009f46:	f7ff fed7 	bl	8009cf8 <LL_ADC_IsEnabled>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	431c      	orrs	r4, r3
 8009f4e:	486c      	ldr	r0, [pc, #432]	@ (800a100 <HAL_ADC_Init+0x2f8>)
 8009f50:	f7ff fed2 	bl	8009cf8 <LL_ADC_IsEnabled>
 8009f54:	4603      	mov	r3, r0
 8009f56:	4323      	orrs	r3, r4
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	bf0c      	ite	eq
 8009f5c:	2301      	moveq	r3, #1
 8009f5e:	2300      	movne	r3, #0
 8009f60:	b2db      	uxtb	r3, r3
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d012      	beq.n	8009f8c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009f6e:	d004      	beq.n	8009f7a <HAL_ADC_Init+0x172>
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4a5f      	ldr	r2, [pc, #380]	@ (800a0f4 <HAL_ADC_Init+0x2ec>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d101      	bne.n	8009f7e <HAL_ADC_Init+0x176>
 8009f7a:	4a62      	ldr	r2, [pc, #392]	@ (800a104 <HAL_ADC_Init+0x2fc>)
 8009f7c:	e000      	b.n	8009f80 <HAL_ADC_Init+0x178>
 8009f7e:	4a62      	ldr	r2, [pc, #392]	@ (800a108 <HAL_ADC_Init+0x300>)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	4619      	mov	r1, r3
 8009f86:	4610      	mov	r0, r2
 8009f88:	f7ff fcc4 	bl	8009914 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	7f5b      	ldrb	r3, [r3, #29]
 8009f90:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009f96:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8009f9c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8009fa2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009faa:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009fac:	4313      	orrs	r3, r2
 8009fae:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d106      	bne.n	8009fc8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fbe:	3b01      	subs	r3, #1
 8009fc0:	045b      	lsls	r3, r3, #17
 8009fc2:	69ba      	ldr	r2, [r7, #24]
 8009fc4:	4313      	orrs	r3, r2
 8009fc6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d009      	beq.n	8009fe4 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fd4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fdc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009fde:	69ba      	ldr	r2, [r7, #24]
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	68da      	ldr	r2, [r3, #12]
 8009fea:	4b48      	ldr	r3, [pc, #288]	@ (800a10c <HAL_ADC_Init+0x304>)
 8009fec:	4013      	ands	r3, r2
 8009fee:	687a      	ldr	r2, [r7, #4]
 8009ff0:	6812      	ldr	r2, [r2, #0]
 8009ff2:	69b9      	ldr	r1, [r7, #24]
 8009ff4:	430b      	orrs	r3, r1
 8009ff6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	691b      	ldr	r3, [r3, #16]
 8009ffe:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	430a      	orrs	r2, r1
 800a00c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4618      	mov	r0, r3
 800a014:	f7ff fee5 	bl	8009de2 <LL_ADC_INJ_IsConversionOngoing>
 800a018:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d17f      	bne.n	800a120 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d17c      	bne.n	800a120 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a02a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a032:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a034:	4313      	orrs	r3, r2
 800a036:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	68db      	ldr	r3, [r3, #12]
 800a03e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a042:	f023 0302 	bic.w	r3, r3, #2
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	6812      	ldr	r2, [r2, #0]
 800a04a:	69b9      	ldr	r1, [r7, #24]
 800a04c:	430b      	orrs	r3, r1
 800a04e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	691b      	ldr	r3, [r3, #16]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d017      	beq.n	800a088 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	691a      	ldr	r2, [r3, #16]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800a066:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a070:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800a074:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	6911      	ldr	r1, [r2, #16]
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	6812      	ldr	r2, [r2, #0]
 800a080:	430b      	orrs	r3, r1
 800a082:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800a086:	e013      	b.n	800a0b0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	691a      	ldr	r2, [r3, #16]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a096:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a0a0:	687a      	ldr	r2, [r7, #4]
 800a0a2:	6812      	ldr	r2, [r2, #0]
 800a0a4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800a0a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a0ac:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d12a      	bne.n	800a110 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	691b      	ldr	r3, [r3, #16]
 800a0c0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a0c4:	f023 0304 	bic.w	r3, r3, #4
 800a0c8:	687a      	ldr	r2, [r7, #4]
 800a0ca:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a0d0:	4311      	orrs	r1, r2
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800a0d6:	4311      	orrs	r1, r2
 800a0d8:	687a      	ldr	r2, [r7, #4]
 800a0da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a0dc:	430a      	orrs	r2, r1
 800a0de:	431a      	orrs	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f042 0201 	orr.w	r2, r2, #1
 800a0e8:	611a      	str	r2, [r3, #16]
 800a0ea:	e019      	b.n	800a120 <HAL_ADC_Init+0x318>
 800a0ec:	20000050 	.word	0x20000050
 800a0f0:	053e2d63 	.word	0x053e2d63
 800a0f4:	50000100 	.word	0x50000100
 800a0f8:	50000400 	.word	0x50000400
 800a0fc:	50000500 	.word	0x50000500
 800a100:	50000600 	.word	0x50000600
 800a104:	50000300 	.word	0x50000300
 800a108:	50000700 	.word	0x50000700
 800a10c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	691a      	ldr	r2, [r3, #16]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f022 0201 	bic.w	r2, r2, #1
 800a11e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	695b      	ldr	r3, [r3, #20]
 800a124:	2b01      	cmp	r3, #1
 800a126:	d10c      	bne.n	800a142 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a12e:	f023 010f 	bic.w	r1, r3, #15
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6a1b      	ldr	r3, [r3, #32]
 800a136:	1e5a      	subs	r2, r3, #1
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	430a      	orrs	r2, r1
 800a13e:	631a      	str	r2, [r3, #48]	@ 0x30
 800a140:	e007      	b.n	800a152 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f022 020f 	bic.w	r2, r2, #15
 800a150:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a156:	f023 0303 	bic.w	r3, r3, #3
 800a15a:	f043 0201 	orr.w	r2, r3, #1
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a162:	e007      	b.n	800a174 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a168:	f043 0210 	orr.w	r2, r3, #16
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a170:	2301      	movs	r3, #1
 800a172:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800a174:	7ffb      	ldrb	r3, [r7, #31]
}
 800a176:	4618      	mov	r0, r3
 800a178:	3724      	adds	r7, #36	@ 0x24
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd90      	pop	{r4, r7, pc}
 800a17e:	bf00      	nop

0800a180 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b086      	sub	sp, #24
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a190:	d004      	beq.n	800a19c <HAL_ADC_Start+0x1c>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4a67      	ldr	r2, [pc, #412]	@ (800a334 <HAL_ADC_Start+0x1b4>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d101      	bne.n	800a1a0 <HAL_ADC_Start+0x20>
 800a19c:	4b66      	ldr	r3, [pc, #408]	@ (800a338 <HAL_ADC_Start+0x1b8>)
 800a19e:	e000      	b.n	800a1a2 <HAL_ADC_Start+0x22>
 800a1a0:	4b66      	ldr	r3, [pc, #408]	@ (800a33c <HAL_ADC_Start+0x1bc>)
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f7ff fd16 	bl	8009bd4 <LL_ADC_GetMultimode>
 800a1a8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7ff fdf0 	bl	8009d94 <LL_ADC_REG_IsConversionOngoing>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	f040 80b4 	bne.w	800a324 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a1c2:	2b01      	cmp	r3, #1
 800a1c4:	d101      	bne.n	800a1ca <HAL_ADC_Start+0x4a>
 800a1c6:	2302      	movs	r3, #2
 800a1c8:	e0af      	b.n	800a32a <HAL_ADC_Start+0x1aa>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 fefc 	bl	800afd0 <ADC_Enable>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800a1dc:	7dfb      	ldrb	r3, [r7, #23]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	f040 809b 	bne.w	800a31a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a1ec:	f023 0301 	bic.w	r3, r3, #1
 800a1f0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a4d      	ldr	r2, [pc, #308]	@ (800a334 <HAL_ADC_Start+0x1b4>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d009      	beq.n	800a216 <HAL_ADC_Start+0x96>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a4e      	ldr	r2, [pc, #312]	@ (800a340 <HAL_ADC_Start+0x1c0>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d002      	beq.n	800a212 <HAL_ADC_Start+0x92>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	e003      	b.n	800a21a <HAL_ADC_Start+0x9a>
 800a212:	4b4c      	ldr	r3, [pc, #304]	@ (800a344 <HAL_ADC_Start+0x1c4>)
 800a214:	e001      	b.n	800a21a <HAL_ADC_Start+0x9a>
 800a216:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a21a:	687a      	ldr	r2, [r7, #4]
 800a21c:	6812      	ldr	r2, [r2, #0]
 800a21e:	4293      	cmp	r3, r2
 800a220:	d002      	beq.n	800a228 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d105      	bne.n	800a234 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a22c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a238:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a23c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a240:	d106      	bne.n	800a250 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a246:	f023 0206 	bic.w	r2, r3, #6
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	661a      	str	r2, [r3, #96]	@ 0x60
 800a24e:	e002      	b.n	800a256 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	221c      	movs	r2, #28
 800a25c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a32      	ldr	r2, [pc, #200]	@ (800a334 <HAL_ADC_Start+0x1b4>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d009      	beq.n	800a284 <HAL_ADC_Start+0x104>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a32      	ldr	r2, [pc, #200]	@ (800a340 <HAL_ADC_Start+0x1c0>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d002      	beq.n	800a280 <HAL_ADC_Start+0x100>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	e003      	b.n	800a288 <HAL_ADC_Start+0x108>
 800a280:	4b30      	ldr	r3, [pc, #192]	@ (800a344 <HAL_ADC_Start+0x1c4>)
 800a282:	e001      	b.n	800a288 <HAL_ADC_Start+0x108>
 800a284:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	6812      	ldr	r2, [r2, #0]
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d008      	beq.n	800a2a2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d005      	beq.n	800a2a2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	2b05      	cmp	r3, #5
 800a29a:	d002      	beq.n	800a2a2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	2b09      	cmp	r3, #9
 800a2a0:	d114      	bne.n	800a2cc <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d007      	beq.n	800a2c0 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a2b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f7ff fd3d 	bl	8009d44 <LL_ADC_REG_StartConversion>
 800a2ca:	e02d      	b.n	800a328 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2d0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a15      	ldr	r2, [pc, #84]	@ (800a334 <HAL_ADC_Start+0x1b4>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d009      	beq.n	800a2f6 <HAL_ADC_Start+0x176>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a16      	ldr	r2, [pc, #88]	@ (800a340 <HAL_ADC_Start+0x1c0>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d002      	beq.n	800a2f2 <HAL_ADC_Start+0x172>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	e003      	b.n	800a2fa <HAL_ADC_Start+0x17a>
 800a2f2:	4b14      	ldr	r3, [pc, #80]	@ (800a344 <HAL_ADC_Start+0x1c4>)
 800a2f4:	e001      	b.n	800a2fa <HAL_ADC_Start+0x17a>
 800a2f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a2fa:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a304:	2b00      	cmp	r3, #0
 800a306:	d00f      	beq.n	800a328 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a30c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a310:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a318:	e006      	b.n	800a328 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800a322:	e001      	b.n	800a328 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800a324:	2302      	movs	r3, #2
 800a326:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800a328:	7dfb      	ldrb	r3, [r7, #23]
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3718      	adds	r7, #24
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop
 800a334:	50000100 	.word	0x50000100
 800a338:	50000300 	.word	0x50000300
 800a33c:	50000700 	.word	0x50000700
 800a340:	50000500 	.word	0x50000500
 800a344:	50000400 	.word	0x50000400

0800a348 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a356:	2b01      	cmp	r3, #1
 800a358:	d101      	bne.n	800a35e <HAL_ADC_Stop+0x16>
 800a35a:	2302      	movs	r3, #2
 800a35c:	e023      	b.n	800a3a6 <HAL_ADC_Stop+0x5e>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2201      	movs	r2, #1
 800a362:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800a366:	2103      	movs	r1, #3
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f000 fd75 	bl	800ae58 <ADC_ConversionStop>
 800a36e:	4603      	mov	r3, r0
 800a370:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800a372:	7bfb      	ldrb	r3, [r7, #15]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d111      	bne.n	800a39c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f000 febf 	bl	800b0fc <ADC_Disable>
 800a37e:	4603      	mov	r3, r0
 800a380:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800a382:	7bfb      	ldrb	r3, [r7, #15]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d109      	bne.n	800a39c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a38c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a390:	f023 0301 	bic.w	r3, r3, #1
 800a394:	f043 0201 	orr.w	r2, r3, #1
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a3a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
	...

0800a3b0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b088      	sub	sp, #32
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a3c2:	d004      	beq.n	800a3ce <HAL_ADC_PollForConversion+0x1e>
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4a77      	ldr	r2, [pc, #476]	@ (800a5a8 <HAL_ADC_PollForConversion+0x1f8>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d101      	bne.n	800a3d2 <HAL_ADC_PollForConversion+0x22>
 800a3ce:	4b77      	ldr	r3, [pc, #476]	@ (800a5ac <HAL_ADC_PollForConversion+0x1fc>)
 800a3d0:	e000      	b.n	800a3d4 <HAL_ADC_PollForConversion+0x24>
 800a3d2:	4b77      	ldr	r3, [pc, #476]	@ (800a5b0 <HAL_ADC_PollForConversion+0x200>)
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	f7ff fbfd 	bl	8009bd4 <LL_ADC_GetMultimode>
 800a3da:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	699b      	ldr	r3, [r3, #24]
 800a3e0:	2b08      	cmp	r3, #8
 800a3e2:	d102      	bne.n	800a3ea <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800a3e4:	2308      	movs	r3, #8
 800a3e6:	61fb      	str	r3, [r7, #28]
 800a3e8:	e037      	b.n	800a45a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d005      	beq.n	800a3fc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	2b05      	cmp	r3, #5
 800a3f4:	d002      	beq.n	800a3fc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	2b09      	cmp	r3, #9
 800a3fa:	d111      	bne.n	800a420 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	68db      	ldr	r3, [r3, #12]
 800a402:	f003 0301 	and.w	r3, r3, #1
 800a406:	2b00      	cmp	r3, #0
 800a408:	d007      	beq.n	800a41a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a40e:	f043 0220 	orr.w	r2, r3, #32
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800a416:	2301      	movs	r3, #1
 800a418:	e0c1      	b.n	800a59e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800a41a:	2304      	movs	r3, #4
 800a41c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800a41e:	e01c      	b.n	800a45a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a428:	d004      	beq.n	800a434 <HAL_ADC_PollForConversion+0x84>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4a5e      	ldr	r2, [pc, #376]	@ (800a5a8 <HAL_ADC_PollForConversion+0x1f8>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d101      	bne.n	800a438 <HAL_ADC_PollForConversion+0x88>
 800a434:	4b5d      	ldr	r3, [pc, #372]	@ (800a5ac <HAL_ADC_PollForConversion+0x1fc>)
 800a436:	e000      	b.n	800a43a <HAL_ADC_PollForConversion+0x8a>
 800a438:	4b5d      	ldr	r3, [pc, #372]	@ (800a5b0 <HAL_ADC_PollForConversion+0x200>)
 800a43a:	4618      	mov	r0, r3
 800a43c:	f7ff fbd8 	bl	8009bf0 <LL_ADC_GetMultiDMATransfer>
 800a440:	4603      	mov	r3, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	d007      	beq.n	800a456 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a44a:	f043 0220 	orr.w	r2, r3, #32
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	e0a3      	b.n	800a59e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800a456:	2304      	movs	r3, #4
 800a458:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800a45a:	f7ff fa4f 	bl	80098fc <HAL_GetTick>
 800a45e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800a460:	e021      	b.n	800a4a6 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a468:	d01d      	beq.n	800a4a6 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800a46a:	f7ff fa47 	bl	80098fc <HAL_GetTick>
 800a46e:	4602      	mov	r2, r0
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	1ad3      	subs	r3, r2, r3
 800a474:	683a      	ldr	r2, [r7, #0]
 800a476:	429a      	cmp	r2, r3
 800a478:	d302      	bcc.n	800a480 <HAL_ADC_PollForConversion+0xd0>
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d112      	bne.n	800a4a6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	681a      	ldr	r2, [r3, #0]
 800a486:	69fb      	ldr	r3, [r7, #28]
 800a488:	4013      	ands	r3, r2
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d10b      	bne.n	800a4a6 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a492:	f043 0204 	orr.w	r2, r3, #4
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2200      	movs	r2, #0
 800a49e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800a4a2:	2303      	movs	r3, #3
 800a4a4:	e07b      	b.n	800a59e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	69fb      	ldr	r3, [r7, #28]
 800a4ae:	4013      	ands	r3, r2
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d0d6      	beq.n	800a462 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7ff faf7 	bl	8009ab8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d01c      	beq.n	800a50a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	7f5b      	ldrb	r3, [r3, #29]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d118      	bne.n	800a50a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f003 0308 	and.w	r3, r3, #8
 800a4e2:	2b08      	cmp	r3, #8
 800a4e4:	d111      	bne.n	800a50a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d105      	bne.n	800a50a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a502:	f043 0201 	orr.w	r2, r3, #1
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4a26      	ldr	r2, [pc, #152]	@ (800a5a8 <HAL_ADC_PollForConversion+0x1f8>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d009      	beq.n	800a528 <HAL_ADC_PollForConversion+0x178>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4a26      	ldr	r2, [pc, #152]	@ (800a5b4 <HAL_ADC_PollForConversion+0x204>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d002      	beq.n	800a524 <HAL_ADC_PollForConversion+0x174>
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	e003      	b.n	800a52c <HAL_ADC_PollForConversion+0x17c>
 800a524:	4b24      	ldr	r3, [pc, #144]	@ (800a5b8 <HAL_ADC_PollForConversion+0x208>)
 800a526:	e001      	b.n	800a52c <HAL_ADC_PollForConversion+0x17c>
 800a528:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a52c:	687a      	ldr	r2, [r7, #4]
 800a52e:	6812      	ldr	r2, [r2, #0]
 800a530:	4293      	cmp	r3, r2
 800a532:	d008      	beq.n	800a546 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d005      	beq.n	800a546 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	2b05      	cmp	r3, #5
 800a53e:	d002      	beq.n	800a546 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a540:	697b      	ldr	r3, [r7, #20]
 800a542:	2b09      	cmp	r3, #9
 800a544:	d104      	bne.n	800a550 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68db      	ldr	r3, [r3, #12]
 800a54c:	61bb      	str	r3, [r7, #24]
 800a54e:	e014      	b.n	800a57a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4a14      	ldr	r2, [pc, #80]	@ (800a5a8 <HAL_ADC_PollForConversion+0x1f8>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d009      	beq.n	800a56e <HAL_ADC_PollForConversion+0x1be>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	4a15      	ldr	r2, [pc, #84]	@ (800a5b4 <HAL_ADC_PollForConversion+0x204>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d002      	beq.n	800a56a <HAL_ADC_PollForConversion+0x1ba>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	e003      	b.n	800a572 <HAL_ADC_PollForConversion+0x1c2>
 800a56a:	4b13      	ldr	r3, [pc, #76]	@ (800a5b8 <HAL_ADC_PollForConversion+0x208>)
 800a56c:	e001      	b.n	800a572 <HAL_ADC_PollForConversion+0x1c2>
 800a56e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a572:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	68db      	ldr	r3, [r3, #12]
 800a578:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800a57a:	69fb      	ldr	r3, [r7, #28]
 800a57c:	2b08      	cmp	r3, #8
 800a57e:	d104      	bne.n	800a58a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2208      	movs	r2, #8
 800a586:	601a      	str	r2, [r3, #0]
 800a588:	e008      	b.n	800a59c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800a58a:	69bb      	ldr	r3, [r7, #24]
 800a58c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a590:	2b00      	cmp	r3, #0
 800a592:	d103      	bne.n	800a59c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	220c      	movs	r2, #12
 800a59a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800a59c:	2300      	movs	r3, #0
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3720      	adds	r7, #32
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	50000100 	.word	0x50000100
 800a5ac:	50000300 	.word	0x50000300
 800a5b0:	50000700 	.word	0x50000700
 800a5b4:	50000500 	.word	0x50000500
 800a5b8:	50000400 	.word	0x50000400

0800a5bc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	370c      	adds	r7, #12
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
	...

0800a5d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b0b6      	sub	sp, #216	@ 0xd8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d102      	bne.n	800a5fc <HAL_ADC_ConfigChannel+0x24>
 800a5f6:	2302      	movs	r3, #2
 800a5f8:	f000 bc13 	b.w	800ae22 <HAL_ADC_ConfigChannel+0x84a>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2201      	movs	r2, #1
 800a600:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4618      	mov	r0, r3
 800a60a:	f7ff fbc3 	bl	8009d94 <LL_ADC_REG_IsConversionOngoing>
 800a60e:	4603      	mov	r3, r0
 800a610:	2b00      	cmp	r3, #0
 800a612:	f040 83f3 	bne.w	800adfc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6818      	ldr	r0, [r3, #0]
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	6859      	ldr	r1, [r3, #4]
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	461a      	mov	r2, r3
 800a624:	f7ff fa5b 	bl	8009ade <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	4618      	mov	r0, r3
 800a62e:	f7ff fbb1 	bl	8009d94 <LL_ADC_REG_IsConversionOngoing>
 800a632:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4618      	mov	r0, r3
 800a63c:	f7ff fbd1 	bl	8009de2 <LL_ADC_INJ_IsConversionOngoing>
 800a640:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a644:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800a648:	2b00      	cmp	r3, #0
 800a64a:	f040 81d9 	bne.w	800aa00 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a64e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a652:	2b00      	cmp	r3, #0
 800a654:	f040 81d4 	bne.w	800aa00 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	689b      	ldr	r3, [r3, #8]
 800a65c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a660:	d10f      	bne.n	800a682 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6818      	ldr	r0, [r3, #0]
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	2200      	movs	r2, #0
 800a66c:	4619      	mov	r1, r3
 800a66e:	f7ff fa62 	bl	8009b36 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7ff fa09 	bl	8009a92 <LL_ADC_SetSamplingTimeCommonConfig>
 800a680:	e00e      	b.n	800a6a0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6818      	ldr	r0, [r3, #0]
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	6819      	ldr	r1, [r3, #0]
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	461a      	mov	r2, r3
 800a690:	f7ff fa51 	bl	8009b36 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2100      	movs	r1, #0
 800a69a:	4618      	mov	r0, r3
 800a69c:	f7ff f9f9 	bl	8009a92 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	695a      	ldr	r2, [r3, #20]
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	68db      	ldr	r3, [r3, #12]
 800a6aa:	08db      	lsrs	r3, r3, #3
 800a6ac:	f003 0303 	and.w	r3, r3, #3
 800a6b0:	005b      	lsls	r3, r3, #1
 800a6b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	691b      	ldr	r3, [r3, #16]
 800a6be:	2b04      	cmp	r3, #4
 800a6c0:	d022      	beq.n	800a708 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6818      	ldr	r0, [r3, #0]
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	6919      	ldr	r1, [r3, #16]
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a6d2:	f7ff f953 	bl	800997c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6818      	ldr	r0, [r3, #0]
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	6919      	ldr	r1, [r3, #16]
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	699b      	ldr	r3, [r3, #24]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	f7ff f99f 	bl	8009a26 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6818      	ldr	r0, [r3, #0]
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	d102      	bne.n	800a6fe <HAL_ADC_ConfigChannel+0x126>
 800a6f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a6fc:	e000      	b.n	800a700 <HAL_ADC_ConfigChannel+0x128>
 800a6fe:	2300      	movs	r3, #0
 800a700:	461a      	mov	r2, r3
 800a702:	f7ff f9ab 	bl	8009a5c <LL_ADC_SetOffsetSaturation>
 800a706:	e17b      	b.n	800aa00 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2100      	movs	r1, #0
 800a70e:	4618      	mov	r0, r3
 800a710:	f7ff f958 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a714:	4603      	mov	r3, r0
 800a716:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d10a      	bne.n	800a734 <HAL_ADC_ConfigChannel+0x15c>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	2100      	movs	r1, #0
 800a724:	4618      	mov	r0, r3
 800a726:	f7ff f94d 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a72a:	4603      	mov	r3, r0
 800a72c:	0e9b      	lsrs	r3, r3, #26
 800a72e:	f003 021f 	and.w	r2, r3, #31
 800a732:	e01e      	b.n	800a772 <HAL_ADC_ConfigChannel+0x19a>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	2100      	movs	r1, #0
 800a73a:	4618      	mov	r0, r3
 800a73c:	f7ff f942 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a740:	4603      	mov	r3, r0
 800a742:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a746:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a74a:	fa93 f3a3 	rbit	r3, r3
 800a74e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800a752:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a756:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800a75a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d101      	bne.n	800a766 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800a762:	2320      	movs	r3, #32
 800a764:	e004      	b.n	800a770 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800a766:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a76a:	fab3 f383 	clz	r3, r3
 800a76e:	b2db      	uxtb	r3, r3
 800a770:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d105      	bne.n	800a78a <HAL_ADC_ConfigChannel+0x1b2>
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	0e9b      	lsrs	r3, r3, #26
 800a784:	f003 031f 	and.w	r3, r3, #31
 800a788:	e018      	b.n	800a7bc <HAL_ADC_ConfigChannel+0x1e4>
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a792:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a796:	fa93 f3a3 	rbit	r3, r3
 800a79a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800a79e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800a7a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d101      	bne.n	800a7b2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800a7ae:	2320      	movs	r3, #32
 800a7b0:	e004      	b.n	800a7bc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800a7b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a7b6:	fab3 f383 	clz	r3, r3
 800a7ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d106      	bne.n	800a7ce <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	2100      	movs	r1, #0
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7ff f911 	bl	80099f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	2101      	movs	r1, #1
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f7ff f8f5 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d10a      	bne.n	800a7fa <HAL_ADC_ConfigChannel+0x222>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	2101      	movs	r1, #1
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7ff f8ea 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	0e9b      	lsrs	r3, r3, #26
 800a7f4:	f003 021f 	and.w	r2, r3, #31
 800a7f8:	e01e      	b.n	800a838 <HAL_ADC_ConfigChannel+0x260>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	2101      	movs	r1, #1
 800a800:	4618      	mov	r0, r3
 800a802:	f7ff f8df 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a806:	4603      	mov	r3, r0
 800a808:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a80c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a810:	fa93 f3a3 	rbit	r3, r3
 800a814:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800a818:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a81c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800a820:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a824:	2b00      	cmp	r3, #0
 800a826:	d101      	bne.n	800a82c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800a828:	2320      	movs	r3, #32
 800a82a:	e004      	b.n	800a836 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800a82c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a830:	fab3 f383 	clz	r3, r3
 800a834:	b2db      	uxtb	r3, r3
 800a836:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a840:	2b00      	cmp	r3, #0
 800a842:	d105      	bne.n	800a850 <HAL_ADC_ConfigChannel+0x278>
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	0e9b      	lsrs	r3, r3, #26
 800a84a:	f003 031f 	and.w	r3, r3, #31
 800a84e:	e018      	b.n	800a882 <HAL_ADC_ConfigChannel+0x2aa>
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a858:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a85c:	fa93 f3a3 	rbit	r3, r3
 800a860:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800a864:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a868:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800a86c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a870:	2b00      	cmp	r3, #0
 800a872:	d101      	bne.n	800a878 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800a874:	2320      	movs	r3, #32
 800a876:	e004      	b.n	800a882 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800a878:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a87c:	fab3 f383 	clz	r3, r3
 800a880:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a882:	429a      	cmp	r2, r3
 800a884:	d106      	bne.n	800a894 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	2200      	movs	r2, #0
 800a88c:	2101      	movs	r1, #1
 800a88e:	4618      	mov	r0, r3
 800a890:	f7ff f8ae 	bl	80099f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2102      	movs	r1, #2
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7ff f892 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d10a      	bne.n	800a8c0 <HAL_ADC_ConfigChannel+0x2e8>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	2102      	movs	r1, #2
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f7ff f887 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	0e9b      	lsrs	r3, r3, #26
 800a8ba:	f003 021f 	and.w	r2, r3, #31
 800a8be:	e01e      	b.n	800a8fe <HAL_ADC_ConfigChannel+0x326>
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	2102      	movs	r1, #2
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f7ff f87c 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a8d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a8d6:	fa93 f3a3 	rbit	r3, r3
 800a8da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800a8de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a8e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800a8e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d101      	bne.n	800a8f2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800a8ee:	2320      	movs	r3, #32
 800a8f0:	e004      	b.n	800a8fc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800a8f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a8f6:	fab3 f383 	clz	r3, r3
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a906:	2b00      	cmp	r3, #0
 800a908:	d105      	bne.n	800a916 <HAL_ADC_ConfigChannel+0x33e>
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	0e9b      	lsrs	r3, r3, #26
 800a910:	f003 031f 	and.w	r3, r3, #31
 800a914:	e016      	b.n	800a944 <HAL_ADC_ConfigChannel+0x36c>
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a91e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a922:	fa93 f3a3 	rbit	r3, r3
 800a926:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800a928:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a92a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800a92e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a932:	2b00      	cmp	r3, #0
 800a934:	d101      	bne.n	800a93a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800a936:	2320      	movs	r3, #32
 800a938:	e004      	b.n	800a944 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800a93a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a93e:	fab3 f383 	clz	r3, r3
 800a942:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a944:	429a      	cmp	r2, r3
 800a946:	d106      	bne.n	800a956 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	2200      	movs	r2, #0
 800a94e:	2102      	movs	r1, #2
 800a950:	4618      	mov	r0, r3
 800a952:	f7ff f84d 	bl	80099f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	2103      	movs	r1, #3
 800a95c:	4618      	mov	r0, r3
 800a95e:	f7ff f831 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a962:	4603      	mov	r3, r0
 800a964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d10a      	bne.n	800a982 <HAL_ADC_ConfigChannel+0x3aa>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	2103      	movs	r1, #3
 800a972:	4618      	mov	r0, r3
 800a974:	f7ff f826 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a978:	4603      	mov	r3, r0
 800a97a:	0e9b      	lsrs	r3, r3, #26
 800a97c:	f003 021f 	and.w	r2, r3, #31
 800a980:	e017      	b.n	800a9b2 <HAL_ADC_ConfigChannel+0x3da>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	2103      	movs	r1, #3
 800a988:	4618      	mov	r0, r3
 800a98a:	f7ff f81b 	bl	80099c4 <LL_ADC_GetOffsetChannel>
 800a98e:	4603      	mov	r3, r0
 800a990:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a992:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a994:	fa93 f3a3 	rbit	r3, r3
 800a998:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800a99a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a99c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800a99e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d101      	bne.n	800a9a8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800a9a4:	2320      	movs	r3, #32
 800a9a6:	e003      	b.n	800a9b0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800a9a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a9aa:	fab3 f383 	clz	r3, r3
 800a9ae:	b2db      	uxtb	r3, r3
 800a9b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d105      	bne.n	800a9ca <HAL_ADC_ConfigChannel+0x3f2>
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	0e9b      	lsrs	r3, r3, #26
 800a9c4:	f003 031f 	and.w	r3, r3, #31
 800a9c8:	e011      	b.n	800a9ee <HAL_ADC_ConfigChannel+0x416>
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a9d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a9d2:	fa93 f3a3 	rbit	r3, r3
 800a9d6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800a9d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9da:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800a9dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d101      	bne.n	800a9e6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800a9e2:	2320      	movs	r3, #32
 800a9e4:	e003      	b.n	800a9ee <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800a9e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9e8:	fab3 f383 	clz	r3, r3
 800a9ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d106      	bne.n	800aa00 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	2103      	movs	r1, #3
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f7fe fff8 	bl	80099f0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	4618      	mov	r0, r3
 800aa06:	f7ff f977 	bl	8009cf8 <LL_ADC_IsEnabled>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	f040 813d 	bne.w	800ac8c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6818      	ldr	r0, [r3, #0]
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	6819      	ldr	r1, [r3, #0]
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	68db      	ldr	r3, [r3, #12]
 800aa1e:	461a      	mov	r2, r3
 800aa20:	f7ff f8b4 	bl	8009b8c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	68db      	ldr	r3, [r3, #12]
 800aa28:	4aa2      	ldr	r2, [pc, #648]	@ (800acb4 <HAL_ADC_ConfigChannel+0x6dc>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	f040 812e 	bne.w	800ac8c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d10b      	bne.n	800aa58 <HAL_ADC_ConfigChannel+0x480>
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	0e9b      	lsrs	r3, r3, #26
 800aa46:	3301      	adds	r3, #1
 800aa48:	f003 031f 	and.w	r3, r3, #31
 800aa4c:	2b09      	cmp	r3, #9
 800aa4e:	bf94      	ite	ls
 800aa50:	2301      	movls	r3, #1
 800aa52:	2300      	movhi	r3, #0
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	e019      	b.n	800aa8c <HAL_ADC_ConfigChannel+0x4b4>
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aa5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa60:	fa93 f3a3 	rbit	r3, r3
 800aa64:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800aa66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aa68:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800aa6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d101      	bne.n	800aa74 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800aa70:	2320      	movs	r3, #32
 800aa72:	e003      	b.n	800aa7c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800aa74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa76:	fab3 f383 	clz	r3, r3
 800aa7a:	b2db      	uxtb	r3, r3
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	f003 031f 	and.w	r3, r3, #31
 800aa82:	2b09      	cmp	r3, #9
 800aa84:	bf94      	ite	ls
 800aa86:	2301      	movls	r3, #1
 800aa88:	2300      	movhi	r3, #0
 800aa8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d079      	beq.n	800ab84 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d107      	bne.n	800aaac <HAL_ADC_ConfigChannel+0x4d4>
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	0e9b      	lsrs	r3, r3, #26
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	069b      	lsls	r3, r3, #26
 800aaa6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800aaaa:	e015      	b.n	800aad8 <HAL_ADC_ConfigChannel+0x500>
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aab2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aab4:	fa93 f3a3 	rbit	r3, r3
 800aab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800aaba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aabc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800aabe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d101      	bne.n	800aac8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800aac4:	2320      	movs	r3, #32
 800aac6:	e003      	b.n	800aad0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800aac8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aaca:	fab3 f383 	clz	r3, r3
 800aace:	b2db      	uxtb	r3, r3
 800aad0:	3301      	adds	r3, #1
 800aad2:	069b      	lsls	r3, r3, #26
 800aad4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d109      	bne.n	800aaf8 <HAL_ADC_ConfigChannel+0x520>
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	0e9b      	lsrs	r3, r3, #26
 800aaea:	3301      	adds	r3, #1
 800aaec:	f003 031f 	and.w	r3, r3, #31
 800aaf0:	2101      	movs	r1, #1
 800aaf2:	fa01 f303 	lsl.w	r3, r1, r3
 800aaf6:	e017      	b.n	800ab28 <HAL_ADC_ConfigChannel+0x550>
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aafe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab00:	fa93 f3a3 	rbit	r3, r3
 800ab04:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800ab06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab08:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800ab0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d101      	bne.n	800ab14 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800ab10:	2320      	movs	r3, #32
 800ab12:	e003      	b.n	800ab1c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800ab14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab16:	fab3 f383 	clz	r3, r3
 800ab1a:	b2db      	uxtb	r3, r3
 800ab1c:	3301      	adds	r3, #1
 800ab1e:	f003 031f 	and.w	r3, r3, #31
 800ab22:	2101      	movs	r1, #1
 800ab24:	fa01 f303 	lsl.w	r3, r1, r3
 800ab28:	ea42 0103 	orr.w	r1, r2, r3
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d10a      	bne.n	800ab4e <HAL_ADC_ConfigChannel+0x576>
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	0e9b      	lsrs	r3, r3, #26
 800ab3e:	3301      	adds	r3, #1
 800ab40:	f003 021f 	and.w	r2, r3, #31
 800ab44:	4613      	mov	r3, r2
 800ab46:	005b      	lsls	r3, r3, #1
 800ab48:	4413      	add	r3, r2
 800ab4a:	051b      	lsls	r3, r3, #20
 800ab4c:	e018      	b.n	800ab80 <HAL_ADC_ConfigChannel+0x5a8>
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab56:	fa93 f3a3 	rbit	r3, r3
 800ab5a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800ab5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800ab60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d101      	bne.n	800ab6a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800ab66:	2320      	movs	r3, #32
 800ab68:	e003      	b.n	800ab72 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800ab6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab6c:	fab3 f383 	clz	r3, r3
 800ab70:	b2db      	uxtb	r3, r3
 800ab72:	3301      	adds	r3, #1
 800ab74:	f003 021f 	and.w	r2, r3, #31
 800ab78:	4613      	mov	r3, r2
 800ab7a:	005b      	lsls	r3, r3, #1
 800ab7c:	4413      	add	r3, r2
 800ab7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ab80:	430b      	orrs	r3, r1
 800ab82:	e07e      	b.n	800ac82 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d107      	bne.n	800aba0 <HAL_ADC_ConfigChannel+0x5c8>
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	0e9b      	lsrs	r3, r3, #26
 800ab96:	3301      	adds	r3, #1
 800ab98:	069b      	lsls	r3, r3, #26
 800ab9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800ab9e:	e015      	b.n	800abcc <HAL_ADC_ConfigChannel+0x5f4>
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba8:	fa93 f3a3 	rbit	r3, r3
 800abac:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800abae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800abb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d101      	bne.n	800abbc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800abb8:	2320      	movs	r3, #32
 800abba:	e003      	b.n	800abc4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800abbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abbe:	fab3 f383 	clz	r3, r3
 800abc2:	b2db      	uxtb	r3, r3
 800abc4:	3301      	adds	r3, #1
 800abc6:	069b      	lsls	r3, r3, #26
 800abc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d109      	bne.n	800abec <HAL_ADC_ConfigChannel+0x614>
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	0e9b      	lsrs	r3, r3, #26
 800abde:	3301      	adds	r3, #1
 800abe0:	f003 031f 	and.w	r3, r3, #31
 800abe4:	2101      	movs	r1, #1
 800abe6:	fa01 f303 	lsl.w	r3, r1, r3
 800abea:	e017      	b.n	800ac1c <HAL_ADC_ConfigChannel+0x644>
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800abf2:	6a3b      	ldr	r3, [r7, #32]
 800abf4:	fa93 f3a3 	rbit	r3, r3
 800abf8:	61fb      	str	r3, [r7, #28]
  return result;
 800abfa:	69fb      	ldr	r3, [r7, #28]
 800abfc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800abfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d101      	bne.n	800ac08 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800ac04:	2320      	movs	r3, #32
 800ac06:	e003      	b.n	800ac10 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800ac08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0a:	fab3 f383 	clz	r3, r3
 800ac0e:	b2db      	uxtb	r3, r3
 800ac10:	3301      	adds	r3, #1
 800ac12:	f003 031f 	and.w	r3, r3, #31
 800ac16:	2101      	movs	r1, #1
 800ac18:	fa01 f303 	lsl.w	r3, r1, r3
 800ac1c:	ea42 0103 	orr.w	r1, r2, r3
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d10d      	bne.n	800ac48 <HAL_ADC_ConfigChannel+0x670>
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	0e9b      	lsrs	r3, r3, #26
 800ac32:	3301      	adds	r3, #1
 800ac34:	f003 021f 	and.w	r2, r3, #31
 800ac38:	4613      	mov	r3, r2
 800ac3a:	005b      	lsls	r3, r3, #1
 800ac3c:	4413      	add	r3, r2
 800ac3e:	3b1e      	subs	r3, #30
 800ac40:	051b      	lsls	r3, r3, #20
 800ac42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ac46:	e01b      	b.n	800ac80 <HAL_ADC_ConfigChannel+0x6a8>
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	fa93 f3a3 	rbit	r3, r3
 800ac54:	613b      	str	r3, [r7, #16]
  return result;
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800ac5a:	69bb      	ldr	r3, [r7, #24]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d101      	bne.n	800ac64 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800ac60:	2320      	movs	r3, #32
 800ac62:	e003      	b.n	800ac6c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800ac64:	69bb      	ldr	r3, [r7, #24]
 800ac66:	fab3 f383 	clz	r3, r3
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	f003 021f 	and.w	r2, r3, #31
 800ac72:	4613      	mov	r3, r2
 800ac74:	005b      	lsls	r3, r3, #1
 800ac76:	4413      	add	r3, r2
 800ac78:	3b1e      	subs	r3, #30
 800ac7a:	051b      	lsls	r3, r3, #20
 800ac7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ac80:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800ac82:	683a      	ldr	r2, [r7, #0]
 800ac84:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ac86:	4619      	mov	r1, r3
 800ac88:	f7fe ff55 	bl	8009b36 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	681a      	ldr	r2, [r3, #0]
 800ac90:	4b09      	ldr	r3, [pc, #36]	@ (800acb8 <HAL_ADC_ConfigChannel+0x6e0>)
 800ac92:	4013      	ands	r3, r2
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f000 80be 	beq.w	800ae16 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aca2:	d004      	beq.n	800acae <HAL_ADC_ConfigChannel+0x6d6>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	4a04      	ldr	r2, [pc, #16]	@ (800acbc <HAL_ADC_ConfigChannel+0x6e4>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d10a      	bne.n	800acc4 <HAL_ADC_ConfigChannel+0x6ec>
 800acae:	4b04      	ldr	r3, [pc, #16]	@ (800acc0 <HAL_ADC_ConfigChannel+0x6e8>)
 800acb0:	e009      	b.n	800acc6 <HAL_ADC_ConfigChannel+0x6ee>
 800acb2:	bf00      	nop
 800acb4:	407f0000 	.word	0x407f0000
 800acb8:	80080000 	.word	0x80080000
 800acbc:	50000100 	.word	0x50000100
 800acc0:	50000300 	.word	0x50000300
 800acc4:	4b59      	ldr	r3, [pc, #356]	@ (800ae2c <HAL_ADC_ConfigChannel+0x854>)
 800acc6:	4618      	mov	r0, r3
 800acc8:	f7fe fe4a 	bl	8009960 <LL_ADC_GetCommonPathInternalCh>
 800accc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	4a56      	ldr	r2, [pc, #344]	@ (800ae30 <HAL_ADC_ConfigChannel+0x858>)
 800acd6:	4293      	cmp	r3, r2
 800acd8:	d004      	beq.n	800ace4 <HAL_ADC_ConfigChannel+0x70c>
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	4a55      	ldr	r2, [pc, #340]	@ (800ae34 <HAL_ADC_ConfigChannel+0x85c>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d13a      	bne.n	800ad5a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800ace4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ace8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800acec:	2b00      	cmp	r3, #0
 800acee:	d134      	bne.n	800ad5a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800acf8:	d005      	beq.n	800ad06 <HAL_ADC_ConfigChannel+0x72e>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	4a4e      	ldr	r2, [pc, #312]	@ (800ae38 <HAL_ADC_ConfigChannel+0x860>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	f040 8085 	bne.w	800ae10 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad0e:	d004      	beq.n	800ad1a <HAL_ADC_ConfigChannel+0x742>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	4a49      	ldr	r2, [pc, #292]	@ (800ae3c <HAL_ADC_ConfigChannel+0x864>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d101      	bne.n	800ad1e <HAL_ADC_ConfigChannel+0x746>
 800ad1a:	4a49      	ldr	r2, [pc, #292]	@ (800ae40 <HAL_ADC_ConfigChannel+0x868>)
 800ad1c:	e000      	b.n	800ad20 <HAL_ADC_ConfigChannel+0x748>
 800ad1e:	4a43      	ldr	r2, [pc, #268]	@ (800ae2c <HAL_ADC_ConfigChannel+0x854>)
 800ad20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ad24:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ad28:	4619      	mov	r1, r3
 800ad2a:	4610      	mov	r0, r2
 800ad2c:	f7fe fe05 	bl	800993a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800ad30:	4b44      	ldr	r3, [pc, #272]	@ (800ae44 <HAL_ADC_ConfigChannel+0x86c>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	099b      	lsrs	r3, r3, #6
 800ad36:	4a44      	ldr	r2, [pc, #272]	@ (800ae48 <HAL_ADC_ConfigChannel+0x870>)
 800ad38:	fba2 2303 	umull	r2, r3, r2, r3
 800ad3c:	099b      	lsrs	r3, r3, #6
 800ad3e:	1c5a      	adds	r2, r3, #1
 800ad40:	4613      	mov	r3, r2
 800ad42:	005b      	lsls	r3, r3, #1
 800ad44:	4413      	add	r3, r2
 800ad46:	009b      	lsls	r3, r3, #2
 800ad48:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800ad4a:	e002      	b.n	800ad52 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	3b01      	subs	r3, #1
 800ad50:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d1f9      	bne.n	800ad4c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ad58:	e05a      	b.n	800ae10 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	4a3b      	ldr	r2, [pc, #236]	@ (800ae4c <HAL_ADC_ConfigChannel+0x874>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d125      	bne.n	800adb0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800ad64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ad68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d11f      	bne.n	800adb0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4a31      	ldr	r2, [pc, #196]	@ (800ae3c <HAL_ADC_ConfigChannel+0x864>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d104      	bne.n	800ad84 <HAL_ADC_ConfigChannel+0x7ac>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	4a34      	ldr	r2, [pc, #208]	@ (800ae50 <HAL_ADC_ConfigChannel+0x878>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d047      	beq.n	800ae14 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad8c:	d004      	beq.n	800ad98 <HAL_ADC_ConfigChannel+0x7c0>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	4a2a      	ldr	r2, [pc, #168]	@ (800ae3c <HAL_ADC_ConfigChannel+0x864>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d101      	bne.n	800ad9c <HAL_ADC_ConfigChannel+0x7c4>
 800ad98:	4a29      	ldr	r2, [pc, #164]	@ (800ae40 <HAL_ADC_ConfigChannel+0x868>)
 800ad9a:	e000      	b.n	800ad9e <HAL_ADC_ConfigChannel+0x7c6>
 800ad9c:	4a23      	ldr	r2, [pc, #140]	@ (800ae2c <HAL_ADC_ConfigChannel+0x854>)
 800ad9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ada2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ada6:	4619      	mov	r1, r3
 800ada8:	4610      	mov	r0, r2
 800adaa:	f7fe fdc6 	bl	800993a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800adae:	e031      	b.n	800ae14 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	4a27      	ldr	r2, [pc, #156]	@ (800ae54 <HAL_ADC_ConfigChannel+0x87c>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d12d      	bne.n	800ae16 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800adba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800adbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d127      	bne.n	800ae16 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	4a1c      	ldr	r2, [pc, #112]	@ (800ae3c <HAL_ADC_ConfigChannel+0x864>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d022      	beq.n	800ae16 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800add8:	d004      	beq.n	800ade4 <HAL_ADC_ConfigChannel+0x80c>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	4a17      	ldr	r2, [pc, #92]	@ (800ae3c <HAL_ADC_ConfigChannel+0x864>)
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d101      	bne.n	800ade8 <HAL_ADC_ConfigChannel+0x810>
 800ade4:	4a16      	ldr	r2, [pc, #88]	@ (800ae40 <HAL_ADC_ConfigChannel+0x868>)
 800ade6:	e000      	b.n	800adea <HAL_ADC_ConfigChannel+0x812>
 800ade8:	4a10      	ldr	r2, [pc, #64]	@ (800ae2c <HAL_ADC_ConfigChannel+0x854>)
 800adea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800adee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800adf2:	4619      	mov	r1, r3
 800adf4:	4610      	mov	r0, r2
 800adf6:	f7fe fda0 	bl	800993a <LL_ADC_SetCommonPathInternalCh>
 800adfa:	e00c      	b.n	800ae16 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae00:	f043 0220 	orr.w	r2, r3, #32
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800ae08:	2301      	movs	r3, #1
 800ae0a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800ae0e:	e002      	b.n	800ae16 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ae10:	bf00      	nop
 800ae12:	e000      	b.n	800ae16 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800ae14:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800ae1e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	37d8      	adds	r7, #216	@ 0xd8
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	50000700 	.word	0x50000700
 800ae30:	c3210000 	.word	0xc3210000
 800ae34:	90c00010 	.word	0x90c00010
 800ae38:	50000600 	.word	0x50000600
 800ae3c:	50000100 	.word	0x50000100
 800ae40:	50000300 	.word	0x50000300
 800ae44:	20000050 	.word	0x20000050
 800ae48:	053e2d63 	.word	0x053e2d63
 800ae4c:	c7520000 	.word	0xc7520000
 800ae50:	50000500 	.word	0x50000500
 800ae54:	cb840000 	.word	0xcb840000

0800ae58 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b088      	sub	sp, #32
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800ae62:	2300      	movs	r3, #0
 800ae64:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f7fe ff90 	bl	8009d94 <LL_ADC_REG_IsConversionOngoing>
 800ae74:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f7fe ffb1 	bl	8009de2 <LL_ADC_INJ_IsConversionOngoing>
 800ae80:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d103      	bne.n	800ae90 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	f000 8098 	beq.w	800afc0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d02a      	beq.n	800aef4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	7f5b      	ldrb	r3, [r3, #29]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d126      	bne.n	800aef4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	7f1b      	ldrb	r3, [r3, #28]
 800aeaa:	2b01      	cmp	r3, #1
 800aeac:	d122      	bne.n	800aef4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800aeae:	2301      	movs	r3, #1
 800aeb0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800aeb2:	e014      	b.n	800aede <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	4a45      	ldr	r2, [pc, #276]	@ (800afcc <ADC_ConversionStop+0x174>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d90d      	bls.n	800aed8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aec0:	f043 0210 	orr.w	r2, r3, #16
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aecc:	f043 0201 	orr.w	r2, r3, #1
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800aed4:	2301      	movs	r3, #1
 800aed6:	e074      	b.n	800afc2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800aed8:	69fb      	ldr	r3, [r7, #28]
 800aeda:	3301      	adds	r3, #1
 800aedc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aee8:	2b40      	cmp	r3, #64	@ 0x40
 800aeea:	d1e3      	bne.n	800aeb4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	2240      	movs	r2, #64	@ 0x40
 800aef2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800aef4:	69bb      	ldr	r3, [r7, #24]
 800aef6:	2b02      	cmp	r3, #2
 800aef8:	d014      	beq.n	800af24 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	4618      	mov	r0, r3
 800af00:	f7fe ff48 	bl	8009d94 <LL_ADC_REG_IsConversionOngoing>
 800af04:	4603      	mov	r3, r0
 800af06:	2b00      	cmp	r3, #0
 800af08:	d00c      	beq.n	800af24 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	4618      	mov	r0, r3
 800af10:	f7fe ff05 	bl	8009d1e <LL_ADC_IsDisableOngoing>
 800af14:	4603      	mov	r3, r0
 800af16:	2b00      	cmp	r3, #0
 800af18:	d104      	bne.n	800af24 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	4618      	mov	r0, r3
 800af20:	f7fe ff24 	bl	8009d6c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800af24:	69bb      	ldr	r3, [r7, #24]
 800af26:	2b01      	cmp	r3, #1
 800af28:	d014      	beq.n	800af54 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	4618      	mov	r0, r3
 800af30:	f7fe ff57 	bl	8009de2 <LL_ADC_INJ_IsConversionOngoing>
 800af34:	4603      	mov	r3, r0
 800af36:	2b00      	cmp	r3, #0
 800af38:	d00c      	beq.n	800af54 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fe feed 	bl	8009d1e <LL_ADC_IsDisableOngoing>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d104      	bne.n	800af54 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	4618      	mov	r0, r3
 800af50:	f7fe ff33 	bl	8009dba <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800af54:	69bb      	ldr	r3, [r7, #24]
 800af56:	2b02      	cmp	r3, #2
 800af58:	d005      	beq.n	800af66 <ADC_ConversionStop+0x10e>
 800af5a:	69bb      	ldr	r3, [r7, #24]
 800af5c:	2b03      	cmp	r3, #3
 800af5e:	d105      	bne.n	800af6c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800af60:	230c      	movs	r3, #12
 800af62:	617b      	str	r3, [r7, #20]
        break;
 800af64:	e005      	b.n	800af72 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800af66:	2308      	movs	r3, #8
 800af68:	617b      	str	r3, [r7, #20]
        break;
 800af6a:	e002      	b.n	800af72 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800af6c:	2304      	movs	r3, #4
 800af6e:	617b      	str	r3, [r7, #20]
        break;
 800af70:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800af72:	f7fe fcc3 	bl	80098fc <HAL_GetTick>
 800af76:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800af78:	e01b      	b.n	800afb2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800af7a:	f7fe fcbf 	bl	80098fc <HAL_GetTick>
 800af7e:	4602      	mov	r2, r0
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	1ad3      	subs	r3, r2, r3
 800af84:	2b05      	cmp	r3, #5
 800af86:	d914      	bls.n	800afb2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	689a      	ldr	r2, [r3, #8]
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	4013      	ands	r3, r2
 800af92:	2b00      	cmp	r3, #0
 800af94:	d00d      	beq.n	800afb2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af9a:	f043 0210 	orr.w	r2, r3, #16
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afa6:	f043 0201 	orr.w	r2, r3, #1
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	e007      	b.n	800afc2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	689a      	ldr	r2, [r3, #8]
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	4013      	ands	r3, r2
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d1dc      	bne.n	800af7a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800afc0:	2300      	movs	r3, #0
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3720      	adds	r7, #32
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	a33fffff 	.word	0xa33fffff

0800afd0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b084      	sub	sp, #16
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800afd8:	2300      	movs	r3, #0
 800afda:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7fe fe89 	bl	8009cf8 <LL_ADC_IsEnabled>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d176      	bne.n	800b0da <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	689a      	ldr	r2, [r3, #8]
 800aff2:	4b3c      	ldr	r3, [pc, #240]	@ (800b0e4 <ADC_Enable+0x114>)
 800aff4:	4013      	ands	r3, r2
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00d      	beq.n	800b016 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800affe:	f043 0210 	orr.w	r2, r3, #16
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b00a:	f043 0201 	orr.w	r2, r3, #1
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800b012:	2301      	movs	r3, #1
 800b014:	e062      	b.n	800b0dc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4618      	mov	r0, r3
 800b01c:	f7fe fe44 	bl	8009ca8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b028:	d004      	beq.n	800b034 <ADC_Enable+0x64>
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	4a2e      	ldr	r2, [pc, #184]	@ (800b0e8 <ADC_Enable+0x118>)
 800b030:	4293      	cmp	r3, r2
 800b032:	d101      	bne.n	800b038 <ADC_Enable+0x68>
 800b034:	4b2d      	ldr	r3, [pc, #180]	@ (800b0ec <ADC_Enable+0x11c>)
 800b036:	e000      	b.n	800b03a <ADC_Enable+0x6a>
 800b038:	4b2d      	ldr	r3, [pc, #180]	@ (800b0f0 <ADC_Enable+0x120>)
 800b03a:	4618      	mov	r0, r3
 800b03c:	f7fe fc90 	bl	8009960 <LL_ADC_GetCommonPathInternalCh>
 800b040:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800b042:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b046:	2b00      	cmp	r3, #0
 800b048:	d013      	beq.n	800b072 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b04a:	4b2a      	ldr	r3, [pc, #168]	@ (800b0f4 <ADC_Enable+0x124>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	099b      	lsrs	r3, r3, #6
 800b050:	4a29      	ldr	r2, [pc, #164]	@ (800b0f8 <ADC_Enable+0x128>)
 800b052:	fba2 2303 	umull	r2, r3, r2, r3
 800b056:	099b      	lsrs	r3, r3, #6
 800b058:	1c5a      	adds	r2, r3, #1
 800b05a:	4613      	mov	r3, r2
 800b05c:	005b      	lsls	r3, r3, #1
 800b05e:	4413      	add	r3, r2
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800b064:	e002      	b.n	800b06c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	3b01      	subs	r3, #1
 800b06a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d1f9      	bne.n	800b066 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800b072:	f7fe fc43 	bl	80098fc <HAL_GetTick>
 800b076:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b078:	e028      	b.n	800b0cc <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4618      	mov	r0, r3
 800b080:	f7fe fe3a 	bl	8009cf8 <LL_ADC_IsEnabled>
 800b084:	4603      	mov	r3, r0
 800b086:	2b00      	cmp	r3, #0
 800b088:	d104      	bne.n	800b094 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4618      	mov	r0, r3
 800b090:	f7fe fe0a 	bl	8009ca8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b094:	f7fe fc32 	bl	80098fc <HAL_GetTick>
 800b098:	4602      	mov	r2, r0
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	1ad3      	subs	r3, r2, r3
 800b09e:	2b02      	cmp	r3, #2
 800b0a0:	d914      	bls.n	800b0cc <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	f003 0301 	and.w	r3, r3, #1
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	d00d      	beq.n	800b0cc <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0b4:	f043 0210 	orr.w	r2, r3, #16
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0c0:	f043 0201 	orr.w	r2, r3, #1
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	e007      	b.n	800b0dc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f003 0301 	and.w	r3, r3, #1
 800b0d6:	2b01      	cmp	r3, #1
 800b0d8:	d1cf      	bne.n	800b07a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b0da:	2300      	movs	r3, #0
}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	3710      	adds	r7, #16
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	8000003f 	.word	0x8000003f
 800b0e8:	50000100 	.word	0x50000100
 800b0ec:	50000300 	.word	0x50000300
 800b0f0:	50000700 	.word	0x50000700
 800b0f4:	20000050 	.word	0x20000050
 800b0f8:	053e2d63 	.word	0x053e2d63

0800b0fc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b084      	sub	sp, #16
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4618      	mov	r0, r3
 800b10a:	f7fe fe08 	bl	8009d1e <LL_ADC_IsDisableOngoing>
 800b10e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	4618      	mov	r0, r3
 800b116:	f7fe fdef 	bl	8009cf8 <LL_ADC_IsEnabled>
 800b11a:	4603      	mov	r3, r0
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d047      	beq.n	800b1b0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d144      	bne.n	800b1b0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	689b      	ldr	r3, [r3, #8]
 800b12c:	f003 030d 	and.w	r3, r3, #13
 800b130:	2b01      	cmp	r3, #1
 800b132:	d10c      	bne.n	800b14e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	4618      	mov	r0, r3
 800b13a:	f7fe fdc9 	bl	8009cd0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	2203      	movs	r2, #3
 800b144:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b146:	f7fe fbd9 	bl	80098fc <HAL_GetTick>
 800b14a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b14c:	e029      	b.n	800b1a2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b152:	f043 0210 	orr.w	r2, r3, #16
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b15e:	f043 0201 	orr.w	r2, r3, #1
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800b166:	2301      	movs	r3, #1
 800b168:	e023      	b.n	800b1b2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b16a:	f7fe fbc7 	bl	80098fc <HAL_GetTick>
 800b16e:	4602      	mov	r2, r0
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	1ad3      	subs	r3, r2, r3
 800b174:	2b02      	cmp	r3, #2
 800b176:	d914      	bls.n	800b1a2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	689b      	ldr	r3, [r3, #8]
 800b17e:	f003 0301 	and.w	r3, r3, #1
 800b182:	2b00      	cmp	r3, #0
 800b184:	d00d      	beq.n	800b1a2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b18a:	f043 0210 	orr.w	r2, r3, #16
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b196:	f043 0201 	orr.w	r2, r3, #1
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	e007      	b.n	800b1b2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	f003 0301 	and.w	r3, r3, #1
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d1dc      	bne.n	800b16a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b1b0:	2300      	movs	r3, #0
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3710      	adds	r7, #16
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}

0800b1ba <LL_ADC_IsEnabled>:
{
 800b1ba:	b480      	push	{r7}
 800b1bc:	b083      	sub	sp, #12
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	689b      	ldr	r3, [r3, #8]
 800b1c6:	f003 0301 	and.w	r3, r3, #1
 800b1ca:	2b01      	cmp	r3, #1
 800b1cc:	d101      	bne.n	800b1d2 <LL_ADC_IsEnabled+0x18>
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	e000      	b.n	800b1d4 <LL_ADC_IsEnabled+0x1a>
 800b1d2:	2300      	movs	r3, #0
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	370c      	adds	r7, #12
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1de:	4770      	bx	lr

0800b1e0 <LL_ADC_StartCalibration>:
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b083      	sub	sp, #12
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
 800b1e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	689b      	ldr	r3, [r3, #8]
 800b1ee:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800b1f2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	609a      	str	r2, [r3, #8]
}
 800b206:	bf00      	nop
 800b208:	370c      	adds	r7, #12
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr

0800b212 <LL_ADC_IsCalibrationOnGoing>:
{
 800b212:	b480      	push	{r7}
 800b214:	b083      	sub	sp, #12
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	689b      	ldr	r3, [r3, #8]
 800b21e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b222:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b226:	d101      	bne.n	800b22c <LL_ADC_IsCalibrationOnGoing+0x1a>
 800b228:	2301      	movs	r3, #1
 800b22a:	e000      	b.n	800b22e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800b22c:	2300      	movs	r3, #0
}
 800b22e:	4618      	mov	r0, r3
 800b230:	370c      	adds	r7, #12
 800b232:	46bd      	mov	sp, r7
 800b234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b238:	4770      	bx	lr

0800b23a <LL_ADC_REG_IsConversionOngoing>:
{
 800b23a:	b480      	push	{r7}
 800b23c:	b083      	sub	sp, #12
 800b23e:	af00      	add	r7, sp, #0
 800b240:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	f003 0304 	and.w	r3, r3, #4
 800b24a:	2b04      	cmp	r3, #4
 800b24c:	d101      	bne.n	800b252 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b24e:	2301      	movs	r3, #1
 800b250:	e000      	b.n	800b254 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b252:	2300      	movs	r3, #0
}
 800b254:	4618      	mov	r0, r3
 800b256:	370c      	adds	r7, #12
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b084      	sub	sp, #16
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800b26a:	2300      	movs	r3, #0
 800b26c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b274:	2b01      	cmp	r3, #1
 800b276:	d101      	bne.n	800b27c <HAL_ADCEx_Calibration_Start+0x1c>
 800b278:	2302      	movs	r3, #2
 800b27a:	e04d      	b.n	800b318 <HAL_ADCEx_Calibration_Start+0xb8>
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800b284:	6878      	ldr	r0, [r7, #4]
 800b286:	f7ff ff39 	bl	800b0fc <ADC_Disable>
 800b28a:	4603      	mov	r3, r0
 800b28c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800b28e:	7bfb      	ldrb	r3, [r7, #15]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d136      	bne.n	800b302 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b298:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b29c:	f023 0302 	bic.w	r3, r3, #2
 800b2a0:	f043 0202 	orr.w	r2, r3, #2
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	6839      	ldr	r1, [r7, #0]
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7ff ff96 	bl	800b1e0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b2b4:	e014      	b.n	800b2e0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	4a18      	ldr	r2, [pc, #96]	@ (800b320 <HAL_ADCEx_Calibration_Start+0xc0>)
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	d90d      	bls.n	800b2e0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b2c8:	f023 0312 	bic.w	r3, r3, #18
 800b2cc:	f043 0210 	orr.w	r2, r3, #16
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	e01b      	b.n	800b318 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7ff ff94 	bl	800b212 <LL_ADC_IsCalibrationOnGoing>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d1e2      	bne.n	800b2b6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b2f4:	f023 0303 	bic.w	r3, r3, #3
 800b2f8:	f043 0201 	orr.w	r2, r3, #1
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b300:	e005      	b.n	800b30e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b306:	f043 0210 	orr.w	r2, r3, #16
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2200      	movs	r2, #0
 800b312:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800b316:	7bfb      	ldrb	r3, [r7, #15]
}
 800b318:	4618      	mov	r0, r3
 800b31a:	3710      	adds	r7, #16
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}
 800b320:	0004de01 	.word	0x0004de01

0800b324 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800b324:	b590      	push	{r4, r7, lr}
 800b326:	b0a1      	sub	sp, #132	@ 0x84
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b32e:	2300      	movs	r3, #0
 800b330:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b33a:	2b01      	cmp	r3, #1
 800b33c:	d101      	bne.n	800b342 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800b33e:	2302      	movs	r3, #2
 800b340:	e0e7      	b.n	800b512 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2201      	movs	r2, #1
 800b346:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800b34a:	2300      	movs	r3, #0
 800b34c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800b34e:	2300      	movs	r3, #0
 800b350:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b35a:	d102      	bne.n	800b362 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800b35c:	4b6f      	ldr	r3, [pc, #444]	@ (800b51c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b35e:	60bb      	str	r3, [r7, #8]
 800b360:	e009      	b.n	800b376 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	4a6e      	ldr	r2, [pc, #440]	@ (800b520 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d102      	bne.n	800b372 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800b36c:	4b6d      	ldr	r3, [pc, #436]	@ (800b524 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b36e:	60bb      	str	r3, [r7, #8]
 800b370:	e001      	b.n	800b376 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800b372:	2300      	movs	r3, #0
 800b374:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d10b      	bne.n	800b394 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b380:	f043 0220 	orr.w	r2, r3, #32
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2200      	movs	r2, #0
 800b38c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800b390:	2301      	movs	r3, #1
 800b392:	e0be      	b.n	800b512 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	4618      	mov	r0, r3
 800b398:	f7ff ff4f 	bl	800b23a <LL_ADC_REG_IsConversionOngoing>
 800b39c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	f7ff ff49 	bl	800b23a <LL_ADC_REG_IsConversionOngoing>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	f040 80a0 	bne.w	800b4f0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800b3b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	f040 809c 	bne.w	800b4f0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b3c0:	d004      	beq.n	800b3cc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	4a55      	ldr	r2, [pc, #340]	@ (800b51c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d101      	bne.n	800b3d0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800b3cc:	4b56      	ldr	r3, [pc, #344]	@ (800b528 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800b3ce:	e000      	b.n	800b3d2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800b3d0:	4b56      	ldr	r3, [pc, #344]	@ (800b52c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800b3d2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d04b      	beq.n	800b474 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800b3dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3de:	689b      	ldr	r3, [r3, #8]
 800b3e0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	6859      	ldr	r1, [r3, #4]
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b3ee:	035b      	lsls	r3, r3, #13
 800b3f0:	430b      	orrs	r3, r1
 800b3f2:	431a      	orrs	r2, r3
 800b3f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3f6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b400:	d004      	beq.n	800b40c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	4a45      	ldr	r2, [pc, #276]	@ (800b51c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b408:	4293      	cmp	r3, r2
 800b40a:	d10f      	bne.n	800b42c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800b40c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b410:	f7ff fed3 	bl	800b1ba <LL_ADC_IsEnabled>
 800b414:	4604      	mov	r4, r0
 800b416:	4841      	ldr	r0, [pc, #260]	@ (800b51c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b418:	f7ff fecf 	bl	800b1ba <LL_ADC_IsEnabled>
 800b41c:	4603      	mov	r3, r0
 800b41e:	4323      	orrs	r3, r4
 800b420:	2b00      	cmp	r3, #0
 800b422:	bf0c      	ite	eq
 800b424:	2301      	moveq	r3, #1
 800b426:	2300      	movne	r3, #0
 800b428:	b2db      	uxtb	r3, r3
 800b42a:	e012      	b.n	800b452 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800b42c:	483c      	ldr	r0, [pc, #240]	@ (800b520 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b42e:	f7ff fec4 	bl	800b1ba <LL_ADC_IsEnabled>
 800b432:	4604      	mov	r4, r0
 800b434:	483b      	ldr	r0, [pc, #236]	@ (800b524 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b436:	f7ff fec0 	bl	800b1ba <LL_ADC_IsEnabled>
 800b43a:	4603      	mov	r3, r0
 800b43c:	431c      	orrs	r4, r3
 800b43e:	483c      	ldr	r0, [pc, #240]	@ (800b530 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800b440:	f7ff febb 	bl	800b1ba <LL_ADC_IsEnabled>
 800b444:	4603      	mov	r3, r0
 800b446:	4323      	orrs	r3, r4
 800b448:	2b00      	cmp	r3, #0
 800b44a:	bf0c      	ite	eq
 800b44c:	2301      	moveq	r3, #1
 800b44e:	2300      	movne	r3, #0
 800b450:	b2db      	uxtb	r3, r3
 800b452:	2b00      	cmp	r3, #0
 800b454:	d056      	beq.n	800b504 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800b456:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800b45e:	f023 030f 	bic.w	r3, r3, #15
 800b462:	683a      	ldr	r2, [r7, #0]
 800b464:	6811      	ldr	r1, [r2, #0]
 800b466:	683a      	ldr	r2, [r7, #0]
 800b468:	6892      	ldr	r2, [r2, #8]
 800b46a:	430a      	orrs	r2, r1
 800b46c:	431a      	orrs	r2, r3
 800b46e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b470:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800b472:	e047      	b.n	800b504 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800b474:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b476:	689b      	ldr	r3, [r3, #8]
 800b478:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b47c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b47e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b488:	d004      	beq.n	800b494 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	4a23      	ldr	r2, [pc, #140]	@ (800b51c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b490:	4293      	cmp	r3, r2
 800b492:	d10f      	bne.n	800b4b4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800b494:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b498:	f7ff fe8f 	bl	800b1ba <LL_ADC_IsEnabled>
 800b49c:	4604      	mov	r4, r0
 800b49e:	481f      	ldr	r0, [pc, #124]	@ (800b51c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b4a0:	f7ff fe8b 	bl	800b1ba <LL_ADC_IsEnabled>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	4323      	orrs	r3, r4
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	bf0c      	ite	eq
 800b4ac:	2301      	moveq	r3, #1
 800b4ae:	2300      	movne	r3, #0
 800b4b0:	b2db      	uxtb	r3, r3
 800b4b2:	e012      	b.n	800b4da <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800b4b4:	481a      	ldr	r0, [pc, #104]	@ (800b520 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b4b6:	f7ff fe80 	bl	800b1ba <LL_ADC_IsEnabled>
 800b4ba:	4604      	mov	r4, r0
 800b4bc:	4819      	ldr	r0, [pc, #100]	@ (800b524 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b4be:	f7ff fe7c 	bl	800b1ba <LL_ADC_IsEnabled>
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	431c      	orrs	r4, r3
 800b4c6:	481a      	ldr	r0, [pc, #104]	@ (800b530 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800b4c8:	f7ff fe77 	bl	800b1ba <LL_ADC_IsEnabled>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	4323      	orrs	r3, r4
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	bf0c      	ite	eq
 800b4d4:	2301      	moveq	r3, #1
 800b4d6:	2300      	movne	r3, #0
 800b4d8:	b2db      	uxtb	r3, r3
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d012      	beq.n	800b504 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800b4de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4e0:	689b      	ldr	r3, [r3, #8]
 800b4e2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800b4e6:	f023 030f 	bic.w	r3, r3, #15
 800b4ea:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b4ec:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800b4ee:	e009      	b.n	800b504 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4f4:	f043 0220 	orr.w	r2, r3, #32
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800b502:	e000      	b.n	800b506 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800b504:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2200      	movs	r2, #0
 800b50a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800b50e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800b512:	4618      	mov	r0, r3
 800b514:	3784      	adds	r7, #132	@ 0x84
 800b516:	46bd      	mov	sp, r7
 800b518:	bd90      	pop	{r4, r7, pc}
 800b51a:	bf00      	nop
 800b51c:	50000100 	.word	0x50000100
 800b520:	50000400 	.word	0x50000400
 800b524:	50000500 	.word	0x50000500
 800b528:	50000300 	.word	0x50000300
 800b52c:	50000700 	.word	0x50000700
 800b530:	50000600 	.word	0x50000600

0800b534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b534:	b480      	push	{r7}
 800b536:	b085      	sub	sp, #20
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f003 0307 	and.w	r3, r3, #7
 800b542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b544:	4b0c      	ldr	r3, [pc, #48]	@ (800b578 <__NVIC_SetPriorityGrouping+0x44>)
 800b546:	68db      	ldr	r3, [r3, #12]
 800b548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b54a:	68ba      	ldr	r2, [r7, #8]
 800b54c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800b550:	4013      	ands	r3, r2
 800b552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b55c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800b560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b566:	4a04      	ldr	r2, [pc, #16]	@ (800b578 <__NVIC_SetPriorityGrouping+0x44>)
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	60d3      	str	r3, [r2, #12]
}
 800b56c:	bf00      	nop
 800b56e:	3714      	adds	r7, #20
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr
 800b578:	e000ed00 	.word	0xe000ed00

0800b57c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b57c:	b480      	push	{r7}
 800b57e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b580:	4b04      	ldr	r3, [pc, #16]	@ (800b594 <__NVIC_GetPriorityGrouping+0x18>)
 800b582:	68db      	ldr	r3, [r3, #12]
 800b584:	0a1b      	lsrs	r3, r3, #8
 800b586:	f003 0307 	and.w	r3, r3, #7
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	46bd      	mov	sp, r7
 800b58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b592:	4770      	bx	lr
 800b594:	e000ed00 	.word	0xe000ed00

0800b598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b598:	b480      	push	{r7}
 800b59a:	b083      	sub	sp, #12
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	4603      	mov	r3, r0
 800b5a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b5a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	db0b      	blt.n	800b5c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b5aa:	79fb      	ldrb	r3, [r7, #7]
 800b5ac:	f003 021f 	and.w	r2, r3, #31
 800b5b0:	4907      	ldr	r1, [pc, #28]	@ (800b5d0 <__NVIC_EnableIRQ+0x38>)
 800b5b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5b6:	095b      	lsrs	r3, r3, #5
 800b5b8:	2001      	movs	r0, #1
 800b5ba:	fa00 f202 	lsl.w	r2, r0, r2
 800b5be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800b5c2:	bf00      	nop
 800b5c4:	370c      	adds	r7, #12
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5cc:	4770      	bx	lr
 800b5ce:	bf00      	nop
 800b5d0:	e000e100 	.word	0xe000e100

0800b5d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b083      	sub	sp, #12
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	4603      	mov	r3, r0
 800b5dc:	6039      	str	r1, [r7, #0]
 800b5de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b5e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	db0a      	blt.n	800b5fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	b2da      	uxtb	r2, r3
 800b5ec:	490c      	ldr	r1, [pc, #48]	@ (800b620 <__NVIC_SetPriority+0x4c>)
 800b5ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5f2:	0112      	lsls	r2, r2, #4
 800b5f4:	b2d2      	uxtb	r2, r2
 800b5f6:	440b      	add	r3, r1
 800b5f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b5fc:	e00a      	b.n	800b614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	b2da      	uxtb	r2, r3
 800b602:	4908      	ldr	r1, [pc, #32]	@ (800b624 <__NVIC_SetPriority+0x50>)
 800b604:	79fb      	ldrb	r3, [r7, #7]
 800b606:	f003 030f 	and.w	r3, r3, #15
 800b60a:	3b04      	subs	r3, #4
 800b60c:	0112      	lsls	r2, r2, #4
 800b60e:	b2d2      	uxtb	r2, r2
 800b610:	440b      	add	r3, r1
 800b612:	761a      	strb	r2, [r3, #24]
}
 800b614:	bf00      	nop
 800b616:	370c      	adds	r7, #12
 800b618:	46bd      	mov	sp, r7
 800b61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61e:	4770      	bx	lr
 800b620:	e000e100 	.word	0xe000e100
 800b624:	e000ed00 	.word	0xe000ed00

0800b628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b628:	b480      	push	{r7}
 800b62a:	b089      	sub	sp, #36	@ 0x24
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	60f8      	str	r0, [r7, #12]
 800b630:	60b9      	str	r1, [r7, #8]
 800b632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	f003 0307 	and.w	r3, r3, #7
 800b63a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b63c:	69fb      	ldr	r3, [r7, #28]
 800b63e:	f1c3 0307 	rsb	r3, r3, #7
 800b642:	2b04      	cmp	r3, #4
 800b644:	bf28      	it	cs
 800b646:	2304      	movcs	r3, #4
 800b648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b64a:	69fb      	ldr	r3, [r7, #28]
 800b64c:	3304      	adds	r3, #4
 800b64e:	2b06      	cmp	r3, #6
 800b650:	d902      	bls.n	800b658 <NVIC_EncodePriority+0x30>
 800b652:	69fb      	ldr	r3, [r7, #28]
 800b654:	3b03      	subs	r3, #3
 800b656:	e000      	b.n	800b65a <NVIC_EncodePriority+0x32>
 800b658:	2300      	movs	r3, #0
 800b65a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b65c:	f04f 32ff 	mov.w	r2, #4294967295
 800b660:	69bb      	ldr	r3, [r7, #24]
 800b662:	fa02 f303 	lsl.w	r3, r2, r3
 800b666:	43da      	mvns	r2, r3
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	401a      	ands	r2, r3
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b670:	f04f 31ff 	mov.w	r1, #4294967295
 800b674:	697b      	ldr	r3, [r7, #20]
 800b676:	fa01 f303 	lsl.w	r3, r1, r3
 800b67a:	43d9      	mvns	r1, r3
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b680:	4313      	orrs	r3, r2
         );
}
 800b682:	4618      	mov	r0, r3
 800b684:	3724      	adds	r7, #36	@ 0x24
 800b686:	46bd      	mov	sp, r7
 800b688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68c:	4770      	bx	lr

0800b68e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b68e:	b580      	push	{r7, lr}
 800b690:	b082      	sub	sp, #8
 800b692:	af00      	add	r7, sp, #0
 800b694:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f7ff ff4c 	bl	800b534 <__NVIC_SetPriorityGrouping>
}
 800b69c:	bf00      	nop
 800b69e:	3708      	adds	r7, #8
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	bd80      	pop	{r7, pc}

0800b6a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b086      	sub	sp, #24
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	60b9      	str	r1, [r7, #8]
 800b6ae:	607a      	str	r2, [r7, #4]
 800b6b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b6b2:	f7ff ff63 	bl	800b57c <__NVIC_GetPriorityGrouping>
 800b6b6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	68b9      	ldr	r1, [r7, #8]
 800b6bc:	6978      	ldr	r0, [r7, #20]
 800b6be:	f7ff ffb3 	bl	800b628 <NVIC_EncodePriority>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6c8:	4611      	mov	r1, r2
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f7ff ff82 	bl	800b5d4 <__NVIC_SetPriority>
}
 800b6d0:	bf00      	nop
 800b6d2:	3718      	adds	r7, #24
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b082      	sub	sp, #8
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	4603      	mov	r3, r0
 800b6e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b6e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f7ff ff56 	bl	800b598 <__NVIC_EnableIRQ>
}
 800b6ec:	bf00      	nop
 800b6ee:	3708      	adds	r7, #8
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bd80      	pop	{r7, pc}

0800b6f4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b082      	sub	sp, #8
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d101      	bne.n	800b706 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800b702:	2301      	movs	r3, #1
 800b704:	e054      	b.n	800b7b0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	7f5b      	ldrb	r3, [r3, #29]
 800b70a:	b2db      	uxtb	r3, r3
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d105      	bne.n	800b71c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2200      	movs	r2, #0
 800b714:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f7fb f866 	bl	80067e8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2202      	movs	r2, #2
 800b720:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	791b      	ldrb	r3, [r3, #4]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d10c      	bne.n	800b744 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	4a22      	ldr	r2, [pc, #136]	@ (800b7b8 <HAL_CRC_Init+0xc4>)
 800b730:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	689a      	ldr	r2, [r3, #8]
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f022 0218 	bic.w	r2, r2, #24
 800b740:	609a      	str	r2, [r3, #8]
 800b742:	e00c      	b.n	800b75e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6899      	ldr	r1, [r3, #8]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	68db      	ldr	r3, [r3, #12]
 800b74c:	461a      	mov	r2, r3
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f000 f94a 	bl	800b9e8 <HAL_CRCEx_Polynomial_Set>
 800b754:	4603      	mov	r3, r0
 800b756:	2b00      	cmp	r3, #0
 800b758:	d001      	beq.n	800b75e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800b75a:	2301      	movs	r3, #1
 800b75c:	e028      	b.n	800b7b0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	795b      	ldrb	r3, [r3, #5]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d105      	bne.n	800b772 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f04f 32ff 	mov.w	r2, #4294967295
 800b76e:	611a      	str	r2, [r3, #16]
 800b770:	e004      	b.n	800b77c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	6912      	ldr	r2, [r2, #16]
 800b77a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	695a      	ldr	r2, [r3, #20]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	430a      	orrs	r2, r1
 800b790:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	689b      	ldr	r3, [r3, #8]
 800b798:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	699a      	ldr	r2, [r3, #24]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	430a      	orrs	r2, r1
 800b7a6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2201      	movs	r2, #1
 800b7ac:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800b7ae:	2300      	movs	r3, #0
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3708      	adds	r7, #8
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}
 800b7b8:	04c11db7 	.word	0x04c11db7

0800b7bc <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b086      	sub	sp, #24
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	60f8      	str	r0, [r7, #12]
 800b7c4:	60b9      	str	r1, [r7, #8]
 800b7c6:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2202      	movs	r2, #2
 800b7d0:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	689a      	ldr	r2, [r3, #8]
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f042 0201 	orr.w	r2, r2, #1
 800b7e0:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	6a1b      	ldr	r3, [r3, #32]
 800b7e6:	2b03      	cmp	r3, #3
 800b7e8:	d006      	beq.n	800b7f8 <HAL_CRC_Calculate+0x3c>
 800b7ea:	2b03      	cmp	r3, #3
 800b7ec:	d829      	bhi.n	800b842 <HAL_CRC_Calculate+0x86>
 800b7ee:	2b01      	cmp	r3, #1
 800b7f0:	d019      	beq.n	800b826 <HAL_CRC_Calculate+0x6a>
 800b7f2:	2b02      	cmp	r3, #2
 800b7f4:	d01e      	beq.n	800b834 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800b7f6:	e024      	b.n	800b842 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	617b      	str	r3, [r7, #20]
 800b7fc:	e00a      	b.n	800b814 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	009b      	lsls	r3, r3, #2
 800b802:	68ba      	ldr	r2, [r7, #8]
 800b804:	441a      	add	r2, r3
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	6812      	ldr	r2, [r2, #0]
 800b80c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	3301      	adds	r3, #1
 800b812:	617b      	str	r3, [r7, #20]
 800b814:	697a      	ldr	r2, [r7, #20]
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	429a      	cmp	r2, r3
 800b81a:	d3f0      	bcc.n	800b7fe <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	613b      	str	r3, [r7, #16]
      break;
 800b824:	e00e      	b.n	800b844 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	68b9      	ldr	r1, [r7, #8]
 800b82a:	68f8      	ldr	r0, [r7, #12]
 800b82c:	f000 f812 	bl	800b854 <CRC_Handle_8>
 800b830:	6138      	str	r0, [r7, #16]
      break;
 800b832:	e007      	b.n	800b844 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	68b9      	ldr	r1, [r7, #8]
 800b838:	68f8      	ldr	r0, [r7, #12]
 800b83a:	f000 f89b 	bl	800b974 <CRC_Handle_16>
 800b83e:	6138      	str	r0, [r7, #16]
      break;
 800b840:	e000      	b.n	800b844 <HAL_CRC_Calculate+0x88>
      break;
 800b842:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	2201      	movs	r2, #1
 800b848:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800b84a:	693b      	ldr	r3, [r7, #16]
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3718      	adds	r7, #24
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800b854:	b480      	push	{r7}
 800b856:	b089      	sub	sp, #36	@ 0x24
 800b858:	af00      	add	r7, sp, #0
 800b85a:	60f8      	str	r0, [r7, #12]
 800b85c:	60b9      	str	r1, [r7, #8]
 800b85e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800b860:	2300      	movs	r3, #0
 800b862:	61fb      	str	r3, [r7, #28]
 800b864:	e023      	b.n	800b8ae <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800b866:	69fb      	ldr	r3, [r7, #28]
 800b868:	009b      	lsls	r3, r3, #2
 800b86a:	68ba      	ldr	r2, [r7, #8]
 800b86c:	4413      	add	r3, r2
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800b872:	69fb      	ldr	r3, [r7, #28]
 800b874:	009b      	lsls	r3, r3, #2
 800b876:	3301      	adds	r3, #1
 800b878:	68b9      	ldr	r1, [r7, #8]
 800b87a:	440b      	add	r3, r1
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800b880:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800b882:	69fb      	ldr	r3, [r7, #28]
 800b884:	009b      	lsls	r3, r3, #2
 800b886:	3302      	adds	r3, #2
 800b888:	68b9      	ldr	r1, [r7, #8]
 800b88a:	440b      	add	r3, r1
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800b890:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800b892:	69fb      	ldr	r3, [r7, #28]
 800b894:	009b      	lsls	r3, r3, #2
 800b896:	3303      	adds	r3, #3
 800b898:	68b9      	ldr	r1, [r7, #8]
 800b89a:	440b      	add	r3, r1
 800b89c:	781b      	ldrb	r3, [r3, #0]
 800b89e:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800b8a4:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800b8a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800b8a8:	69fb      	ldr	r3, [r7, #28]
 800b8aa:	3301      	adds	r3, #1
 800b8ac:	61fb      	str	r3, [r7, #28]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	089b      	lsrs	r3, r3, #2
 800b8b2:	69fa      	ldr	r2, [r7, #28]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d3d6      	bcc.n	800b866 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	f003 0303 	and.w	r3, r3, #3
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d04f      	beq.n	800b962 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f003 0303 	and.w	r3, r3, #3
 800b8c8:	2b01      	cmp	r3, #1
 800b8ca:	d107      	bne.n	800b8dc <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800b8cc:	69fb      	ldr	r3, [r7, #28]
 800b8ce:	009b      	lsls	r3, r3, #2
 800b8d0:	68ba      	ldr	r2, [r7, #8]
 800b8d2:	4413      	add	r3, r2
 800b8d4:	68fa      	ldr	r2, [r7, #12]
 800b8d6:	6812      	ldr	r2, [r2, #0]
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f003 0303 	and.w	r3, r3, #3
 800b8e2:	2b02      	cmp	r3, #2
 800b8e4:	d117      	bne.n	800b916 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800b8e6:	69fb      	ldr	r3, [r7, #28]
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	68ba      	ldr	r2, [r7, #8]
 800b8ec:	4413      	add	r3, r2
 800b8ee:	781b      	ldrb	r3, [r3, #0]
 800b8f0:	b21b      	sxth	r3, r3
 800b8f2:	021b      	lsls	r3, r3, #8
 800b8f4:	b21a      	sxth	r2, r3
 800b8f6:	69fb      	ldr	r3, [r7, #28]
 800b8f8:	009b      	lsls	r3, r3, #2
 800b8fa:	3301      	adds	r3, #1
 800b8fc:	68b9      	ldr	r1, [r7, #8]
 800b8fe:	440b      	add	r3, r1
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	b21b      	sxth	r3, r3
 800b904:	4313      	orrs	r3, r2
 800b906:	b21b      	sxth	r3, r3
 800b908:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800b910:	697b      	ldr	r3, [r7, #20]
 800b912:	8b7a      	ldrh	r2, [r7, #26]
 800b914:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	f003 0303 	and.w	r3, r3, #3
 800b91c:	2b03      	cmp	r3, #3
 800b91e:	d120      	bne.n	800b962 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800b920:	69fb      	ldr	r3, [r7, #28]
 800b922:	009b      	lsls	r3, r3, #2
 800b924:	68ba      	ldr	r2, [r7, #8]
 800b926:	4413      	add	r3, r2
 800b928:	781b      	ldrb	r3, [r3, #0]
 800b92a:	b21b      	sxth	r3, r3
 800b92c:	021b      	lsls	r3, r3, #8
 800b92e:	b21a      	sxth	r2, r3
 800b930:	69fb      	ldr	r3, [r7, #28]
 800b932:	009b      	lsls	r3, r3, #2
 800b934:	3301      	adds	r3, #1
 800b936:	68b9      	ldr	r1, [r7, #8]
 800b938:	440b      	add	r3, r1
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	b21b      	sxth	r3, r3
 800b93e:	4313      	orrs	r3, r2
 800b940:	b21b      	sxth	r3, r3
 800b942:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	8b7a      	ldrh	r2, [r7, #26]
 800b94e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800b950:	69fb      	ldr	r3, [r7, #28]
 800b952:	009b      	lsls	r3, r3, #2
 800b954:	3302      	adds	r3, #2
 800b956:	68ba      	ldr	r2, [r7, #8]
 800b958:	4413      	add	r3, r2
 800b95a:	68fa      	ldr	r2, [r7, #12]
 800b95c:	6812      	ldr	r2, [r2, #0]
 800b95e:	781b      	ldrb	r3, [r3, #0]
 800b960:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	681b      	ldr	r3, [r3, #0]
}
 800b968:	4618      	mov	r0, r3
 800b96a:	3724      	adds	r7, #36	@ 0x24
 800b96c:	46bd      	mov	sp, r7
 800b96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b972:	4770      	bx	lr

0800b974 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800b974:	b480      	push	{r7}
 800b976:	b087      	sub	sp, #28
 800b978:	af00      	add	r7, sp, #0
 800b97a:	60f8      	str	r0, [r7, #12]
 800b97c:	60b9      	str	r1, [r7, #8]
 800b97e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800b980:	2300      	movs	r3, #0
 800b982:	617b      	str	r3, [r7, #20]
 800b984:	e013      	b.n	800b9ae <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800b986:	697b      	ldr	r3, [r7, #20]
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	68ba      	ldr	r2, [r7, #8]
 800b98c:	4413      	add	r3, r2
 800b98e:	881b      	ldrh	r3, [r3, #0]
 800b990:	041a      	lsls	r2, r3, #16
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	009b      	lsls	r3, r3, #2
 800b996:	3302      	adds	r3, #2
 800b998:	68b9      	ldr	r1, [r7, #8]
 800b99a:	440b      	add	r3, r1
 800b99c:	881b      	ldrh	r3, [r3, #0]
 800b99e:	4619      	mov	r1, r3
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	430a      	orrs	r2, r1
 800b9a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	3301      	adds	r3, #1
 800b9ac:	617b      	str	r3, [r7, #20]
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	085b      	lsrs	r3, r3, #1
 800b9b2:	697a      	ldr	r2, [r7, #20]
 800b9b4:	429a      	cmp	r2, r3
 800b9b6:	d3e6      	bcc.n	800b986 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f003 0301 	and.w	r3, r3, #1
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d009      	beq.n	800b9d6 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800b9c8:	697b      	ldr	r3, [r7, #20]
 800b9ca:	009b      	lsls	r3, r3, #2
 800b9cc:	68ba      	ldr	r2, [r7, #8]
 800b9ce:	4413      	add	r3, r2
 800b9d0:	881a      	ldrh	r2, [r3, #0]
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681b      	ldr	r3, [r3, #0]
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	371c      	adds	r7, #28
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e6:	4770      	bx	lr

0800b9e8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800b9e8:	b480      	push	{r7}
 800b9ea:	b087      	sub	sp, #28
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	60b9      	str	r1, [r7, #8]
 800b9f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800b9f8:	231f      	movs	r3, #31
 800b9fa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	f003 0301 	and.w	r3, r3, #1
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d102      	bne.n	800ba0c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800ba06:	2301      	movs	r3, #1
 800ba08:	75fb      	strb	r3, [r7, #23]
 800ba0a:	e063      	b.n	800bad4 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800ba0c:	bf00      	nop
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	1e5a      	subs	r2, r3, #1
 800ba12:	613a      	str	r2, [r7, #16]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d009      	beq.n	800ba2c <HAL_CRCEx_Polynomial_Set+0x44>
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	f003 031f 	and.w	r3, r3, #31
 800ba1e:	68ba      	ldr	r2, [r7, #8]
 800ba20:	fa22 f303 	lsr.w	r3, r2, r3
 800ba24:	f003 0301 	and.w	r3, r3, #1
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d0f0      	beq.n	800ba0e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2b18      	cmp	r3, #24
 800ba30:	d846      	bhi.n	800bac0 <HAL_CRCEx_Polynomial_Set+0xd8>
 800ba32:	a201      	add	r2, pc, #4	@ (adr r2, 800ba38 <HAL_CRCEx_Polynomial_Set+0x50>)
 800ba34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba38:	0800bac7 	.word	0x0800bac7
 800ba3c:	0800bac1 	.word	0x0800bac1
 800ba40:	0800bac1 	.word	0x0800bac1
 800ba44:	0800bac1 	.word	0x0800bac1
 800ba48:	0800bac1 	.word	0x0800bac1
 800ba4c:	0800bac1 	.word	0x0800bac1
 800ba50:	0800bac1 	.word	0x0800bac1
 800ba54:	0800bac1 	.word	0x0800bac1
 800ba58:	0800bab5 	.word	0x0800bab5
 800ba5c:	0800bac1 	.word	0x0800bac1
 800ba60:	0800bac1 	.word	0x0800bac1
 800ba64:	0800bac1 	.word	0x0800bac1
 800ba68:	0800bac1 	.word	0x0800bac1
 800ba6c:	0800bac1 	.word	0x0800bac1
 800ba70:	0800bac1 	.word	0x0800bac1
 800ba74:	0800bac1 	.word	0x0800bac1
 800ba78:	0800baa9 	.word	0x0800baa9
 800ba7c:	0800bac1 	.word	0x0800bac1
 800ba80:	0800bac1 	.word	0x0800bac1
 800ba84:	0800bac1 	.word	0x0800bac1
 800ba88:	0800bac1 	.word	0x0800bac1
 800ba8c:	0800bac1 	.word	0x0800bac1
 800ba90:	0800bac1 	.word	0x0800bac1
 800ba94:	0800bac1 	.word	0x0800bac1
 800ba98:	0800ba9d 	.word	0x0800ba9d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	2b06      	cmp	r3, #6
 800baa0:	d913      	bls.n	800baca <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800baa2:	2301      	movs	r3, #1
 800baa4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800baa6:	e010      	b.n	800baca <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	2b07      	cmp	r3, #7
 800baac:	d90f      	bls.n	800bace <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800baae:	2301      	movs	r3, #1
 800bab0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800bab2:	e00c      	b.n	800bace <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800bab4:	693b      	ldr	r3, [r7, #16]
 800bab6:	2b0f      	cmp	r3, #15
 800bab8:	d90b      	bls.n	800bad2 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800baba:	2301      	movs	r3, #1
 800babc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800babe:	e008      	b.n	800bad2 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800bac0:	2301      	movs	r3, #1
 800bac2:	75fb      	strb	r3, [r7, #23]
        break;
 800bac4:	e006      	b.n	800bad4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bac6:	bf00      	nop
 800bac8:	e004      	b.n	800bad4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800baca:	bf00      	nop
 800bacc:	e002      	b.n	800bad4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bace:	bf00      	nop
 800bad0:	e000      	b.n	800bad4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bad2:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800bad4:	7dfb      	ldrb	r3, [r7, #23]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d10d      	bne.n	800baf6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	68ba      	ldr	r2, [r7, #8]
 800bae0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	689b      	ldr	r3, [r3, #8]
 800bae8:	f023 0118 	bic.w	r1, r3, #24
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	687a      	ldr	r2, [r7, #4]
 800baf2:	430a      	orrs	r2, r1
 800baf4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800baf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	371c      	adds	r7, #28
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr

0800bb04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d101      	bne.n	800bb16 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800bb12:	2301      	movs	r3, #1
 800bb14:	e08d      	b.n	800bc32 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	461a      	mov	r2, r3
 800bb1c:	4b47      	ldr	r3, [pc, #284]	@ (800bc3c <HAL_DMA_Init+0x138>)
 800bb1e:	429a      	cmp	r2, r3
 800bb20:	d80f      	bhi.n	800bb42 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	461a      	mov	r2, r3
 800bb28:	4b45      	ldr	r3, [pc, #276]	@ (800bc40 <HAL_DMA_Init+0x13c>)
 800bb2a:	4413      	add	r3, r2
 800bb2c:	4a45      	ldr	r2, [pc, #276]	@ (800bc44 <HAL_DMA_Init+0x140>)
 800bb2e:	fba2 2303 	umull	r2, r3, r2, r3
 800bb32:	091b      	lsrs	r3, r3, #4
 800bb34:	009a      	lsls	r2, r3, #2
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	4a42      	ldr	r2, [pc, #264]	@ (800bc48 <HAL_DMA_Init+0x144>)
 800bb3e:	641a      	str	r2, [r3, #64]	@ 0x40
 800bb40:	e00e      	b.n	800bb60 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	461a      	mov	r2, r3
 800bb48:	4b40      	ldr	r3, [pc, #256]	@ (800bc4c <HAL_DMA_Init+0x148>)
 800bb4a:	4413      	add	r3, r2
 800bb4c:	4a3d      	ldr	r2, [pc, #244]	@ (800bc44 <HAL_DMA_Init+0x140>)
 800bb4e:	fba2 2303 	umull	r2, r3, r2, r3
 800bb52:	091b      	lsrs	r3, r3, #4
 800bb54:	009a      	lsls	r2, r3, #2
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	4a3c      	ldr	r2, [pc, #240]	@ (800bc50 <HAL_DMA_Init+0x14c>)
 800bb5e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2202      	movs	r2, #2
 800bb64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800bb76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800bb84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	691b      	ldr	r3, [r3, #16]
 800bb8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bb90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	699b      	ldr	r3, [r3, #24]
 800bb96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bb9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	6a1b      	ldr	r3, [r3, #32]
 800bba2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800bba4:	68fa      	ldr	r2, [r7, #12]
 800bba6:	4313      	orrs	r3, r2
 800bba8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	68fa      	ldr	r2, [r7, #12]
 800bbb0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f000 fa82 	bl	800c0bc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	689b      	ldr	r3, [r3, #8]
 800bbbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bbc0:	d102      	bne.n	800bbc8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	685a      	ldr	r2, [r3, #4]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbd0:	b2d2      	uxtb	r2, r2
 800bbd2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbd8:	687a      	ldr	r2, [r7, #4]
 800bbda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800bbdc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	685b      	ldr	r3, [r3, #4]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d010      	beq.n	800bc08 <HAL_DMA_Init+0x104>
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	685b      	ldr	r3, [r3, #4]
 800bbea:	2b04      	cmp	r3, #4
 800bbec:	d80c      	bhi.n	800bc08 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800bbee:	6878      	ldr	r0, [r7, #4]
 800bbf0:	f000 faa2 	bl	800c138 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800bc04:	605a      	str	r2, [r3, #4]
 800bc06:	e008      	b.n	800bc1a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2200      	movs	r2, #0
 800bc12:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2201      	movs	r2, #1
 800bc24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800bc30:	2300      	movs	r3, #0
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}
 800bc3a:	bf00      	nop
 800bc3c:	40020407 	.word	0x40020407
 800bc40:	bffdfff8 	.word	0xbffdfff8
 800bc44:	cccccccd 	.word	0xcccccccd
 800bc48:	40020000 	.word	0x40020000
 800bc4c:	bffdfbf8 	.word	0xbffdfbf8
 800bc50:	40020400 	.word	0x40020400

0800bc54 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b086      	sub	sp, #24
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	60f8      	str	r0, [r7, #12]
 800bc5c:	60b9      	str	r1, [r7, #8]
 800bc5e:	607a      	str	r2, [r7, #4]
 800bc60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bc62:	2300      	movs	r3, #0
 800bc64:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800bc6c:	2b01      	cmp	r3, #1
 800bc6e:	d101      	bne.n	800bc74 <HAL_DMA_Start_IT+0x20>
 800bc70:	2302      	movs	r3, #2
 800bc72:	e066      	b.n	800bd42 <HAL_DMA_Start_IT+0xee>
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2201      	movs	r2, #1
 800bc78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bc82:	b2db      	uxtb	r3, r3
 800bc84:	2b01      	cmp	r3, #1
 800bc86:	d155      	bne.n	800bd34 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2202      	movs	r2, #2
 800bc8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	2200      	movs	r2, #0
 800bc94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	681a      	ldr	r2, [r3, #0]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f022 0201 	bic.w	r2, r2, #1
 800bca4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	687a      	ldr	r2, [r7, #4]
 800bcaa:	68b9      	ldr	r1, [r7, #8]
 800bcac:	68f8      	ldr	r0, [r7, #12]
 800bcae:	f000 f9c7 	bl	800c040 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d008      	beq.n	800bccc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	681a      	ldr	r2, [r3, #0]
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f042 020e 	orr.w	r2, r2, #14
 800bcc8:	601a      	str	r2, [r3, #0]
 800bcca:	e00f      	b.n	800bcec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	681a      	ldr	r2, [r3, #0]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f022 0204 	bic.w	r2, r2, #4
 800bcda:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	681a      	ldr	r2, [r3, #0]
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f042 020a 	orr.w	r2, r2, #10
 800bcea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d007      	beq.n	800bd0a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcfe:	681a      	ldr	r2, [r3, #0]
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bd08:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d007      	beq.n	800bd22 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd16:	681a      	ldr	r2, [r3, #0]
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bd20:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	681a      	ldr	r2, [r3, #0]
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	f042 0201 	orr.w	r2, r2, #1
 800bd30:	601a      	str	r2, [r3, #0]
 800bd32:	e005      	b.n	800bd40 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2200      	movs	r2, #0
 800bd38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800bd3c:	2302      	movs	r3, #2
 800bd3e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800bd40:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3718      	adds	r7, #24
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}

0800bd4a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bd4a:	b480      	push	{r7}
 800bd4c:	b085      	sub	sp, #20
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd52:	2300      	movs	r3, #0
 800bd54:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bd5c:	b2db      	uxtb	r3, r3
 800bd5e:	2b02      	cmp	r3, #2
 800bd60:	d005      	beq.n	800bd6e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2204      	movs	r2, #4
 800bd66:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800bd68:	2301      	movs	r3, #1
 800bd6a:	73fb      	strb	r3, [r7, #15]
 800bd6c:	e037      	b.n	800bdde <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	681a      	ldr	r2, [r3, #0]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f022 020e 	bic.w	r2, r2, #14
 800bd7c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd82:	681a      	ldr	r2, [r3, #0]
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bd8c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	681a      	ldr	r2, [r3, #0]
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f022 0201 	bic.w	r2, r2, #1
 800bd9c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bda2:	f003 021f 	and.w	r2, r3, #31
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdaa:	2101      	movs	r1, #1
 800bdac:	fa01 f202 	lsl.w	r2, r1, r2
 800bdb0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdb6:	687a      	ldr	r2, [r7, #4]
 800bdb8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800bdba:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d00c      	beq.n	800bdde <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bdd2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdd8:	687a      	ldr	r2, [r7, #4]
 800bdda:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800bddc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2201      	movs	r2, #1
 800bde2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2200      	movs	r2, #0
 800bdea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800bdee:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3714      	adds	r7, #20
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfa:	4770      	bx	lr

0800bdfc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b084      	sub	sp, #16
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800be04:	2300      	movs	r3, #0
 800be06:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800be0e:	b2db      	uxtb	r3, r3
 800be10:	2b02      	cmp	r3, #2
 800be12:	d00d      	beq.n	800be30 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2204      	movs	r2, #4
 800be18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2201      	movs	r2, #1
 800be1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2200      	movs	r2, #0
 800be26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800be2a:	2301      	movs	r3, #1
 800be2c:	73fb      	strb	r3, [r7, #15]
 800be2e:	e047      	b.n	800bec0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	681a      	ldr	r2, [r3, #0]
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f022 020e 	bic.w	r2, r2, #14
 800be3e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	681a      	ldr	r2, [r3, #0]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f022 0201 	bic.w	r2, r2, #1
 800be4e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800be54:	681a      	ldr	r2, [r3, #0]
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800be5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800be5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be64:	f003 021f 	and.w	r2, r3, #31
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be6c:	2101      	movs	r1, #1
 800be6e:	fa01 f202 	lsl.w	r2, r1, r2
 800be72:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be78:	687a      	ldr	r2, [r7, #4]
 800be7a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800be7c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be82:	2b00      	cmp	r3, #0
 800be84:	d00c      	beq.n	800bea0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800be94:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be9a:	687a      	ldr	r2, [r7, #4]
 800be9c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800be9e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2201      	movs	r2, #1
 800bea4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2200      	movs	r2, #0
 800beac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d003      	beq.n	800bec0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	4798      	blx	r3
    }
  }
  return status;
 800bec0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bec2:	4618      	mov	r0, r3
 800bec4:	3710      	adds	r7, #16
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}

0800beca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800beca:	b580      	push	{r7, lr}
 800becc:	b084      	sub	sp, #16
 800bece:	af00      	add	r7, sp, #0
 800bed0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bee6:	f003 031f 	and.w	r3, r3, #31
 800beea:	2204      	movs	r2, #4
 800beec:	409a      	lsls	r2, r3
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	4013      	ands	r3, r2
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d026      	beq.n	800bf44 <HAL_DMA_IRQHandler+0x7a>
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	f003 0304 	and.w	r3, r3, #4
 800befc:	2b00      	cmp	r3, #0
 800befe:	d021      	beq.n	800bf44 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f003 0320 	and.w	r3, r3, #32
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d107      	bne.n	800bf1e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	681a      	ldr	r2, [r3, #0]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f022 0204 	bic.w	r2, r2, #4
 800bf1c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf22:	f003 021f 	and.w	r2, r3, #31
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf2a:	2104      	movs	r1, #4
 800bf2c:	fa01 f202 	lsl.w	r2, r1, r2
 800bf30:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d071      	beq.n	800c01e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800bf42:	e06c      	b.n	800c01e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf48:	f003 031f 	and.w	r3, r3, #31
 800bf4c:	2202      	movs	r2, #2
 800bf4e:	409a      	lsls	r2, r3
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	4013      	ands	r3, r2
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d02e      	beq.n	800bfb6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	f003 0302 	and.w	r3, r3, #2
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d029      	beq.n	800bfb6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	f003 0320 	and.w	r3, r3, #32
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d10b      	bne.n	800bf88 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	681a      	ldr	r2, [r3, #0]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f022 020a 	bic.w	r2, r2, #10
 800bf7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2201      	movs	r2, #1
 800bf84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf8c:	f003 021f 	and.w	r2, r3, #31
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf94:	2102      	movs	r1, #2
 800bf96:	fa01 f202 	lsl.w	r2, r1, r2
 800bf9a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d038      	beq.n	800c01e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800bfb4:	e033      	b.n	800c01e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfba:	f003 031f 	and.w	r3, r3, #31
 800bfbe:	2208      	movs	r2, #8
 800bfc0:	409a      	lsls	r2, r3
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	4013      	ands	r3, r2
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d02a      	beq.n	800c020 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800bfca:	68bb      	ldr	r3, [r7, #8]
 800bfcc:	f003 0308 	and.w	r3, r3, #8
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d025      	beq.n	800c020 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	681a      	ldr	r2, [r3, #0]
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	f022 020e 	bic.w	r2, r2, #14
 800bfe2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfe8:	f003 021f 	and.w	r2, r3, #31
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bff0:	2101      	movs	r1, #1
 800bff2:	fa01 f202 	lsl.w	r2, r1, r2
 800bff6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2201      	movs	r2, #1
 800bffc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2201      	movs	r2, #1
 800c002:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	2200      	movs	r2, #0
 800c00a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c012:	2b00      	cmp	r3, #0
 800c014:	d004      	beq.n	800c020 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800c01e:	bf00      	nop
 800c020:	bf00      	nop
}
 800c022:	3710      	adds	r7, #16
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}

0800c028 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800c028:	b480      	push	{r7}
 800c02a:	b083      	sub	sp, #12
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800c034:	4618      	mov	r0, r3
 800c036:	370c      	adds	r7, #12
 800c038:	46bd      	mov	sp, r7
 800c03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03e:	4770      	bx	lr

0800c040 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c040:	b480      	push	{r7}
 800c042:	b085      	sub	sp, #20
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
 800c04c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c052:	68fa      	ldr	r2, [r7, #12]
 800c054:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c056:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d004      	beq.n	800c06a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c064:	68fa      	ldr	r2, [r7, #12]
 800c066:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c068:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c06e:	f003 021f 	and.w	r2, r3, #31
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c076:	2101      	movs	r1, #1
 800c078:	fa01 f202 	lsl.w	r2, r1, r2
 800c07c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	683a      	ldr	r2, [r7, #0]
 800c084:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	689b      	ldr	r3, [r3, #8]
 800c08a:	2b10      	cmp	r3, #16
 800c08c:	d108      	bne.n	800c0a0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	687a      	ldr	r2, [r7, #4]
 800c094:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	68ba      	ldr	r2, [r7, #8]
 800c09c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800c09e:	e007      	b.n	800c0b0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	68ba      	ldr	r2, [r7, #8]
 800c0a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	687a      	ldr	r2, [r7, #4]
 800c0ae:	60da      	str	r2, [r3, #12]
}
 800c0b0:	bf00      	nop
 800c0b2:	3714      	adds	r7, #20
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ba:	4770      	bx	lr

0800c0bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c0bc:	b480      	push	{r7}
 800c0be:	b087      	sub	sp, #28
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	4b16      	ldr	r3, [pc, #88]	@ (800c124 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	d802      	bhi.n	800c0d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800c0d0:	4b15      	ldr	r3, [pc, #84]	@ (800c128 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800c0d2:	617b      	str	r3, [r7, #20]
 800c0d4:	e001      	b.n	800c0da <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800c0d6:	4b15      	ldr	r3, [pc, #84]	@ (800c12c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800c0d8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800c0da:	697b      	ldr	r3, [r7, #20]
 800c0dc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	b2db      	uxtb	r3, r3
 800c0e4:	3b08      	subs	r3, #8
 800c0e6:	4a12      	ldr	r2, [pc, #72]	@ (800c130 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800c0e8:	fba2 2303 	umull	r2, r3, r2, r3
 800c0ec:	091b      	lsrs	r3, r3, #4
 800c0ee:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0f4:	089b      	lsrs	r3, r3, #2
 800c0f6:	009a      	lsls	r2, r3, #2
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	4413      	add	r3, r2
 800c0fc:	461a      	mov	r2, r3
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	4a0b      	ldr	r2, [pc, #44]	@ (800c134 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800c106:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f003 031f 	and.w	r3, r3, #31
 800c10e:	2201      	movs	r2, #1
 800c110:	409a      	lsls	r2, r3
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800c116:	bf00      	nop
 800c118:	371c      	adds	r7, #28
 800c11a:	46bd      	mov	sp, r7
 800c11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c120:	4770      	bx	lr
 800c122:	bf00      	nop
 800c124:	40020407 	.word	0x40020407
 800c128:	40020800 	.word	0x40020800
 800c12c:	40020820 	.word	0x40020820
 800c130:	cccccccd 	.word	0xcccccccd
 800c134:	40020880 	.word	0x40020880

0800c138 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c138:	b480      	push	{r7}
 800c13a:	b085      	sub	sp, #20
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	b2db      	uxtb	r3, r3
 800c146:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800c148:	68fa      	ldr	r2, [r7, #12]
 800c14a:	4b0b      	ldr	r3, [pc, #44]	@ (800c178 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800c14c:	4413      	add	r3, r2
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	461a      	mov	r2, r3
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	4a08      	ldr	r2, [pc, #32]	@ (800c17c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800c15a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	3b01      	subs	r3, #1
 800c160:	f003 031f 	and.w	r3, r3, #31
 800c164:	2201      	movs	r2, #1
 800c166:	409a      	lsls	r2, r3
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800c16c:	bf00      	nop
 800c16e:	3714      	adds	r7, #20
 800c170:	46bd      	mov	sp, r7
 800c172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c176:	4770      	bx	lr
 800c178:	1000823f 	.word	0x1000823f
 800c17c:	40020940 	.word	0x40020940

0800c180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c180:	b480      	push	{r7}
 800c182:	b087      	sub	sp, #28
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
 800c188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800c18a:	2300      	movs	r3, #0
 800c18c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c18e:	e15a      	b.n	800c446 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	2101      	movs	r1, #1
 800c196:	697b      	ldr	r3, [r7, #20]
 800c198:	fa01 f303 	lsl.w	r3, r1, r3
 800c19c:	4013      	ands	r3, r2
 800c19e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	f000 814c 	beq.w	800c440 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	f003 0303 	and.w	r3, r3, #3
 800c1b0:	2b01      	cmp	r3, #1
 800c1b2:	d005      	beq.n	800c1c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	685b      	ldr	r3, [r3, #4]
 800c1b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800c1bc:	2b02      	cmp	r3, #2
 800c1be:	d130      	bne.n	800c222 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	689b      	ldr	r3, [r3, #8]
 800c1c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c1c6:	697b      	ldr	r3, [r7, #20]
 800c1c8:	005b      	lsls	r3, r3, #1
 800c1ca:	2203      	movs	r2, #3
 800c1cc:	fa02 f303 	lsl.w	r3, r2, r3
 800c1d0:	43db      	mvns	r3, r3
 800c1d2:	693a      	ldr	r2, [r7, #16]
 800c1d4:	4013      	ands	r3, r2
 800c1d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c1d8:	683b      	ldr	r3, [r7, #0]
 800c1da:	68da      	ldr	r2, [r3, #12]
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	005b      	lsls	r3, r3, #1
 800c1e0:	fa02 f303 	lsl.w	r3, r2, r3
 800c1e4:	693a      	ldr	r2, [r7, #16]
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	693a      	ldr	r2, [r7, #16]
 800c1ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	685b      	ldr	r3, [r3, #4]
 800c1f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c1f6:	2201      	movs	r2, #1
 800c1f8:	697b      	ldr	r3, [r7, #20]
 800c1fa:	fa02 f303 	lsl.w	r3, r2, r3
 800c1fe:	43db      	mvns	r3, r3
 800c200:	693a      	ldr	r2, [r7, #16]
 800c202:	4013      	ands	r3, r2
 800c204:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	685b      	ldr	r3, [r3, #4]
 800c20a:	091b      	lsrs	r3, r3, #4
 800c20c:	f003 0201 	and.w	r2, r3, #1
 800c210:	697b      	ldr	r3, [r7, #20]
 800c212:	fa02 f303 	lsl.w	r3, r2, r3
 800c216:	693a      	ldr	r2, [r7, #16]
 800c218:	4313      	orrs	r3, r2
 800c21a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	693a      	ldr	r2, [r7, #16]
 800c220:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	685b      	ldr	r3, [r3, #4]
 800c226:	f003 0303 	and.w	r3, r3, #3
 800c22a:	2b03      	cmp	r3, #3
 800c22c:	d017      	beq.n	800c25e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	68db      	ldr	r3, [r3, #12]
 800c232:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c234:	697b      	ldr	r3, [r7, #20]
 800c236:	005b      	lsls	r3, r3, #1
 800c238:	2203      	movs	r2, #3
 800c23a:	fa02 f303 	lsl.w	r3, r2, r3
 800c23e:	43db      	mvns	r3, r3
 800c240:	693a      	ldr	r2, [r7, #16]
 800c242:	4013      	ands	r3, r2
 800c244:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	689a      	ldr	r2, [r3, #8]
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	005b      	lsls	r3, r3, #1
 800c24e:	fa02 f303 	lsl.w	r3, r2, r3
 800c252:	693a      	ldr	r2, [r7, #16]
 800c254:	4313      	orrs	r3, r2
 800c256:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	693a      	ldr	r2, [r7, #16]
 800c25c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	685b      	ldr	r3, [r3, #4]
 800c262:	f003 0303 	and.w	r3, r3, #3
 800c266:	2b02      	cmp	r3, #2
 800c268:	d123      	bne.n	800c2b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	08da      	lsrs	r2, r3, #3
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	3208      	adds	r2, #8
 800c272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c276:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c278:	697b      	ldr	r3, [r7, #20]
 800c27a:	f003 0307 	and.w	r3, r3, #7
 800c27e:	009b      	lsls	r3, r3, #2
 800c280:	220f      	movs	r2, #15
 800c282:	fa02 f303 	lsl.w	r3, r2, r3
 800c286:	43db      	mvns	r3, r3
 800c288:	693a      	ldr	r2, [r7, #16]
 800c28a:	4013      	ands	r3, r2
 800c28c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	691a      	ldr	r2, [r3, #16]
 800c292:	697b      	ldr	r3, [r7, #20]
 800c294:	f003 0307 	and.w	r3, r3, #7
 800c298:	009b      	lsls	r3, r3, #2
 800c29a:	fa02 f303 	lsl.w	r3, r2, r3
 800c29e:	693a      	ldr	r2, [r7, #16]
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	08da      	lsrs	r2, r3, #3
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	3208      	adds	r2, #8
 800c2ac:	6939      	ldr	r1, [r7, #16]
 800c2ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	005b      	lsls	r3, r3, #1
 800c2bc:	2203      	movs	r2, #3
 800c2be:	fa02 f303 	lsl.w	r3, r2, r3
 800c2c2:	43db      	mvns	r3, r3
 800c2c4:	693a      	ldr	r2, [r7, #16]
 800c2c6:	4013      	ands	r3, r2
 800c2c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	685b      	ldr	r3, [r3, #4]
 800c2ce:	f003 0203 	and.w	r2, r3, #3
 800c2d2:	697b      	ldr	r3, [r7, #20]
 800c2d4:	005b      	lsls	r3, r3, #1
 800c2d6:	fa02 f303 	lsl.w	r3, r2, r3
 800c2da:	693a      	ldr	r2, [r7, #16]
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	693a      	ldr	r2, [r7, #16]
 800c2e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	f000 80a6 	beq.w	800c440 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c2f4:	4b5b      	ldr	r3, [pc, #364]	@ (800c464 <HAL_GPIO_Init+0x2e4>)
 800c2f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2f8:	4a5a      	ldr	r2, [pc, #360]	@ (800c464 <HAL_GPIO_Init+0x2e4>)
 800c2fa:	f043 0301 	orr.w	r3, r3, #1
 800c2fe:	6613      	str	r3, [r2, #96]	@ 0x60
 800c300:	4b58      	ldr	r3, [pc, #352]	@ (800c464 <HAL_GPIO_Init+0x2e4>)
 800c302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c304:	f003 0301 	and.w	r3, r3, #1
 800c308:	60bb      	str	r3, [r7, #8]
 800c30a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c30c:	4a56      	ldr	r2, [pc, #344]	@ (800c468 <HAL_GPIO_Init+0x2e8>)
 800c30e:	697b      	ldr	r3, [r7, #20]
 800c310:	089b      	lsrs	r3, r3, #2
 800c312:	3302      	adds	r3, #2
 800c314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c318:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	f003 0303 	and.w	r3, r3, #3
 800c320:	009b      	lsls	r3, r3, #2
 800c322:	220f      	movs	r2, #15
 800c324:	fa02 f303 	lsl.w	r3, r2, r3
 800c328:	43db      	mvns	r3, r3
 800c32a:	693a      	ldr	r2, [r7, #16]
 800c32c:	4013      	ands	r3, r2
 800c32e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800c336:	d01f      	beq.n	800c378 <HAL_GPIO_Init+0x1f8>
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	4a4c      	ldr	r2, [pc, #304]	@ (800c46c <HAL_GPIO_Init+0x2ec>)
 800c33c:	4293      	cmp	r3, r2
 800c33e:	d019      	beq.n	800c374 <HAL_GPIO_Init+0x1f4>
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	4a4b      	ldr	r2, [pc, #300]	@ (800c470 <HAL_GPIO_Init+0x2f0>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d013      	beq.n	800c370 <HAL_GPIO_Init+0x1f0>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	4a4a      	ldr	r2, [pc, #296]	@ (800c474 <HAL_GPIO_Init+0x2f4>)
 800c34c:	4293      	cmp	r3, r2
 800c34e:	d00d      	beq.n	800c36c <HAL_GPIO_Init+0x1ec>
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	4a49      	ldr	r2, [pc, #292]	@ (800c478 <HAL_GPIO_Init+0x2f8>)
 800c354:	4293      	cmp	r3, r2
 800c356:	d007      	beq.n	800c368 <HAL_GPIO_Init+0x1e8>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	4a48      	ldr	r2, [pc, #288]	@ (800c47c <HAL_GPIO_Init+0x2fc>)
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d101      	bne.n	800c364 <HAL_GPIO_Init+0x1e4>
 800c360:	2305      	movs	r3, #5
 800c362:	e00a      	b.n	800c37a <HAL_GPIO_Init+0x1fa>
 800c364:	2306      	movs	r3, #6
 800c366:	e008      	b.n	800c37a <HAL_GPIO_Init+0x1fa>
 800c368:	2304      	movs	r3, #4
 800c36a:	e006      	b.n	800c37a <HAL_GPIO_Init+0x1fa>
 800c36c:	2303      	movs	r3, #3
 800c36e:	e004      	b.n	800c37a <HAL_GPIO_Init+0x1fa>
 800c370:	2302      	movs	r3, #2
 800c372:	e002      	b.n	800c37a <HAL_GPIO_Init+0x1fa>
 800c374:	2301      	movs	r3, #1
 800c376:	e000      	b.n	800c37a <HAL_GPIO_Init+0x1fa>
 800c378:	2300      	movs	r3, #0
 800c37a:	697a      	ldr	r2, [r7, #20]
 800c37c:	f002 0203 	and.w	r2, r2, #3
 800c380:	0092      	lsls	r2, r2, #2
 800c382:	4093      	lsls	r3, r2
 800c384:	693a      	ldr	r2, [r7, #16]
 800c386:	4313      	orrs	r3, r2
 800c388:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c38a:	4937      	ldr	r1, [pc, #220]	@ (800c468 <HAL_GPIO_Init+0x2e8>)
 800c38c:	697b      	ldr	r3, [r7, #20]
 800c38e:	089b      	lsrs	r3, r3, #2
 800c390:	3302      	adds	r3, #2
 800c392:	693a      	ldr	r2, [r7, #16]
 800c394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c398:	4b39      	ldr	r3, [pc, #228]	@ (800c480 <HAL_GPIO_Init+0x300>)
 800c39a:	689b      	ldr	r3, [r3, #8]
 800c39c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	43db      	mvns	r3, r3
 800c3a2:	693a      	ldr	r2, [r7, #16]
 800c3a4:	4013      	ands	r3, r2
 800c3a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	685b      	ldr	r3, [r3, #4]
 800c3ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d003      	beq.n	800c3bc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800c3b4:	693a      	ldr	r2, [r7, #16]
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	4313      	orrs	r3, r2
 800c3ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c3bc:	4a30      	ldr	r2, [pc, #192]	@ (800c480 <HAL_GPIO_Init+0x300>)
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c3c2:	4b2f      	ldr	r3, [pc, #188]	@ (800c480 <HAL_GPIO_Init+0x300>)
 800c3c4:	68db      	ldr	r3, [r3, #12]
 800c3c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	43db      	mvns	r3, r3
 800c3cc:	693a      	ldr	r2, [r7, #16]
 800c3ce:	4013      	ands	r3, r2
 800c3d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	685b      	ldr	r3, [r3, #4]
 800c3d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d003      	beq.n	800c3e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800c3de:	693a      	ldr	r2, [r7, #16]
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	4313      	orrs	r3, r2
 800c3e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c3e6:	4a26      	ldr	r2, [pc, #152]	@ (800c480 <HAL_GPIO_Init+0x300>)
 800c3e8:	693b      	ldr	r3, [r7, #16]
 800c3ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800c3ec:	4b24      	ldr	r3, [pc, #144]	@ (800c480 <HAL_GPIO_Init+0x300>)
 800c3ee:	685b      	ldr	r3, [r3, #4]
 800c3f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	43db      	mvns	r3, r3
 800c3f6:	693a      	ldr	r2, [r7, #16]
 800c3f8:	4013      	ands	r3, r2
 800c3fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	685b      	ldr	r3, [r3, #4]
 800c400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c404:	2b00      	cmp	r3, #0
 800c406:	d003      	beq.n	800c410 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800c408:	693a      	ldr	r2, [r7, #16]
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	4313      	orrs	r3, r2
 800c40e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c410:	4a1b      	ldr	r2, [pc, #108]	@ (800c480 <HAL_GPIO_Init+0x300>)
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c416:	4b1a      	ldr	r3, [pc, #104]	@ (800c480 <HAL_GPIO_Init+0x300>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	43db      	mvns	r3, r3
 800c420:	693a      	ldr	r2, [r7, #16]
 800c422:	4013      	ands	r3, r2
 800c424:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	685b      	ldr	r3, [r3, #4]
 800c42a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d003      	beq.n	800c43a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800c432:	693a      	ldr	r2, [r7, #16]
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	4313      	orrs	r3, r2
 800c438:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c43a:	4a11      	ldr	r2, [pc, #68]	@ (800c480 <HAL_GPIO_Init+0x300>)
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	3301      	adds	r3, #1
 800c444:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c446:	683b      	ldr	r3, [r7, #0]
 800c448:	681a      	ldr	r2, [r3, #0]
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	fa22 f303 	lsr.w	r3, r2, r3
 800c450:	2b00      	cmp	r3, #0
 800c452:	f47f ae9d 	bne.w	800c190 <HAL_GPIO_Init+0x10>
  }
}
 800c456:	bf00      	nop
 800c458:	bf00      	nop
 800c45a:	371c      	adds	r7, #28
 800c45c:	46bd      	mov	sp, r7
 800c45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c462:	4770      	bx	lr
 800c464:	40021000 	.word	0x40021000
 800c468:	40010000 	.word	0x40010000
 800c46c:	48000400 	.word	0x48000400
 800c470:	48000800 	.word	0x48000800
 800c474:	48000c00 	.word	0x48000c00
 800c478:	48001000 	.word	0x48001000
 800c47c:	48001400 	.word	0x48001400
 800c480:	40010400 	.word	0x40010400

0800c484 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c484:	b480      	push	{r7}
 800c486:	b085      	sub	sp, #20
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
 800c48c:	460b      	mov	r3, r1
 800c48e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	691a      	ldr	r2, [r3, #16]
 800c494:	887b      	ldrh	r3, [r7, #2]
 800c496:	4013      	ands	r3, r2
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d002      	beq.n	800c4a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800c49c:	2301      	movs	r3, #1
 800c49e:	73fb      	strb	r3, [r7, #15]
 800c4a0:	e001      	b.n	800c4a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800c4a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3714      	adds	r7, #20
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
 800c4bc:	460b      	mov	r3, r1
 800c4be:	807b      	strh	r3, [r7, #2]
 800c4c0:	4613      	mov	r3, r2
 800c4c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c4c4:	787b      	ldrb	r3, [r7, #1]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d003      	beq.n	800c4d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800c4ca:	887a      	ldrh	r2, [r7, #2]
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800c4d0:	e002      	b.n	800c4d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800c4d2:	887a      	ldrh	r2, [r7, #2]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800c4d8:	bf00      	nop
 800c4da:	370c      	adds	r7, #12
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e2:	4770      	bx	lr

0800c4e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b082      	sub	sp, #8
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800c4ee:	4b08      	ldr	r3, [pc, #32]	@ (800c510 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c4f0:	695a      	ldr	r2, [r3, #20]
 800c4f2:	88fb      	ldrh	r3, [r7, #6]
 800c4f4:	4013      	ands	r3, r2
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d006      	beq.n	800c508 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c4fa:	4a05      	ldr	r2, [pc, #20]	@ (800c510 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c4fc:	88fb      	ldrh	r3, [r7, #6]
 800c4fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c500:	88fb      	ldrh	r3, [r7, #6]
 800c502:	4618      	mov	r0, r3
 800c504:	f7f9 fcc6 	bl	8005e94 <HAL_GPIO_EXTI_Callback>
  }
}
 800c508:	bf00      	nop
 800c50a:	3708      	adds	r7, #8
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}
 800c510:	40010400 	.word	0x40010400

0800c514 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c514:	b480      	push	{r7}
 800c516:	b085      	sub	sp, #20
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d141      	bne.n	800c5a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c522:	4b4b      	ldr	r3, [pc, #300]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c52a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c52e:	d131      	bne.n	800c594 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c530:	4b47      	ldr	r3, [pc, #284]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c536:	4a46      	ldr	r2, [pc, #280]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c53c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c540:	4b43      	ldr	r3, [pc, #268]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c548:	4a41      	ldr	r2, [pc, #260]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c54a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c54e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c550:	4b40      	ldr	r3, [pc, #256]	@ (800c654 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	2232      	movs	r2, #50	@ 0x32
 800c556:	fb02 f303 	mul.w	r3, r2, r3
 800c55a:	4a3f      	ldr	r2, [pc, #252]	@ (800c658 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c55c:	fba2 2303 	umull	r2, r3, r2, r3
 800c560:	0c9b      	lsrs	r3, r3, #18
 800c562:	3301      	adds	r3, #1
 800c564:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c566:	e002      	b.n	800c56e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	3b01      	subs	r3, #1
 800c56c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c56e:	4b38      	ldr	r3, [pc, #224]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c570:	695b      	ldr	r3, [r3, #20]
 800c572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c576:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c57a:	d102      	bne.n	800c582 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d1f2      	bne.n	800c568 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c582:	4b33      	ldr	r3, [pc, #204]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c584:	695b      	ldr	r3, [r3, #20]
 800c586:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c58a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c58e:	d158      	bne.n	800c642 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c590:	2303      	movs	r3, #3
 800c592:	e057      	b.n	800c644 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c594:	4b2e      	ldr	r3, [pc, #184]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c596:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c59a:	4a2d      	ldr	r2, [pc, #180]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c59c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c5a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800c5a4:	e04d      	b.n	800c642 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c5ac:	d141      	bne.n	800c632 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c5ae:	4b28      	ldr	r3, [pc, #160]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c5b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c5ba:	d131      	bne.n	800c620 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c5bc:	4b24      	ldr	r3, [pc, #144]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5c2:	4a23      	ldr	r2, [pc, #140]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c5c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c5cc:	4b20      	ldr	r3, [pc, #128]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c5d4:	4a1e      	ldr	r2, [pc, #120]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c5da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c5dc:	4b1d      	ldr	r3, [pc, #116]	@ (800c654 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	2232      	movs	r2, #50	@ 0x32
 800c5e2:	fb02 f303 	mul.w	r3, r2, r3
 800c5e6:	4a1c      	ldr	r2, [pc, #112]	@ (800c658 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c5e8:	fba2 2303 	umull	r2, r3, r2, r3
 800c5ec:	0c9b      	lsrs	r3, r3, #18
 800c5ee:	3301      	adds	r3, #1
 800c5f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c5f2:	e002      	b.n	800c5fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	3b01      	subs	r3, #1
 800c5f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c5fa:	4b15      	ldr	r3, [pc, #84]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5fc:	695b      	ldr	r3, [r3, #20]
 800c5fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c602:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c606:	d102      	bne.n	800c60e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d1f2      	bne.n	800c5f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c60e:	4b10      	ldr	r3, [pc, #64]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c610:	695b      	ldr	r3, [r3, #20]
 800c612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c61a:	d112      	bne.n	800c642 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c61c:	2303      	movs	r3, #3
 800c61e:	e011      	b.n	800c644 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c620:	4b0b      	ldr	r3, [pc, #44]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c626:	4a0a      	ldr	r2, [pc, #40]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c62c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800c630:	e007      	b.n	800c642 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c632:	4b07      	ldr	r3, [pc, #28]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c63a:	4a05      	ldr	r2, [pc, #20]	@ (800c650 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c63c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c640:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800c642:	2300      	movs	r3, #0
}
 800c644:	4618      	mov	r0, r3
 800c646:	3714      	adds	r7, #20
 800c648:	46bd      	mov	sp, r7
 800c64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64e:	4770      	bx	lr
 800c650:	40007000 	.word	0x40007000
 800c654:	20000050 	.word	0x20000050
 800c658:	431bde83 	.word	0x431bde83

0800c65c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800c65c:	b480      	push	{r7}
 800c65e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800c660:	4b05      	ldr	r3, [pc, #20]	@ (800c678 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800c662:	689b      	ldr	r3, [r3, #8]
 800c664:	4a04      	ldr	r2, [pc, #16]	@ (800c678 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800c666:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c66a:	6093      	str	r3, [r2, #8]
}
 800c66c:	bf00      	nop
 800c66e:	46bd      	mov	sp, r7
 800c670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c674:	4770      	bx	lr
 800c676:	bf00      	nop
 800c678:	40007000 	.word	0x40007000

0800c67c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b088      	sub	sp, #32
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d101      	bne.n	800c68e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c68a:	2301      	movs	r3, #1
 800c68c:	e2fe      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f003 0301 	and.w	r3, r3, #1
 800c696:	2b00      	cmp	r3, #0
 800c698:	d075      	beq.n	800c786 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c69a:	4b97      	ldr	r3, [pc, #604]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c69c:	689b      	ldr	r3, [r3, #8]
 800c69e:	f003 030c 	and.w	r3, r3, #12
 800c6a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c6a4:	4b94      	ldr	r3, [pc, #592]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c6a6:	68db      	ldr	r3, [r3, #12]
 800c6a8:	f003 0303 	and.w	r3, r3, #3
 800c6ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800c6ae:	69bb      	ldr	r3, [r7, #24]
 800c6b0:	2b0c      	cmp	r3, #12
 800c6b2:	d102      	bne.n	800c6ba <HAL_RCC_OscConfig+0x3e>
 800c6b4:	697b      	ldr	r3, [r7, #20]
 800c6b6:	2b03      	cmp	r3, #3
 800c6b8:	d002      	beq.n	800c6c0 <HAL_RCC_OscConfig+0x44>
 800c6ba:	69bb      	ldr	r3, [r7, #24]
 800c6bc:	2b08      	cmp	r3, #8
 800c6be:	d10b      	bne.n	800c6d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c6c0:	4b8d      	ldr	r3, [pc, #564]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d05b      	beq.n	800c784 <HAL_RCC_OscConfig+0x108>
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	685b      	ldr	r3, [r3, #4]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d157      	bne.n	800c784 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	e2d9      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	685b      	ldr	r3, [r3, #4]
 800c6dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6e0:	d106      	bne.n	800c6f0 <HAL_RCC_OscConfig+0x74>
 800c6e2:	4b85      	ldr	r3, [pc, #532]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	4a84      	ldr	r2, [pc, #528]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c6e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c6ec:	6013      	str	r3, [r2, #0]
 800c6ee:	e01d      	b.n	800c72c <HAL_RCC_OscConfig+0xb0>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	685b      	ldr	r3, [r3, #4]
 800c6f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c6f8:	d10c      	bne.n	800c714 <HAL_RCC_OscConfig+0x98>
 800c6fa:	4b7f      	ldr	r3, [pc, #508]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	4a7e      	ldr	r2, [pc, #504]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c700:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c704:	6013      	str	r3, [r2, #0]
 800c706:	4b7c      	ldr	r3, [pc, #496]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a7b      	ldr	r2, [pc, #492]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c70c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c710:	6013      	str	r3, [r2, #0]
 800c712:	e00b      	b.n	800c72c <HAL_RCC_OscConfig+0xb0>
 800c714:	4b78      	ldr	r3, [pc, #480]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	4a77      	ldr	r2, [pc, #476]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c71a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c71e:	6013      	str	r3, [r2, #0]
 800c720:	4b75      	ldr	r3, [pc, #468]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	4a74      	ldr	r2, [pc, #464]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c726:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c72a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d013      	beq.n	800c75c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c734:	f7fd f8e2 	bl	80098fc <HAL_GetTick>
 800c738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c73a:	e008      	b.n	800c74e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c73c:	f7fd f8de 	bl	80098fc <HAL_GetTick>
 800c740:	4602      	mov	r2, r0
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	1ad3      	subs	r3, r2, r3
 800c746:	2b64      	cmp	r3, #100	@ 0x64
 800c748:	d901      	bls.n	800c74e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c74a:	2303      	movs	r3, #3
 800c74c:	e29e      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c74e:	4b6a      	ldr	r3, [pc, #424]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c756:	2b00      	cmp	r3, #0
 800c758:	d0f0      	beq.n	800c73c <HAL_RCC_OscConfig+0xc0>
 800c75a:	e014      	b.n	800c786 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c75c:	f7fd f8ce 	bl	80098fc <HAL_GetTick>
 800c760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c762:	e008      	b.n	800c776 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c764:	f7fd f8ca 	bl	80098fc <HAL_GetTick>
 800c768:	4602      	mov	r2, r0
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	1ad3      	subs	r3, r2, r3
 800c76e:	2b64      	cmp	r3, #100	@ 0x64
 800c770:	d901      	bls.n	800c776 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c772:	2303      	movs	r3, #3
 800c774:	e28a      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c776:	4b60      	ldr	r3, [pc, #384]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d1f0      	bne.n	800c764 <HAL_RCC_OscConfig+0xe8>
 800c782:	e000      	b.n	800c786 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f003 0302 	and.w	r3, r3, #2
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d075      	beq.n	800c87e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c792:	4b59      	ldr	r3, [pc, #356]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c794:	689b      	ldr	r3, [r3, #8]
 800c796:	f003 030c 	and.w	r3, r3, #12
 800c79a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c79c:	4b56      	ldr	r3, [pc, #344]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c79e:	68db      	ldr	r3, [r3, #12]
 800c7a0:	f003 0303 	and.w	r3, r3, #3
 800c7a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800c7a6:	69bb      	ldr	r3, [r7, #24]
 800c7a8:	2b0c      	cmp	r3, #12
 800c7aa:	d102      	bne.n	800c7b2 <HAL_RCC_OscConfig+0x136>
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	2b02      	cmp	r3, #2
 800c7b0:	d002      	beq.n	800c7b8 <HAL_RCC_OscConfig+0x13c>
 800c7b2:	69bb      	ldr	r3, [r7, #24]
 800c7b4:	2b04      	cmp	r3, #4
 800c7b6:	d11f      	bne.n	800c7f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c7b8:	4b4f      	ldr	r3, [pc, #316]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d005      	beq.n	800c7d0 <HAL_RCC_OscConfig+0x154>
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	68db      	ldr	r3, [r3, #12]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d101      	bne.n	800c7d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	e25d      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c7d0:	4b49      	ldr	r3, [pc, #292]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	691b      	ldr	r3, [r3, #16]
 800c7dc:	061b      	lsls	r3, r3, #24
 800c7de:	4946      	ldr	r1, [pc, #280]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c7e0:	4313      	orrs	r3, r2
 800c7e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c7e4:	4b45      	ldr	r3, [pc, #276]	@ (800c8fc <HAL_RCC_OscConfig+0x280>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f7fb febf 	bl	800856c <HAL_InitTick>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d043      	beq.n	800c87c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800c7f4:	2301      	movs	r3, #1
 800c7f6:	e249      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	68db      	ldr	r3, [r3, #12]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d023      	beq.n	800c848 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c800:	4b3d      	ldr	r3, [pc, #244]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	4a3c      	ldr	r2, [pc, #240]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c80a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c80c:	f7fd f876 	bl	80098fc <HAL_GetTick>
 800c810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c812:	e008      	b.n	800c826 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c814:	f7fd f872 	bl	80098fc <HAL_GetTick>
 800c818:	4602      	mov	r2, r0
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	1ad3      	subs	r3, r2, r3
 800c81e:	2b02      	cmp	r3, #2
 800c820:	d901      	bls.n	800c826 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800c822:	2303      	movs	r3, #3
 800c824:	e232      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c826:	4b34      	ldr	r3, [pc, #208]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d0f0      	beq.n	800c814 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c832:	4b31      	ldr	r3, [pc, #196]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	691b      	ldr	r3, [r3, #16]
 800c83e:	061b      	lsls	r3, r3, #24
 800c840:	492d      	ldr	r1, [pc, #180]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c842:	4313      	orrs	r3, r2
 800c844:	604b      	str	r3, [r1, #4]
 800c846:	e01a      	b.n	800c87e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c848:	4b2b      	ldr	r3, [pc, #172]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	4a2a      	ldr	r2, [pc, #168]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c84e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c854:	f7fd f852 	bl	80098fc <HAL_GetTick>
 800c858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c85a:	e008      	b.n	800c86e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c85c:	f7fd f84e 	bl	80098fc <HAL_GetTick>
 800c860:	4602      	mov	r2, r0
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	1ad3      	subs	r3, r2, r3
 800c866:	2b02      	cmp	r3, #2
 800c868:	d901      	bls.n	800c86e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800c86a:	2303      	movs	r3, #3
 800c86c:	e20e      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c86e:	4b22      	ldr	r3, [pc, #136]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c876:	2b00      	cmp	r3, #0
 800c878:	d1f0      	bne.n	800c85c <HAL_RCC_OscConfig+0x1e0>
 800c87a:	e000      	b.n	800c87e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c87c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f003 0308 	and.w	r3, r3, #8
 800c886:	2b00      	cmp	r3, #0
 800c888:	d041      	beq.n	800c90e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	695b      	ldr	r3, [r3, #20]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d01c      	beq.n	800c8cc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c892:	4b19      	ldr	r3, [pc, #100]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c894:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c898:	4a17      	ldr	r2, [pc, #92]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c89a:	f043 0301 	orr.w	r3, r3, #1
 800c89e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c8a2:	f7fd f82b 	bl	80098fc <HAL_GetTick>
 800c8a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c8a8:	e008      	b.n	800c8bc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c8aa:	f7fd f827 	bl	80098fc <HAL_GetTick>
 800c8ae:	4602      	mov	r2, r0
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	1ad3      	subs	r3, r2, r3
 800c8b4:	2b02      	cmp	r3, #2
 800c8b6:	d901      	bls.n	800c8bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c8b8:	2303      	movs	r3, #3
 800c8ba:	e1e7      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c8bc:	4b0e      	ldr	r3, [pc, #56]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c8be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c8c2:	f003 0302 	and.w	r3, r3, #2
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d0ef      	beq.n	800c8aa <HAL_RCC_OscConfig+0x22e>
 800c8ca:	e020      	b.n	800c90e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c8cc:	4b0a      	ldr	r3, [pc, #40]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c8ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c8d2:	4a09      	ldr	r2, [pc, #36]	@ (800c8f8 <HAL_RCC_OscConfig+0x27c>)
 800c8d4:	f023 0301 	bic.w	r3, r3, #1
 800c8d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c8dc:	f7fd f80e 	bl	80098fc <HAL_GetTick>
 800c8e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c8e2:	e00d      	b.n	800c900 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c8e4:	f7fd f80a 	bl	80098fc <HAL_GetTick>
 800c8e8:	4602      	mov	r2, r0
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	1ad3      	subs	r3, r2, r3
 800c8ee:	2b02      	cmp	r3, #2
 800c8f0:	d906      	bls.n	800c900 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800c8f2:	2303      	movs	r3, #3
 800c8f4:	e1ca      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
 800c8f6:	bf00      	nop
 800c8f8:	40021000 	.word	0x40021000
 800c8fc:	20000054 	.word	0x20000054
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c900:	4b8c      	ldr	r3, [pc, #560]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c906:	f003 0302 	and.w	r3, r3, #2
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d1ea      	bne.n	800c8e4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	f003 0304 	and.w	r3, r3, #4
 800c916:	2b00      	cmp	r3, #0
 800c918:	f000 80a6 	beq.w	800ca68 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c91c:	2300      	movs	r3, #0
 800c91e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c920:	4b84      	ldr	r3, [pc, #528]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d101      	bne.n	800c930 <HAL_RCC_OscConfig+0x2b4>
 800c92c:	2301      	movs	r3, #1
 800c92e:	e000      	b.n	800c932 <HAL_RCC_OscConfig+0x2b6>
 800c930:	2300      	movs	r3, #0
 800c932:	2b00      	cmp	r3, #0
 800c934:	d00d      	beq.n	800c952 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c936:	4b7f      	ldr	r3, [pc, #508]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c93a:	4a7e      	ldr	r2, [pc, #504]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c93c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c940:	6593      	str	r3, [r2, #88]	@ 0x58
 800c942:	4b7c      	ldr	r3, [pc, #496]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c94a:	60fb      	str	r3, [r7, #12]
 800c94c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c94e:	2301      	movs	r3, #1
 800c950:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c952:	4b79      	ldr	r3, [pc, #484]	@ (800cb38 <HAL_RCC_OscConfig+0x4bc>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d118      	bne.n	800c990 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c95e:	4b76      	ldr	r3, [pc, #472]	@ (800cb38 <HAL_RCC_OscConfig+0x4bc>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	4a75      	ldr	r2, [pc, #468]	@ (800cb38 <HAL_RCC_OscConfig+0x4bc>)
 800c964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c968:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c96a:	f7fc ffc7 	bl	80098fc <HAL_GetTick>
 800c96e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c970:	e008      	b.n	800c984 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c972:	f7fc ffc3 	bl	80098fc <HAL_GetTick>
 800c976:	4602      	mov	r2, r0
 800c978:	693b      	ldr	r3, [r7, #16]
 800c97a:	1ad3      	subs	r3, r2, r3
 800c97c:	2b02      	cmp	r3, #2
 800c97e:	d901      	bls.n	800c984 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800c980:	2303      	movs	r3, #3
 800c982:	e183      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c984:	4b6c      	ldr	r3, [pc, #432]	@ (800cb38 <HAL_RCC_OscConfig+0x4bc>)
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d0f0      	beq.n	800c972 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	689b      	ldr	r3, [r3, #8]
 800c994:	2b01      	cmp	r3, #1
 800c996:	d108      	bne.n	800c9aa <HAL_RCC_OscConfig+0x32e>
 800c998:	4b66      	ldr	r3, [pc, #408]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c99a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c99e:	4a65      	ldr	r2, [pc, #404]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9a0:	f043 0301 	orr.w	r3, r3, #1
 800c9a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c9a8:	e024      	b.n	800c9f4 <HAL_RCC_OscConfig+0x378>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	689b      	ldr	r3, [r3, #8]
 800c9ae:	2b05      	cmp	r3, #5
 800c9b0:	d110      	bne.n	800c9d4 <HAL_RCC_OscConfig+0x358>
 800c9b2:	4b60      	ldr	r3, [pc, #384]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9b8:	4a5e      	ldr	r2, [pc, #376]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9ba:	f043 0304 	orr.w	r3, r3, #4
 800c9be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c9c2:	4b5c      	ldr	r3, [pc, #368]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9c8:	4a5a      	ldr	r2, [pc, #360]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9ca:	f043 0301 	orr.w	r3, r3, #1
 800c9ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c9d2:	e00f      	b.n	800c9f4 <HAL_RCC_OscConfig+0x378>
 800c9d4:	4b57      	ldr	r3, [pc, #348]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9da:	4a56      	ldr	r2, [pc, #344]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9dc:	f023 0301 	bic.w	r3, r3, #1
 800c9e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c9e4:	4b53      	ldr	r3, [pc, #332]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9ea:	4a52      	ldr	r2, [pc, #328]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800c9ec:	f023 0304 	bic.w	r3, r3, #4
 800c9f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	689b      	ldr	r3, [r3, #8]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d016      	beq.n	800ca2a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c9fc:	f7fc ff7e 	bl	80098fc <HAL_GetTick>
 800ca00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ca02:	e00a      	b.n	800ca1a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ca04:	f7fc ff7a 	bl	80098fc <HAL_GetTick>
 800ca08:	4602      	mov	r2, r0
 800ca0a:	693b      	ldr	r3, [r7, #16]
 800ca0c:	1ad3      	subs	r3, r2, r3
 800ca0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d901      	bls.n	800ca1a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800ca16:	2303      	movs	r3, #3
 800ca18:	e138      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ca1a:	4b46      	ldr	r3, [pc, #280]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800ca1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca20:	f003 0302 	and.w	r3, r3, #2
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d0ed      	beq.n	800ca04 <HAL_RCC_OscConfig+0x388>
 800ca28:	e015      	b.n	800ca56 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca2a:	f7fc ff67 	bl	80098fc <HAL_GetTick>
 800ca2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ca30:	e00a      	b.n	800ca48 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ca32:	f7fc ff63 	bl	80098fc <HAL_GetTick>
 800ca36:	4602      	mov	r2, r0
 800ca38:	693b      	ldr	r3, [r7, #16]
 800ca3a:	1ad3      	subs	r3, r2, r3
 800ca3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d901      	bls.n	800ca48 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800ca44:	2303      	movs	r3, #3
 800ca46:	e121      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ca48:	4b3a      	ldr	r3, [pc, #232]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800ca4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca4e:	f003 0302 	and.w	r3, r3, #2
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d1ed      	bne.n	800ca32 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ca56:	7ffb      	ldrb	r3, [r7, #31]
 800ca58:	2b01      	cmp	r3, #1
 800ca5a:	d105      	bne.n	800ca68 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ca5c:	4b35      	ldr	r3, [pc, #212]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800ca5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca60:	4a34      	ldr	r2, [pc, #208]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800ca62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ca66:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	f003 0320 	and.w	r3, r3, #32
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d03c      	beq.n	800caee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	699b      	ldr	r3, [r3, #24]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d01c      	beq.n	800cab6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ca7c:	4b2d      	ldr	r3, [pc, #180]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800ca7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ca82:	4a2c      	ldr	r2, [pc, #176]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800ca84:	f043 0301 	orr.w	r3, r3, #1
 800ca88:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca8c:	f7fc ff36 	bl	80098fc <HAL_GetTick>
 800ca90:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ca92:	e008      	b.n	800caa6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ca94:	f7fc ff32 	bl	80098fc <HAL_GetTick>
 800ca98:	4602      	mov	r2, r0
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	1ad3      	subs	r3, r2, r3
 800ca9e:	2b02      	cmp	r3, #2
 800caa0:	d901      	bls.n	800caa6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800caa2:	2303      	movs	r3, #3
 800caa4:	e0f2      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800caa6:	4b23      	ldr	r3, [pc, #140]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800caa8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800caac:	f003 0302 	and.w	r3, r3, #2
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d0ef      	beq.n	800ca94 <HAL_RCC_OscConfig+0x418>
 800cab4:	e01b      	b.n	800caee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800cab6:	4b1f      	ldr	r3, [pc, #124]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800cab8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cabc:	4a1d      	ldr	r2, [pc, #116]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800cabe:	f023 0301 	bic.w	r3, r3, #1
 800cac2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cac6:	f7fc ff19 	bl	80098fc <HAL_GetTick>
 800caca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cacc:	e008      	b.n	800cae0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cace:	f7fc ff15 	bl	80098fc <HAL_GetTick>
 800cad2:	4602      	mov	r2, r0
 800cad4:	693b      	ldr	r3, [r7, #16]
 800cad6:	1ad3      	subs	r3, r2, r3
 800cad8:	2b02      	cmp	r3, #2
 800cada:	d901      	bls.n	800cae0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800cadc:	2303      	movs	r3, #3
 800cade:	e0d5      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cae0:	4b14      	ldr	r3, [pc, #80]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800cae2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cae6:	f003 0302 	and.w	r3, r3, #2
 800caea:	2b00      	cmp	r3, #0
 800caec:	d1ef      	bne.n	800cace <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	69db      	ldr	r3, [r3, #28]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	f000 80c9 	beq.w	800cc8a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800caf8:	4b0e      	ldr	r3, [pc, #56]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800cafa:	689b      	ldr	r3, [r3, #8]
 800cafc:	f003 030c 	and.w	r3, r3, #12
 800cb00:	2b0c      	cmp	r3, #12
 800cb02:	f000 8083 	beq.w	800cc0c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	69db      	ldr	r3, [r3, #28]
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d15e      	bne.n	800cbcc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cb0e:	4b09      	ldr	r3, [pc, #36]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	4a08      	ldr	r2, [pc, #32]	@ (800cb34 <HAL_RCC_OscConfig+0x4b8>)
 800cb14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cb18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb1a:	f7fc feef 	bl	80098fc <HAL_GetTick>
 800cb1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cb20:	e00c      	b.n	800cb3c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb22:	f7fc feeb 	bl	80098fc <HAL_GetTick>
 800cb26:	4602      	mov	r2, r0
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	1ad3      	subs	r3, r2, r3
 800cb2c:	2b02      	cmp	r3, #2
 800cb2e:	d905      	bls.n	800cb3c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800cb30:	2303      	movs	r3, #3
 800cb32:	e0ab      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
 800cb34:	40021000 	.word	0x40021000
 800cb38:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cb3c:	4b55      	ldr	r3, [pc, #340]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d1ec      	bne.n	800cb22 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cb48:	4b52      	ldr	r3, [pc, #328]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cb4a:	68da      	ldr	r2, [r3, #12]
 800cb4c:	4b52      	ldr	r3, [pc, #328]	@ (800cc98 <HAL_RCC_OscConfig+0x61c>)
 800cb4e:	4013      	ands	r3, r2
 800cb50:	687a      	ldr	r2, [r7, #4]
 800cb52:	6a11      	ldr	r1, [r2, #32]
 800cb54:	687a      	ldr	r2, [r7, #4]
 800cb56:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800cb58:	3a01      	subs	r2, #1
 800cb5a:	0112      	lsls	r2, r2, #4
 800cb5c:	4311      	orrs	r1, r2
 800cb5e:	687a      	ldr	r2, [r7, #4]
 800cb60:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800cb62:	0212      	lsls	r2, r2, #8
 800cb64:	4311      	orrs	r1, r2
 800cb66:	687a      	ldr	r2, [r7, #4]
 800cb68:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800cb6a:	0852      	lsrs	r2, r2, #1
 800cb6c:	3a01      	subs	r2, #1
 800cb6e:	0552      	lsls	r2, r2, #21
 800cb70:	4311      	orrs	r1, r2
 800cb72:	687a      	ldr	r2, [r7, #4]
 800cb74:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800cb76:	0852      	lsrs	r2, r2, #1
 800cb78:	3a01      	subs	r2, #1
 800cb7a:	0652      	lsls	r2, r2, #25
 800cb7c:	4311      	orrs	r1, r2
 800cb7e:	687a      	ldr	r2, [r7, #4]
 800cb80:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800cb82:	06d2      	lsls	r2, r2, #27
 800cb84:	430a      	orrs	r2, r1
 800cb86:	4943      	ldr	r1, [pc, #268]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cb88:	4313      	orrs	r3, r2
 800cb8a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cb8c:	4b41      	ldr	r3, [pc, #260]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	4a40      	ldr	r2, [pc, #256]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cb92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cb96:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cb98:	4b3e      	ldr	r3, [pc, #248]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cb9a:	68db      	ldr	r3, [r3, #12]
 800cb9c:	4a3d      	ldr	r2, [pc, #244]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cb9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cba2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cba4:	f7fc feaa 	bl	80098fc <HAL_GetTick>
 800cba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cbaa:	e008      	b.n	800cbbe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cbac:	f7fc fea6 	bl	80098fc <HAL_GetTick>
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	693b      	ldr	r3, [r7, #16]
 800cbb4:	1ad3      	subs	r3, r2, r3
 800cbb6:	2b02      	cmp	r3, #2
 800cbb8:	d901      	bls.n	800cbbe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800cbba:	2303      	movs	r3, #3
 800cbbc:	e066      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cbbe:	4b35      	ldr	r3, [pc, #212]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d0f0      	beq.n	800cbac <HAL_RCC_OscConfig+0x530>
 800cbca:	e05e      	b.n	800cc8a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cbcc:	4b31      	ldr	r3, [pc, #196]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	4a30      	ldr	r2, [pc, #192]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cbd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cbd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cbd8:	f7fc fe90 	bl	80098fc <HAL_GetTick>
 800cbdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cbde:	e008      	b.n	800cbf2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cbe0:	f7fc fe8c 	bl	80098fc <HAL_GetTick>
 800cbe4:	4602      	mov	r2, r0
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	1ad3      	subs	r3, r2, r3
 800cbea:	2b02      	cmp	r3, #2
 800cbec:	d901      	bls.n	800cbf2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800cbee:	2303      	movs	r3, #3
 800cbf0:	e04c      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cbf2:	4b28      	ldr	r3, [pc, #160]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d1f0      	bne.n	800cbe0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800cbfe:	4b25      	ldr	r3, [pc, #148]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cc00:	68da      	ldr	r2, [r3, #12]
 800cc02:	4924      	ldr	r1, [pc, #144]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cc04:	4b25      	ldr	r3, [pc, #148]	@ (800cc9c <HAL_RCC_OscConfig+0x620>)
 800cc06:	4013      	ands	r3, r2
 800cc08:	60cb      	str	r3, [r1, #12]
 800cc0a:	e03e      	b.n	800cc8a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	69db      	ldr	r3, [r3, #28]
 800cc10:	2b01      	cmp	r3, #1
 800cc12:	d101      	bne.n	800cc18 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800cc14:	2301      	movs	r3, #1
 800cc16:	e039      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800cc18:	4b1e      	ldr	r3, [pc, #120]	@ (800cc94 <HAL_RCC_OscConfig+0x618>)
 800cc1a:	68db      	ldr	r3, [r3, #12]
 800cc1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cc1e:	697b      	ldr	r3, [r7, #20]
 800cc20:	f003 0203 	and.w	r2, r3, #3
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6a1b      	ldr	r3, [r3, #32]
 800cc28:	429a      	cmp	r2, r3
 800cc2a:	d12c      	bne.n	800cc86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cc2c:	697b      	ldr	r3, [r7, #20]
 800cc2e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc36:	3b01      	subs	r3, #1
 800cc38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cc3a:	429a      	cmp	r2, r3
 800cc3c:	d123      	bne.n	800cc86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc48:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	d11b      	bne.n	800cc86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cc4e:	697b      	ldr	r3, [r7, #20]
 800cc50:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc58:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800cc5a:	429a      	cmp	r2, r3
 800cc5c:	d113      	bne.n	800cc86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc68:	085b      	lsrs	r3, r3, #1
 800cc6a:	3b01      	subs	r3, #1
 800cc6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	d109      	bne.n	800cc86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc7c:	085b      	lsrs	r3, r3, #1
 800cc7e:	3b01      	subs	r3, #1
 800cc80:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d001      	beq.n	800cc8a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800cc86:	2301      	movs	r3, #1
 800cc88:	e000      	b.n	800cc8c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800cc8a:	2300      	movs	r3, #0
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3720      	adds	r7, #32
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}
 800cc94:	40021000 	.word	0x40021000
 800cc98:	019f800c 	.word	0x019f800c
 800cc9c:	feeefffc 	.word	0xfeeefffc

0800cca0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b086      	sub	sp, #24
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
 800cca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ccaa:	2300      	movs	r3, #0
 800ccac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d101      	bne.n	800ccb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	e11e      	b.n	800cef6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ccb8:	4b91      	ldr	r3, [pc, #580]	@ (800cf00 <HAL_RCC_ClockConfig+0x260>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	f003 030f 	and.w	r3, r3, #15
 800ccc0:	683a      	ldr	r2, [r7, #0]
 800ccc2:	429a      	cmp	r2, r3
 800ccc4:	d910      	bls.n	800cce8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ccc6:	4b8e      	ldr	r3, [pc, #568]	@ (800cf00 <HAL_RCC_ClockConfig+0x260>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	f023 020f 	bic.w	r2, r3, #15
 800ccce:	498c      	ldr	r1, [pc, #560]	@ (800cf00 <HAL_RCC_ClockConfig+0x260>)
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	4313      	orrs	r3, r2
 800ccd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ccd6:	4b8a      	ldr	r3, [pc, #552]	@ (800cf00 <HAL_RCC_ClockConfig+0x260>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f003 030f 	and.w	r3, r3, #15
 800ccde:	683a      	ldr	r2, [r7, #0]
 800cce0:	429a      	cmp	r2, r3
 800cce2:	d001      	beq.n	800cce8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800cce4:	2301      	movs	r3, #1
 800cce6:	e106      	b.n	800cef6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	f003 0301 	and.w	r3, r3, #1
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d073      	beq.n	800cddc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	2b03      	cmp	r3, #3
 800ccfa:	d129      	bne.n	800cd50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ccfc:	4b81      	ldr	r3, [pc, #516]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d101      	bne.n	800cd0c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800cd08:	2301      	movs	r3, #1
 800cd0a:	e0f4      	b.n	800cef6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800cd0c:	f000 f9d0 	bl	800d0b0 <RCC_GetSysClockFreqFromPLLSource>
 800cd10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800cd12:	693b      	ldr	r3, [r7, #16]
 800cd14:	4a7c      	ldr	r2, [pc, #496]	@ (800cf08 <HAL_RCC_ClockConfig+0x268>)
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d93f      	bls.n	800cd9a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cd1a:	4b7a      	ldr	r3, [pc, #488]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cd1c:	689b      	ldr	r3, [r3, #8]
 800cd1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d009      	beq.n	800cd3a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d033      	beq.n	800cd9a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d12f      	bne.n	800cd9a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cd3a:	4b72      	ldr	r3, [pc, #456]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cd3c:	689b      	ldr	r3, [r3, #8]
 800cd3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cd42:	4a70      	ldr	r2, [pc, #448]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cd44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd48:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800cd4a:	2380      	movs	r3, #128	@ 0x80
 800cd4c:	617b      	str	r3, [r7, #20]
 800cd4e:	e024      	b.n	800cd9a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	2b02      	cmp	r3, #2
 800cd56:	d107      	bne.n	800cd68 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cd58:	4b6a      	ldr	r3, [pc, #424]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d109      	bne.n	800cd78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800cd64:	2301      	movs	r3, #1
 800cd66:	e0c6      	b.n	800cef6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cd68:	4b66      	ldr	r3, [pc, #408]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d101      	bne.n	800cd78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800cd74:	2301      	movs	r3, #1
 800cd76:	e0be      	b.n	800cef6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800cd78:	f000 f8ce 	bl	800cf18 <HAL_RCC_GetSysClockFreq>
 800cd7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	4a61      	ldr	r2, [pc, #388]	@ (800cf08 <HAL_RCC_ClockConfig+0x268>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d909      	bls.n	800cd9a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cd86:	4b5f      	ldr	r3, [pc, #380]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cd88:	689b      	ldr	r3, [r3, #8]
 800cd8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cd8e:	4a5d      	ldr	r2, [pc, #372]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cd90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd94:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800cd96:	2380      	movs	r3, #128	@ 0x80
 800cd98:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cd9a:	4b5a      	ldr	r3, [pc, #360]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cd9c:	689b      	ldr	r3, [r3, #8]
 800cd9e:	f023 0203 	bic.w	r2, r3, #3
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	685b      	ldr	r3, [r3, #4]
 800cda6:	4957      	ldr	r1, [pc, #348]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cda8:	4313      	orrs	r3, r2
 800cdaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cdac:	f7fc fda6 	bl	80098fc <HAL_GetTick>
 800cdb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cdb2:	e00a      	b.n	800cdca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cdb4:	f7fc fda2 	bl	80098fc <HAL_GetTick>
 800cdb8:	4602      	mov	r2, r0
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	1ad3      	subs	r3, r2, r3
 800cdbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cdc2:	4293      	cmp	r3, r2
 800cdc4:	d901      	bls.n	800cdca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800cdc6:	2303      	movs	r3, #3
 800cdc8:	e095      	b.n	800cef6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cdca:	4b4e      	ldr	r3, [pc, #312]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cdcc:	689b      	ldr	r3, [r3, #8]
 800cdce:	f003 020c 	and.w	r2, r3, #12
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	685b      	ldr	r3, [r3, #4]
 800cdd6:	009b      	lsls	r3, r3, #2
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	d1eb      	bne.n	800cdb4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f003 0302 	and.w	r3, r3, #2
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d023      	beq.n	800ce30 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	f003 0304 	and.w	r3, r3, #4
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d005      	beq.n	800ce00 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cdf4:	4b43      	ldr	r3, [pc, #268]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cdf6:	689b      	ldr	r3, [r3, #8]
 800cdf8:	4a42      	ldr	r2, [pc, #264]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cdfa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800cdfe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	f003 0308 	and.w	r3, r3, #8
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d007      	beq.n	800ce1c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800ce0c:	4b3d      	ldr	r3, [pc, #244]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ce0e:	689b      	ldr	r3, [r3, #8]
 800ce10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ce14:	4a3b      	ldr	r2, [pc, #236]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ce16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ce1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ce1c:	4b39      	ldr	r3, [pc, #228]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ce1e:	689b      	ldr	r3, [r3, #8]
 800ce20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	689b      	ldr	r3, [r3, #8]
 800ce28:	4936      	ldr	r1, [pc, #216]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ce2a:	4313      	orrs	r3, r2
 800ce2c:	608b      	str	r3, [r1, #8]
 800ce2e:	e008      	b.n	800ce42 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800ce30:	697b      	ldr	r3, [r7, #20]
 800ce32:	2b80      	cmp	r3, #128	@ 0x80
 800ce34:	d105      	bne.n	800ce42 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ce36:	4b33      	ldr	r3, [pc, #204]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ce38:	689b      	ldr	r3, [r3, #8]
 800ce3a:	4a32      	ldr	r2, [pc, #200]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ce3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ce40:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ce42:	4b2f      	ldr	r3, [pc, #188]	@ (800cf00 <HAL_RCC_ClockConfig+0x260>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	f003 030f 	and.w	r3, r3, #15
 800ce4a:	683a      	ldr	r2, [r7, #0]
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	d21d      	bcs.n	800ce8c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ce50:	4b2b      	ldr	r3, [pc, #172]	@ (800cf00 <HAL_RCC_ClockConfig+0x260>)
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	f023 020f 	bic.w	r2, r3, #15
 800ce58:	4929      	ldr	r1, [pc, #164]	@ (800cf00 <HAL_RCC_ClockConfig+0x260>)
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	4313      	orrs	r3, r2
 800ce5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ce60:	f7fc fd4c 	bl	80098fc <HAL_GetTick>
 800ce64:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ce66:	e00a      	b.n	800ce7e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ce68:	f7fc fd48 	bl	80098fc <HAL_GetTick>
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	1ad3      	subs	r3, r2, r3
 800ce72:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ce76:	4293      	cmp	r3, r2
 800ce78:	d901      	bls.n	800ce7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800ce7a:	2303      	movs	r3, #3
 800ce7c:	e03b      	b.n	800cef6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ce7e:	4b20      	ldr	r3, [pc, #128]	@ (800cf00 <HAL_RCC_ClockConfig+0x260>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	f003 030f 	and.w	r3, r3, #15
 800ce86:	683a      	ldr	r2, [r7, #0]
 800ce88:	429a      	cmp	r2, r3
 800ce8a:	d1ed      	bne.n	800ce68 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f003 0304 	and.w	r3, r3, #4
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d008      	beq.n	800ceaa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ce98:	4b1a      	ldr	r3, [pc, #104]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ce9a:	689b      	ldr	r3, [r3, #8]
 800ce9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	68db      	ldr	r3, [r3, #12]
 800cea4:	4917      	ldr	r1, [pc, #92]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cea6:	4313      	orrs	r3, r2
 800cea8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f003 0308 	and.w	r3, r3, #8
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d009      	beq.n	800ceca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ceb6:	4b13      	ldr	r3, [pc, #76]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ceb8:	689b      	ldr	r3, [r3, #8]
 800ceba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	691b      	ldr	r3, [r3, #16]
 800cec2:	00db      	lsls	r3, r3, #3
 800cec4:	490f      	ldr	r1, [pc, #60]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800cec6:	4313      	orrs	r3, r2
 800cec8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ceca:	f000 f825 	bl	800cf18 <HAL_RCC_GetSysClockFreq>
 800cece:	4602      	mov	r2, r0
 800ced0:	4b0c      	ldr	r3, [pc, #48]	@ (800cf04 <HAL_RCC_ClockConfig+0x264>)
 800ced2:	689b      	ldr	r3, [r3, #8]
 800ced4:	091b      	lsrs	r3, r3, #4
 800ced6:	f003 030f 	and.w	r3, r3, #15
 800ceda:	490c      	ldr	r1, [pc, #48]	@ (800cf0c <HAL_RCC_ClockConfig+0x26c>)
 800cedc:	5ccb      	ldrb	r3, [r1, r3]
 800cede:	f003 031f 	and.w	r3, r3, #31
 800cee2:	fa22 f303 	lsr.w	r3, r2, r3
 800cee6:	4a0a      	ldr	r2, [pc, #40]	@ (800cf10 <HAL_RCC_ClockConfig+0x270>)
 800cee8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ceea:	4b0a      	ldr	r3, [pc, #40]	@ (800cf14 <HAL_RCC_ClockConfig+0x274>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	4618      	mov	r0, r3
 800cef0:	f7fb fb3c 	bl	800856c <HAL_InitTick>
 800cef4:	4603      	mov	r3, r0
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	3718      	adds	r7, #24
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}
 800cefe:	bf00      	nop
 800cf00:	40022000 	.word	0x40022000
 800cf04:	40021000 	.word	0x40021000
 800cf08:	04c4b400 	.word	0x04c4b400
 800cf0c:	0801788c 	.word	0x0801788c
 800cf10:	20000050 	.word	0x20000050
 800cf14:	20000054 	.word	0x20000054

0800cf18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800cf18:	b480      	push	{r7}
 800cf1a:	b087      	sub	sp, #28
 800cf1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800cf1e:	4b2c      	ldr	r3, [pc, #176]	@ (800cfd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf20:	689b      	ldr	r3, [r3, #8]
 800cf22:	f003 030c 	and.w	r3, r3, #12
 800cf26:	2b04      	cmp	r3, #4
 800cf28:	d102      	bne.n	800cf30 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800cf2a:	4b2a      	ldr	r3, [pc, #168]	@ (800cfd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800cf2c:	613b      	str	r3, [r7, #16]
 800cf2e:	e047      	b.n	800cfc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800cf30:	4b27      	ldr	r3, [pc, #156]	@ (800cfd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf32:	689b      	ldr	r3, [r3, #8]
 800cf34:	f003 030c 	and.w	r3, r3, #12
 800cf38:	2b08      	cmp	r3, #8
 800cf3a:	d102      	bne.n	800cf42 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800cf3c:	4b26      	ldr	r3, [pc, #152]	@ (800cfd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800cf3e:	613b      	str	r3, [r7, #16]
 800cf40:	e03e      	b.n	800cfc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800cf42:	4b23      	ldr	r3, [pc, #140]	@ (800cfd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf44:	689b      	ldr	r3, [r3, #8]
 800cf46:	f003 030c 	and.w	r3, r3, #12
 800cf4a:	2b0c      	cmp	r3, #12
 800cf4c:	d136      	bne.n	800cfbc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cf4e:	4b20      	ldr	r3, [pc, #128]	@ (800cfd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf50:	68db      	ldr	r3, [r3, #12]
 800cf52:	f003 0303 	and.w	r3, r3, #3
 800cf56:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800cf58:	4b1d      	ldr	r3, [pc, #116]	@ (800cfd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf5a:	68db      	ldr	r3, [r3, #12]
 800cf5c:	091b      	lsrs	r3, r3, #4
 800cf5e:	f003 030f 	and.w	r3, r3, #15
 800cf62:	3301      	adds	r3, #1
 800cf64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	2b03      	cmp	r3, #3
 800cf6a:	d10c      	bne.n	800cf86 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cf6c:	4a1a      	ldr	r2, [pc, #104]	@ (800cfd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800cf6e:	68bb      	ldr	r3, [r7, #8]
 800cf70:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf74:	4a16      	ldr	r2, [pc, #88]	@ (800cfd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf76:	68d2      	ldr	r2, [r2, #12]
 800cf78:	0a12      	lsrs	r2, r2, #8
 800cf7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cf7e:	fb02 f303 	mul.w	r3, r2, r3
 800cf82:	617b      	str	r3, [r7, #20]
      break;
 800cf84:	e00c      	b.n	800cfa0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cf86:	4a13      	ldr	r2, [pc, #76]	@ (800cfd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf8e:	4a10      	ldr	r2, [pc, #64]	@ (800cfd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf90:	68d2      	ldr	r2, [r2, #12]
 800cf92:	0a12      	lsrs	r2, r2, #8
 800cf94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cf98:	fb02 f303 	mul.w	r3, r2, r3
 800cf9c:	617b      	str	r3, [r7, #20]
      break;
 800cf9e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800cfa0:	4b0b      	ldr	r3, [pc, #44]	@ (800cfd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cfa2:	68db      	ldr	r3, [r3, #12]
 800cfa4:	0e5b      	lsrs	r3, r3, #25
 800cfa6:	f003 0303 	and.w	r3, r3, #3
 800cfaa:	3301      	adds	r3, #1
 800cfac:	005b      	lsls	r3, r3, #1
 800cfae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800cfb0:	697a      	ldr	r2, [r7, #20]
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfb8:	613b      	str	r3, [r7, #16]
 800cfba:	e001      	b.n	800cfc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800cfc0:	693b      	ldr	r3, [r7, #16]
}
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	371c      	adds	r7, #28
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfcc:	4770      	bx	lr
 800cfce:	bf00      	nop
 800cfd0:	40021000 	.word	0x40021000
 800cfd4:	00f42400 	.word	0x00f42400
 800cfd8:	007a1200 	.word	0x007a1200

0800cfdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cfe0:	4b03      	ldr	r3, [pc, #12]	@ (800cff0 <HAL_RCC_GetHCLKFreq+0x14>)
 800cfe2:	681b      	ldr	r3, [r3, #0]
}
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfec:	4770      	bx	lr
 800cfee:	bf00      	nop
 800cff0:	20000050 	.word	0x20000050

0800cff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800cff8:	f7ff fff0 	bl	800cfdc <HAL_RCC_GetHCLKFreq>
 800cffc:	4602      	mov	r2, r0
 800cffe:	4b06      	ldr	r3, [pc, #24]	@ (800d018 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d000:	689b      	ldr	r3, [r3, #8]
 800d002:	0a1b      	lsrs	r3, r3, #8
 800d004:	f003 0307 	and.w	r3, r3, #7
 800d008:	4904      	ldr	r1, [pc, #16]	@ (800d01c <HAL_RCC_GetPCLK1Freq+0x28>)
 800d00a:	5ccb      	ldrb	r3, [r1, r3]
 800d00c:	f003 031f 	and.w	r3, r3, #31
 800d010:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d014:	4618      	mov	r0, r3
 800d016:	bd80      	pop	{r7, pc}
 800d018:	40021000 	.word	0x40021000
 800d01c:	0801789c 	.word	0x0801789c

0800d020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d024:	f7ff ffda 	bl	800cfdc <HAL_RCC_GetHCLKFreq>
 800d028:	4602      	mov	r2, r0
 800d02a:	4b06      	ldr	r3, [pc, #24]	@ (800d044 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d02c:	689b      	ldr	r3, [r3, #8]
 800d02e:	0adb      	lsrs	r3, r3, #11
 800d030:	f003 0307 	and.w	r3, r3, #7
 800d034:	4904      	ldr	r1, [pc, #16]	@ (800d048 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d036:	5ccb      	ldrb	r3, [r1, r3]
 800d038:	f003 031f 	and.w	r3, r3, #31
 800d03c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d040:	4618      	mov	r0, r3
 800d042:	bd80      	pop	{r7, pc}
 800d044:	40021000 	.word	0x40021000
 800d048:	0801789c 	.word	0x0801789c

0800d04c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d04c:	b480      	push	{r7}
 800d04e:	b083      	sub	sp, #12
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
 800d054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	220f      	movs	r2, #15
 800d05a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d05c:	4b12      	ldr	r3, [pc, #72]	@ (800d0a8 <HAL_RCC_GetClockConfig+0x5c>)
 800d05e:	689b      	ldr	r3, [r3, #8]
 800d060:	f003 0203 	and.w	r2, r3, #3
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d068:	4b0f      	ldr	r3, [pc, #60]	@ (800d0a8 <HAL_RCC_GetClockConfig+0x5c>)
 800d06a:	689b      	ldr	r3, [r3, #8]
 800d06c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d074:	4b0c      	ldr	r3, [pc, #48]	@ (800d0a8 <HAL_RCC_GetClockConfig+0x5c>)
 800d076:	689b      	ldr	r3, [r3, #8]
 800d078:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d080:	4b09      	ldr	r3, [pc, #36]	@ (800d0a8 <HAL_RCC_GetClockConfig+0x5c>)
 800d082:	689b      	ldr	r3, [r3, #8]
 800d084:	08db      	lsrs	r3, r3, #3
 800d086:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d08e:	4b07      	ldr	r3, [pc, #28]	@ (800d0ac <HAL_RCC_GetClockConfig+0x60>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	f003 020f 	and.w	r2, r3, #15
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	601a      	str	r2, [r3, #0]
}
 800d09a:	bf00      	nop
 800d09c:	370c      	adds	r7, #12
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a4:	4770      	bx	lr
 800d0a6:	bf00      	nop
 800d0a8:	40021000 	.word	0x40021000
 800d0ac:	40022000 	.word	0x40022000

0800d0b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b087      	sub	sp, #28
 800d0b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d0b6:	4b1e      	ldr	r3, [pc, #120]	@ (800d130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0b8:	68db      	ldr	r3, [r3, #12]
 800d0ba:	f003 0303 	and.w	r3, r3, #3
 800d0be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d0c0:	4b1b      	ldr	r3, [pc, #108]	@ (800d130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0c2:	68db      	ldr	r3, [r3, #12]
 800d0c4:	091b      	lsrs	r3, r3, #4
 800d0c6:	f003 030f 	and.w	r3, r3, #15
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800d0ce:	693b      	ldr	r3, [r7, #16]
 800d0d0:	2b03      	cmp	r3, #3
 800d0d2:	d10c      	bne.n	800d0ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d0d4:	4a17      	ldr	r2, [pc, #92]	@ (800d134 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0dc:	4a14      	ldr	r2, [pc, #80]	@ (800d130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0de:	68d2      	ldr	r2, [r2, #12]
 800d0e0:	0a12      	lsrs	r2, r2, #8
 800d0e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d0e6:	fb02 f303 	mul.w	r3, r2, r3
 800d0ea:	617b      	str	r3, [r7, #20]
    break;
 800d0ec:	e00c      	b.n	800d108 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d0ee:	4a12      	ldr	r2, [pc, #72]	@ (800d138 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0f6:	4a0e      	ldr	r2, [pc, #56]	@ (800d130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d0f8:	68d2      	ldr	r2, [r2, #12]
 800d0fa:	0a12      	lsrs	r2, r2, #8
 800d0fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d100:	fb02 f303 	mul.w	r3, r2, r3
 800d104:	617b      	str	r3, [r7, #20]
    break;
 800d106:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d108:	4b09      	ldr	r3, [pc, #36]	@ (800d130 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d10a:	68db      	ldr	r3, [r3, #12]
 800d10c:	0e5b      	lsrs	r3, r3, #25
 800d10e:	f003 0303 	and.w	r3, r3, #3
 800d112:	3301      	adds	r3, #1
 800d114:	005b      	lsls	r3, r3, #1
 800d116:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d118:	697a      	ldr	r2, [r7, #20]
 800d11a:	68bb      	ldr	r3, [r7, #8]
 800d11c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d120:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d122:	687b      	ldr	r3, [r7, #4]
}
 800d124:	4618      	mov	r0, r3
 800d126:	371c      	adds	r7, #28
 800d128:	46bd      	mov	sp, r7
 800d12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12e:	4770      	bx	lr
 800d130:	40021000 	.word	0x40021000
 800d134:	007a1200 	.word	0x007a1200
 800d138:	00f42400 	.word	0x00f42400

0800d13c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b086      	sub	sp, #24
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d144:	2300      	movs	r3, #0
 800d146:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d148:	2300      	movs	r3, #0
 800d14a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d154:	2b00      	cmp	r3, #0
 800d156:	f000 8098 	beq.w	800d28a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d15a:	2300      	movs	r3, #0
 800d15c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d15e:	4b43      	ldr	r3, [pc, #268]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d166:	2b00      	cmp	r3, #0
 800d168:	d10d      	bne.n	800d186 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d16a:	4b40      	ldr	r3, [pc, #256]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d16c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d16e:	4a3f      	ldr	r2, [pc, #252]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d174:	6593      	str	r3, [r2, #88]	@ 0x58
 800d176:	4b3d      	ldr	r3, [pc, #244]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d17a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d17e:	60bb      	str	r3, [r7, #8]
 800d180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d182:	2301      	movs	r3, #1
 800d184:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d186:	4b3a      	ldr	r3, [pc, #232]	@ (800d270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	4a39      	ldr	r2, [pc, #228]	@ (800d270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d18c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d190:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d192:	f7fc fbb3 	bl	80098fc <HAL_GetTick>
 800d196:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d198:	e009      	b.n	800d1ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d19a:	f7fc fbaf 	bl	80098fc <HAL_GetTick>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	1ad3      	subs	r3, r2, r3
 800d1a4:	2b02      	cmp	r3, #2
 800d1a6:	d902      	bls.n	800d1ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d1a8:	2303      	movs	r3, #3
 800d1aa:	74fb      	strb	r3, [r7, #19]
        break;
 800d1ac:	e005      	b.n	800d1ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d1ae:	4b30      	ldr	r3, [pc, #192]	@ (800d270 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d0ef      	beq.n	800d19a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d1ba:	7cfb      	ldrb	r3, [r7, #19]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d159      	bne.n	800d274 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d1c0:	4b2a      	ldr	r3, [pc, #168]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d1ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d1cc:	697b      	ldr	r3, [r7, #20]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d01e      	beq.n	800d210 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1d6:	697a      	ldr	r2, [r7, #20]
 800d1d8:	429a      	cmp	r2, r3
 800d1da:	d019      	beq.n	800d210 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d1dc:	4b23      	ldr	r3, [pc, #140]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d1e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d1e8:	4b20      	ldr	r3, [pc, #128]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1ee:	4a1f      	ldr	r2, [pc, #124]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d1f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d1f8:	4b1c      	ldr	r3, [pc, #112]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1fe:	4a1b      	ldr	r2, [pc, #108]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d208:	4a18      	ldr	r2, [pc, #96]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d210:	697b      	ldr	r3, [r7, #20]
 800d212:	f003 0301 	and.w	r3, r3, #1
 800d216:	2b00      	cmp	r3, #0
 800d218:	d016      	beq.n	800d248 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d21a:	f7fc fb6f 	bl	80098fc <HAL_GetTick>
 800d21e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d220:	e00b      	b.n	800d23a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d222:	f7fc fb6b 	bl	80098fc <HAL_GetTick>
 800d226:	4602      	mov	r2, r0
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	1ad3      	subs	r3, r2, r3
 800d22c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d230:	4293      	cmp	r3, r2
 800d232:	d902      	bls.n	800d23a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800d234:	2303      	movs	r3, #3
 800d236:	74fb      	strb	r3, [r7, #19]
            break;
 800d238:	e006      	b.n	800d248 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d23a:	4b0c      	ldr	r3, [pc, #48]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d23c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d240:	f003 0302 	and.w	r3, r3, #2
 800d244:	2b00      	cmp	r3, #0
 800d246:	d0ec      	beq.n	800d222 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800d248:	7cfb      	ldrb	r3, [r7, #19]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d10b      	bne.n	800d266 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d24e:	4b07      	ldr	r3, [pc, #28]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d254:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d25c:	4903      	ldr	r1, [pc, #12]	@ (800d26c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d25e:	4313      	orrs	r3, r2
 800d260:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800d264:	e008      	b.n	800d278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d266:	7cfb      	ldrb	r3, [r7, #19]
 800d268:	74bb      	strb	r3, [r7, #18]
 800d26a:	e005      	b.n	800d278 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d26c:	40021000 	.word	0x40021000
 800d270:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d274:	7cfb      	ldrb	r3, [r7, #19]
 800d276:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d278:	7c7b      	ldrb	r3, [r7, #17]
 800d27a:	2b01      	cmp	r3, #1
 800d27c:	d105      	bne.n	800d28a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d27e:	4ba7      	ldr	r3, [pc, #668]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d282:	4aa6      	ldr	r2, [pc, #664]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d288:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	f003 0301 	and.w	r3, r3, #1
 800d292:	2b00      	cmp	r3, #0
 800d294:	d00a      	beq.n	800d2ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d296:	4ba1      	ldr	r3, [pc, #644]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d29c:	f023 0203 	bic.w	r2, r3, #3
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	685b      	ldr	r3, [r3, #4]
 800d2a4:	499d      	ldr	r1, [pc, #628]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2a6:	4313      	orrs	r3, r2
 800d2a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f003 0302 	and.w	r3, r3, #2
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d00a      	beq.n	800d2ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d2b8:	4b98      	ldr	r3, [pc, #608]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2be:	f023 020c 	bic.w	r2, r3, #12
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	689b      	ldr	r3, [r3, #8]
 800d2c6:	4995      	ldr	r1, [pc, #596]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2c8:	4313      	orrs	r3, r2
 800d2ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	f003 0304 	and.w	r3, r3, #4
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d00a      	beq.n	800d2f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d2da:	4b90      	ldr	r3, [pc, #576]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	68db      	ldr	r3, [r3, #12]
 800d2e8:	498c      	ldr	r1, [pc, #560]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2ea:	4313      	orrs	r3, r2
 800d2ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f003 0308 	and.w	r3, r3, #8
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d00a      	beq.n	800d312 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d2fc:	4b87      	ldr	r3, [pc, #540]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d302:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	691b      	ldr	r3, [r3, #16]
 800d30a:	4984      	ldr	r1, [pc, #528]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d30c:	4313      	orrs	r3, r2
 800d30e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	f003 0310 	and.w	r3, r3, #16
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d00a      	beq.n	800d334 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d31e:	4b7f      	ldr	r3, [pc, #508]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	695b      	ldr	r3, [r3, #20]
 800d32c:	497b      	ldr	r1, [pc, #492]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d32e:	4313      	orrs	r3, r2
 800d330:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	f003 0320 	and.w	r3, r3, #32
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d00a      	beq.n	800d356 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d340:	4b76      	ldr	r3, [pc, #472]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d346:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	699b      	ldr	r3, [r3, #24]
 800d34e:	4973      	ldr	r1, [pc, #460]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d350:	4313      	orrs	r3, r2
 800d352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d00a      	beq.n	800d378 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d362:	4b6e      	ldr	r3, [pc, #440]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d368:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	69db      	ldr	r3, [r3, #28]
 800d370:	496a      	ldr	r1, [pc, #424]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d372:	4313      	orrs	r3, r2
 800d374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d380:	2b00      	cmp	r3, #0
 800d382:	d00a      	beq.n	800d39a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d384:	4b65      	ldr	r3, [pc, #404]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d38a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6a1b      	ldr	r3, [r3, #32]
 800d392:	4962      	ldr	r1, [pc, #392]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d394:	4313      	orrs	r3, r2
 800d396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d00a      	beq.n	800d3bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d3a6:	4b5d      	ldr	r3, [pc, #372]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3b4:	4959      	ldr	r1, [pc, #356]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3b6:	4313      	orrs	r3, r2
 800d3b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d00a      	beq.n	800d3de <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d3c8:	4b54      	ldr	r3, [pc, #336]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d3ce:	f023 0203 	bic.w	r2, r3, #3
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3d6:	4951      	ldr	r1, [pc, #324]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3d8:	4313      	orrs	r3, r2
 800d3da:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d00a      	beq.n	800d400 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d3ea:	4b4c      	ldr	r3, [pc, #304]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3f8:	4948      	ldr	r1, [pc, #288]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3fa:	4313      	orrs	r3, r2
 800d3fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d015      	beq.n	800d438 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d40c:	4b43      	ldr	r3, [pc, #268]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d40e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d412:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d41a:	4940      	ldr	r1, [pc, #256]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d41c:	4313      	orrs	r3, r2
 800d41e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d426:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d42a:	d105      	bne.n	800d438 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d42c:	4b3b      	ldr	r3, [pc, #236]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d42e:	68db      	ldr	r3, [r3, #12]
 800d430:	4a3a      	ldr	r2, [pc, #232]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d436:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d440:	2b00      	cmp	r3, #0
 800d442:	d015      	beq.n	800d470 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d444:	4b35      	ldr	r3, [pc, #212]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d44a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d452:	4932      	ldr	r1, [pc, #200]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d454:	4313      	orrs	r3, r2
 800d456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d45e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d462:	d105      	bne.n	800d470 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d464:	4b2d      	ldr	r3, [pc, #180]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d466:	68db      	ldr	r3, [r3, #12]
 800d468:	4a2c      	ldr	r2, [pc, #176]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d46a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d46e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d015      	beq.n	800d4a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d47c:	4b27      	ldr	r3, [pc, #156]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d47e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d482:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d48a:	4924      	ldr	r1, [pc, #144]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d48c:	4313      	orrs	r3, r2
 800d48e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d496:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d49a:	d105      	bne.n	800d4a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d49c:	4b1f      	ldr	r3, [pc, #124]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d49e:	68db      	ldr	r3, [r3, #12]
 800d4a0:	4a1e      	ldr	r2, [pc, #120]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4a6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d015      	beq.n	800d4e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d4b4:	4b19      	ldr	r3, [pc, #100]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d4ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4c2:	4916      	ldr	r1, [pc, #88]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4c4:	4313      	orrs	r3, r2
 800d4c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d4d2:	d105      	bne.n	800d4e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d4d4:	4b11      	ldr	r3, [pc, #68]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4d6:	68db      	ldr	r3, [r3, #12]
 800d4d8:	4a10      	ldr	r2, [pc, #64]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4de:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d019      	beq.n	800d520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d4ec:	4b0b      	ldr	r3, [pc, #44]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d4f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4fa:	4908      	ldr	r1, [pc, #32]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4fc:	4313      	orrs	r3, r2
 800d4fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d50a:	d109      	bne.n	800d520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d50c:	4b03      	ldr	r3, [pc, #12]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d50e:	68db      	ldr	r3, [r3, #12]
 800d510:	4a02      	ldr	r2, [pc, #8]	@ (800d51c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d516:	60d3      	str	r3, [r2, #12]
 800d518:	e002      	b.n	800d520 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800d51a:	bf00      	nop
 800d51c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d015      	beq.n	800d558 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800d52c:	4b29      	ldr	r3, [pc, #164]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d52e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d532:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d53a:	4926      	ldr	r1, [pc, #152]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d53c:	4313      	orrs	r3, r2
 800d53e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d546:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d54a:	d105      	bne.n	800d558 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d54c:	4b21      	ldr	r3, [pc, #132]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d54e:	68db      	ldr	r3, [r3, #12]
 800d550:	4a20      	ldr	r2, [pc, #128]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d552:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d556:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d560:	2b00      	cmp	r3, #0
 800d562:	d015      	beq.n	800d590 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800d564:	4b1b      	ldr	r3, [pc, #108]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d56a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d572:	4918      	ldr	r1, [pc, #96]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d574:	4313      	orrs	r3, r2
 800d576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d57e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d582:	d105      	bne.n	800d590 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d584:	4b13      	ldr	r3, [pc, #76]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d586:	68db      	ldr	r3, [r3, #12]
 800d588:	4a12      	ldr	r2, [pc, #72]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d58a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d58e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d015      	beq.n	800d5c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d59c:	4b0d      	ldr	r3, [pc, #52]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d59e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d5a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d5aa:	490a      	ldr	r1, [pc, #40]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5ac:	4313      	orrs	r3, r2
 800d5ae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d5b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d5ba:	d105      	bne.n	800d5c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d5bc:	4b05      	ldr	r3, [pc, #20]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5be:	68db      	ldr	r3, [r3, #12]
 800d5c0:	4a04      	ldr	r2, [pc, #16]	@ (800d5d4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d5c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800d5c8:	7cbb      	ldrb	r3, [r7, #18]
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3718      	adds	r7, #24
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop
 800d5d4:	40021000 	.word	0x40021000

0800d5d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d101      	bne.n	800d5ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	e049      	b.n	800d67e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d5f0:	b2db      	uxtb	r3, r3
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d106      	bne.n	800d604 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f7fb fed0 	bl	80093a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2202      	movs	r2, #2
 800d608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681a      	ldr	r2, [r3, #0]
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	3304      	adds	r3, #4
 800d614:	4619      	mov	r1, r3
 800d616:	4610      	mov	r0, r2
 800d618:	f001 fc4c 	bl	800eeb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2201      	movs	r2, #1
 800d620:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2201      	movs	r2, #1
 800d628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	2201      	movs	r2, #1
 800d630:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	2201      	movs	r2, #1
 800d638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	2201      	movs	r2, #1
 800d640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2201      	movs	r2, #1
 800d648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2201      	movs	r2, #1
 800d650:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2201      	movs	r2, #1
 800d658:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2201      	movs	r2, #1
 800d660:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2201      	movs	r2, #1
 800d668:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2201      	movs	r2, #1
 800d670:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	2201      	movs	r2, #1
 800d678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d67c:	2300      	movs	r3, #0
}
 800d67e:	4618      	mov	r0, r3
 800d680:	3708      	adds	r7, #8
 800d682:	46bd      	mov	sp, r7
 800d684:	bd80      	pop	{r7, pc}
	...

0800d688 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d688:	b480      	push	{r7}
 800d68a:	b085      	sub	sp, #20
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d696:	b2db      	uxtb	r3, r3
 800d698:	2b01      	cmp	r3, #1
 800d69a:	d001      	beq.n	800d6a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d69c:	2301      	movs	r3, #1
 800d69e:	e04c      	b.n	800d73a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2202      	movs	r2, #2
 800d6a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	4a26      	ldr	r2, [pc, #152]	@ (800d748 <HAL_TIM_Base_Start+0xc0>)
 800d6ae:	4293      	cmp	r3, r2
 800d6b0:	d022      	beq.n	800d6f8 <HAL_TIM_Base_Start+0x70>
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6ba:	d01d      	beq.n	800d6f8 <HAL_TIM_Base_Start+0x70>
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	4a22      	ldr	r2, [pc, #136]	@ (800d74c <HAL_TIM_Base_Start+0xc4>)
 800d6c2:	4293      	cmp	r3, r2
 800d6c4:	d018      	beq.n	800d6f8 <HAL_TIM_Base_Start+0x70>
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	4a21      	ldr	r2, [pc, #132]	@ (800d750 <HAL_TIM_Base_Start+0xc8>)
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	d013      	beq.n	800d6f8 <HAL_TIM_Base_Start+0x70>
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	4a1f      	ldr	r2, [pc, #124]	@ (800d754 <HAL_TIM_Base_Start+0xcc>)
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d00e      	beq.n	800d6f8 <HAL_TIM_Base_Start+0x70>
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	4a1e      	ldr	r2, [pc, #120]	@ (800d758 <HAL_TIM_Base_Start+0xd0>)
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d009      	beq.n	800d6f8 <HAL_TIM_Base_Start+0x70>
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	4a1c      	ldr	r2, [pc, #112]	@ (800d75c <HAL_TIM_Base_Start+0xd4>)
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	d004      	beq.n	800d6f8 <HAL_TIM_Base_Start+0x70>
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	4a1b      	ldr	r2, [pc, #108]	@ (800d760 <HAL_TIM_Base_Start+0xd8>)
 800d6f4:	4293      	cmp	r3, r2
 800d6f6:	d115      	bne.n	800d724 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	689a      	ldr	r2, [r3, #8]
 800d6fe:	4b19      	ldr	r3, [pc, #100]	@ (800d764 <HAL_TIM_Base_Start+0xdc>)
 800d700:	4013      	ands	r3, r2
 800d702:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	2b06      	cmp	r3, #6
 800d708:	d015      	beq.n	800d736 <HAL_TIM_Base_Start+0xae>
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d710:	d011      	beq.n	800d736 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	681a      	ldr	r2, [r3, #0]
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	f042 0201 	orr.w	r2, r2, #1
 800d720:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d722:	e008      	b.n	800d736 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	681a      	ldr	r2, [r3, #0]
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	f042 0201 	orr.w	r2, r2, #1
 800d732:	601a      	str	r2, [r3, #0]
 800d734:	e000      	b.n	800d738 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d736:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d738:	2300      	movs	r3, #0
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3714      	adds	r7, #20
 800d73e:	46bd      	mov	sp, r7
 800d740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d744:	4770      	bx	lr
 800d746:	bf00      	nop
 800d748:	40012c00 	.word	0x40012c00
 800d74c:	40000400 	.word	0x40000400
 800d750:	40000800 	.word	0x40000800
 800d754:	40000c00 	.word	0x40000c00
 800d758:	40013400 	.word	0x40013400
 800d75c:	40014000 	.word	0x40014000
 800d760:	40015000 	.word	0x40015000
 800d764:	00010007 	.word	0x00010007

0800d768 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800d768:	b480      	push	{r7}
 800d76a:	b083      	sub	sp, #12
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	6a1a      	ldr	r2, [r3, #32]
 800d776:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d77a:	4013      	ands	r3, r2
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d10f      	bne.n	800d7a0 <HAL_TIM_Base_Stop+0x38>
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	6a1a      	ldr	r2, [r3, #32]
 800d786:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d78a:	4013      	ands	r3, r2
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d107      	bne.n	800d7a0 <HAL_TIM_Base_Stop+0x38>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	681a      	ldr	r2, [r3, #0]
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	f022 0201 	bic.w	r2, r2, #1
 800d79e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	2201      	movs	r2, #1
 800d7a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800d7a8:	2300      	movs	r3, #0
}
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	370c      	adds	r7, #12
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b4:	4770      	bx	lr
	...

0800d7b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d7b8:	b480      	push	{r7}
 800d7ba:	b085      	sub	sp, #20
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d7c6:	b2db      	uxtb	r3, r3
 800d7c8:	2b01      	cmp	r3, #1
 800d7ca:	d001      	beq.n	800d7d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	e054      	b.n	800d87a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2202      	movs	r2, #2
 800d7d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	68da      	ldr	r2, [r3, #12]
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f042 0201 	orr.w	r2, r2, #1
 800d7e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	4a26      	ldr	r2, [pc, #152]	@ (800d888 <HAL_TIM_Base_Start_IT+0xd0>)
 800d7ee:	4293      	cmp	r3, r2
 800d7f0:	d022      	beq.n	800d838 <HAL_TIM_Base_Start_IT+0x80>
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7fa:	d01d      	beq.n	800d838 <HAL_TIM_Base_Start_IT+0x80>
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	4a22      	ldr	r2, [pc, #136]	@ (800d88c <HAL_TIM_Base_Start_IT+0xd4>)
 800d802:	4293      	cmp	r3, r2
 800d804:	d018      	beq.n	800d838 <HAL_TIM_Base_Start_IT+0x80>
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	4a21      	ldr	r2, [pc, #132]	@ (800d890 <HAL_TIM_Base_Start_IT+0xd8>)
 800d80c:	4293      	cmp	r3, r2
 800d80e:	d013      	beq.n	800d838 <HAL_TIM_Base_Start_IT+0x80>
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	4a1f      	ldr	r2, [pc, #124]	@ (800d894 <HAL_TIM_Base_Start_IT+0xdc>)
 800d816:	4293      	cmp	r3, r2
 800d818:	d00e      	beq.n	800d838 <HAL_TIM_Base_Start_IT+0x80>
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	4a1e      	ldr	r2, [pc, #120]	@ (800d898 <HAL_TIM_Base_Start_IT+0xe0>)
 800d820:	4293      	cmp	r3, r2
 800d822:	d009      	beq.n	800d838 <HAL_TIM_Base_Start_IT+0x80>
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	4a1c      	ldr	r2, [pc, #112]	@ (800d89c <HAL_TIM_Base_Start_IT+0xe4>)
 800d82a:	4293      	cmp	r3, r2
 800d82c:	d004      	beq.n	800d838 <HAL_TIM_Base_Start_IT+0x80>
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	4a1b      	ldr	r2, [pc, #108]	@ (800d8a0 <HAL_TIM_Base_Start_IT+0xe8>)
 800d834:	4293      	cmp	r3, r2
 800d836:	d115      	bne.n	800d864 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	689a      	ldr	r2, [r3, #8]
 800d83e:	4b19      	ldr	r3, [pc, #100]	@ (800d8a4 <HAL_TIM_Base_Start_IT+0xec>)
 800d840:	4013      	ands	r3, r2
 800d842:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	2b06      	cmp	r3, #6
 800d848:	d015      	beq.n	800d876 <HAL_TIM_Base_Start_IT+0xbe>
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d850:	d011      	beq.n	800d876 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	681a      	ldr	r2, [r3, #0]
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	f042 0201 	orr.w	r2, r2, #1
 800d860:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d862:	e008      	b.n	800d876 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	681a      	ldr	r2, [r3, #0]
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	f042 0201 	orr.w	r2, r2, #1
 800d872:	601a      	str	r2, [r3, #0]
 800d874:	e000      	b.n	800d878 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d876:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d878:	2300      	movs	r3, #0
}
 800d87a:	4618      	mov	r0, r3
 800d87c:	3714      	adds	r7, #20
 800d87e:	46bd      	mov	sp, r7
 800d880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d884:	4770      	bx	lr
 800d886:	bf00      	nop
 800d888:	40012c00 	.word	0x40012c00
 800d88c:	40000400 	.word	0x40000400
 800d890:	40000800 	.word	0x40000800
 800d894:	40000c00 	.word	0x40000c00
 800d898:	40013400 	.word	0x40013400
 800d89c:	40014000 	.word	0x40014000
 800d8a0:	40015000 	.word	0x40015000
 800d8a4:	00010007 	.word	0x00010007

0800d8a8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d8a8:	b480      	push	{r7}
 800d8aa:	b083      	sub	sp, #12
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	68da      	ldr	r2, [r3, #12]
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	f022 0201 	bic.w	r2, r2, #1
 800d8be:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	6a1a      	ldr	r2, [r3, #32]
 800d8c6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d8ca:	4013      	ands	r3, r2
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d10f      	bne.n	800d8f0 <HAL_TIM_Base_Stop_IT+0x48>
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	6a1a      	ldr	r2, [r3, #32]
 800d8d6:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d8da:	4013      	ands	r3, r2
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d107      	bne.n	800d8f0 <HAL_TIM_Base_Stop_IT+0x48>
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	681a      	ldr	r2, [r3, #0]
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f022 0201 	bic.w	r2, r2, #1
 800d8ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800d8f8:	2300      	movs	r3, #0
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	370c      	adds	r7, #12
 800d8fe:	46bd      	mov	sp, r7
 800d900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d904:	4770      	bx	lr

0800d906 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d906:	b580      	push	{r7, lr}
 800d908:	b082      	sub	sp, #8
 800d90a:	af00      	add	r7, sp, #0
 800d90c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d101      	bne.n	800d918 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d914:	2301      	movs	r3, #1
 800d916:	e049      	b.n	800d9ac <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d91e:	b2db      	uxtb	r3, r3
 800d920:	2b00      	cmp	r3, #0
 800d922:	d106      	bne.n	800d932 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2200      	movs	r2, #0
 800d928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f7fb fdb3 	bl	8009498 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2202      	movs	r2, #2
 800d936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681a      	ldr	r2, [r3, #0]
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	3304      	adds	r3, #4
 800d942:	4619      	mov	r1, r3
 800d944:	4610      	mov	r0, r2
 800d946:	f001 fab5 	bl	800eeb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	2201      	movs	r2, #1
 800d94e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	2201      	movs	r2, #1
 800d956:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	2201      	movs	r2, #1
 800d95e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	2201      	movs	r2, #1
 800d966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	2201      	movs	r2, #1
 800d96e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2201      	movs	r2, #1
 800d976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2201      	movs	r2, #1
 800d97e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2201      	movs	r2, #1
 800d986:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2201      	movs	r2, #1
 800d98e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2201      	movs	r2, #1
 800d996:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	2201      	movs	r2, #1
 800d99e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d9aa:	2300      	movs	r3, #0
}
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	3708      	adds	r7, #8
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	bd80      	pop	{r7, pc}

0800d9b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b084      	sub	sp, #16
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
 800d9bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d109      	bne.n	800d9d8 <HAL_TIM_PWM_Start+0x24>
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d9ca:	b2db      	uxtb	r3, r3
 800d9cc:	2b01      	cmp	r3, #1
 800d9ce:	bf14      	ite	ne
 800d9d0:	2301      	movne	r3, #1
 800d9d2:	2300      	moveq	r3, #0
 800d9d4:	b2db      	uxtb	r3, r3
 800d9d6:	e03c      	b.n	800da52 <HAL_TIM_PWM_Start+0x9e>
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	2b04      	cmp	r3, #4
 800d9dc:	d109      	bne.n	800d9f2 <HAL_TIM_PWM_Start+0x3e>
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d9e4:	b2db      	uxtb	r3, r3
 800d9e6:	2b01      	cmp	r3, #1
 800d9e8:	bf14      	ite	ne
 800d9ea:	2301      	movne	r3, #1
 800d9ec:	2300      	moveq	r3, #0
 800d9ee:	b2db      	uxtb	r3, r3
 800d9f0:	e02f      	b.n	800da52 <HAL_TIM_PWM_Start+0x9e>
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	2b08      	cmp	r3, #8
 800d9f6:	d109      	bne.n	800da0c <HAL_TIM_PWM_Start+0x58>
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d9fe:	b2db      	uxtb	r3, r3
 800da00:	2b01      	cmp	r3, #1
 800da02:	bf14      	ite	ne
 800da04:	2301      	movne	r3, #1
 800da06:	2300      	moveq	r3, #0
 800da08:	b2db      	uxtb	r3, r3
 800da0a:	e022      	b.n	800da52 <HAL_TIM_PWM_Start+0x9e>
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	2b0c      	cmp	r3, #12
 800da10:	d109      	bne.n	800da26 <HAL_TIM_PWM_Start+0x72>
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800da18:	b2db      	uxtb	r3, r3
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	bf14      	ite	ne
 800da1e:	2301      	movne	r3, #1
 800da20:	2300      	moveq	r3, #0
 800da22:	b2db      	uxtb	r3, r3
 800da24:	e015      	b.n	800da52 <HAL_TIM_PWM_Start+0x9e>
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	2b10      	cmp	r3, #16
 800da2a:	d109      	bne.n	800da40 <HAL_TIM_PWM_Start+0x8c>
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800da32:	b2db      	uxtb	r3, r3
 800da34:	2b01      	cmp	r3, #1
 800da36:	bf14      	ite	ne
 800da38:	2301      	movne	r3, #1
 800da3a:	2300      	moveq	r3, #0
 800da3c:	b2db      	uxtb	r3, r3
 800da3e:	e008      	b.n	800da52 <HAL_TIM_PWM_Start+0x9e>
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800da46:	b2db      	uxtb	r3, r3
 800da48:	2b01      	cmp	r3, #1
 800da4a:	bf14      	ite	ne
 800da4c:	2301      	movne	r3, #1
 800da4e:	2300      	moveq	r3, #0
 800da50:	b2db      	uxtb	r3, r3
 800da52:	2b00      	cmp	r3, #0
 800da54:	d001      	beq.n	800da5a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800da56:	2301      	movs	r3, #1
 800da58:	e0a6      	b.n	800dba8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d104      	bne.n	800da6a <HAL_TIM_PWM_Start+0xb6>
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	2202      	movs	r2, #2
 800da64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800da68:	e023      	b.n	800dab2 <HAL_TIM_PWM_Start+0xfe>
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	2b04      	cmp	r3, #4
 800da6e:	d104      	bne.n	800da7a <HAL_TIM_PWM_Start+0xc6>
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	2202      	movs	r2, #2
 800da74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800da78:	e01b      	b.n	800dab2 <HAL_TIM_PWM_Start+0xfe>
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	2b08      	cmp	r3, #8
 800da7e:	d104      	bne.n	800da8a <HAL_TIM_PWM_Start+0xd6>
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2202      	movs	r2, #2
 800da84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da88:	e013      	b.n	800dab2 <HAL_TIM_PWM_Start+0xfe>
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	2b0c      	cmp	r3, #12
 800da8e:	d104      	bne.n	800da9a <HAL_TIM_PWM_Start+0xe6>
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2202      	movs	r2, #2
 800da94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800da98:	e00b      	b.n	800dab2 <HAL_TIM_PWM_Start+0xfe>
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	2b10      	cmp	r3, #16
 800da9e:	d104      	bne.n	800daaa <HAL_TIM_PWM_Start+0xf6>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2202      	movs	r2, #2
 800daa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800daa8:	e003      	b.n	800dab2 <HAL_TIM_PWM_Start+0xfe>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	2202      	movs	r2, #2
 800daae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	2201      	movs	r2, #1
 800dab8:	6839      	ldr	r1, [r7, #0]
 800daba:	4618      	mov	r0, r3
 800dabc:	f001 fe74 	bl	800f7a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	4a3a      	ldr	r2, [pc, #232]	@ (800dbb0 <HAL_TIM_PWM_Start+0x1fc>)
 800dac6:	4293      	cmp	r3, r2
 800dac8:	d018      	beq.n	800dafc <HAL_TIM_PWM_Start+0x148>
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	4a39      	ldr	r2, [pc, #228]	@ (800dbb4 <HAL_TIM_PWM_Start+0x200>)
 800dad0:	4293      	cmp	r3, r2
 800dad2:	d013      	beq.n	800dafc <HAL_TIM_PWM_Start+0x148>
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	4a37      	ldr	r2, [pc, #220]	@ (800dbb8 <HAL_TIM_PWM_Start+0x204>)
 800dada:	4293      	cmp	r3, r2
 800dadc:	d00e      	beq.n	800dafc <HAL_TIM_PWM_Start+0x148>
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	4a36      	ldr	r2, [pc, #216]	@ (800dbbc <HAL_TIM_PWM_Start+0x208>)
 800dae4:	4293      	cmp	r3, r2
 800dae6:	d009      	beq.n	800dafc <HAL_TIM_PWM_Start+0x148>
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	4a34      	ldr	r2, [pc, #208]	@ (800dbc0 <HAL_TIM_PWM_Start+0x20c>)
 800daee:	4293      	cmp	r3, r2
 800daf0:	d004      	beq.n	800dafc <HAL_TIM_PWM_Start+0x148>
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	4a33      	ldr	r2, [pc, #204]	@ (800dbc4 <HAL_TIM_PWM_Start+0x210>)
 800daf8:	4293      	cmp	r3, r2
 800dafa:	d101      	bne.n	800db00 <HAL_TIM_PWM_Start+0x14c>
 800dafc:	2301      	movs	r3, #1
 800dafe:	e000      	b.n	800db02 <HAL_TIM_PWM_Start+0x14e>
 800db00:	2300      	movs	r3, #0
 800db02:	2b00      	cmp	r3, #0
 800db04:	d007      	beq.n	800db16 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800db14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	4a25      	ldr	r2, [pc, #148]	@ (800dbb0 <HAL_TIM_PWM_Start+0x1fc>)
 800db1c:	4293      	cmp	r3, r2
 800db1e:	d022      	beq.n	800db66 <HAL_TIM_PWM_Start+0x1b2>
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db28:	d01d      	beq.n	800db66 <HAL_TIM_PWM_Start+0x1b2>
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	4a26      	ldr	r2, [pc, #152]	@ (800dbc8 <HAL_TIM_PWM_Start+0x214>)
 800db30:	4293      	cmp	r3, r2
 800db32:	d018      	beq.n	800db66 <HAL_TIM_PWM_Start+0x1b2>
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	4a24      	ldr	r2, [pc, #144]	@ (800dbcc <HAL_TIM_PWM_Start+0x218>)
 800db3a:	4293      	cmp	r3, r2
 800db3c:	d013      	beq.n	800db66 <HAL_TIM_PWM_Start+0x1b2>
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	4a23      	ldr	r2, [pc, #140]	@ (800dbd0 <HAL_TIM_PWM_Start+0x21c>)
 800db44:	4293      	cmp	r3, r2
 800db46:	d00e      	beq.n	800db66 <HAL_TIM_PWM_Start+0x1b2>
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	4a19      	ldr	r2, [pc, #100]	@ (800dbb4 <HAL_TIM_PWM_Start+0x200>)
 800db4e:	4293      	cmp	r3, r2
 800db50:	d009      	beq.n	800db66 <HAL_TIM_PWM_Start+0x1b2>
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	4a18      	ldr	r2, [pc, #96]	@ (800dbb8 <HAL_TIM_PWM_Start+0x204>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d004      	beq.n	800db66 <HAL_TIM_PWM_Start+0x1b2>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	4a18      	ldr	r2, [pc, #96]	@ (800dbc4 <HAL_TIM_PWM_Start+0x210>)
 800db62:	4293      	cmp	r3, r2
 800db64:	d115      	bne.n	800db92 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	689a      	ldr	r2, [r3, #8]
 800db6c:	4b19      	ldr	r3, [pc, #100]	@ (800dbd4 <HAL_TIM_PWM_Start+0x220>)
 800db6e:	4013      	ands	r3, r2
 800db70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	2b06      	cmp	r3, #6
 800db76:	d015      	beq.n	800dba4 <HAL_TIM_PWM_Start+0x1f0>
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db7e:	d011      	beq.n	800dba4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	681a      	ldr	r2, [r3, #0]
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f042 0201 	orr.w	r2, r2, #1
 800db8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db90:	e008      	b.n	800dba4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	681a      	ldr	r2, [r3, #0]
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	f042 0201 	orr.w	r2, r2, #1
 800dba0:	601a      	str	r2, [r3, #0]
 800dba2:	e000      	b.n	800dba6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dba4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dba6:	2300      	movs	r3, #0
}
 800dba8:	4618      	mov	r0, r3
 800dbaa:	3710      	adds	r7, #16
 800dbac:	46bd      	mov	sp, r7
 800dbae:	bd80      	pop	{r7, pc}
 800dbb0:	40012c00 	.word	0x40012c00
 800dbb4:	40013400 	.word	0x40013400
 800dbb8:	40014000 	.word	0x40014000
 800dbbc:	40014400 	.word	0x40014400
 800dbc0:	40014800 	.word	0x40014800
 800dbc4:	40015000 	.word	0x40015000
 800dbc8:	40000400 	.word	0x40000400
 800dbcc:	40000800 	.word	0x40000800
 800dbd0:	40000c00 	.word	0x40000c00
 800dbd4:	00010007 	.word	0x00010007

0800dbd8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b082      	sub	sp, #8
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
 800dbe0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	6839      	ldr	r1, [r7, #0]
 800dbea:	4618      	mov	r0, r3
 800dbec:	f001 fddc 	bl	800f7a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	4a40      	ldr	r2, [pc, #256]	@ (800dcf8 <HAL_TIM_PWM_Stop+0x120>)
 800dbf6:	4293      	cmp	r3, r2
 800dbf8:	d018      	beq.n	800dc2c <HAL_TIM_PWM_Stop+0x54>
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	4a3f      	ldr	r2, [pc, #252]	@ (800dcfc <HAL_TIM_PWM_Stop+0x124>)
 800dc00:	4293      	cmp	r3, r2
 800dc02:	d013      	beq.n	800dc2c <HAL_TIM_PWM_Stop+0x54>
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	4a3d      	ldr	r2, [pc, #244]	@ (800dd00 <HAL_TIM_PWM_Stop+0x128>)
 800dc0a:	4293      	cmp	r3, r2
 800dc0c:	d00e      	beq.n	800dc2c <HAL_TIM_PWM_Stop+0x54>
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	4a3c      	ldr	r2, [pc, #240]	@ (800dd04 <HAL_TIM_PWM_Stop+0x12c>)
 800dc14:	4293      	cmp	r3, r2
 800dc16:	d009      	beq.n	800dc2c <HAL_TIM_PWM_Stop+0x54>
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	4a3a      	ldr	r2, [pc, #232]	@ (800dd08 <HAL_TIM_PWM_Stop+0x130>)
 800dc1e:	4293      	cmp	r3, r2
 800dc20:	d004      	beq.n	800dc2c <HAL_TIM_PWM_Stop+0x54>
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4a39      	ldr	r2, [pc, #228]	@ (800dd0c <HAL_TIM_PWM_Stop+0x134>)
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	d101      	bne.n	800dc30 <HAL_TIM_PWM_Stop+0x58>
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	e000      	b.n	800dc32 <HAL_TIM_PWM_Stop+0x5a>
 800dc30:	2300      	movs	r3, #0
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d017      	beq.n	800dc66 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	6a1a      	ldr	r2, [r3, #32]
 800dc3c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dc40:	4013      	ands	r3, r2
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d10f      	bne.n	800dc66 <HAL_TIM_PWM_Stop+0x8e>
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	6a1a      	ldr	r2, [r3, #32]
 800dc4c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800dc50:	4013      	ands	r3, r2
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d107      	bne.n	800dc66 <HAL_TIM_PWM_Stop+0x8e>
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800dc64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	6a1a      	ldr	r2, [r3, #32]
 800dc6c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dc70:	4013      	ands	r3, r2
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d10f      	bne.n	800dc96 <HAL_TIM_PWM_Stop+0xbe>
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	6a1a      	ldr	r2, [r3, #32]
 800dc7c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800dc80:	4013      	ands	r3, r2
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d107      	bne.n	800dc96 <HAL_TIM_PWM_Stop+0xbe>
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	681a      	ldr	r2, [r3, #0]
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f022 0201 	bic.w	r2, r2, #1
 800dc94:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d104      	bne.n	800dca6 <HAL_TIM_PWM_Stop+0xce>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2201      	movs	r2, #1
 800dca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dca4:	e023      	b.n	800dcee <HAL_TIM_PWM_Stop+0x116>
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	2b04      	cmp	r3, #4
 800dcaa:	d104      	bne.n	800dcb6 <HAL_TIM_PWM_Stop+0xde>
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	2201      	movs	r2, #1
 800dcb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dcb4:	e01b      	b.n	800dcee <HAL_TIM_PWM_Stop+0x116>
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	2b08      	cmp	r3, #8
 800dcba:	d104      	bne.n	800dcc6 <HAL_TIM_PWM_Stop+0xee>
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2201      	movs	r2, #1
 800dcc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dcc4:	e013      	b.n	800dcee <HAL_TIM_PWM_Stop+0x116>
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	2b0c      	cmp	r3, #12
 800dcca:	d104      	bne.n	800dcd6 <HAL_TIM_PWM_Stop+0xfe>
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	2201      	movs	r2, #1
 800dcd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dcd4:	e00b      	b.n	800dcee <HAL_TIM_PWM_Stop+0x116>
 800dcd6:	683b      	ldr	r3, [r7, #0]
 800dcd8:	2b10      	cmp	r3, #16
 800dcda:	d104      	bne.n	800dce6 <HAL_TIM_PWM_Stop+0x10e>
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2201      	movs	r2, #1
 800dce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dce4:	e003      	b.n	800dcee <HAL_TIM_PWM_Stop+0x116>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	2201      	movs	r2, #1
 800dcea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800dcee:	2300      	movs	r3, #0
}
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	3708      	adds	r7, #8
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	bd80      	pop	{r7, pc}
 800dcf8:	40012c00 	.word	0x40012c00
 800dcfc:	40013400 	.word	0x40013400
 800dd00:	40014000 	.word	0x40014000
 800dd04:	40014400 	.word	0x40014400
 800dd08:	40014800 	.word	0x40014800
 800dd0c:	40015000 	.word	0x40015000

0800dd10 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b086      	sub	sp, #24
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	60f8      	str	r0, [r7, #12]
 800dd18:	60b9      	str	r1, [r7, #8]
 800dd1a:	607a      	str	r2, [r7, #4]
 800dd1c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800dd1e:	2300      	movs	r3, #0
 800dd20:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800dd22:	68bb      	ldr	r3, [r7, #8]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d109      	bne.n	800dd3c <HAL_TIM_PWM_Start_DMA+0x2c>
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800dd2e:	b2db      	uxtb	r3, r3
 800dd30:	2b02      	cmp	r3, #2
 800dd32:	bf0c      	ite	eq
 800dd34:	2301      	moveq	r3, #1
 800dd36:	2300      	movne	r3, #0
 800dd38:	b2db      	uxtb	r3, r3
 800dd3a:	e03c      	b.n	800ddb6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	2b04      	cmp	r3, #4
 800dd40:	d109      	bne.n	800dd56 <HAL_TIM_PWM_Start_DMA+0x46>
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800dd48:	b2db      	uxtb	r3, r3
 800dd4a:	2b02      	cmp	r3, #2
 800dd4c:	bf0c      	ite	eq
 800dd4e:	2301      	moveq	r3, #1
 800dd50:	2300      	movne	r3, #0
 800dd52:	b2db      	uxtb	r3, r3
 800dd54:	e02f      	b.n	800ddb6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800dd56:	68bb      	ldr	r3, [r7, #8]
 800dd58:	2b08      	cmp	r3, #8
 800dd5a:	d109      	bne.n	800dd70 <HAL_TIM_PWM_Start_DMA+0x60>
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dd62:	b2db      	uxtb	r3, r3
 800dd64:	2b02      	cmp	r3, #2
 800dd66:	bf0c      	ite	eq
 800dd68:	2301      	moveq	r3, #1
 800dd6a:	2300      	movne	r3, #0
 800dd6c:	b2db      	uxtb	r3, r3
 800dd6e:	e022      	b.n	800ddb6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	2b0c      	cmp	r3, #12
 800dd74:	d109      	bne.n	800dd8a <HAL_TIM_PWM_Start_DMA+0x7a>
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dd7c:	b2db      	uxtb	r3, r3
 800dd7e:	2b02      	cmp	r3, #2
 800dd80:	bf0c      	ite	eq
 800dd82:	2301      	moveq	r3, #1
 800dd84:	2300      	movne	r3, #0
 800dd86:	b2db      	uxtb	r3, r3
 800dd88:	e015      	b.n	800ddb6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	2b10      	cmp	r3, #16
 800dd8e:	d109      	bne.n	800dda4 <HAL_TIM_PWM_Start_DMA+0x94>
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dd96:	b2db      	uxtb	r3, r3
 800dd98:	2b02      	cmp	r3, #2
 800dd9a:	bf0c      	ite	eq
 800dd9c:	2301      	moveq	r3, #1
 800dd9e:	2300      	movne	r3, #0
 800dda0:	b2db      	uxtb	r3, r3
 800dda2:	e008      	b.n	800ddb6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ddaa:	b2db      	uxtb	r3, r3
 800ddac:	2b02      	cmp	r3, #2
 800ddae:	bf0c      	ite	eq
 800ddb0:	2301      	moveq	r3, #1
 800ddb2:	2300      	movne	r3, #0
 800ddb4:	b2db      	uxtb	r3, r3
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d001      	beq.n	800ddbe <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800ddba:	2302      	movs	r3, #2
 800ddbc:	e1b5      	b.n	800e12a <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d109      	bne.n	800ddd8 <HAL_TIM_PWM_Start_DMA+0xc8>
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	2b01      	cmp	r3, #1
 800ddce:	bf0c      	ite	eq
 800ddd0:	2301      	moveq	r3, #1
 800ddd2:	2300      	movne	r3, #0
 800ddd4:	b2db      	uxtb	r3, r3
 800ddd6:	e03c      	b.n	800de52 <HAL_TIM_PWM_Start_DMA+0x142>
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	2b04      	cmp	r3, #4
 800dddc:	d109      	bne.n	800ddf2 <HAL_TIM_PWM_Start_DMA+0xe2>
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800dde4:	b2db      	uxtb	r3, r3
 800dde6:	2b01      	cmp	r3, #1
 800dde8:	bf0c      	ite	eq
 800ddea:	2301      	moveq	r3, #1
 800ddec:	2300      	movne	r3, #0
 800ddee:	b2db      	uxtb	r3, r3
 800ddf0:	e02f      	b.n	800de52 <HAL_TIM_PWM_Start_DMA+0x142>
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	2b08      	cmp	r3, #8
 800ddf6:	d109      	bne.n	800de0c <HAL_TIM_PWM_Start_DMA+0xfc>
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ddfe:	b2db      	uxtb	r3, r3
 800de00:	2b01      	cmp	r3, #1
 800de02:	bf0c      	ite	eq
 800de04:	2301      	moveq	r3, #1
 800de06:	2300      	movne	r3, #0
 800de08:	b2db      	uxtb	r3, r3
 800de0a:	e022      	b.n	800de52 <HAL_TIM_PWM_Start_DMA+0x142>
 800de0c:	68bb      	ldr	r3, [r7, #8]
 800de0e:	2b0c      	cmp	r3, #12
 800de10:	d109      	bne.n	800de26 <HAL_TIM_PWM_Start_DMA+0x116>
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de18:	b2db      	uxtb	r3, r3
 800de1a:	2b01      	cmp	r3, #1
 800de1c:	bf0c      	ite	eq
 800de1e:	2301      	moveq	r3, #1
 800de20:	2300      	movne	r3, #0
 800de22:	b2db      	uxtb	r3, r3
 800de24:	e015      	b.n	800de52 <HAL_TIM_PWM_Start_DMA+0x142>
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	2b10      	cmp	r3, #16
 800de2a:	d109      	bne.n	800de40 <HAL_TIM_PWM_Start_DMA+0x130>
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800de32:	b2db      	uxtb	r3, r3
 800de34:	2b01      	cmp	r3, #1
 800de36:	bf0c      	ite	eq
 800de38:	2301      	moveq	r3, #1
 800de3a:	2300      	movne	r3, #0
 800de3c:	b2db      	uxtb	r3, r3
 800de3e:	e008      	b.n	800de52 <HAL_TIM_PWM_Start_DMA+0x142>
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800de46:	b2db      	uxtb	r3, r3
 800de48:	2b01      	cmp	r3, #1
 800de4a:	bf0c      	ite	eq
 800de4c:	2301      	moveq	r3, #1
 800de4e:	2300      	movne	r3, #0
 800de50:	b2db      	uxtb	r3, r3
 800de52:	2b00      	cmp	r3, #0
 800de54:	d034      	beq.n	800dec0 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d002      	beq.n	800de62 <HAL_TIM_PWM_Start_DMA+0x152>
 800de5c:	887b      	ldrh	r3, [r7, #2]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d101      	bne.n	800de66 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800de62:	2301      	movs	r3, #1
 800de64:	e161      	b.n	800e12a <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800de66:	68bb      	ldr	r3, [r7, #8]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d104      	bne.n	800de76 <HAL_TIM_PWM_Start_DMA+0x166>
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	2202      	movs	r2, #2
 800de70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800de74:	e026      	b.n	800dec4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800de76:	68bb      	ldr	r3, [r7, #8]
 800de78:	2b04      	cmp	r3, #4
 800de7a:	d104      	bne.n	800de86 <HAL_TIM_PWM_Start_DMA+0x176>
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	2202      	movs	r2, #2
 800de80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800de84:	e01e      	b.n	800dec4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800de86:	68bb      	ldr	r3, [r7, #8]
 800de88:	2b08      	cmp	r3, #8
 800de8a:	d104      	bne.n	800de96 <HAL_TIM_PWM_Start_DMA+0x186>
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	2202      	movs	r2, #2
 800de90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800de94:	e016      	b.n	800dec4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	2b0c      	cmp	r3, #12
 800de9a:	d104      	bne.n	800dea6 <HAL_TIM_PWM_Start_DMA+0x196>
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	2202      	movs	r2, #2
 800dea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dea4:	e00e      	b.n	800dec4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	2b10      	cmp	r3, #16
 800deaa:	d104      	bne.n	800deb6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	2202      	movs	r2, #2
 800deb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800deb4:	e006      	b.n	800dec4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	2202      	movs	r2, #2
 800deba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800debe:	e001      	b.n	800dec4 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800dec0:	2301      	movs	r3, #1
 800dec2:	e132      	b.n	800e12a <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 800dec4:	68bb      	ldr	r3, [r7, #8]
 800dec6:	2b0c      	cmp	r3, #12
 800dec8:	f200 80ae 	bhi.w	800e028 <HAL_TIM_PWM_Start_DMA+0x318>
 800decc:	a201      	add	r2, pc, #4	@ (adr r2, 800ded4 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800dece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ded2:	bf00      	nop
 800ded4:	0800df09 	.word	0x0800df09
 800ded8:	0800e029 	.word	0x0800e029
 800dedc:	0800e029 	.word	0x0800e029
 800dee0:	0800e029 	.word	0x0800e029
 800dee4:	0800df51 	.word	0x0800df51
 800dee8:	0800e029 	.word	0x0800e029
 800deec:	0800e029 	.word	0x0800e029
 800def0:	0800e029 	.word	0x0800e029
 800def4:	0800df99 	.word	0x0800df99
 800def8:	0800e029 	.word	0x0800e029
 800defc:	0800e029 	.word	0x0800e029
 800df00:	0800e029 	.word	0x0800e029
 800df04:	0800dfe1 	.word	0x0800dfe1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df0c:	4a89      	ldr	r2, [pc, #548]	@ (800e134 <HAL_TIM_PWM_Start_DMA+0x424>)
 800df0e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df14:	4a88      	ldr	r2, [pc, #544]	@ (800e138 <HAL_TIM_PWM_Start_DMA+0x428>)
 800df16:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df1c:	4a87      	ldr	r2, [pc, #540]	@ (800e13c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800df1e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800df24:	6879      	ldr	r1, [r7, #4]
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	3334      	adds	r3, #52	@ 0x34
 800df2c:	461a      	mov	r2, r3
 800df2e:	887b      	ldrh	r3, [r7, #2]
 800df30:	f7fd fe90 	bl	800bc54 <HAL_DMA_Start_IT>
 800df34:	4603      	mov	r3, r0
 800df36:	2b00      	cmp	r3, #0
 800df38:	d001      	beq.n	800df3e <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800df3a:	2301      	movs	r3, #1
 800df3c:	e0f5      	b.n	800e12a <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	68da      	ldr	r2, [r3, #12]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800df4c:	60da      	str	r2, [r3, #12]
      break;
 800df4e:	e06e      	b.n	800e02e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df54:	4a77      	ldr	r2, [pc, #476]	@ (800e134 <HAL_TIM_PWM_Start_DMA+0x424>)
 800df56:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df5c:	4a76      	ldr	r2, [pc, #472]	@ (800e138 <HAL_TIM_PWM_Start_DMA+0x428>)
 800df5e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df64:	4a75      	ldr	r2, [pc, #468]	@ (800e13c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800df66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800df6c:	6879      	ldr	r1, [r7, #4]
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	3338      	adds	r3, #56	@ 0x38
 800df74:	461a      	mov	r2, r3
 800df76:	887b      	ldrh	r3, [r7, #2]
 800df78:	f7fd fe6c 	bl	800bc54 <HAL_DMA_Start_IT>
 800df7c:	4603      	mov	r3, r0
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d001      	beq.n	800df86 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800df82:	2301      	movs	r3, #1
 800df84:	e0d1      	b.n	800e12a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	68da      	ldr	r2, [r3, #12]
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800df94:	60da      	str	r2, [r3, #12]
      break;
 800df96:	e04a      	b.n	800e02e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df9c:	4a65      	ldr	r2, [pc, #404]	@ (800e134 <HAL_TIM_PWM_Start_DMA+0x424>)
 800df9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfa4:	4a64      	ldr	r2, [pc, #400]	@ (800e138 <HAL_TIM_PWM_Start_DMA+0x428>)
 800dfa6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfac:	4a63      	ldr	r2, [pc, #396]	@ (800e13c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800dfae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800dfb4:	6879      	ldr	r1, [r7, #4]
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	333c      	adds	r3, #60	@ 0x3c
 800dfbc:	461a      	mov	r2, r3
 800dfbe:	887b      	ldrh	r3, [r7, #2]
 800dfc0:	f7fd fe48 	bl	800bc54 <HAL_DMA_Start_IT>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d001      	beq.n	800dfce <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800dfca:	2301      	movs	r3, #1
 800dfcc:	e0ad      	b.n	800e12a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	68da      	ldr	r2, [r3, #12]
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dfdc:	60da      	str	r2, [r3, #12]
      break;
 800dfde:	e026      	b.n	800e02e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfe4:	4a53      	ldr	r2, [pc, #332]	@ (800e134 <HAL_TIM_PWM_Start_DMA+0x424>)
 800dfe6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfec:	4a52      	ldr	r2, [pc, #328]	@ (800e138 <HAL_TIM_PWM_Start_DMA+0x428>)
 800dfee:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dff4:	4a51      	ldr	r2, [pc, #324]	@ (800e13c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800dff6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800dffc:	6879      	ldr	r1, [r7, #4]
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	3340      	adds	r3, #64	@ 0x40
 800e004:	461a      	mov	r2, r3
 800e006:	887b      	ldrh	r3, [r7, #2]
 800e008:	f7fd fe24 	bl	800bc54 <HAL_DMA_Start_IT>
 800e00c:	4603      	mov	r3, r0
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d001      	beq.n	800e016 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800e012:	2301      	movs	r3, #1
 800e014:	e089      	b.n	800e12a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	68da      	ldr	r2, [r3, #12]
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e024:	60da      	str	r2, [r3, #12]
      break;
 800e026:	e002      	b.n	800e02e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800e028:	2301      	movs	r3, #1
 800e02a:	75fb      	strb	r3, [r7, #23]
      break;
 800e02c:	bf00      	nop
  }

  if (status == HAL_OK)
 800e02e:	7dfb      	ldrb	r3, [r7, #23]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d179      	bne.n	800e128 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	2201      	movs	r2, #1
 800e03a:	68b9      	ldr	r1, [r7, #8]
 800e03c:	4618      	mov	r0, r3
 800e03e:	f001 fbb3 	bl	800f7a8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	4a3e      	ldr	r2, [pc, #248]	@ (800e140 <HAL_TIM_PWM_Start_DMA+0x430>)
 800e048:	4293      	cmp	r3, r2
 800e04a:	d018      	beq.n	800e07e <HAL_TIM_PWM_Start_DMA+0x36e>
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	4a3c      	ldr	r2, [pc, #240]	@ (800e144 <HAL_TIM_PWM_Start_DMA+0x434>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d013      	beq.n	800e07e <HAL_TIM_PWM_Start_DMA+0x36e>
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	4a3b      	ldr	r2, [pc, #236]	@ (800e148 <HAL_TIM_PWM_Start_DMA+0x438>)
 800e05c:	4293      	cmp	r3, r2
 800e05e:	d00e      	beq.n	800e07e <HAL_TIM_PWM_Start_DMA+0x36e>
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	4a39      	ldr	r2, [pc, #228]	@ (800e14c <HAL_TIM_PWM_Start_DMA+0x43c>)
 800e066:	4293      	cmp	r3, r2
 800e068:	d009      	beq.n	800e07e <HAL_TIM_PWM_Start_DMA+0x36e>
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	4a38      	ldr	r2, [pc, #224]	@ (800e150 <HAL_TIM_PWM_Start_DMA+0x440>)
 800e070:	4293      	cmp	r3, r2
 800e072:	d004      	beq.n	800e07e <HAL_TIM_PWM_Start_DMA+0x36e>
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	4a36      	ldr	r2, [pc, #216]	@ (800e154 <HAL_TIM_PWM_Start_DMA+0x444>)
 800e07a:	4293      	cmp	r3, r2
 800e07c:	d101      	bne.n	800e082 <HAL_TIM_PWM_Start_DMA+0x372>
 800e07e:	2301      	movs	r3, #1
 800e080:	e000      	b.n	800e084 <HAL_TIM_PWM_Start_DMA+0x374>
 800e082:	2300      	movs	r3, #0
 800e084:	2b00      	cmp	r3, #0
 800e086:	d007      	beq.n	800e098 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e096:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	4a28      	ldr	r2, [pc, #160]	@ (800e140 <HAL_TIM_PWM_Start_DMA+0x430>)
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d022      	beq.n	800e0e8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e0aa:	d01d      	beq.n	800e0e8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	4a29      	ldr	r2, [pc, #164]	@ (800e158 <HAL_TIM_PWM_Start_DMA+0x448>)
 800e0b2:	4293      	cmp	r3, r2
 800e0b4:	d018      	beq.n	800e0e8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	4a28      	ldr	r2, [pc, #160]	@ (800e15c <HAL_TIM_PWM_Start_DMA+0x44c>)
 800e0bc:	4293      	cmp	r3, r2
 800e0be:	d013      	beq.n	800e0e8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	4a26      	ldr	r2, [pc, #152]	@ (800e160 <HAL_TIM_PWM_Start_DMA+0x450>)
 800e0c6:	4293      	cmp	r3, r2
 800e0c8:	d00e      	beq.n	800e0e8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	4a1d      	ldr	r2, [pc, #116]	@ (800e144 <HAL_TIM_PWM_Start_DMA+0x434>)
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d009      	beq.n	800e0e8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	4a1b      	ldr	r2, [pc, #108]	@ (800e148 <HAL_TIM_PWM_Start_DMA+0x438>)
 800e0da:	4293      	cmp	r3, r2
 800e0dc:	d004      	beq.n	800e0e8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	4a1c      	ldr	r2, [pc, #112]	@ (800e154 <HAL_TIM_PWM_Start_DMA+0x444>)
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	d115      	bne.n	800e114 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	689a      	ldr	r2, [r3, #8]
 800e0ee:	4b1d      	ldr	r3, [pc, #116]	@ (800e164 <HAL_TIM_PWM_Start_DMA+0x454>)
 800e0f0:	4013      	ands	r3, r2
 800e0f2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e0f4:	693b      	ldr	r3, [r7, #16]
 800e0f6:	2b06      	cmp	r3, #6
 800e0f8:	d015      	beq.n	800e126 <HAL_TIM_PWM_Start_DMA+0x416>
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e100:	d011      	beq.n	800e126 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	681a      	ldr	r2, [r3, #0]
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	f042 0201 	orr.w	r2, r2, #1
 800e110:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e112:	e008      	b.n	800e126 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	681a      	ldr	r2, [r3, #0]
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	f042 0201 	orr.w	r2, r2, #1
 800e122:	601a      	str	r2, [r3, #0]
 800e124:	e000      	b.n	800e128 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e126:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e128:	7dfb      	ldrb	r3, [r7, #23]
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	3718      	adds	r7, #24
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}
 800e132:	bf00      	nop
 800e134:	0800eda3 	.word	0x0800eda3
 800e138:	0800ee4b 	.word	0x0800ee4b
 800e13c:	0800ed11 	.word	0x0800ed11
 800e140:	40012c00 	.word	0x40012c00
 800e144:	40013400 	.word	0x40013400
 800e148:	40014000 	.word	0x40014000
 800e14c:	40014400 	.word	0x40014400
 800e150:	40014800 	.word	0x40014800
 800e154:	40015000 	.word	0x40015000
 800e158:	40000400 	.word	0x40000400
 800e15c:	40000800 	.word	0x40000800
 800e160:	40000c00 	.word	0x40000c00
 800e164:	00010007 	.word	0x00010007

0800e168 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b084      	sub	sp, #16
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
 800e170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e172:	2300      	movs	r3, #0
 800e174:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	2b0c      	cmp	r3, #12
 800e17a:	d855      	bhi.n	800e228 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800e17c:	a201      	add	r2, pc, #4	@ (adr r2, 800e184 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800e17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e182:	bf00      	nop
 800e184:	0800e1b9 	.word	0x0800e1b9
 800e188:	0800e229 	.word	0x0800e229
 800e18c:	0800e229 	.word	0x0800e229
 800e190:	0800e229 	.word	0x0800e229
 800e194:	0800e1d5 	.word	0x0800e1d5
 800e198:	0800e229 	.word	0x0800e229
 800e19c:	0800e229 	.word	0x0800e229
 800e1a0:	0800e229 	.word	0x0800e229
 800e1a4:	0800e1f1 	.word	0x0800e1f1
 800e1a8:	0800e229 	.word	0x0800e229
 800e1ac:	0800e229 	.word	0x0800e229
 800e1b0:	0800e229 	.word	0x0800e229
 800e1b4:	0800e20d 	.word	0x0800e20d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	68da      	ldr	r2, [r3, #12]
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800e1c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f7fd fe15 	bl	800bdfc <HAL_DMA_Abort_IT>
      break;
 800e1d2:	e02c      	b.n	800e22e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	68da      	ldr	r2, [r3, #12]
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e1e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f7fd fe07 	bl	800bdfc <HAL_DMA_Abort_IT>
      break;
 800e1ee:	e01e      	b.n	800e22e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	68da      	ldr	r2, [r3, #12]
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e1fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e204:	4618      	mov	r0, r3
 800e206:	f7fd fdf9 	bl	800bdfc <HAL_DMA_Abort_IT>
      break;
 800e20a:	e010      	b.n	800e22e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	68da      	ldr	r2, [r3, #12]
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e21a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e220:	4618      	mov	r0, r3
 800e222:	f7fd fdeb 	bl	800bdfc <HAL_DMA_Abort_IT>
      break;
 800e226:	e002      	b.n	800e22e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800e228:	2301      	movs	r3, #1
 800e22a:	73fb      	strb	r3, [r7, #15]
      break;
 800e22c:	bf00      	nop
  }

  if (status == HAL_OK)
 800e22e:	7bfb      	ldrb	r3, [r7, #15]
 800e230:	2b00      	cmp	r3, #0
 800e232:	f040 8086 	bne.w	800e342 <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	2200      	movs	r2, #0
 800e23c:	6839      	ldr	r1, [r7, #0]
 800e23e:	4618      	mov	r0, r3
 800e240:	f001 fab2 	bl	800f7a8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	4a40      	ldr	r2, [pc, #256]	@ (800e34c <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800e24a:	4293      	cmp	r3, r2
 800e24c:	d018      	beq.n	800e280 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	4a3f      	ldr	r2, [pc, #252]	@ (800e350 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800e254:	4293      	cmp	r3, r2
 800e256:	d013      	beq.n	800e280 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	4a3d      	ldr	r2, [pc, #244]	@ (800e354 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800e25e:	4293      	cmp	r3, r2
 800e260:	d00e      	beq.n	800e280 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	4a3c      	ldr	r2, [pc, #240]	@ (800e358 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 800e268:	4293      	cmp	r3, r2
 800e26a:	d009      	beq.n	800e280 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	4a3a      	ldr	r2, [pc, #232]	@ (800e35c <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 800e272:	4293      	cmp	r3, r2
 800e274:	d004      	beq.n	800e280 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	4a39      	ldr	r2, [pc, #228]	@ (800e360 <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d101      	bne.n	800e284 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800e280:	2301      	movs	r3, #1
 800e282:	e000      	b.n	800e286 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800e284:	2300      	movs	r3, #0
 800e286:	2b00      	cmp	r3, #0
 800e288:	d017      	beq.n	800e2ba <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	6a1a      	ldr	r2, [r3, #32]
 800e290:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e294:	4013      	ands	r3, r2
 800e296:	2b00      	cmp	r3, #0
 800e298:	d10f      	bne.n	800e2ba <HAL_TIM_PWM_Stop_DMA+0x152>
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	6a1a      	ldr	r2, [r3, #32]
 800e2a0:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e2a4:	4013      	ands	r3, r2
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d107      	bne.n	800e2ba <HAL_TIM_PWM_Stop_DMA+0x152>
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e2b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	6a1a      	ldr	r2, [r3, #32]
 800e2c0:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e2c4:	4013      	ands	r3, r2
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d10f      	bne.n	800e2ea <HAL_TIM_PWM_Stop_DMA+0x182>
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	6a1a      	ldr	r2, [r3, #32]
 800e2d0:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e2d4:	4013      	ands	r3, r2
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d107      	bne.n	800e2ea <HAL_TIM_PWM_Stop_DMA+0x182>
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	681a      	ldr	r2, [r3, #0]
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	f022 0201 	bic.w	r2, r2, #1
 800e2e8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e2ea:	683b      	ldr	r3, [r7, #0]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d104      	bne.n	800e2fa <HAL_TIM_PWM_Stop_DMA+0x192>
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2201      	movs	r2, #1
 800e2f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e2f8:	e023      	b.n	800e342 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	2b04      	cmp	r3, #4
 800e2fe:	d104      	bne.n	800e30a <HAL_TIM_PWM_Stop_DMA+0x1a2>
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	2201      	movs	r2, #1
 800e304:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e308:	e01b      	b.n	800e342 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	2b08      	cmp	r3, #8
 800e30e:	d104      	bne.n	800e31a <HAL_TIM_PWM_Stop_DMA+0x1b2>
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2201      	movs	r2, #1
 800e314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e318:	e013      	b.n	800e342 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	2b0c      	cmp	r3, #12
 800e31e:	d104      	bne.n	800e32a <HAL_TIM_PWM_Stop_DMA+0x1c2>
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2201      	movs	r2, #1
 800e324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e328:	e00b      	b.n	800e342 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	2b10      	cmp	r3, #16
 800e32e:	d104      	bne.n	800e33a <HAL_TIM_PWM_Stop_DMA+0x1d2>
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	2201      	movs	r2, #1
 800e334:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e338:	e003      	b.n	800e342 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2201      	movs	r2, #1
 800e33e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800e342:	7bfb      	ldrb	r3, [r7, #15]
}
 800e344:	4618      	mov	r0, r3
 800e346:	3710      	adds	r7, #16
 800e348:	46bd      	mov	sp, r7
 800e34a:	bd80      	pop	{r7, pc}
 800e34c:	40012c00 	.word	0x40012c00
 800e350:	40013400 	.word	0x40013400
 800e354:	40014000 	.word	0x40014000
 800e358:	40014400 	.word	0x40014400
 800e35c:	40014800 	.word	0x40014800
 800e360:	40015000 	.word	0x40015000

0800e364 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b086      	sub	sp, #24
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
 800e36c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d101      	bne.n	800e378 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800e374:	2301      	movs	r3, #1
 800e376:	e097      	b.n	800e4a8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e37e:	b2db      	uxtb	r3, r3
 800e380:	2b00      	cmp	r3, #0
 800e382:	d106      	bne.n	800e392 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	2200      	movs	r2, #0
 800e388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800e38c:	6878      	ldr	r0, [r7, #4]
 800e38e:	f7fa ff15 	bl	80091bc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	2202      	movs	r2, #2
 800e396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	689b      	ldr	r3, [r3, #8]
 800e3a0:	687a      	ldr	r2, [r7, #4]
 800e3a2:	6812      	ldr	r2, [r2, #0]
 800e3a4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800e3a8:	f023 0307 	bic.w	r3, r3, #7
 800e3ac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	681a      	ldr	r2, [r3, #0]
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	3304      	adds	r3, #4
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	4610      	mov	r0, r2
 800e3ba:	f000 fd7b 	bl	800eeb4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	689b      	ldr	r3, [r3, #8]
 800e3c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	699b      	ldr	r3, [r3, #24]
 800e3cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	6a1b      	ldr	r3, [r3, #32]
 800e3d4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800e3d6:	683b      	ldr	r3, [r7, #0]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	697a      	ldr	r2, [r7, #20]
 800e3dc:	4313      	orrs	r3, r2
 800e3de:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800e3e0:	693b      	ldr	r3, [r7, #16]
 800e3e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e3e6:	f023 0303 	bic.w	r3, r3, #3
 800e3ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800e3ec:	683b      	ldr	r3, [r7, #0]
 800e3ee:	689a      	ldr	r2, [r3, #8]
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	699b      	ldr	r3, [r3, #24]
 800e3f4:	021b      	lsls	r3, r3, #8
 800e3f6:	4313      	orrs	r3, r2
 800e3f8:	693a      	ldr	r2, [r7, #16]
 800e3fa:	4313      	orrs	r3, r2
 800e3fc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800e3fe:	693b      	ldr	r3, [r7, #16]
 800e400:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800e404:	f023 030c 	bic.w	r3, r3, #12
 800e408:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800e40a:	693b      	ldr	r3, [r7, #16]
 800e40c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e410:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e414:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	68da      	ldr	r2, [r3, #12]
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	69db      	ldr	r3, [r3, #28]
 800e41e:	021b      	lsls	r3, r3, #8
 800e420:	4313      	orrs	r3, r2
 800e422:	693a      	ldr	r2, [r7, #16]
 800e424:	4313      	orrs	r3, r2
 800e426:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800e428:	683b      	ldr	r3, [r7, #0]
 800e42a:	691b      	ldr	r3, [r3, #16]
 800e42c:	011a      	lsls	r2, r3, #4
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	6a1b      	ldr	r3, [r3, #32]
 800e432:	031b      	lsls	r3, r3, #12
 800e434:	4313      	orrs	r3, r2
 800e436:	693a      	ldr	r2, [r7, #16]
 800e438:	4313      	orrs	r3, r2
 800e43a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800e442:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800e44a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	685a      	ldr	r2, [r3, #4]
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	695b      	ldr	r3, [r3, #20]
 800e454:	011b      	lsls	r3, r3, #4
 800e456:	4313      	orrs	r3, r2
 800e458:	68fa      	ldr	r2, [r7, #12]
 800e45a:	4313      	orrs	r3, r2
 800e45c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	697a      	ldr	r2, [r7, #20]
 800e464:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	693a      	ldr	r2, [r7, #16]
 800e46c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	68fa      	ldr	r2, [r7, #12]
 800e474:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	2201      	movs	r2, #1
 800e47a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2201      	movs	r2, #1
 800e482:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2201      	movs	r2, #1
 800e48a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	2201      	movs	r2, #1
 800e492:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2201      	movs	r2, #1
 800e49a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	2201      	movs	r2, #1
 800e4a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e4a6:	2300      	movs	r3, #0
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	3718      	adds	r7, #24
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}

0800e4b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b084      	sub	sp, #16
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
 800e4b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e4c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e4c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e4d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e4d8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800e4da:	683b      	ldr	r3, [r7, #0]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d110      	bne.n	800e502 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e4e0:	7bfb      	ldrb	r3, [r7, #15]
 800e4e2:	2b01      	cmp	r3, #1
 800e4e4:	d102      	bne.n	800e4ec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800e4e6:	7b7b      	ldrb	r3, [r7, #13]
 800e4e8:	2b01      	cmp	r3, #1
 800e4ea:	d001      	beq.n	800e4f0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800e4ec:	2301      	movs	r3, #1
 800e4ee:	e069      	b.n	800e5c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	2202      	movs	r2, #2
 800e4f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	2202      	movs	r2, #2
 800e4fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e500:	e031      	b.n	800e566 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800e502:	683b      	ldr	r3, [r7, #0]
 800e504:	2b04      	cmp	r3, #4
 800e506:	d110      	bne.n	800e52a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800e508:	7bbb      	ldrb	r3, [r7, #14]
 800e50a:	2b01      	cmp	r3, #1
 800e50c:	d102      	bne.n	800e514 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800e50e:	7b3b      	ldrb	r3, [r7, #12]
 800e510:	2b01      	cmp	r3, #1
 800e512:	d001      	beq.n	800e518 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800e514:	2301      	movs	r3, #1
 800e516:	e055      	b.n	800e5c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	2202      	movs	r2, #2
 800e51c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	2202      	movs	r2, #2
 800e524:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e528:	e01d      	b.n	800e566 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e52a:	7bfb      	ldrb	r3, [r7, #15]
 800e52c:	2b01      	cmp	r3, #1
 800e52e:	d108      	bne.n	800e542 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800e530:	7bbb      	ldrb	r3, [r7, #14]
 800e532:	2b01      	cmp	r3, #1
 800e534:	d105      	bne.n	800e542 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e536:	7b7b      	ldrb	r3, [r7, #13]
 800e538:	2b01      	cmp	r3, #1
 800e53a:	d102      	bne.n	800e542 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800e53c:	7b3b      	ldrb	r3, [r7, #12]
 800e53e:	2b01      	cmp	r3, #1
 800e540:	d001      	beq.n	800e546 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800e542:	2301      	movs	r3, #1
 800e544:	e03e      	b.n	800e5c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	2202      	movs	r2, #2
 800e54a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	2202      	movs	r2, #2
 800e552:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	2202      	movs	r2, #2
 800e55a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	2202      	movs	r2, #2
 800e562:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d003      	beq.n	800e574 <HAL_TIM_Encoder_Start+0xc4>
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	2b04      	cmp	r3, #4
 800e570:	d008      	beq.n	800e584 <HAL_TIM_Encoder_Start+0xd4>
 800e572:	e00f      	b.n	800e594 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	2201      	movs	r2, #1
 800e57a:	2100      	movs	r1, #0
 800e57c:	4618      	mov	r0, r3
 800e57e:	f001 f913 	bl	800f7a8 <TIM_CCxChannelCmd>
      break;
 800e582:	e016      	b.n	800e5b2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	2201      	movs	r2, #1
 800e58a:	2104      	movs	r1, #4
 800e58c:	4618      	mov	r0, r3
 800e58e:	f001 f90b 	bl	800f7a8 <TIM_CCxChannelCmd>
      break;
 800e592:	e00e      	b.n	800e5b2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	2201      	movs	r2, #1
 800e59a:	2100      	movs	r1, #0
 800e59c:	4618      	mov	r0, r3
 800e59e:	f001 f903 	bl	800f7a8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	2201      	movs	r2, #1
 800e5a8:	2104      	movs	r1, #4
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	f001 f8fc 	bl	800f7a8 <TIM_CCxChannelCmd>
      break;
 800e5b0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	681a      	ldr	r2, [r3, #0]
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	f042 0201 	orr.w	r2, r2, #1
 800e5c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e5c2:	2300      	movs	r3, #0
}
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	3710      	adds	r7, #16
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}

0800e5cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b084      	sub	sp, #16
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	68db      	ldr	r3, [r3, #12]
 800e5da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	691b      	ldr	r3, [r3, #16]
 800e5e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e5e4:	68bb      	ldr	r3, [r7, #8]
 800e5e6:	f003 0302 	and.w	r3, r3, #2
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d020      	beq.n	800e630 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	f003 0302 	and.w	r3, r3, #2
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d01b      	beq.n	800e630 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	f06f 0202 	mvn.w	r2, #2
 800e600:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	2201      	movs	r2, #1
 800e606:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	699b      	ldr	r3, [r3, #24]
 800e60e:	f003 0303 	and.w	r3, r3, #3
 800e612:	2b00      	cmp	r3, #0
 800e614:	d003      	beq.n	800e61e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e616:	6878      	ldr	r0, [r7, #4]
 800e618:	f000 fb5c 	bl	800ecd4 <HAL_TIM_IC_CaptureCallback>
 800e61c:	e005      	b.n	800e62a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f000 fb4e 	bl	800ecc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f7f9 fc1f 	bl	8007e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	2200      	movs	r2, #0
 800e62e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	f003 0304 	and.w	r3, r3, #4
 800e636:	2b00      	cmp	r3, #0
 800e638:	d020      	beq.n	800e67c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	f003 0304 	and.w	r3, r3, #4
 800e640:	2b00      	cmp	r3, #0
 800e642:	d01b      	beq.n	800e67c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	f06f 0204 	mvn.w	r2, #4
 800e64c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	2202      	movs	r2, #2
 800e652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	699b      	ldr	r3, [r3, #24]
 800e65a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d003      	beq.n	800e66a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e662:	6878      	ldr	r0, [r7, #4]
 800e664:	f000 fb36 	bl	800ecd4 <HAL_TIM_IC_CaptureCallback>
 800e668:	e005      	b.n	800e676 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e66a:	6878      	ldr	r0, [r7, #4]
 800e66c:	f000 fb28 	bl	800ecc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e670:	6878      	ldr	r0, [r7, #4]
 800e672:	f7f9 fbf9 	bl	8007e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	2200      	movs	r2, #0
 800e67a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e67c:	68bb      	ldr	r3, [r7, #8]
 800e67e:	f003 0308 	and.w	r3, r3, #8
 800e682:	2b00      	cmp	r3, #0
 800e684:	d020      	beq.n	800e6c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	f003 0308 	and.w	r3, r3, #8
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d01b      	beq.n	800e6c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	f06f 0208 	mvn.w	r2, #8
 800e698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	2204      	movs	r2, #4
 800e69e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	69db      	ldr	r3, [r3, #28]
 800e6a6:	f003 0303 	and.w	r3, r3, #3
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d003      	beq.n	800e6b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e6ae:	6878      	ldr	r0, [r7, #4]
 800e6b0:	f000 fb10 	bl	800ecd4 <HAL_TIM_IC_CaptureCallback>
 800e6b4:	e005      	b.n	800e6c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e6b6:	6878      	ldr	r0, [r7, #4]
 800e6b8:	f000 fb02 	bl	800ecc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e6bc:	6878      	ldr	r0, [r7, #4]
 800e6be:	f7f9 fbd3 	bl	8007e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	2200      	movs	r2, #0
 800e6c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	f003 0310 	and.w	r3, r3, #16
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d020      	beq.n	800e714 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	f003 0310 	and.w	r3, r3, #16
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d01b      	beq.n	800e714 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	f06f 0210 	mvn.w	r2, #16
 800e6e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	2208      	movs	r2, #8
 800e6ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	69db      	ldr	r3, [r3, #28]
 800e6f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d003      	beq.n	800e702 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e6fa:	6878      	ldr	r0, [r7, #4]
 800e6fc:	f000 faea 	bl	800ecd4 <HAL_TIM_IC_CaptureCallback>
 800e700:	e005      	b.n	800e70e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e702:	6878      	ldr	r0, [r7, #4]
 800e704:	f000 fadc 	bl	800ecc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e708:	6878      	ldr	r0, [r7, #4]
 800e70a:	f7f9 fbad 	bl	8007e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	2200      	movs	r2, #0
 800e712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	f003 0301 	and.w	r3, r3, #1
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d00c      	beq.n	800e738 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	f003 0301 	and.w	r3, r3, #1
 800e724:	2b00      	cmp	r3, #0
 800e726:	d007      	beq.n	800e738 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	f06f 0201 	mvn.w	r2, #1
 800e730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f7f9 fcd0 	bl	80080d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e738:	68bb      	ldr	r3, [r7, #8]
 800e73a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d104      	bne.n	800e74c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e742:	68bb      	ldr	r3, [r7, #8]
 800e744:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d00c      	beq.n	800e766 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e752:	2b00      	cmp	r3, #0
 800e754:	d007      	beq.n	800e766 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e75e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e760:	6878      	ldr	r0, [r7, #4]
 800e762:	f001 f97b 	bl	800fa5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e766:	68bb      	ldr	r3, [r7, #8]
 800e768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d00c      	beq.n	800e78a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e776:	2b00      	cmp	r3, #0
 800e778:	d007      	beq.n	800e78a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e784:	6878      	ldr	r0, [r7, #4]
 800e786:	f001 f973 	bl	800fa70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e78a:	68bb      	ldr	r3, [r7, #8]
 800e78c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e790:	2b00      	cmp	r3, #0
 800e792:	d00c      	beq.n	800e7ae <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d007      	beq.n	800e7ae <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e7a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e7a8:	6878      	ldr	r0, [r7, #4]
 800e7aa:	f000 fa9d 	bl	800ece8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e7ae:	68bb      	ldr	r3, [r7, #8]
 800e7b0:	f003 0320 	and.w	r3, r3, #32
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d00c      	beq.n	800e7d2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	f003 0320 	and.w	r3, r3, #32
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d007      	beq.n	800e7d2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f06f 0220 	mvn.w	r2, #32
 800e7ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e7cc:	6878      	ldr	r0, [r7, #4]
 800e7ce:	f001 f93b 	bl	800fa48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800e7d2:	68bb      	ldr	r3, [r7, #8]
 800e7d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d00c      	beq.n	800e7f6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d007      	beq.n	800e7f6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800e7ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800e7f0:	6878      	ldr	r0, [r7, #4]
 800e7f2:	f001 f947 	bl	800fa84 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800e7f6:	68bb      	ldr	r3, [r7, #8]
 800e7f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d00c      	beq.n	800e81a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e806:	2b00      	cmp	r3, #0
 800e808:	d007      	beq.n	800e81a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800e812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800e814:	6878      	ldr	r0, [r7, #4]
 800e816:	f001 f93f 	bl	800fa98 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800e81a:	68bb      	ldr	r3, [r7, #8]
 800e81c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e820:	2b00      	cmp	r3, #0
 800e822:	d00c      	beq.n	800e83e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d007      	beq.n	800e83e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800e836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800e838:	6878      	ldr	r0, [r7, #4]
 800e83a:	f001 f937 	bl	800faac <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800e83e:	68bb      	ldr	r3, [r7, #8]
 800e840:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e844:	2b00      	cmp	r3, #0
 800e846:	d00c      	beq.n	800e862 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d007      	beq.n	800e862 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800e85a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800e85c:	6878      	ldr	r0, [r7, #4]
 800e85e:	f001 f92f 	bl	800fac0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e862:	bf00      	nop
 800e864:	3710      	adds	r7, #16
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}
	...

0800e86c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b086      	sub	sp, #24
 800e870:	af00      	add	r7, sp, #0
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e878:	2300      	movs	r3, #0
 800e87a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e882:	2b01      	cmp	r3, #1
 800e884:	d101      	bne.n	800e88a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e886:	2302      	movs	r3, #2
 800e888:	e0ff      	b.n	800ea8a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	2201      	movs	r2, #1
 800e88e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	2b14      	cmp	r3, #20
 800e896:	f200 80f0 	bhi.w	800ea7a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e89a:	a201      	add	r2, pc, #4	@ (adr r2, 800e8a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8a0:	0800e8f5 	.word	0x0800e8f5
 800e8a4:	0800ea7b 	.word	0x0800ea7b
 800e8a8:	0800ea7b 	.word	0x0800ea7b
 800e8ac:	0800ea7b 	.word	0x0800ea7b
 800e8b0:	0800e935 	.word	0x0800e935
 800e8b4:	0800ea7b 	.word	0x0800ea7b
 800e8b8:	0800ea7b 	.word	0x0800ea7b
 800e8bc:	0800ea7b 	.word	0x0800ea7b
 800e8c0:	0800e977 	.word	0x0800e977
 800e8c4:	0800ea7b 	.word	0x0800ea7b
 800e8c8:	0800ea7b 	.word	0x0800ea7b
 800e8cc:	0800ea7b 	.word	0x0800ea7b
 800e8d0:	0800e9b7 	.word	0x0800e9b7
 800e8d4:	0800ea7b 	.word	0x0800ea7b
 800e8d8:	0800ea7b 	.word	0x0800ea7b
 800e8dc:	0800ea7b 	.word	0x0800ea7b
 800e8e0:	0800e9f9 	.word	0x0800e9f9
 800e8e4:	0800ea7b 	.word	0x0800ea7b
 800e8e8:	0800ea7b 	.word	0x0800ea7b
 800e8ec:	0800ea7b 	.word	0x0800ea7b
 800e8f0:	0800ea39 	.word	0x0800ea39
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	68b9      	ldr	r1, [r7, #8]
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f000 fb8e 	bl	800f01c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	699a      	ldr	r2, [r3, #24]
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	f042 0208 	orr.w	r2, r2, #8
 800e90e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	699a      	ldr	r2, [r3, #24]
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	f022 0204 	bic.w	r2, r2, #4
 800e91e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	6999      	ldr	r1, [r3, #24]
 800e926:	68bb      	ldr	r3, [r7, #8]
 800e928:	691a      	ldr	r2, [r3, #16]
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	430a      	orrs	r2, r1
 800e930:	619a      	str	r2, [r3, #24]
      break;
 800e932:	e0a5      	b.n	800ea80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	68b9      	ldr	r1, [r7, #8]
 800e93a:	4618      	mov	r0, r3
 800e93c:	f000 fc08 	bl	800f150 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	699a      	ldr	r2, [r3, #24]
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e94e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	699a      	ldr	r2, [r3, #24]
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e95e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	6999      	ldr	r1, [r3, #24]
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	691b      	ldr	r3, [r3, #16]
 800e96a:	021a      	lsls	r2, r3, #8
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	430a      	orrs	r2, r1
 800e972:	619a      	str	r2, [r3, #24]
      break;
 800e974:	e084      	b.n	800ea80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	68b9      	ldr	r1, [r7, #8]
 800e97c:	4618      	mov	r0, r3
 800e97e:	f000 fc7b 	bl	800f278 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	69da      	ldr	r2, [r3, #28]
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	f042 0208 	orr.w	r2, r2, #8
 800e990:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	69da      	ldr	r2, [r3, #28]
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	f022 0204 	bic.w	r2, r2, #4
 800e9a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	69d9      	ldr	r1, [r3, #28]
 800e9a8:	68bb      	ldr	r3, [r7, #8]
 800e9aa:	691a      	ldr	r2, [r3, #16]
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	430a      	orrs	r2, r1
 800e9b2:	61da      	str	r2, [r3, #28]
      break;
 800e9b4:	e064      	b.n	800ea80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	68b9      	ldr	r1, [r7, #8]
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f000 fced 	bl	800f39c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	69da      	ldr	r2, [r3, #28]
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e9d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	69da      	ldr	r2, [r3, #28]
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e9e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	69d9      	ldr	r1, [r3, #28]
 800e9e8:	68bb      	ldr	r3, [r7, #8]
 800e9ea:	691b      	ldr	r3, [r3, #16]
 800e9ec:	021a      	lsls	r2, r3, #8
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	430a      	orrs	r2, r1
 800e9f4:	61da      	str	r2, [r3, #28]
      break;
 800e9f6:	e043      	b.n	800ea80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	68b9      	ldr	r1, [r7, #8]
 800e9fe:	4618      	mov	r0, r3
 800ea00:	f000 fd60 	bl	800f4c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	f042 0208 	orr.w	r2, r2, #8
 800ea12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	f022 0204 	bic.w	r2, r2, #4
 800ea22:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ea2a:	68bb      	ldr	r3, [r7, #8]
 800ea2c:	691a      	ldr	r2, [r3, #16]
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	430a      	orrs	r2, r1
 800ea34:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ea36:	e023      	b.n	800ea80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	68b9      	ldr	r1, [r7, #8]
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f000 fdaa 	bl	800f598 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ea52:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ea62:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	691b      	ldr	r3, [r3, #16]
 800ea6e:	021a      	lsls	r2, r3, #8
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	430a      	orrs	r2, r1
 800ea76:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ea78:	e002      	b.n	800ea80 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ea7a:	2301      	movs	r3, #1
 800ea7c:	75fb      	strb	r3, [r7, #23]
      break;
 800ea7e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	2200      	movs	r2, #0
 800ea84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ea88:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	3718      	adds	r7, #24
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bd80      	pop	{r7, pc}
 800ea92:	bf00      	nop

0800ea94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	b084      	sub	sp, #16
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
 800ea9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eaa8:	2b01      	cmp	r3, #1
 800eaaa:	d101      	bne.n	800eab0 <HAL_TIM_ConfigClockSource+0x1c>
 800eaac:	2302      	movs	r3, #2
 800eaae:	e0f6      	b.n	800ec9e <HAL_TIM_ConfigClockSource+0x20a>
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	2201      	movs	r2, #1
 800eab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	2202      	movs	r2, #2
 800eabc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	689b      	ldr	r3, [r3, #8]
 800eac6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800eac8:	68bb      	ldr	r3, [r7, #8]
 800eaca:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800eace:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ead2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ead4:	68bb      	ldr	r3, [r7, #8]
 800ead6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800eada:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	68ba      	ldr	r2, [r7, #8]
 800eae2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	4a6f      	ldr	r2, [pc, #444]	@ (800eca8 <HAL_TIM_ConfigClockSource+0x214>)
 800eaea:	4293      	cmp	r3, r2
 800eaec:	f000 80c1 	beq.w	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eaf0:	4a6d      	ldr	r2, [pc, #436]	@ (800eca8 <HAL_TIM_ConfigClockSource+0x214>)
 800eaf2:	4293      	cmp	r3, r2
 800eaf4:	f200 80c6 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eaf8:	4a6c      	ldr	r2, [pc, #432]	@ (800ecac <HAL_TIM_ConfigClockSource+0x218>)
 800eafa:	4293      	cmp	r3, r2
 800eafc:	f000 80b9 	beq.w	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eb00:	4a6a      	ldr	r2, [pc, #424]	@ (800ecac <HAL_TIM_ConfigClockSource+0x218>)
 800eb02:	4293      	cmp	r3, r2
 800eb04:	f200 80be 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb08:	4a69      	ldr	r2, [pc, #420]	@ (800ecb0 <HAL_TIM_ConfigClockSource+0x21c>)
 800eb0a:	4293      	cmp	r3, r2
 800eb0c:	f000 80b1 	beq.w	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eb10:	4a67      	ldr	r2, [pc, #412]	@ (800ecb0 <HAL_TIM_ConfigClockSource+0x21c>)
 800eb12:	4293      	cmp	r3, r2
 800eb14:	f200 80b6 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb18:	4a66      	ldr	r2, [pc, #408]	@ (800ecb4 <HAL_TIM_ConfigClockSource+0x220>)
 800eb1a:	4293      	cmp	r3, r2
 800eb1c:	f000 80a9 	beq.w	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eb20:	4a64      	ldr	r2, [pc, #400]	@ (800ecb4 <HAL_TIM_ConfigClockSource+0x220>)
 800eb22:	4293      	cmp	r3, r2
 800eb24:	f200 80ae 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb28:	4a63      	ldr	r2, [pc, #396]	@ (800ecb8 <HAL_TIM_ConfigClockSource+0x224>)
 800eb2a:	4293      	cmp	r3, r2
 800eb2c:	f000 80a1 	beq.w	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eb30:	4a61      	ldr	r2, [pc, #388]	@ (800ecb8 <HAL_TIM_ConfigClockSource+0x224>)
 800eb32:	4293      	cmp	r3, r2
 800eb34:	f200 80a6 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb38:	4a60      	ldr	r2, [pc, #384]	@ (800ecbc <HAL_TIM_ConfigClockSource+0x228>)
 800eb3a:	4293      	cmp	r3, r2
 800eb3c:	f000 8099 	beq.w	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eb40:	4a5e      	ldr	r2, [pc, #376]	@ (800ecbc <HAL_TIM_ConfigClockSource+0x228>)
 800eb42:	4293      	cmp	r3, r2
 800eb44:	f200 809e 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb48:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800eb4c:	f000 8091 	beq.w	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eb50:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800eb54:	f200 8096 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eb5c:	f000 8089 	beq.w	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eb60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eb64:	f200 808e 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb6c:	d03e      	beq.n	800ebec <HAL_TIM_ConfigClockSource+0x158>
 800eb6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb72:	f200 8087 	bhi.w	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eb7a:	f000 8086 	beq.w	800ec8a <HAL_TIM_ConfigClockSource+0x1f6>
 800eb7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eb82:	d87f      	bhi.n	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb84:	2b70      	cmp	r3, #112	@ 0x70
 800eb86:	d01a      	beq.n	800ebbe <HAL_TIM_ConfigClockSource+0x12a>
 800eb88:	2b70      	cmp	r3, #112	@ 0x70
 800eb8a:	d87b      	bhi.n	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb8c:	2b60      	cmp	r3, #96	@ 0x60
 800eb8e:	d050      	beq.n	800ec32 <HAL_TIM_ConfigClockSource+0x19e>
 800eb90:	2b60      	cmp	r3, #96	@ 0x60
 800eb92:	d877      	bhi.n	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb94:	2b50      	cmp	r3, #80	@ 0x50
 800eb96:	d03c      	beq.n	800ec12 <HAL_TIM_ConfigClockSource+0x17e>
 800eb98:	2b50      	cmp	r3, #80	@ 0x50
 800eb9a:	d873      	bhi.n	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb9c:	2b40      	cmp	r3, #64	@ 0x40
 800eb9e:	d058      	beq.n	800ec52 <HAL_TIM_ConfigClockSource+0x1be>
 800eba0:	2b40      	cmp	r3, #64	@ 0x40
 800eba2:	d86f      	bhi.n	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800eba4:	2b30      	cmp	r3, #48	@ 0x30
 800eba6:	d064      	beq.n	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800eba8:	2b30      	cmp	r3, #48	@ 0x30
 800ebaa:	d86b      	bhi.n	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebac:	2b20      	cmp	r3, #32
 800ebae:	d060      	beq.n	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800ebb0:	2b20      	cmp	r3, #32
 800ebb2:	d867      	bhi.n	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d05c      	beq.n	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800ebb8:	2b10      	cmp	r3, #16
 800ebba:	d05a      	beq.n	800ec72 <HAL_TIM_ConfigClockSource+0x1de>
 800ebbc:	e062      	b.n	800ec84 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ebca:	683b      	ldr	r3, [r7, #0]
 800ebcc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ebce:	f000 fdcb 	bl	800f768 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	689b      	ldr	r3, [r3, #8]
 800ebd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ebda:	68bb      	ldr	r3, [r7, #8]
 800ebdc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ebe0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	68ba      	ldr	r2, [r7, #8]
 800ebe8:	609a      	str	r2, [r3, #8]
      break;
 800ebea:	e04f      	b.n	800ec8c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ebfc:	f000 fdb4 	bl	800f768 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	689a      	ldr	r2, [r3, #8]
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ec0e:	609a      	str	r2, [r3, #8]
      break;
 800ec10:	e03c      	b.n	800ec8c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ec1a:	683b      	ldr	r3, [r7, #0]
 800ec1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ec1e:	461a      	mov	r2, r3
 800ec20:	f000 fd26 	bl	800f670 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	2150      	movs	r1, #80	@ 0x50
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f000 fd7f 	bl	800f72e <TIM_ITRx_SetConfig>
      break;
 800ec30:	e02c      	b.n	800ec8c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ec3e:	461a      	mov	r2, r3
 800ec40:	f000 fd45 	bl	800f6ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	2160      	movs	r1, #96	@ 0x60
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f000 fd6f 	bl	800f72e <TIM_ITRx_SetConfig>
      break;
 800ec50:	e01c      	b.n	800ec8c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ec56:	683b      	ldr	r3, [r7, #0]
 800ec58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ec5a:	683b      	ldr	r3, [r7, #0]
 800ec5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ec5e:	461a      	mov	r2, r3
 800ec60:	f000 fd06 	bl	800f670 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	2140      	movs	r1, #64	@ 0x40
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f000 fd5f 	bl	800f72e <TIM_ITRx_SetConfig>
      break;
 800ec70:	e00c      	b.n	800ec8c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681a      	ldr	r2, [r3, #0]
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	4619      	mov	r1, r3
 800ec7c:	4610      	mov	r0, r2
 800ec7e:	f000 fd56 	bl	800f72e <TIM_ITRx_SetConfig>
      break;
 800ec82:	e003      	b.n	800ec8c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800ec84:	2301      	movs	r3, #1
 800ec86:	73fb      	strb	r3, [r7, #15]
      break;
 800ec88:	e000      	b.n	800ec8c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800ec8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	2201      	movs	r2, #1
 800ec90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2200      	movs	r2, #0
 800ec98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ec9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec9e:	4618      	mov	r0, r3
 800eca0:	3710      	adds	r7, #16
 800eca2:	46bd      	mov	sp, r7
 800eca4:	bd80      	pop	{r7, pc}
 800eca6:	bf00      	nop
 800eca8:	00100070 	.word	0x00100070
 800ecac:	00100060 	.word	0x00100060
 800ecb0:	00100050 	.word	0x00100050
 800ecb4:	00100040 	.word	0x00100040
 800ecb8:	00100030 	.word	0x00100030
 800ecbc:	00100020 	.word	0x00100020

0800ecc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ecc0:	b480      	push	{r7}
 800ecc2:	b083      	sub	sp, #12
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ecc8:	bf00      	nop
 800ecca:	370c      	adds	r7, #12
 800eccc:	46bd      	mov	sp, r7
 800ecce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd2:	4770      	bx	lr

0800ecd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ecd4:	b480      	push	{r7}
 800ecd6:	b083      	sub	sp, #12
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ecdc:	bf00      	nop
 800ecde:	370c      	adds	r7, #12
 800ece0:	46bd      	mov	sp, r7
 800ece2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece6:	4770      	bx	lr

0800ece8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ece8:	b480      	push	{r7}
 800ecea:	b083      	sub	sp, #12
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ecf0:	bf00      	nop
 800ecf2:	370c      	adds	r7, #12
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfa:	4770      	bx	lr

0800ecfc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800ecfc:	b480      	push	{r7}
 800ecfe:	b083      	sub	sp, #12
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800ed04:	bf00      	nop
 800ed06:	370c      	adds	r7, #12
 800ed08:	46bd      	mov	sp, r7
 800ed0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0e:	4770      	bx	lr

0800ed10 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800ed10:	b580      	push	{r7, lr}
 800ed12:	b084      	sub	sp, #16
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed1c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed22:	687a      	ldr	r2, [r7, #4]
 800ed24:	429a      	cmp	r2, r3
 800ed26:	d107      	bne.n	800ed38 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	2201      	movs	r2, #1
 800ed32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ed36:	e02a      	b.n	800ed8e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed3c:	687a      	ldr	r2, [r7, #4]
 800ed3e:	429a      	cmp	r2, r3
 800ed40:	d107      	bne.n	800ed52 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	2202      	movs	r2, #2
 800ed46:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	2201      	movs	r2, #1
 800ed4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ed50:	e01d      	b.n	800ed8e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed56:	687a      	ldr	r2, [r7, #4]
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	d107      	bne.n	800ed6c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	2204      	movs	r2, #4
 800ed60:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	2201      	movs	r2, #1
 800ed66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ed6a:	e010      	b.n	800ed8e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed70:	687a      	ldr	r2, [r7, #4]
 800ed72:	429a      	cmp	r2, r3
 800ed74:	d107      	bne.n	800ed86 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	2208      	movs	r2, #8
 800ed7a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	2201      	movs	r2, #1
 800ed80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ed84:	e003      	b.n	800ed8e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	2201      	movs	r2, #1
 800ed8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800ed8e:	68f8      	ldr	r0, [r7, #12]
 800ed90:	f7ff ffb4 	bl	800ecfc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	2200      	movs	r2, #0
 800ed98:	771a      	strb	r2, [r3, #28]
}
 800ed9a:	bf00      	nop
 800ed9c:	3710      	adds	r7, #16
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}

0800eda2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800eda2:	b580      	push	{r7, lr}
 800eda4:	b084      	sub	sp, #16
 800eda6:	af00      	add	r7, sp, #0
 800eda8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edae:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edb4:	687a      	ldr	r2, [r7, #4]
 800edb6:	429a      	cmp	r2, r3
 800edb8:	d10b      	bne.n	800edd2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	2201      	movs	r2, #1
 800edbe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	69db      	ldr	r3, [r3, #28]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d136      	bne.n	800ee36 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	2201      	movs	r2, #1
 800edcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800edd0:	e031      	b.n	800ee36 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edd6:	687a      	ldr	r2, [r7, #4]
 800edd8:	429a      	cmp	r2, r3
 800edda:	d10b      	bne.n	800edf4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	2202      	movs	r2, #2
 800ede0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	69db      	ldr	r3, [r3, #28]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d125      	bne.n	800ee36 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	2201      	movs	r2, #1
 800edee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800edf2:	e020      	b.n	800ee36 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edf8:	687a      	ldr	r2, [r7, #4]
 800edfa:	429a      	cmp	r2, r3
 800edfc:	d10b      	bne.n	800ee16 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	2204      	movs	r2, #4
 800ee02:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	69db      	ldr	r3, [r3, #28]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d114      	bne.n	800ee36 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	2201      	movs	r2, #1
 800ee10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee14:	e00f      	b.n	800ee36 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee1a:	687a      	ldr	r2, [r7, #4]
 800ee1c:	429a      	cmp	r2, r3
 800ee1e:	d10a      	bne.n	800ee36 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2208      	movs	r2, #8
 800ee24:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	69db      	ldr	r3, [r3, #28]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d103      	bne.n	800ee36 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	2201      	movs	r2, #1
 800ee32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee36:	68f8      	ldr	r0, [r7, #12]
 800ee38:	f7f9 f816 	bl	8007e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	2200      	movs	r2, #0
 800ee40:	771a      	strb	r2, [r3, #28]
}
 800ee42:	bf00      	nop
 800ee44:	3710      	adds	r7, #16
 800ee46:	46bd      	mov	sp, r7
 800ee48:	bd80      	pop	{r7, pc}

0800ee4a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ee4a:	b580      	push	{r7, lr}
 800ee4c:	b084      	sub	sp, #16
 800ee4e:	af00      	add	r7, sp, #0
 800ee50:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee56:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee5c:	687a      	ldr	r2, [r7, #4]
 800ee5e:	429a      	cmp	r2, r3
 800ee60:	d103      	bne.n	800ee6a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	2201      	movs	r2, #1
 800ee66:	771a      	strb	r2, [r3, #28]
 800ee68:	e019      	b.n	800ee9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee6e:	687a      	ldr	r2, [r7, #4]
 800ee70:	429a      	cmp	r2, r3
 800ee72:	d103      	bne.n	800ee7c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	2202      	movs	r2, #2
 800ee78:	771a      	strb	r2, [r3, #28]
 800ee7a:	e010      	b.n	800ee9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee80:	687a      	ldr	r2, [r7, #4]
 800ee82:	429a      	cmp	r2, r3
 800ee84:	d103      	bne.n	800ee8e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	2204      	movs	r2, #4
 800ee8a:	771a      	strb	r2, [r3, #28]
 800ee8c:	e007      	b.n	800ee9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee92:	687a      	ldr	r2, [r7, #4]
 800ee94:	429a      	cmp	r2, r3
 800ee96:	d102      	bne.n	800ee9e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	2208      	movs	r2, #8
 800ee9c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800ee9e:	68f8      	ldr	r0, [r7, #12]
 800eea0:	f7f8 ff40 	bl	8007d24 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	2200      	movs	r2, #0
 800eea8:	771a      	strb	r2, [r3, #28]
}
 800eeaa:	bf00      	nop
 800eeac:	3710      	adds	r7, #16
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}
	...

0800eeb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800eeb4:	b480      	push	{r7}
 800eeb6:	b085      	sub	sp, #20
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	6078      	str	r0, [r7, #4]
 800eebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	4a4c      	ldr	r2, [pc, #304]	@ (800eff8 <TIM_Base_SetConfig+0x144>)
 800eec8:	4293      	cmp	r3, r2
 800eeca:	d017      	beq.n	800eefc <TIM_Base_SetConfig+0x48>
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eed2:	d013      	beq.n	800eefc <TIM_Base_SetConfig+0x48>
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	4a49      	ldr	r2, [pc, #292]	@ (800effc <TIM_Base_SetConfig+0x148>)
 800eed8:	4293      	cmp	r3, r2
 800eeda:	d00f      	beq.n	800eefc <TIM_Base_SetConfig+0x48>
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	4a48      	ldr	r2, [pc, #288]	@ (800f000 <TIM_Base_SetConfig+0x14c>)
 800eee0:	4293      	cmp	r3, r2
 800eee2:	d00b      	beq.n	800eefc <TIM_Base_SetConfig+0x48>
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	4a47      	ldr	r2, [pc, #284]	@ (800f004 <TIM_Base_SetConfig+0x150>)
 800eee8:	4293      	cmp	r3, r2
 800eeea:	d007      	beq.n	800eefc <TIM_Base_SetConfig+0x48>
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	4a46      	ldr	r2, [pc, #280]	@ (800f008 <TIM_Base_SetConfig+0x154>)
 800eef0:	4293      	cmp	r3, r2
 800eef2:	d003      	beq.n	800eefc <TIM_Base_SetConfig+0x48>
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	4a45      	ldr	r2, [pc, #276]	@ (800f00c <TIM_Base_SetConfig+0x158>)
 800eef8:	4293      	cmp	r3, r2
 800eefa:	d108      	bne.n	800ef0e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ef04:	683b      	ldr	r3, [r7, #0]
 800ef06:	685b      	ldr	r3, [r3, #4]
 800ef08:	68fa      	ldr	r2, [r7, #12]
 800ef0a:	4313      	orrs	r3, r2
 800ef0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	4a39      	ldr	r2, [pc, #228]	@ (800eff8 <TIM_Base_SetConfig+0x144>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	d023      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef1c:	d01f      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	4a36      	ldr	r2, [pc, #216]	@ (800effc <TIM_Base_SetConfig+0x148>)
 800ef22:	4293      	cmp	r3, r2
 800ef24:	d01b      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	4a35      	ldr	r2, [pc, #212]	@ (800f000 <TIM_Base_SetConfig+0x14c>)
 800ef2a:	4293      	cmp	r3, r2
 800ef2c:	d017      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	4a34      	ldr	r2, [pc, #208]	@ (800f004 <TIM_Base_SetConfig+0x150>)
 800ef32:	4293      	cmp	r3, r2
 800ef34:	d013      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	4a33      	ldr	r2, [pc, #204]	@ (800f008 <TIM_Base_SetConfig+0x154>)
 800ef3a:	4293      	cmp	r3, r2
 800ef3c:	d00f      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	4a33      	ldr	r2, [pc, #204]	@ (800f010 <TIM_Base_SetConfig+0x15c>)
 800ef42:	4293      	cmp	r3, r2
 800ef44:	d00b      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	4a32      	ldr	r2, [pc, #200]	@ (800f014 <TIM_Base_SetConfig+0x160>)
 800ef4a:	4293      	cmp	r3, r2
 800ef4c:	d007      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	4a31      	ldr	r2, [pc, #196]	@ (800f018 <TIM_Base_SetConfig+0x164>)
 800ef52:	4293      	cmp	r3, r2
 800ef54:	d003      	beq.n	800ef5e <TIM_Base_SetConfig+0xaa>
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	4a2c      	ldr	r2, [pc, #176]	@ (800f00c <TIM_Base_SetConfig+0x158>)
 800ef5a:	4293      	cmp	r3, r2
 800ef5c:	d108      	bne.n	800ef70 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ef64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	68db      	ldr	r3, [r3, #12]
 800ef6a:	68fa      	ldr	r2, [r7, #12]
 800ef6c:	4313      	orrs	r3, r2
 800ef6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	695b      	ldr	r3, [r3, #20]
 800ef7a:	4313      	orrs	r3, r2
 800ef7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	68fa      	ldr	r2, [r7, #12]
 800ef82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	689a      	ldr	r2, [r3, #8]
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	681a      	ldr	r2, [r3, #0]
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	4a18      	ldr	r2, [pc, #96]	@ (800eff8 <TIM_Base_SetConfig+0x144>)
 800ef98:	4293      	cmp	r3, r2
 800ef9a:	d013      	beq.n	800efc4 <TIM_Base_SetConfig+0x110>
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	4a1a      	ldr	r2, [pc, #104]	@ (800f008 <TIM_Base_SetConfig+0x154>)
 800efa0:	4293      	cmp	r3, r2
 800efa2:	d00f      	beq.n	800efc4 <TIM_Base_SetConfig+0x110>
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	4a1a      	ldr	r2, [pc, #104]	@ (800f010 <TIM_Base_SetConfig+0x15c>)
 800efa8:	4293      	cmp	r3, r2
 800efaa:	d00b      	beq.n	800efc4 <TIM_Base_SetConfig+0x110>
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	4a19      	ldr	r2, [pc, #100]	@ (800f014 <TIM_Base_SetConfig+0x160>)
 800efb0:	4293      	cmp	r3, r2
 800efb2:	d007      	beq.n	800efc4 <TIM_Base_SetConfig+0x110>
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	4a18      	ldr	r2, [pc, #96]	@ (800f018 <TIM_Base_SetConfig+0x164>)
 800efb8:	4293      	cmp	r3, r2
 800efba:	d003      	beq.n	800efc4 <TIM_Base_SetConfig+0x110>
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	4a13      	ldr	r2, [pc, #76]	@ (800f00c <TIM_Base_SetConfig+0x158>)
 800efc0:	4293      	cmp	r3, r2
 800efc2:	d103      	bne.n	800efcc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	691a      	ldr	r2, [r3, #16]
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2201      	movs	r2, #1
 800efd0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	691b      	ldr	r3, [r3, #16]
 800efd6:	f003 0301 	and.w	r3, r3, #1
 800efda:	2b01      	cmp	r3, #1
 800efdc:	d105      	bne.n	800efea <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	691b      	ldr	r3, [r3, #16]
 800efe2:	f023 0201 	bic.w	r2, r3, #1
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	611a      	str	r2, [r3, #16]
  }
}
 800efea:	bf00      	nop
 800efec:	3714      	adds	r7, #20
 800efee:	46bd      	mov	sp, r7
 800eff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff4:	4770      	bx	lr
 800eff6:	bf00      	nop
 800eff8:	40012c00 	.word	0x40012c00
 800effc:	40000400 	.word	0x40000400
 800f000:	40000800 	.word	0x40000800
 800f004:	40000c00 	.word	0x40000c00
 800f008:	40013400 	.word	0x40013400
 800f00c:	40015000 	.word	0x40015000
 800f010:	40014000 	.word	0x40014000
 800f014:	40014400 	.word	0x40014400
 800f018:	40014800 	.word	0x40014800

0800f01c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f01c:	b480      	push	{r7}
 800f01e:	b087      	sub	sp, #28
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
 800f024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	6a1b      	ldr	r3, [r3, #32]
 800f02a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	6a1b      	ldr	r3, [r3, #32]
 800f030:	f023 0201 	bic.w	r2, r3, #1
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	685b      	ldr	r3, [r3, #4]
 800f03c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	699b      	ldr	r3, [r3, #24]
 800f042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f04a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f04e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	f023 0303 	bic.w	r3, r3, #3
 800f056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	68fa      	ldr	r2, [r7, #12]
 800f05e:	4313      	orrs	r3, r2
 800f060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f062:	697b      	ldr	r3, [r7, #20]
 800f064:	f023 0302 	bic.w	r3, r3, #2
 800f068:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	689b      	ldr	r3, [r3, #8]
 800f06e:	697a      	ldr	r2, [r7, #20]
 800f070:	4313      	orrs	r3, r2
 800f072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	4a30      	ldr	r2, [pc, #192]	@ (800f138 <TIM_OC1_SetConfig+0x11c>)
 800f078:	4293      	cmp	r3, r2
 800f07a:	d013      	beq.n	800f0a4 <TIM_OC1_SetConfig+0x88>
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	4a2f      	ldr	r2, [pc, #188]	@ (800f13c <TIM_OC1_SetConfig+0x120>)
 800f080:	4293      	cmp	r3, r2
 800f082:	d00f      	beq.n	800f0a4 <TIM_OC1_SetConfig+0x88>
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	4a2e      	ldr	r2, [pc, #184]	@ (800f140 <TIM_OC1_SetConfig+0x124>)
 800f088:	4293      	cmp	r3, r2
 800f08a:	d00b      	beq.n	800f0a4 <TIM_OC1_SetConfig+0x88>
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	4a2d      	ldr	r2, [pc, #180]	@ (800f144 <TIM_OC1_SetConfig+0x128>)
 800f090:	4293      	cmp	r3, r2
 800f092:	d007      	beq.n	800f0a4 <TIM_OC1_SetConfig+0x88>
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	4a2c      	ldr	r2, [pc, #176]	@ (800f148 <TIM_OC1_SetConfig+0x12c>)
 800f098:	4293      	cmp	r3, r2
 800f09a:	d003      	beq.n	800f0a4 <TIM_OC1_SetConfig+0x88>
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	4a2b      	ldr	r2, [pc, #172]	@ (800f14c <TIM_OC1_SetConfig+0x130>)
 800f0a0:	4293      	cmp	r3, r2
 800f0a2:	d10c      	bne.n	800f0be <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	f023 0308 	bic.w	r3, r3, #8
 800f0aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	68db      	ldr	r3, [r3, #12]
 800f0b0:	697a      	ldr	r2, [r7, #20]
 800f0b2:	4313      	orrs	r3, r2
 800f0b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f0b6:	697b      	ldr	r3, [r7, #20]
 800f0b8:	f023 0304 	bic.w	r3, r3, #4
 800f0bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	4a1d      	ldr	r2, [pc, #116]	@ (800f138 <TIM_OC1_SetConfig+0x11c>)
 800f0c2:	4293      	cmp	r3, r2
 800f0c4:	d013      	beq.n	800f0ee <TIM_OC1_SetConfig+0xd2>
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	4a1c      	ldr	r2, [pc, #112]	@ (800f13c <TIM_OC1_SetConfig+0x120>)
 800f0ca:	4293      	cmp	r3, r2
 800f0cc:	d00f      	beq.n	800f0ee <TIM_OC1_SetConfig+0xd2>
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	4a1b      	ldr	r2, [pc, #108]	@ (800f140 <TIM_OC1_SetConfig+0x124>)
 800f0d2:	4293      	cmp	r3, r2
 800f0d4:	d00b      	beq.n	800f0ee <TIM_OC1_SetConfig+0xd2>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	4a1a      	ldr	r2, [pc, #104]	@ (800f144 <TIM_OC1_SetConfig+0x128>)
 800f0da:	4293      	cmp	r3, r2
 800f0dc:	d007      	beq.n	800f0ee <TIM_OC1_SetConfig+0xd2>
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	4a19      	ldr	r2, [pc, #100]	@ (800f148 <TIM_OC1_SetConfig+0x12c>)
 800f0e2:	4293      	cmp	r3, r2
 800f0e4:	d003      	beq.n	800f0ee <TIM_OC1_SetConfig+0xd2>
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	4a18      	ldr	r2, [pc, #96]	@ (800f14c <TIM_OC1_SetConfig+0x130>)
 800f0ea:	4293      	cmp	r3, r2
 800f0ec:	d111      	bne.n	800f112 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f0ee:	693b      	ldr	r3, [r7, #16]
 800f0f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f0f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f0f6:	693b      	ldr	r3, [r7, #16]
 800f0f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f0fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f0fe:	683b      	ldr	r3, [r7, #0]
 800f100:	695b      	ldr	r3, [r3, #20]
 800f102:	693a      	ldr	r2, [r7, #16]
 800f104:	4313      	orrs	r3, r2
 800f106:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	699b      	ldr	r3, [r3, #24]
 800f10c:	693a      	ldr	r2, [r7, #16]
 800f10e:	4313      	orrs	r3, r2
 800f110:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	693a      	ldr	r2, [r7, #16]
 800f116:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	68fa      	ldr	r2, [r7, #12]
 800f11c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	685a      	ldr	r2, [r3, #4]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	697a      	ldr	r2, [r7, #20]
 800f12a:	621a      	str	r2, [r3, #32]
}
 800f12c:	bf00      	nop
 800f12e:	371c      	adds	r7, #28
 800f130:	46bd      	mov	sp, r7
 800f132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f136:	4770      	bx	lr
 800f138:	40012c00 	.word	0x40012c00
 800f13c:	40013400 	.word	0x40013400
 800f140:	40014000 	.word	0x40014000
 800f144:	40014400 	.word	0x40014400
 800f148:	40014800 	.word	0x40014800
 800f14c:	40015000 	.word	0x40015000

0800f150 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f150:	b480      	push	{r7}
 800f152:	b087      	sub	sp, #28
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
 800f158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	6a1b      	ldr	r3, [r3, #32]
 800f15e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	6a1b      	ldr	r3, [r3, #32]
 800f164:	f023 0210 	bic.w	r2, r3, #16
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	685b      	ldr	r3, [r3, #4]
 800f170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	699b      	ldr	r3, [r3, #24]
 800f176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f17e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f18a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	021b      	lsls	r3, r3, #8
 800f192:	68fa      	ldr	r2, [r7, #12]
 800f194:	4313      	orrs	r3, r2
 800f196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f198:	697b      	ldr	r3, [r7, #20]
 800f19a:	f023 0320 	bic.w	r3, r3, #32
 800f19e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f1a0:	683b      	ldr	r3, [r7, #0]
 800f1a2:	689b      	ldr	r3, [r3, #8]
 800f1a4:	011b      	lsls	r3, r3, #4
 800f1a6:	697a      	ldr	r2, [r7, #20]
 800f1a8:	4313      	orrs	r3, r2
 800f1aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	4a2c      	ldr	r2, [pc, #176]	@ (800f260 <TIM_OC2_SetConfig+0x110>)
 800f1b0:	4293      	cmp	r3, r2
 800f1b2:	d007      	beq.n	800f1c4 <TIM_OC2_SetConfig+0x74>
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	4a2b      	ldr	r2, [pc, #172]	@ (800f264 <TIM_OC2_SetConfig+0x114>)
 800f1b8:	4293      	cmp	r3, r2
 800f1ba:	d003      	beq.n	800f1c4 <TIM_OC2_SetConfig+0x74>
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	4a2a      	ldr	r2, [pc, #168]	@ (800f268 <TIM_OC2_SetConfig+0x118>)
 800f1c0:	4293      	cmp	r3, r2
 800f1c2:	d10d      	bne.n	800f1e0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f1c4:	697b      	ldr	r3, [r7, #20]
 800f1c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f1ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	68db      	ldr	r3, [r3, #12]
 800f1d0:	011b      	lsls	r3, r3, #4
 800f1d2:	697a      	ldr	r2, [r7, #20]
 800f1d4:	4313      	orrs	r3, r2
 800f1d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	4a1f      	ldr	r2, [pc, #124]	@ (800f260 <TIM_OC2_SetConfig+0x110>)
 800f1e4:	4293      	cmp	r3, r2
 800f1e6:	d013      	beq.n	800f210 <TIM_OC2_SetConfig+0xc0>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	4a1e      	ldr	r2, [pc, #120]	@ (800f264 <TIM_OC2_SetConfig+0x114>)
 800f1ec:	4293      	cmp	r3, r2
 800f1ee:	d00f      	beq.n	800f210 <TIM_OC2_SetConfig+0xc0>
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	4a1e      	ldr	r2, [pc, #120]	@ (800f26c <TIM_OC2_SetConfig+0x11c>)
 800f1f4:	4293      	cmp	r3, r2
 800f1f6:	d00b      	beq.n	800f210 <TIM_OC2_SetConfig+0xc0>
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	4a1d      	ldr	r2, [pc, #116]	@ (800f270 <TIM_OC2_SetConfig+0x120>)
 800f1fc:	4293      	cmp	r3, r2
 800f1fe:	d007      	beq.n	800f210 <TIM_OC2_SetConfig+0xc0>
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	4a1c      	ldr	r2, [pc, #112]	@ (800f274 <TIM_OC2_SetConfig+0x124>)
 800f204:	4293      	cmp	r3, r2
 800f206:	d003      	beq.n	800f210 <TIM_OC2_SetConfig+0xc0>
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	4a17      	ldr	r2, [pc, #92]	@ (800f268 <TIM_OC2_SetConfig+0x118>)
 800f20c:	4293      	cmp	r3, r2
 800f20e:	d113      	bne.n	800f238 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f216:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f218:	693b      	ldr	r3, [r7, #16]
 800f21a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f21e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	695b      	ldr	r3, [r3, #20]
 800f224:	009b      	lsls	r3, r3, #2
 800f226:	693a      	ldr	r2, [r7, #16]
 800f228:	4313      	orrs	r3, r2
 800f22a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	699b      	ldr	r3, [r3, #24]
 800f230:	009b      	lsls	r3, r3, #2
 800f232:	693a      	ldr	r2, [r7, #16]
 800f234:	4313      	orrs	r3, r2
 800f236:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	693a      	ldr	r2, [r7, #16]
 800f23c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	68fa      	ldr	r2, [r7, #12]
 800f242:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f244:	683b      	ldr	r3, [r7, #0]
 800f246:	685a      	ldr	r2, [r3, #4]
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	697a      	ldr	r2, [r7, #20]
 800f250:	621a      	str	r2, [r3, #32]
}
 800f252:	bf00      	nop
 800f254:	371c      	adds	r7, #28
 800f256:	46bd      	mov	sp, r7
 800f258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25c:	4770      	bx	lr
 800f25e:	bf00      	nop
 800f260:	40012c00 	.word	0x40012c00
 800f264:	40013400 	.word	0x40013400
 800f268:	40015000 	.word	0x40015000
 800f26c:	40014000 	.word	0x40014000
 800f270:	40014400 	.word	0x40014400
 800f274:	40014800 	.word	0x40014800

0800f278 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f278:	b480      	push	{r7}
 800f27a:	b087      	sub	sp, #28
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
 800f280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	6a1b      	ldr	r3, [r3, #32]
 800f286:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	6a1b      	ldr	r3, [r3, #32]
 800f28c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	685b      	ldr	r3, [r3, #4]
 800f298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	69db      	ldr	r3, [r3, #28]
 800f29e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f2a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	f023 0303 	bic.w	r3, r3, #3
 800f2b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	68fa      	ldr	r2, [r7, #12]
 800f2ba:	4313      	orrs	r3, r2
 800f2bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f2c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f2c6:	683b      	ldr	r3, [r7, #0]
 800f2c8:	689b      	ldr	r3, [r3, #8]
 800f2ca:	021b      	lsls	r3, r3, #8
 800f2cc:	697a      	ldr	r2, [r7, #20]
 800f2ce:	4313      	orrs	r3, r2
 800f2d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	4a2b      	ldr	r2, [pc, #172]	@ (800f384 <TIM_OC3_SetConfig+0x10c>)
 800f2d6:	4293      	cmp	r3, r2
 800f2d8:	d007      	beq.n	800f2ea <TIM_OC3_SetConfig+0x72>
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	4a2a      	ldr	r2, [pc, #168]	@ (800f388 <TIM_OC3_SetConfig+0x110>)
 800f2de:	4293      	cmp	r3, r2
 800f2e0:	d003      	beq.n	800f2ea <TIM_OC3_SetConfig+0x72>
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	4a29      	ldr	r2, [pc, #164]	@ (800f38c <TIM_OC3_SetConfig+0x114>)
 800f2e6:	4293      	cmp	r3, r2
 800f2e8:	d10d      	bne.n	800f306 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f2f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	68db      	ldr	r3, [r3, #12]
 800f2f6:	021b      	lsls	r3, r3, #8
 800f2f8:	697a      	ldr	r2, [r7, #20]
 800f2fa:	4313      	orrs	r3, r2
 800f2fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f2fe:	697b      	ldr	r3, [r7, #20]
 800f300:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f304:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	4a1e      	ldr	r2, [pc, #120]	@ (800f384 <TIM_OC3_SetConfig+0x10c>)
 800f30a:	4293      	cmp	r3, r2
 800f30c:	d013      	beq.n	800f336 <TIM_OC3_SetConfig+0xbe>
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	4a1d      	ldr	r2, [pc, #116]	@ (800f388 <TIM_OC3_SetConfig+0x110>)
 800f312:	4293      	cmp	r3, r2
 800f314:	d00f      	beq.n	800f336 <TIM_OC3_SetConfig+0xbe>
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	4a1d      	ldr	r2, [pc, #116]	@ (800f390 <TIM_OC3_SetConfig+0x118>)
 800f31a:	4293      	cmp	r3, r2
 800f31c:	d00b      	beq.n	800f336 <TIM_OC3_SetConfig+0xbe>
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	4a1c      	ldr	r2, [pc, #112]	@ (800f394 <TIM_OC3_SetConfig+0x11c>)
 800f322:	4293      	cmp	r3, r2
 800f324:	d007      	beq.n	800f336 <TIM_OC3_SetConfig+0xbe>
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	4a1b      	ldr	r2, [pc, #108]	@ (800f398 <TIM_OC3_SetConfig+0x120>)
 800f32a:	4293      	cmp	r3, r2
 800f32c:	d003      	beq.n	800f336 <TIM_OC3_SetConfig+0xbe>
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	4a16      	ldr	r2, [pc, #88]	@ (800f38c <TIM_OC3_SetConfig+0x114>)
 800f332:	4293      	cmp	r3, r2
 800f334:	d113      	bne.n	800f35e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f336:	693b      	ldr	r3, [r7, #16]
 800f338:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f33c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f33e:	693b      	ldr	r3, [r7, #16]
 800f340:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f346:	683b      	ldr	r3, [r7, #0]
 800f348:	695b      	ldr	r3, [r3, #20]
 800f34a:	011b      	lsls	r3, r3, #4
 800f34c:	693a      	ldr	r2, [r7, #16]
 800f34e:	4313      	orrs	r3, r2
 800f350:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f352:	683b      	ldr	r3, [r7, #0]
 800f354:	699b      	ldr	r3, [r3, #24]
 800f356:	011b      	lsls	r3, r3, #4
 800f358:	693a      	ldr	r2, [r7, #16]
 800f35a:	4313      	orrs	r3, r2
 800f35c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	693a      	ldr	r2, [r7, #16]
 800f362:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	68fa      	ldr	r2, [r7, #12]
 800f368:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f36a:	683b      	ldr	r3, [r7, #0]
 800f36c:	685a      	ldr	r2, [r3, #4]
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	697a      	ldr	r2, [r7, #20]
 800f376:	621a      	str	r2, [r3, #32]
}
 800f378:	bf00      	nop
 800f37a:	371c      	adds	r7, #28
 800f37c:	46bd      	mov	sp, r7
 800f37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f382:	4770      	bx	lr
 800f384:	40012c00 	.word	0x40012c00
 800f388:	40013400 	.word	0x40013400
 800f38c:	40015000 	.word	0x40015000
 800f390:	40014000 	.word	0x40014000
 800f394:	40014400 	.word	0x40014400
 800f398:	40014800 	.word	0x40014800

0800f39c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f39c:	b480      	push	{r7}
 800f39e:	b087      	sub	sp, #28
 800f3a0:	af00      	add	r7, sp, #0
 800f3a2:	6078      	str	r0, [r7, #4]
 800f3a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	6a1b      	ldr	r3, [r3, #32]
 800f3aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	6a1b      	ldr	r3, [r3, #32]
 800f3b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	685b      	ldr	r3, [r3, #4]
 800f3bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	69db      	ldr	r3, [r3, #28]
 800f3c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f3ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f3ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f3d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f3d8:	683b      	ldr	r3, [r7, #0]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	021b      	lsls	r3, r3, #8
 800f3de:	68fa      	ldr	r2, [r7, #12]
 800f3e0:	4313      	orrs	r3, r2
 800f3e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f3e4:	697b      	ldr	r3, [r7, #20]
 800f3e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f3ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f3ec:	683b      	ldr	r3, [r7, #0]
 800f3ee:	689b      	ldr	r3, [r3, #8]
 800f3f0:	031b      	lsls	r3, r3, #12
 800f3f2:	697a      	ldr	r2, [r7, #20]
 800f3f4:	4313      	orrs	r3, r2
 800f3f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	4a2c      	ldr	r2, [pc, #176]	@ (800f4ac <TIM_OC4_SetConfig+0x110>)
 800f3fc:	4293      	cmp	r3, r2
 800f3fe:	d007      	beq.n	800f410 <TIM_OC4_SetConfig+0x74>
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	4a2b      	ldr	r2, [pc, #172]	@ (800f4b0 <TIM_OC4_SetConfig+0x114>)
 800f404:	4293      	cmp	r3, r2
 800f406:	d003      	beq.n	800f410 <TIM_OC4_SetConfig+0x74>
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	4a2a      	ldr	r2, [pc, #168]	@ (800f4b4 <TIM_OC4_SetConfig+0x118>)
 800f40c:	4293      	cmp	r3, r2
 800f40e:	d10d      	bne.n	800f42c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800f410:	697b      	ldr	r3, [r7, #20]
 800f412:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	68db      	ldr	r3, [r3, #12]
 800f41c:	031b      	lsls	r3, r3, #12
 800f41e:	697a      	ldr	r2, [r7, #20]
 800f420:	4313      	orrs	r3, r2
 800f422:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800f424:	697b      	ldr	r3, [r7, #20]
 800f426:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f42a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	4a1f      	ldr	r2, [pc, #124]	@ (800f4ac <TIM_OC4_SetConfig+0x110>)
 800f430:	4293      	cmp	r3, r2
 800f432:	d013      	beq.n	800f45c <TIM_OC4_SetConfig+0xc0>
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	4a1e      	ldr	r2, [pc, #120]	@ (800f4b0 <TIM_OC4_SetConfig+0x114>)
 800f438:	4293      	cmp	r3, r2
 800f43a:	d00f      	beq.n	800f45c <TIM_OC4_SetConfig+0xc0>
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	4a1e      	ldr	r2, [pc, #120]	@ (800f4b8 <TIM_OC4_SetConfig+0x11c>)
 800f440:	4293      	cmp	r3, r2
 800f442:	d00b      	beq.n	800f45c <TIM_OC4_SetConfig+0xc0>
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	4a1d      	ldr	r2, [pc, #116]	@ (800f4bc <TIM_OC4_SetConfig+0x120>)
 800f448:	4293      	cmp	r3, r2
 800f44a:	d007      	beq.n	800f45c <TIM_OC4_SetConfig+0xc0>
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	4a1c      	ldr	r2, [pc, #112]	@ (800f4c0 <TIM_OC4_SetConfig+0x124>)
 800f450:	4293      	cmp	r3, r2
 800f452:	d003      	beq.n	800f45c <TIM_OC4_SetConfig+0xc0>
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	4a17      	ldr	r2, [pc, #92]	@ (800f4b4 <TIM_OC4_SetConfig+0x118>)
 800f458:	4293      	cmp	r3, r2
 800f45a:	d113      	bne.n	800f484 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f45c:	693b      	ldr	r3, [r7, #16]
 800f45e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f462:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800f464:	693b      	ldr	r3, [r7, #16]
 800f466:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f46a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f46c:	683b      	ldr	r3, [r7, #0]
 800f46e:	695b      	ldr	r3, [r3, #20]
 800f470:	019b      	lsls	r3, r3, #6
 800f472:	693a      	ldr	r2, [r7, #16]
 800f474:	4313      	orrs	r3, r2
 800f476:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	699b      	ldr	r3, [r3, #24]
 800f47c:	019b      	lsls	r3, r3, #6
 800f47e:	693a      	ldr	r2, [r7, #16]
 800f480:	4313      	orrs	r3, r2
 800f482:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	693a      	ldr	r2, [r7, #16]
 800f488:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	68fa      	ldr	r2, [r7, #12]
 800f48e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f490:	683b      	ldr	r3, [r7, #0]
 800f492:	685a      	ldr	r2, [r3, #4]
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	697a      	ldr	r2, [r7, #20]
 800f49c:	621a      	str	r2, [r3, #32]
}
 800f49e:	bf00      	nop
 800f4a0:	371c      	adds	r7, #28
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a8:	4770      	bx	lr
 800f4aa:	bf00      	nop
 800f4ac:	40012c00 	.word	0x40012c00
 800f4b0:	40013400 	.word	0x40013400
 800f4b4:	40015000 	.word	0x40015000
 800f4b8:	40014000 	.word	0x40014000
 800f4bc:	40014400 	.word	0x40014400
 800f4c0:	40014800 	.word	0x40014800

0800f4c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f4c4:	b480      	push	{r7}
 800f4c6:	b087      	sub	sp, #28
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
 800f4cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	6a1b      	ldr	r3, [r3, #32]
 800f4d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	6a1b      	ldr	r3, [r3, #32]
 800f4d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	685b      	ldr	r3, [r3, #4]
 800f4e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f4ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f4f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	68fa      	ldr	r2, [r7, #12]
 800f4fe:	4313      	orrs	r3, r2
 800f500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f502:	693b      	ldr	r3, [r7, #16]
 800f504:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f508:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f50a:	683b      	ldr	r3, [r7, #0]
 800f50c:	689b      	ldr	r3, [r3, #8]
 800f50e:	041b      	lsls	r3, r3, #16
 800f510:	693a      	ldr	r2, [r7, #16]
 800f512:	4313      	orrs	r3, r2
 800f514:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	4a19      	ldr	r2, [pc, #100]	@ (800f580 <TIM_OC5_SetConfig+0xbc>)
 800f51a:	4293      	cmp	r3, r2
 800f51c:	d013      	beq.n	800f546 <TIM_OC5_SetConfig+0x82>
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	4a18      	ldr	r2, [pc, #96]	@ (800f584 <TIM_OC5_SetConfig+0xc0>)
 800f522:	4293      	cmp	r3, r2
 800f524:	d00f      	beq.n	800f546 <TIM_OC5_SetConfig+0x82>
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	4a17      	ldr	r2, [pc, #92]	@ (800f588 <TIM_OC5_SetConfig+0xc4>)
 800f52a:	4293      	cmp	r3, r2
 800f52c:	d00b      	beq.n	800f546 <TIM_OC5_SetConfig+0x82>
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	4a16      	ldr	r2, [pc, #88]	@ (800f58c <TIM_OC5_SetConfig+0xc8>)
 800f532:	4293      	cmp	r3, r2
 800f534:	d007      	beq.n	800f546 <TIM_OC5_SetConfig+0x82>
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	4a15      	ldr	r2, [pc, #84]	@ (800f590 <TIM_OC5_SetConfig+0xcc>)
 800f53a:	4293      	cmp	r3, r2
 800f53c:	d003      	beq.n	800f546 <TIM_OC5_SetConfig+0x82>
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	4a14      	ldr	r2, [pc, #80]	@ (800f594 <TIM_OC5_SetConfig+0xd0>)
 800f542:	4293      	cmp	r3, r2
 800f544:	d109      	bne.n	800f55a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f546:	697b      	ldr	r3, [r7, #20]
 800f548:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f54c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f54e:	683b      	ldr	r3, [r7, #0]
 800f550:	695b      	ldr	r3, [r3, #20]
 800f552:	021b      	lsls	r3, r3, #8
 800f554:	697a      	ldr	r2, [r7, #20]
 800f556:	4313      	orrs	r3, r2
 800f558:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	697a      	ldr	r2, [r7, #20]
 800f55e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	68fa      	ldr	r2, [r7, #12]
 800f564:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f566:	683b      	ldr	r3, [r7, #0]
 800f568:	685a      	ldr	r2, [r3, #4]
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	693a      	ldr	r2, [r7, #16]
 800f572:	621a      	str	r2, [r3, #32]
}
 800f574:	bf00      	nop
 800f576:	371c      	adds	r7, #28
 800f578:	46bd      	mov	sp, r7
 800f57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57e:	4770      	bx	lr
 800f580:	40012c00 	.word	0x40012c00
 800f584:	40013400 	.word	0x40013400
 800f588:	40014000 	.word	0x40014000
 800f58c:	40014400 	.word	0x40014400
 800f590:	40014800 	.word	0x40014800
 800f594:	40015000 	.word	0x40015000

0800f598 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f598:	b480      	push	{r7}
 800f59a:	b087      	sub	sp, #28
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	6a1b      	ldr	r3, [r3, #32]
 800f5a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	6a1b      	ldr	r3, [r3, #32]
 800f5ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	685b      	ldr	r3, [r3, #4]
 800f5b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f5be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f5c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f5ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	021b      	lsls	r3, r3, #8
 800f5d2:	68fa      	ldr	r2, [r7, #12]
 800f5d4:	4313      	orrs	r3, r2
 800f5d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f5d8:	693b      	ldr	r3, [r7, #16]
 800f5da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f5de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	689b      	ldr	r3, [r3, #8]
 800f5e4:	051b      	lsls	r3, r3, #20
 800f5e6:	693a      	ldr	r2, [r7, #16]
 800f5e8:	4313      	orrs	r3, r2
 800f5ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	4a1a      	ldr	r2, [pc, #104]	@ (800f658 <TIM_OC6_SetConfig+0xc0>)
 800f5f0:	4293      	cmp	r3, r2
 800f5f2:	d013      	beq.n	800f61c <TIM_OC6_SetConfig+0x84>
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	4a19      	ldr	r2, [pc, #100]	@ (800f65c <TIM_OC6_SetConfig+0xc4>)
 800f5f8:	4293      	cmp	r3, r2
 800f5fa:	d00f      	beq.n	800f61c <TIM_OC6_SetConfig+0x84>
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	4a18      	ldr	r2, [pc, #96]	@ (800f660 <TIM_OC6_SetConfig+0xc8>)
 800f600:	4293      	cmp	r3, r2
 800f602:	d00b      	beq.n	800f61c <TIM_OC6_SetConfig+0x84>
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	4a17      	ldr	r2, [pc, #92]	@ (800f664 <TIM_OC6_SetConfig+0xcc>)
 800f608:	4293      	cmp	r3, r2
 800f60a:	d007      	beq.n	800f61c <TIM_OC6_SetConfig+0x84>
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	4a16      	ldr	r2, [pc, #88]	@ (800f668 <TIM_OC6_SetConfig+0xd0>)
 800f610:	4293      	cmp	r3, r2
 800f612:	d003      	beq.n	800f61c <TIM_OC6_SetConfig+0x84>
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	4a15      	ldr	r2, [pc, #84]	@ (800f66c <TIM_OC6_SetConfig+0xd4>)
 800f618:	4293      	cmp	r3, r2
 800f61a:	d109      	bne.n	800f630 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f61c:	697b      	ldr	r3, [r7, #20]
 800f61e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f622:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f624:	683b      	ldr	r3, [r7, #0]
 800f626:	695b      	ldr	r3, [r3, #20]
 800f628:	029b      	lsls	r3, r3, #10
 800f62a:	697a      	ldr	r2, [r7, #20]
 800f62c:	4313      	orrs	r3, r2
 800f62e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	697a      	ldr	r2, [r7, #20]
 800f634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	68fa      	ldr	r2, [r7, #12]
 800f63a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	685a      	ldr	r2, [r3, #4]
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	693a      	ldr	r2, [r7, #16]
 800f648:	621a      	str	r2, [r3, #32]
}
 800f64a:	bf00      	nop
 800f64c:	371c      	adds	r7, #28
 800f64e:	46bd      	mov	sp, r7
 800f650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f654:	4770      	bx	lr
 800f656:	bf00      	nop
 800f658:	40012c00 	.word	0x40012c00
 800f65c:	40013400 	.word	0x40013400
 800f660:	40014000 	.word	0x40014000
 800f664:	40014400 	.word	0x40014400
 800f668:	40014800 	.word	0x40014800
 800f66c:	40015000 	.word	0x40015000

0800f670 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f670:	b480      	push	{r7}
 800f672:	b087      	sub	sp, #28
 800f674:	af00      	add	r7, sp, #0
 800f676:	60f8      	str	r0, [r7, #12]
 800f678:	60b9      	str	r1, [r7, #8]
 800f67a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	6a1b      	ldr	r3, [r3, #32]
 800f680:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	6a1b      	ldr	r3, [r3, #32]
 800f686:	f023 0201 	bic.w	r2, r3, #1
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	699b      	ldr	r3, [r3, #24]
 800f692:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f694:	693b      	ldr	r3, [r7, #16]
 800f696:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f69a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	011b      	lsls	r3, r3, #4
 800f6a0:	693a      	ldr	r2, [r7, #16]
 800f6a2:	4313      	orrs	r3, r2
 800f6a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f6a6:	697b      	ldr	r3, [r7, #20]
 800f6a8:	f023 030a 	bic.w	r3, r3, #10
 800f6ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f6ae:	697a      	ldr	r2, [r7, #20]
 800f6b0:	68bb      	ldr	r3, [r7, #8]
 800f6b2:	4313      	orrs	r3, r2
 800f6b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	693a      	ldr	r2, [r7, #16]
 800f6ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	697a      	ldr	r2, [r7, #20]
 800f6c0:	621a      	str	r2, [r3, #32]
}
 800f6c2:	bf00      	nop
 800f6c4:	371c      	adds	r7, #28
 800f6c6:	46bd      	mov	sp, r7
 800f6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6cc:	4770      	bx	lr

0800f6ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f6ce:	b480      	push	{r7}
 800f6d0:	b087      	sub	sp, #28
 800f6d2:	af00      	add	r7, sp, #0
 800f6d4:	60f8      	str	r0, [r7, #12]
 800f6d6:	60b9      	str	r1, [r7, #8]
 800f6d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	6a1b      	ldr	r3, [r3, #32]
 800f6de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	6a1b      	ldr	r3, [r3, #32]
 800f6e4:	f023 0210 	bic.w	r2, r3, #16
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	699b      	ldr	r3, [r3, #24]
 800f6f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f6f2:	693b      	ldr	r3, [r7, #16]
 800f6f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f6f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	031b      	lsls	r3, r3, #12
 800f6fe:	693a      	ldr	r2, [r7, #16]
 800f700:	4313      	orrs	r3, r2
 800f702:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f704:	697b      	ldr	r3, [r7, #20]
 800f706:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f70a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f70c:	68bb      	ldr	r3, [r7, #8]
 800f70e:	011b      	lsls	r3, r3, #4
 800f710:	697a      	ldr	r2, [r7, #20]
 800f712:	4313      	orrs	r3, r2
 800f714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	693a      	ldr	r2, [r7, #16]
 800f71a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	697a      	ldr	r2, [r7, #20]
 800f720:	621a      	str	r2, [r3, #32]
}
 800f722:	bf00      	nop
 800f724:	371c      	adds	r7, #28
 800f726:	46bd      	mov	sp, r7
 800f728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f72c:	4770      	bx	lr

0800f72e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f72e:	b480      	push	{r7}
 800f730:	b085      	sub	sp, #20
 800f732:	af00      	add	r7, sp, #0
 800f734:	6078      	str	r0, [r7, #4]
 800f736:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	689b      	ldr	r3, [r3, #8]
 800f73c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f744:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f748:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f74a:	683a      	ldr	r2, [r7, #0]
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	4313      	orrs	r3, r2
 800f750:	f043 0307 	orr.w	r3, r3, #7
 800f754:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	68fa      	ldr	r2, [r7, #12]
 800f75a:	609a      	str	r2, [r3, #8]
}
 800f75c:	bf00      	nop
 800f75e:	3714      	adds	r7, #20
 800f760:	46bd      	mov	sp, r7
 800f762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f766:	4770      	bx	lr

0800f768 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f768:	b480      	push	{r7}
 800f76a:	b087      	sub	sp, #28
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	60f8      	str	r0, [r7, #12]
 800f770:	60b9      	str	r1, [r7, #8]
 800f772:	607a      	str	r2, [r7, #4]
 800f774:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	689b      	ldr	r3, [r3, #8]
 800f77a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f782:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f784:	683b      	ldr	r3, [r7, #0]
 800f786:	021a      	lsls	r2, r3, #8
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	431a      	orrs	r2, r3
 800f78c:	68bb      	ldr	r3, [r7, #8]
 800f78e:	4313      	orrs	r3, r2
 800f790:	697a      	ldr	r2, [r7, #20]
 800f792:	4313      	orrs	r3, r2
 800f794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	697a      	ldr	r2, [r7, #20]
 800f79a:	609a      	str	r2, [r3, #8]
}
 800f79c:	bf00      	nop
 800f79e:	371c      	adds	r7, #28
 800f7a0:	46bd      	mov	sp, r7
 800f7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a6:	4770      	bx	lr

0800f7a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f7a8:	b480      	push	{r7}
 800f7aa:	b087      	sub	sp, #28
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	60f8      	str	r0, [r7, #12]
 800f7b0:	60b9      	str	r1, [r7, #8]
 800f7b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f7b4:	68bb      	ldr	r3, [r7, #8]
 800f7b6:	f003 031f 	and.w	r3, r3, #31
 800f7ba:	2201      	movs	r2, #1
 800f7bc:	fa02 f303 	lsl.w	r3, r2, r3
 800f7c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	6a1a      	ldr	r2, [r3, #32]
 800f7c6:	697b      	ldr	r3, [r7, #20]
 800f7c8:	43db      	mvns	r3, r3
 800f7ca:	401a      	ands	r2, r3
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	6a1a      	ldr	r2, [r3, #32]
 800f7d4:	68bb      	ldr	r3, [r7, #8]
 800f7d6:	f003 031f 	and.w	r3, r3, #31
 800f7da:	6879      	ldr	r1, [r7, #4]
 800f7dc:	fa01 f303 	lsl.w	r3, r1, r3
 800f7e0:	431a      	orrs	r2, r3
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	621a      	str	r2, [r3, #32]
}
 800f7e6:	bf00      	nop
 800f7e8:	371c      	adds	r7, #28
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f0:	4770      	bx	lr
	...

0800f7f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f7f4:	b480      	push	{r7}
 800f7f6:	b085      	sub	sp, #20
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
 800f7fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f804:	2b01      	cmp	r3, #1
 800f806:	d101      	bne.n	800f80c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f808:	2302      	movs	r3, #2
 800f80a:	e074      	b.n	800f8f6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	2201      	movs	r2, #1
 800f810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	2202      	movs	r2, #2
 800f818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	685b      	ldr	r3, [r3, #4]
 800f822:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	689b      	ldr	r3, [r3, #8]
 800f82a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	4a34      	ldr	r2, [pc, #208]	@ (800f904 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f832:	4293      	cmp	r3, r2
 800f834:	d009      	beq.n	800f84a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	4a33      	ldr	r2, [pc, #204]	@ (800f908 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f83c:	4293      	cmp	r3, r2
 800f83e:	d004      	beq.n	800f84a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	4a31      	ldr	r2, [pc, #196]	@ (800f90c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f846:	4293      	cmp	r3, r2
 800f848:	d108      	bne.n	800f85c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f850:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	685b      	ldr	r3, [r3, #4]
 800f856:	68fa      	ldr	r2, [r7, #12]
 800f858:	4313      	orrs	r3, r2
 800f85a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800f862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f866:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	68fa      	ldr	r2, [r7, #12]
 800f86e:	4313      	orrs	r3, r2
 800f870:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	68fa      	ldr	r2, [r7, #12]
 800f878:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	4a21      	ldr	r2, [pc, #132]	@ (800f904 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f880:	4293      	cmp	r3, r2
 800f882:	d022      	beq.n	800f8ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f88c:	d01d      	beq.n	800f8ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	4a1f      	ldr	r2, [pc, #124]	@ (800f910 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800f894:	4293      	cmp	r3, r2
 800f896:	d018      	beq.n	800f8ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	4a1d      	ldr	r2, [pc, #116]	@ (800f914 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800f89e:	4293      	cmp	r3, r2
 800f8a0:	d013      	beq.n	800f8ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	4a1c      	ldr	r2, [pc, #112]	@ (800f918 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800f8a8:	4293      	cmp	r3, r2
 800f8aa:	d00e      	beq.n	800f8ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	4a15      	ldr	r2, [pc, #84]	@ (800f908 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f8b2:	4293      	cmp	r3, r2
 800f8b4:	d009      	beq.n	800f8ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	4a18      	ldr	r2, [pc, #96]	@ (800f91c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800f8bc:	4293      	cmp	r3, r2
 800f8be:	d004      	beq.n	800f8ca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	4a11      	ldr	r2, [pc, #68]	@ (800f90c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f8c6:	4293      	cmp	r3, r2
 800f8c8:	d10c      	bne.n	800f8e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f8ca:	68bb      	ldr	r3, [r7, #8]
 800f8cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f8d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	689b      	ldr	r3, [r3, #8]
 800f8d6:	68ba      	ldr	r2, [r7, #8]
 800f8d8:	4313      	orrs	r3, r2
 800f8da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	68ba      	ldr	r2, [r7, #8]
 800f8e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	2201      	movs	r2, #1
 800f8e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	2200      	movs	r2, #0
 800f8f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f8f4:	2300      	movs	r3, #0
}
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	3714      	adds	r7, #20
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f900:	4770      	bx	lr
 800f902:	bf00      	nop
 800f904:	40012c00 	.word	0x40012c00
 800f908:	40013400 	.word	0x40013400
 800f90c:	40015000 	.word	0x40015000
 800f910:	40000400 	.word	0x40000400
 800f914:	40000800 	.word	0x40000800
 800f918:	40000c00 	.word	0x40000c00
 800f91c:	40014000 	.word	0x40014000

0800f920 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f920:	b480      	push	{r7}
 800f922:	b085      	sub	sp, #20
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
 800f928:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f92a:	2300      	movs	r3, #0
 800f92c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f934:	2b01      	cmp	r3, #1
 800f936:	d101      	bne.n	800f93c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f938:	2302      	movs	r3, #2
 800f93a:	e078      	b.n	800fa2e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	2201      	movs	r2, #1
 800f940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f94a:	683b      	ldr	r3, [r7, #0]
 800f94c:	68db      	ldr	r3, [r3, #12]
 800f94e:	4313      	orrs	r3, r2
 800f950:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f958:	683b      	ldr	r3, [r7, #0]
 800f95a:	689b      	ldr	r3, [r3, #8]
 800f95c:	4313      	orrs	r3, r2
 800f95e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	685b      	ldr	r3, [r3, #4]
 800f96a:	4313      	orrs	r3, r2
 800f96c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f974:	683b      	ldr	r3, [r7, #0]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	4313      	orrs	r3, r2
 800f97a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f982:	683b      	ldr	r3, [r7, #0]
 800f984:	691b      	ldr	r3, [r3, #16]
 800f986:	4313      	orrs	r3, r2
 800f988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	695b      	ldr	r3, [r3, #20]
 800f994:	4313      	orrs	r3, r2
 800f996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9a2:	4313      	orrs	r3, r2
 800f9a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f9ac:	683b      	ldr	r3, [r7, #0]
 800f9ae:	699b      	ldr	r3, [r3, #24]
 800f9b0:	041b      	lsls	r3, r3, #16
 800f9b2:	4313      	orrs	r3, r2
 800f9b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	69db      	ldr	r3, [r3, #28]
 800f9c0:	4313      	orrs	r3, r2
 800f9c2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	4a1c      	ldr	r2, [pc, #112]	@ (800fa3c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800f9ca:	4293      	cmp	r3, r2
 800f9cc:	d009      	beq.n	800f9e2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	4a1b      	ldr	r2, [pc, #108]	@ (800fa40 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800f9d4:	4293      	cmp	r3, r2
 800f9d6:	d004      	beq.n	800f9e2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	4a19      	ldr	r2, [pc, #100]	@ (800fa44 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800f9de:	4293      	cmp	r3, r2
 800f9e0:	d11c      	bne.n	800fa1c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f9e8:	683b      	ldr	r3, [r7, #0]
 800f9ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9ec:	051b      	lsls	r3, r3, #20
 800f9ee:	4313      	orrs	r3, r2
 800f9f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	6a1b      	ldr	r3, [r3, #32]
 800f9fc:	4313      	orrs	r3, r2
 800f9fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa0a:	4313      	orrs	r3, r2
 800fa0c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa18:	4313      	orrs	r3, r2
 800fa1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	68fa      	ldr	r2, [r7, #12]
 800fa22:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2200      	movs	r2, #0
 800fa28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fa2c:	2300      	movs	r3, #0
}
 800fa2e:	4618      	mov	r0, r3
 800fa30:	3714      	adds	r7, #20
 800fa32:	46bd      	mov	sp, r7
 800fa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa38:	4770      	bx	lr
 800fa3a:	bf00      	nop
 800fa3c:	40012c00 	.word	0x40012c00
 800fa40:	40013400 	.word	0x40013400
 800fa44:	40015000 	.word	0x40015000

0800fa48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fa48:	b480      	push	{r7}
 800fa4a:	b083      	sub	sp, #12
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fa50:	bf00      	nop
 800fa52:	370c      	adds	r7, #12
 800fa54:	46bd      	mov	sp, r7
 800fa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5a:	4770      	bx	lr

0800fa5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fa5c:	b480      	push	{r7}
 800fa5e:	b083      	sub	sp, #12
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fa64:	bf00      	nop
 800fa66:	370c      	adds	r7, #12
 800fa68:	46bd      	mov	sp, r7
 800fa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa6e:	4770      	bx	lr

0800fa70 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fa70:	b480      	push	{r7}
 800fa72:	b083      	sub	sp, #12
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fa78:	bf00      	nop
 800fa7a:	370c      	adds	r7, #12
 800fa7c:	46bd      	mov	sp, r7
 800fa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa82:	4770      	bx	lr

0800fa84 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800fa84:	b480      	push	{r7}
 800fa86:	b083      	sub	sp, #12
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800fa8c:	bf00      	nop
 800fa8e:	370c      	adds	r7, #12
 800fa90:	46bd      	mov	sp, r7
 800fa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa96:	4770      	bx	lr

0800fa98 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800fa98:	b480      	push	{r7}
 800fa9a:	b083      	sub	sp, #12
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800faa0:	bf00      	nop
 800faa2:	370c      	adds	r7, #12
 800faa4:	46bd      	mov	sp, r7
 800faa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faaa:	4770      	bx	lr

0800faac <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800faac:	b480      	push	{r7}
 800faae:	b083      	sub	sp, #12
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800fab4:	bf00      	nop
 800fab6:	370c      	adds	r7, #12
 800fab8:	46bd      	mov	sp, r7
 800faba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fabe:	4770      	bx	lr

0800fac0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800fac0:	b480      	push	{r7}
 800fac2:	b083      	sub	sp, #12
 800fac4:	af00      	add	r7, sp, #0
 800fac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800fac8:	bf00      	nop
 800faca:	370c      	adds	r7, #12
 800facc:	46bd      	mov	sp, r7
 800face:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad2:	4770      	bx	lr

0800fad4 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b082      	sub	sp, #8
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d101      	bne.n	800fae6 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800fae2:	2301      	movs	r3, #1
 800fae4:	e04a      	b.n	800fb7c <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800faec:	2b00      	cmp	r3, #0
 800faee:	d106      	bne.n	800fafe <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	2200      	movs	r2, #0
 800faf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800faf8:	6878      	ldr	r0, [r7, #4]
 800fafa:	f7f9 fdb3 	bl	8009664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2224      	movs	r2, #36	@ 0x24
 800fb02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	681a      	ldr	r2, [r3, #0]
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	f022 0201 	bic.w	r2, r2, #1
 800fb14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d002      	beq.n	800fb24 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fb1e:	6878      	ldr	r0, [r7, #4]
 800fb20:	f001 f8a2 	bl	8010c68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fb24:	6878      	ldr	r0, [r7, #4]
 800fb26:	f000 fda3 	bl	8010670 <UART_SetConfig>
 800fb2a:	4603      	mov	r3, r0
 800fb2c:	2b01      	cmp	r3, #1
 800fb2e:	d101      	bne.n	800fb34 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800fb30:	2301      	movs	r3, #1
 800fb32:	e023      	b.n	800fb7c <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	685a      	ldr	r2, [r3, #4]
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fb42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	689a      	ldr	r2, [r3, #8]
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800fb52:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	689a      	ldr	r2, [r3, #8]
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	f042 0208 	orr.w	r2, r2, #8
 800fb62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	681a      	ldr	r2, [r3, #0]
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	f042 0201 	orr.w	r2, r2, #1
 800fb72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fb74:	6878      	ldr	r0, [r7, #4]
 800fb76:	f001 f919 	bl	8010dac <UART_CheckIdleState>
 800fb7a:	4603      	mov	r3, r0
}
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	3708      	adds	r7, #8
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}

0800fb84 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fb84:	b580      	push	{r7, lr}
 800fb86:	b08a      	sub	sp, #40	@ 0x28
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	60f8      	str	r0, [r7, #12]
 800fb8c:	60b9      	str	r1, [r7, #8]
 800fb8e:	4613      	mov	r3, r2
 800fb90:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fb98:	2b20      	cmp	r3, #32
 800fb9a:	d167      	bne.n	800fc6c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800fb9c:	68bb      	ldr	r3, [r7, #8]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d002      	beq.n	800fba8 <HAL_UART_Transmit_DMA+0x24>
 800fba2:	88fb      	ldrh	r3, [r7, #6]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d101      	bne.n	800fbac <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800fba8:	2301      	movs	r3, #1
 800fbaa:	e060      	b.n	800fc6e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	68ba      	ldr	r2, [r7, #8]
 800fbb0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	88fa      	ldrh	r2, [r7, #6]
 800fbb6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	88fa      	ldrh	r2, [r7, #6]
 800fbbe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	2200      	movs	r2, #0
 800fbc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	2221      	movs	r2, #33	@ 0x21
 800fbce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d028      	beq.n	800fc2c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fbde:	4a26      	ldr	r2, [pc, #152]	@ (800fc78 <HAL_UART_Transmit_DMA+0xf4>)
 800fbe0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fbe6:	4a25      	ldr	r2, [pc, #148]	@ (800fc7c <HAL_UART_Transmit_DMA+0xf8>)
 800fbe8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fbee:	4a24      	ldr	r2, [pc, #144]	@ (800fc80 <HAL_UART_Transmit_DMA+0xfc>)
 800fbf0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc02:	4619      	mov	r1, r3
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	3328      	adds	r3, #40	@ 0x28
 800fc0a:	461a      	mov	r2, r3
 800fc0c:	88fb      	ldrh	r3, [r7, #6]
 800fc0e:	f7fc f821 	bl	800bc54 <HAL_DMA_Start_IT>
 800fc12:	4603      	mov	r3, r0
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d009      	beq.n	800fc2c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	2210      	movs	r2, #16
 800fc1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	2220      	movs	r2, #32
 800fc24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800fc28:	2301      	movs	r3, #1
 800fc2a:	e020      	b.n	800fc6e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	2240      	movs	r2, #64	@ 0x40
 800fc32:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fc34:	68fb      	ldr	r3, [r7, #12]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	3308      	adds	r3, #8
 800fc3a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc3c:	697b      	ldr	r3, [r7, #20]
 800fc3e:	e853 3f00 	ldrex	r3, [r3]
 800fc42:	613b      	str	r3, [r7, #16]
   return(result);
 800fc44:	693b      	ldr	r3, [r7, #16]
 800fc46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc4a:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	3308      	adds	r3, #8
 800fc52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fc54:	623a      	str	r2, [r7, #32]
 800fc56:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc58:	69f9      	ldr	r1, [r7, #28]
 800fc5a:	6a3a      	ldr	r2, [r7, #32]
 800fc5c:	e841 2300 	strex	r3, r2, [r1]
 800fc60:	61bb      	str	r3, [r7, #24]
   return(result);
 800fc62:	69bb      	ldr	r3, [r7, #24]
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d1e5      	bne.n	800fc34 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800fc68:	2300      	movs	r3, #0
 800fc6a:	e000      	b.n	800fc6e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800fc6c:	2302      	movs	r3, #2
  }
}
 800fc6e:	4618      	mov	r0, r3
 800fc70:	3728      	adds	r7, #40	@ 0x28
 800fc72:	46bd      	mov	sp, r7
 800fc74:	bd80      	pop	{r7, pc}
 800fc76:	bf00      	nop
 800fc78:	08011277 	.word	0x08011277
 800fc7c:	08011311 	.word	0x08011311
 800fc80:	08011497 	.word	0x08011497

0800fc84 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b08a      	sub	sp, #40	@ 0x28
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	60f8      	str	r0, [r7, #12]
 800fc8c:	60b9      	str	r1, [r7, #8]
 800fc8e:	4613      	mov	r3, r2
 800fc90:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fc98:	2b20      	cmp	r3, #32
 800fc9a:	d137      	bne.n	800fd0c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800fc9c:	68bb      	ldr	r3, [r7, #8]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d002      	beq.n	800fca8 <HAL_UART_Receive_DMA+0x24>
 800fca2:	88fb      	ldrh	r3, [r7, #6]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d101      	bne.n	800fcac <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800fca8:	2301      	movs	r3, #1
 800fcaa:	e030      	b.n	800fd0e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	2200      	movs	r2, #0
 800fcb0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	4a18      	ldr	r2, [pc, #96]	@ (800fd18 <HAL_UART_Receive_DMA+0x94>)
 800fcb8:	4293      	cmp	r3, r2
 800fcba:	d01f      	beq.n	800fcfc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	685b      	ldr	r3, [r3, #4]
 800fcc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d018      	beq.n	800fcfc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	e853 3f00 	ldrex	r3, [r3]
 800fcd6:	613b      	str	r3, [r7, #16]
   return(result);
 800fcd8:	693b      	ldr	r3, [r7, #16]
 800fcda:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fcde:	627b      	str	r3, [r7, #36]	@ 0x24
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	461a      	mov	r2, r3
 800fce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fce8:	623b      	str	r3, [r7, #32]
 800fcea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcec:	69f9      	ldr	r1, [r7, #28]
 800fcee:	6a3a      	ldr	r2, [r7, #32]
 800fcf0:	e841 2300 	strex	r3, r2, [r1]
 800fcf4:	61bb      	str	r3, [r7, #24]
   return(result);
 800fcf6:	69bb      	ldr	r3, [r7, #24]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d1e6      	bne.n	800fcca <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800fcfc:	88fb      	ldrh	r3, [r7, #6]
 800fcfe:	461a      	mov	r2, r3
 800fd00:	68b9      	ldr	r1, [r7, #8]
 800fd02:	68f8      	ldr	r0, [r7, #12]
 800fd04:	f001 f96a 	bl	8010fdc <UART_Start_Receive_DMA>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	e000      	b.n	800fd0e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800fd0c:	2302      	movs	r3, #2
  }
}
 800fd0e:	4618      	mov	r0, r3
 800fd10:	3728      	adds	r7, #40	@ 0x28
 800fd12:	46bd      	mov	sp, r7
 800fd14:	bd80      	pop	{r7, pc}
 800fd16:	bf00      	nop
 800fd18:	40008000 	.word	0x40008000

0800fd1c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b090      	sub	sp, #64	@ 0x40
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fd2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fd32:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	689b      	ldr	r3, [r3, #8]
 800fd3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd3e:	2b80      	cmp	r3, #128	@ 0x80
 800fd40:	d139      	bne.n	800fdb6 <HAL_UART_DMAStop+0x9a>
 800fd42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd44:	2b21      	cmp	r3, #33	@ 0x21
 800fd46:	d136      	bne.n	800fdb6 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	3308      	adds	r3, #8
 800fd4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd50:	6a3b      	ldr	r3, [r7, #32]
 800fd52:	e853 3f00 	ldrex	r3, [r3]
 800fd56:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd58:	69fb      	ldr	r3, [r7, #28]
 800fd5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fd5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	3308      	adds	r3, #8
 800fd66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fd68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fd6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd70:	e841 2300 	strex	r3, r2, [r1]
 800fd74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d1e5      	bne.n	800fd48 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d015      	beq.n	800fdb0 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd88:	4618      	mov	r0, r3
 800fd8a:	f7fb ffde 	bl	800bd4a <HAL_DMA_Abort>
 800fd8e:	4603      	mov	r3, r0
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d00d      	beq.n	800fdb0 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd98:	4618      	mov	r0, r3
 800fd9a:	f7fc f945 	bl	800c028 <HAL_DMA_GetError>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	2b20      	cmp	r3, #32
 800fda2:	d105      	bne.n	800fdb0 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	2210      	movs	r2, #16
 800fda8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800fdac:	2303      	movs	r3, #3
 800fdae:	e047      	b.n	800fe40 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800fdb0:	6878      	ldr	r0, [r7, #4]
 800fdb2:	f001 f9b9 	bl	8011128 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	689b      	ldr	r3, [r3, #8]
 800fdbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdc0:	2b40      	cmp	r3, #64	@ 0x40
 800fdc2:	d13c      	bne.n	800fe3e <HAL_UART_DMAStop+0x122>
 800fdc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdc6:	2b22      	cmp	r3, #34	@ 0x22
 800fdc8:	d139      	bne.n	800fe3e <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	3308      	adds	r3, #8
 800fdd0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	e853 3f00 	ldrex	r3, [r3]
 800fdd8:	60bb      	str	r3, [r7, #8]
   return(result);
 800fdda:	68bb      	ldr	r3, [r7, #8]
 800fddc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fde0:	633b      	str	r3, [r7, #48]	@ 0x30
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	3308      	adds	r3, #8
 800fde8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fdea:	61ba      	str	r2, [r7, #24]
 800fdec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdee:	6979      	ldr	r1, [r7, #20]
 800fdf0:	69ba      	ldr	r2, [r7, #24]
 800fdf2:	e841 2300 	strex	r3, r2, [r1]
 800fdf6:	613b      	str	r3, [r7, #16]
   return(result);
 800fdf8:	693b      	ldr	r3, [r7, #16]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d1e5      	bne.n	800fdca <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d017      	beq.n	800fe38 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe0e:	4618      	mov	r0, r3
 800fe10:	f7fb ff9b 	bl	800bd4a <HAL_DMA_Abort>
 800fe14:	4603      	mov	r3, r0
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d00e      	beq.n	800fe38 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe20:	4618      	mov	r0, r3
 800fe22:	f7fc f901 	bl	800c028 <HAL_DMA_GetError>
 800fe26:	4603      	mov	r3, r0
 800fe28:	2b20      	cmp	r3, #32
 800fe2a:	d105      	bne.n	800fe38 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	2210      	movs	r2, #16
 800fe30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800fe34:	2303      	movs	r3, #3
 800fe36:	e003      	b.n	800fe40 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800fe38:	6878      	ldr	r0, [r7, #4]
 800fe3a:	f001 f9b6 	bl	80111aa <UART_EndRxTransfer>
  }

  return HAL_OK;
 800fe3e:	2300      	movs	r3, #0
}
 800fe40:	4618      	mov	r0, r3
 800fe42:	3740      	adds	r7, #64	@ 0x40
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd80      	pop	{r7, pc}

0800fe48 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b0ba      	sub	sp, #232	@ 0xe8
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	69db      	ldr	r3, [r3, #28]
 800fe56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	689b      	ldr	r3, [r3, #8]
 800fe6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fe6e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fe72:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fe76:	4013      	ands	r3, r2
 800fe78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fe7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d11b      	bne.n	800febc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fe84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe88:	f003 0320 	and.w	r3, r3, #32
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d015      	beq.n	800febc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fe90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fe94:	f003 0320 	and.w	r3, r3, #32
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d105      	bne.n	800fea8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fe9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d009      	beq.n	800febc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800feac:	2b00      	cmp	r3, #0
 800feae:	f000 8300 	beq.w	80104b2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800feb6:	6878      	ldr	r0, [r7, #4]
 800feb8:	4798      	blx	r3
      }
      return;
 800feba:	e2fa      	b.n	80104b2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800febc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	f000 8123 	beq.w	801010c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fec6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800feca:	4b8d      	ldr	r3, [pc, #564]	@ (8010100 <HAL_UART_IRQHandler+0x2b8>)
 800fecc:	4013      	ands	r3, r2
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d106      	bne.n	800fee0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fed2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fed6:	4b8b      	ldr	r3, [pc, #556]	@ (8010104 <HAL_UART_IRQHandler+0x2bc>)
 800fed8:	4013      	ands	r3, r2
 800feda:	2b00      	cmp	r3, #0
 800fedc:	f000 8116 	beq.w	801010c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fee4:	f003 0301 	and.w	r3, r3, #1
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d011      	beq.n	800ff10 <HAL_UART_IRQHandler+0xc8>
 800feec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d00b      	beq.n	800ff10 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	2201      	movs	r2, #1
 800fefe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff06:	f043 0201 	orr.w	r2, r3, #1
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff14:	f003 0302 	and.w	r3, r3, #2
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d011      	beq.n	800ff40 <HAL_UART_IRQHandler+0xf8>
 800ff1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ff20:	f003 0301 	and.w	r3, r3, #1
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d00b      	beq.n	800ff40 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	2202      	movs	r2, #2
 800ff2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff36:	f043 0204 	orr.w	r2, r3, #4
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff44:	f003 0304 	and.w	r3, r3, #4
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d011      	beq.n	800ff70 <HAL_UART_IRQHandler+0x128>
 800ff4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ff50:	f003 0301 	and.w	r3, r3, #1
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d00b      	beq.n	800ff70 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	2204      	movs	r2, #4
 800ff5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff66:	f043 0202 	orr.w	r2, r3, #2
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ff70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff74:	f003 0308 	and.w	r3, r3, #8
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d017      	beq.n	800ffac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ff7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff80:	f003 0320 	and.w	r3, r3, #32
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d105      	bne.n	800ff94 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ff88:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ff8c:	4b5c      	ldr	r3, [pc, #368]	@ (8010100 <HAL_UART_IRQHandler+0x2b8>)
 800ff8e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d00b      	beq.n	800ffac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	2208      	movs	r2, #8
 800ff9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffa2:	f043 0208 	orr.w	r2, r3, #8
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ffac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ffb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d012      	beq.n	800ffde <HAL_UART_IRQHandler+0x196>
 800ffb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ffbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d00c      	beq.n	800ffde <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ffcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffd4:	f043 0220 	orr.w	r2, r3, #32
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	f000 8266 	beq.w	80104b6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ffea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ffee:	f003 0320 	and.w	r3, r3, #32
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d013      	beq.n	801001e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fffa:	f003 0320 	and.w	r3, r3, #32
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d105      	bne.n	801000e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010002:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801000a:	2b00      	cmp	r3, #0
 801000c:	d007      	beq.n	801001e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010012:	2b00      	cmp	r3, #0
 8010014:	d003      	beq.n	801001e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801001a:	6878      	ldr	r0, [r7, #4]
 801001c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010024:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	689b      	ldr	r3, [r3, #8]
 801002e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010032:	2b40      	cmp	r3, #64	@ 0x40
 8010034:	d005      	beq.n	8010042 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010036:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801003a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801003e:	2b00      	cmp	r3, #0
 8010040:	d054      	beq.n	80100ec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010042:	6878      	ldr	r0, [r7, #4]
 8010044:	f001 f8b1 	bl	80111aa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	689b      	ldr	r3, [r3, #8]
 801004e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010052:	2b40      	cmp	r3, #64	@ 0x40
 8010054:	d146      	bne.n	80100e4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	3308      	adds	r3, #8
 801005c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010060:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010064:	e853 3f00 	ldrex	r3, [r3]
 8010068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 801006c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010070:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010074:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	3308      	adds	r3, #8
 801007e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010082:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010086:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801008a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801008e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010092:	e841 2300 	strex	r3, r2, [r1]
 8010096:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801009a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d1d9      	bne.n	8010056 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d017      	beq.n	80100dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100b2:	4a15      	ldr	r2, [pc, #84]	@ (8010108 <HAL_UART_IRQHandler+0x2c0>)
 80100b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100bc:	4618      	mov	r0, r3
 80100be:	f7fb fe9d 	bl	800bdfc <HAL_DMA_Abort_IT>
 80100c2:	4603      	mov	r3, r0
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d019      	beq.n	80100fc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100d0:	687a      	ldr	r2, [r7, #4]
 80100d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80100d6:	4610      	mov	r0, r2
 80100d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100da:	e00f      	b.n	80100fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80100dc:	6878      	ldr	r0, [r7, #4]
 80100de:	f000 fa09 	bl	80104f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100e2:	e00b      	b.n	80100fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80100e4:	6878      	ldr	r0, [r7, #4]
 80100e6:	f000 fa05 	bl	80104f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100ea:	e007      	b.n	80100fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80100ec:	6878      	ldr	r0, [r7, #4]
 80100ee:	f000 fa01 	bl	80104f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2200      	movs	r2, #0
 80100f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80100fa:	e1dc      	b.n	80104b6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100fc:	bf00      	nop
    return;
 80100fe:	e1da      	b.n	80104b6 <HAL_UART_IRQHandler+0x66e>
 8010100:	10000001 	.word	0x10000001
 8010104:	04000120 	.word	0x04000120
 8010108:	08011517 	.word	0x08011517

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010110:	2b01      	cmp	r3, #1
 8010112:	f040 8170 	bne.w	80103f6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801011a:	f003 0310 	and.w	r3, r3, #16
 801011e:	2b00      	cmp	r3, #0
 8010120:	f000 8169 	beq.w	80103f6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010128:	f003 0310 	and.w	r3, r3, #16
 801012c:	2b00      	cmp	r3, #0
 801012e:	f000 8162 	beq.w	80103f6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	2210      	movs	r2, #16
 8010138:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	689b      	ldr	r3, [r3, #8]
 8010140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010144:	2b40      	cmp	r3, #64	@ 0x40
 8010146:	f040 80d8 	bne.w	80102fa <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	685b      	ldr	r3, [r3, #4]
 8010154:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010158:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 801015c:	2b00      	cmp	r3, #0
 801015e:	f000 80af 	beq.w	80102c0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010168:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801016c:	429a      	cmp	r2, r3
 801016e:	f080 80a7 	bcs.w	80102c0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010178:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	f003 0320 	and.w	r3, r3, #32
 801018a:	2b00      	cmp	r3, #0
 801018c:	f040 8087 	bne.w	801029e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010198:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801019c:	e853 3f00 	ldrex	r3, [r3]
 80101a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80101a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80101a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80101ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	461a      	mov	r2, r3
 80101b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80101ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80101be:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80101c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80101ca:	e841 2300 	strex	r3, r2, [r1]
 80101ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80101d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d1da      	bne.n	8010190 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	3308      	adds	r3, #8
 80101e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80101e4:	e853 3f00 	ldrex	r3, [r3]
 80101e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80101ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80101ec:	f023 0301 	bic.w	r3, r3, #1
 80101f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	3308      	adds	r3, #8
 80101fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80101fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010202:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010204:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010206:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801020a:	e841 2300 	strex	r3, r2, [r1]
 801020e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010210:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010212:	2b00      	cmp	r3, #0
 8010214:	d1e1      	bne.n	80101da <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	3308      	adds	r3, #8
 801021c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801021e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010220:	e853 3f00 	ldrex	r3, [r3]
 8010224:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010226:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010228:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801022c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	3308      	adds	r3, #8
 8010236:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801023a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801023c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801023e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010240:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010242:	e841 2300 	strex	r3, r2, [r1]
 8010246:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010248:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801024a:	2b00      	cmp	r3, #0
 801024c:	d1e3      	bne.n	8010216 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	2220      	movs	r2, #32
 8010252:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	2200      	movs	r2, #0
 801025a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010262:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010264:	e853 3f00 	ldrex	r3, [r3]
 8010268:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801026a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801026c:	f023 0310 	bic.w	r3, r3, #16
 8010270:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	461a      	mov	r2, r3
 801027a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801027e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010280:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010282:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010284:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010286:	e841 2300 	strex	r3, r2, [r1]
 801028a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801028c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801028e:	2b00      	cmp	r3, #0
 8010290:	d1e4      	bne.n	801025c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010298:	4618      	mov	r0, r3
 801029a:	f7fb fd56 	bl	800bd4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	2202      	movs	r2, #2
 80102a2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80102b0:	b29b      	uxth	r3, r3
 80102b2:	1ad3      	subs	r3, r2, r3
 80102b4:	b29b      	uxth	r3, r3
 80102b6:	4619      	mov	r1, r3
 80102b8:	6878      	ldr	r0, [r7, #4]
 80102ba:	f000 f925 	bl	8010508 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80102be:	e0fc      	b.n	80104ba <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80102c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80102ca:	429a      	cmp	r2, r3
 80102cc:	f040 80f5 	bne.w	80104ba <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	f003 0320 	and.w	r3, r3, #32
 80102de:	2b20      	cmp	r3, #32
 80102e0:	f040 80eb 	bne.w	80104ba <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	2202      	movs	r2, #2
 80102e8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80102f0:	4619      	mov	r1, r3
 80102f2:	6878      	ldr	r0, [r7, #4]
 80102f4:	f000 f908 	bl	8010508 <HAL_UARTEx_RxEventCallback>
      return;
 80102f8:	e0df      	b.n	80104ba <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010306:	b29b      	uxth	r3, r3
 8010308:	1ad3      	subs	r3, r2, r3
 801030a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010314:	b29b      	uxth	r3, r3
 8010316:	2b00      	cmp	r3, #0
 8010318:	f000 80d1 	beq.w	80104be <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 801031c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010320:	2b00      	cmp	r3, #0
 8010322:	f000 80cc 	beq.w	80104be <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801032c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801032e:	e853 3f00 	ldrex	r3, [r3]
 8010332:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010336:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801033a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	461a      	mov	r2, r3
 8010344:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010348:	647b      	str	r3, [r7, #68]	@ 0x44
 801034a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801034c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801034e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010350:	e841 2300 	strex	r3, r2, [r1]
 8010354:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010358:	2b00      	cmp	r3, #0
 801035a:	d1e4      	bne.n	8010326 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	3308      	adds	r3, #8
 8010362:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010366:	e853 3f00 	ldrex	r3, [r3]
 801036a:	623b      	str	r3, [r7, #32]
   return(result);
 801036c:	6a3b      	ldr	r3, [r7, #32]
 801036e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010372:	f023 0301 	bic.w	r3, r3, #1
 8010376:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	3308      	adds	r3, #8
 8010380:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010384:	633a      	str	r2, [r7, #48]	@ 0x30
 8010386:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010388:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801038a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801038c:	e841 2300 	strex	r3, r2, [r1]
 8010390:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010394:	2b00      	cmp	r3, #0
 8010396:	d1e1      	bne.n	801035c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	2220      	movs	r2, #32
 801039c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	2200      	movs	r2, #0
 80103a4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	2200      	movs	r2, #0
 80103aa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103b2:	693b      	ldr	r3, [r7, #16]
 80103b4:	e853 3f00 	ldrex	r3, [r3]
 80103b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	f023 0310 	bic.w	r3, r3, #16
 80103c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	461a      	mov	r2, r3
 80103ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80103ce:	61fb      	str	r3, [r7, #28]
 80103d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103d2:	69b9      	ldr	r1, [r7, #24]
 80103d4:	69fa      	ldr	r2, [r7, #28]
 80103d6:	e841 2300 	strex	r3, r2, [r1]
 80103da:	617b      	str	r3, [r7, #20]
   return(result);
 80103dc:	697b      	ldr	r3, [r7, #20]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d1e4      	bne.n	80103ac <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	2202      	movs	r2, #2
 80103e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80103e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80103ec:	4619      	mov	r1, r3
 80103ee:	6878      	ldr	r0, [r7, #4]
 80103f0:	f000 f88a 	bl	8010508 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80103f4:	e063      	b.n	80104be <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80103f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80103fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d00e      	beq.n	8010420 <HAL_UART_IRQHandler+0x5d8>
 8010402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801040a:	2b00      	cmp	r3, #0
 801040c:	d008      	beq.n	8010420 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010416:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010418:	6878      	ldr	r0, [r7, #4]
 801041a:	f001 f8b9 	bl	8011590 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801041e:	e051      	b.n	80104c4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010428:	2b00      	cmp	r3, #0
 801042a:	d014      	beq.n	8010456 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801042c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010434:	2b00      	cmp	r3, #0
 8010436:	d105      	bne.n	8010444 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010438:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801043c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010440:	2b00      	cmp	r3, #0
 8010442:	d008      	beq.n	8010456 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010448:	2b00      	cmp	r3, #0
 801044a:	d03a      	beq.n	80104c2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010450:	6878      	ldr	r0, [r7, #4]
 8010452:	4798      	blx	r3
    }
    return;
 8010454:	e035      	b.n	80104c2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801045a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801045e:	2b00      	cmp	r3, #0
 8010460:	d009      	beq.n	8010476 <HAL_UART_IRQHandler+0x62e>
 8010462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801046a:	2b00      	cmp	r3, #0
 801046c:	d003      	beq.n	8010476 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 801046e:	6878      	ldr	r0, [r7, #4]
 8010470:	f001 f863 	bl	801153a <UART_EndTransmit_IT>
    return;
 8010474:	e026      	b.n	80104c4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801047a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801047e:	2b00      	cmp	r3, #0
 8010480:	d009      	beq.n	8010496 <HAL_UART_IRQHandler+0x64e>
 8010482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010486:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801048a:	2b00      	cmp	r3, #0
 801048c:	d003      	beq.n	8010496 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801048e:	6878      	ldr	r0, [r7, #4]
 8010490:	f001 f892 	bl	80115b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010494:	e016      	b.n	80104c4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801049a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d010      	beq.n	80104c4 <HAL_UART_IRQHandler+0x67c>
 80104a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	da0c      	bge.n	80104c4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80104aa:	6878      	ldr	r0, [r7, #4]
 80104ac:	f001 f87a 	bl	80115a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80104b0:	e008      	b.n	80104c4 <HAL_UART_IRQHandler+0x67c>
      return;
 80104b2:	bf00      	nop
 80104b4:	e006      	b.n	80104c4 <HAL_UART_IRQHandler+0x67c>
    return;
 80104b6:	bf00      	nop
 80104b8:	e004      	b.n	80104c4 <HAL_UART_IRQHandler+0x67c>
      return;
 80104ba:	bf00      	nop
 80104bc:	e002      	b.n	80104c4 <HAL_UART_IRQHandler+0x67c>
      return;
 80104be:	bf00      	nop
 80104c0:	e000      	b.n	80104c4 <HAL_UART_IRQHandler+0x67c>
    return;
 80104c2:	bf00      	nop
  }
}
 80104c4:	37e8      	adds	r7, #232	@ 0xe8
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}
 80104ca:	bf00      	nop

080104cc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80104cc:	b480      	push	{r7}
 80104ce:	b083      	sub	sp, #12
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80104d4:	bf00      	nop
 80104d6:	370c      	adds	r7, #12
 80104d8:	46bd      	mov	sp, r7
 80104da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104de:	4770      	bx	lr

080104e0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80104e0:	b480      	push	{r7}
 80104e2:	b083      	sub	sp, #12
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80104e8:	bf00      	nop
 80104ea:	370c      	adds	r7, #12
 80104ec:	46bd      	mov	sp, r7
 80104ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f2:	4770      	bx	lr

080104f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80104f4:	b480      	push	{r7}
 80104f6:	b083      	sub	sp, #12
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80104fc:	bf00      	nop
 80104fe:	370c      	adds	r7, #12
 8010500:	46bd      	mov	sp, r7
 8010502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010506:	4770      	bx	lr

08010508 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010508:	b480      	push	{r7}
 801050a:	b083      	sub	sp, #12
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
 8010510:	460b      	mov	r3, r1
 8010512:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010514:	bf00      	nop
 8010516:	370c      	adds	r7, #12
 8010518:	46bd      	mov	sp, r7
 801051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051e:	4770      	bx	lr

08010520 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8010520:	b480      	push	{r7}
 8010522:	b08f      	sub	sp, #60	@ 0x3c
 8010524:	af00      	add	r7, sp, #0
 8010526:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801052e:	2b01      	cmp	r3, #1
 8010530:	d101      	bne.n	8010536 <HAL_HalfDuplex_EnableTransmitter+0x16>
 8010532:	2302      	movs	r3, #2
 8010534:	e042      	b.n	80105bc <HAL_HalfDuplex_EnableTransmitter+0x9c>
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	2201      	movs	r2, #1
 801053a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	2224      	movs	r2, #36	@ 0x24
 8010542:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801054c:	6a3b      	ldr	r3, [r7, #32]
 801054e:	e853 3f00 	ldrex	r3, [r3]
 8010552:	61fb      	str	r3, [r7, #28]
   return(result);
 8010554:	69fb      	ldr	r3, [r7, #28]
 8010556:	f023 030c 	bic.w	r3, r3, #12
 801055a:	637b      	str	r3, [r7, #52]	@ 0x34
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	461a      	mov	r2, r3
 8010562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010564:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010566:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010568:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801056a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801056c:	e841 2300 	strex	r3, r2, [r1]
 8010570:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010574:	2b00      	cmp	r3, #0
 8010576:	d1e6      	bne.n	8010546 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	e853 3f00 	ldrex	r3, [r3]
 8010584:	60bb      	str	r3, [r7, #8]
   return(result);
 8010586:	68bb      	ldr	r3, [r7, #8]
 8010588:	f043 0308 	orr.w	r3, r3, #8
 801058c:	633b      	str	r3, [r7, #48]	@ 0x30
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	461a      	mov	r2, r3
 8010594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010596:	61bb      	str	r3, [r7, #24]
 8010598:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801059a:	6979      	ldr	r1, [r7, #20]
 801059c:	69ba      	ldr	r2, [r7, #24]
 801059e:	e841 2300 	strex	r3, r2, [r1]
 80105a2:	613b      	str	r3, [r7, #16]
   return(result);
 80105a4:	693b      	ldr	r3, [r7, #16]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d1e6      	bne.n	8010578 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	2220      	movs	r2, #32
 80105ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	2200      	movs	r2, #0
 80105b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80105ba:	2300      	movs	r3, #0
}
 80105bc:	4618      	mov	r0, r3
 80105be:	373c      	adds	r7, #60	@ 0x3c
 80105c0:	46bd      	mov	sp, r7
 80105c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c6:	4770      	bx	lr

080105c8 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 80105c8:	b480      	push	{r7}
 80105ca:	b08f      	sub	sp, #60	@ 0x3c
 80105cc:	af00      	add	r7, sp, #0
 80105ce:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80105d6:	2b01      	cmp	r3, #1
 80105d8:	d101      	bne.n	80105de <HAL_HalfDuplex_EnableReceiver+0x16>
 80105da:	2302      	movs	r3, #2
 80105dc:	e042      	b.n	8010664 <HAL_HalfDuplex_EnableReceiver+0x9c>
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	2201      	movs	r2, #1
 80105e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	2224      	movs	r2, #36	@ 0x24
 80105ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105f4:	6a3b      	ldr	r3, [r7, #32]
 80105f6:	e853 3f00 	ldrex	r3, [r3]
 80105fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80105fc:	69fb      	ldr	r3, [r7, #28]
 80105fe:	f023 030c 	bic.w	r3, r3, #12
 8010602:	637b      	str	r3, [r7, #52]	@ 0x34
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	461a      	mov	r2, r3
 801060a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801060c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801060e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010610:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010612:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010614:	e841 2300 	strex	r3, r2, [r1]
 8010618:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801061a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801061c:	2b00      	cmp	r3, #0
 801061e:	d1e6      	bne.n	80105ee <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	e853 3f00 	ldrex	r3, [r3]
 801062c:	60bb      	str	r3, [r7, #8]
   return(result);
 801062e:	68bb      	ldr	r3, [r7, #8]
 8010630:	f043 0304 	orr.w	r3, r3, #4
 8010634:	633b      	str	r3, [r7, #48]	@ 0x30
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	461a      	mov	r2, r3
 801063c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801063e:	61bb      	str	r3, [r7, #24]
 8010640:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010642:	6979      	ldr	r1, [r7, #20]
 8010644:	69ba      	ldr	r2, [r7, #24]
 8010646:	e841 2300 	strex	r3, r2, [r1]
 801064a:	613b      	str	r3, [r7, #16]
   return(result);
 801064c:	693b      	ldr	r3, [r7, #16]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d1e6      	bne.n	8010620 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	2220      	movs	r2, #32
 8010656:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2200      	movs	r2, #0
 801065e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010662:	2300      	movs	r3, #0
}
 8010664:	4618      	mov	r0, r3
 8010666:	373c      	adds	r7, #60	@ 0x3c
 8010668:	46bd      	mov	sp, r7
 801066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066e:	4770      	bx	lr

08010670 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010670:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010674:	b08c      	sub	sp, #48	@ 0x30
 8010676:	af00      	add	r7, sp, #0
 8010678:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801067a:	2300      	movs	r3, #0
 801067c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010680:	697b      	ldr	r3, [r7, #20]
 8010682:	689a      	ldr	r2, [r3, #8]
 8010684:	697b      	ldr	r3, [r7, #20]
 8010686:	691b      	ldr	r3, [r3, #16]
 8010688:	431a      	orrs	r2, r3
 801068a:	697b      	ldr	r3, [r7, #20]
 801068c:	695b      	ldr	r3, [r3, #20]
 801068e:	431a      	orrs	r2, r3
 8010690:	697b      	ldr	r3, [r7, #20]
 8010692:	69db      	ldr	r3, [r3, #28]
 8010694:	4313      	orrs	r3, r2
 8010696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010698:	697b      	ldr	r3, [r7, #20]
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	681a      	ldr	r2, [r3, #0]
 801069e:	4baa      	ldr	r3, [pc, #680]	@ (8010948 <UART_SetConfig+0x2d8>)
 80106a0:	4013      	ands	r3, r2
 80106a2:	697a      	ldr	r2, [r7, #20]
 80106a4:	6812      	ldr	r2, [r2, #0]
 80106a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80106a8:	430b      	orrs	r3, r1
 80106aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80106ac:	697b      	ldr	r3, [r7, #20]
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	685b      	ldr	r3, [r3, #4]
 80106b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80106b6:	697b      	ldr	r3, [r7, #20]
 80106b8:	68da      	ldr	r2, [r3, #12]
 80106ba:	697b      	ldr	r3, [r7, #20]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	430a      	orrs	r2, r1
 80106c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80106c2:	697b      	ldr	r3, [r7, #20]
 80106c4:	699b      	ldr	r3, [r3, #24]
 80106c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	4a9f      	ldr	r2, [pc, #636]	@ (801094c <UART_SetConfig+0x2dc>)
 80106ce:	4293      	cmp	r3, r2
 80106d0:	d004      	beq.n	80106dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80106d2:	697b      	ldr	r3, [r7, #20]
 80106d4:	6a1b      	ldr	r3, [r3, #32]
 80106d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80106d8:	4313      	orrs	r3, r2
 80106da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80106dc:	697b      	ldr	r3, [r7, #20]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	689b      	ldr	r3, [r3, #8]
 80106e2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80106e6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80106ea:	697a      	ldr	r2, [r7, #20]
 80106ec:	6812      	ldr	r2, [r2, #0]
 80106ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80106f0:	430b      	orrs	r3, r1
 80106f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80106f4:	697b      	ldr	r3, [r7, #20]
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106fa:	f023 010f 	bic.w	r1, r3, #15
 80106fe:	697b      	ldr	r3, [r7, #20]
 8010700:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010702:	697b      	ldr	r3, [r7, #20]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	430a      	orrs	r2, r1
 8010708:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801070a:	697b      	ldr	r3, [r7, #20]
 801070c:	681b      	ldr	r3, [r3, #0]
 801070e:	4a90      	ldr	r2, [pc, #576]	@ (8010950 <UART_SetConfig+0x2e0>)
 8010710:	4293      	cmp	r3, r2
 8010712:	d125      	bne.n	8010760 <UART_SetConfig+0xf0>
 8010714:	4b8f      	ldr	r3, [pc, #572]	@ (8010954 <UART_SetConfig+0x2e4>)
 8010716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801071a:	f003 0303 	and.w	r3, r3, #3
 801071e:	2b03      	cmp	r3, #3
 8010720:	d81a      	bhi.n	8010758 <UART_SetConfig+0xe8>
 8010722:	a201      	add	r2, pc, #4	@ (adr r2, 8010728 <UART_SetConfig+0xb8>)
 8010724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010728:	08010739 	.word	0x08010739
 801072c:	08010749 	.word	0x08010749
 8010730:	08010741 	.word	0x08010741
 8010734:	08010751 	.word	0x08010751
 8010738:	2301      	movs	r3, #1
 801073a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801073e:	e116      	b.n	801096e <UART_SetConfig+0x2fe>
 8010740:	2302      	movs	r3, #2
 8010742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010746:	e112      	b.n	801096e <UART_SetConfig+0x2fe>
 8010748:	2304      	movs	r3, #4
 801074a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801074e:	e10e      	b.n	801096e <UART_SetConfig+0x2fe>
 8010750:	2308      	movs	r3, #8
 8010752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010756:	e10a      	b.n	801096e <UART_SetConfig+0x2fe>
 8010758:	2310      	movs	r3, #16
 801075a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801075e:	e106      	b.n	801096e <UART_SetConfig+0x2fe>
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	4a7c      	ldr	r2, [pc, #496]	@ (8010958 <UART_SetConfig+0x2e8>)
 8010766:	4293      	cmp	r3, r2
 8010768:	d138      	bne.n	80107dc <UART_SetConfig+0x16c>
 801076a:	4b7a      	ldr	r3, [pc, #488]	@ (8010954 <UART_SetConfig+0x2e4>)
 801076c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010770:	f003 030c 	and.w	r3, r3, #12
 8010774:	2b0c      	cmp	r3, #12
 8010776:	d82d      	bhi.n	80107d4 <UART_SetConfig+0x164>
 8010778:	a201      	add	r2, pc, #4	@ (adr r2, 8010780 <UART_SetConfig+0x110>)
 801077a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801077e:	bf00      	nop
 8010780:	080107b5 	.word	0x080107b5
 8010784:	080107d5 	.word	0x080107d5
 8010788:	080107d5 	.word	0x080107d5
 801078c:	080107d5 	.word	0x080107d5
 8010790:	080107c5 	.word	0x080107c5
 8010794:	080107d5 	.word	0x080107d5
 8010798:	080107d5 	.word	0x080107d5
 801079c:	080107d5 	.word	0x080107d5
 80107a0:	080107bd 	.word	0x080107bd
 80107a4:	080107d5 	.word	0x080107d5
 80107a8:	080107d5 	.word	0x080107d5
 80107ac:	080107d5 	.word	0x080107d5
 80107b0:	080107cd 	.word	0x080107cd
 80107b4:	2300      	movs	r3, #0
 80107b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107ba:	e0d8      	b.n	801096e <UART_SetConfig+0x2fe>
 80107bc:	2302      	movs	r3, #2
 80107be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107c2:	e0d4      	b.n	801096e <UART_SetConfig+0x2fe>
 80107c4:	2304      	movs	r3, #4
 80107c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107ca:	e0d0      	b.n	801096e <UART_SetConfig+0x2fe>
 80107cc:	2308      	movs	r3, #8
 80107ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107d2:	e0cc      	b.n	801096e <UART_SetConfig+0x2fe>
 80107d4:	2310      	movs	r3, #16
 80107d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107da:	e0c8      	b.n	801096e <UART_SetConfig+0x2fe>
 80107dc:	697b      	ldr	r3, [r7, #20]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	4a5e      	ldr	r2, [pc, #376]	@ (801095c <UART_SetConfig+0x2ec>)
 80107e2:	4293      	cmp	r3, r2
 80107e4:	d125      	bne.n	8010832 <UART_SetConfig+0x1c2>
 80107e6:	4b5b      	ldr	r3, [pc, #364]	@ (8010954 <UART_SetConfig+0x2e4>)
 80107e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80107ec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80107f0:	2b30      	cmp	r3, #48	@ 0x30
 80107f2:	d016      	beq.n	8010822 <UART_SetConfig+0x1b2>
 80107f4:	2b30      	cmp	r3, #48	@ 0x30
 80107f6:	d818      	bhi.n	801082a <UART_SetConfig+0x1ba>
 80107f8:	2b20      	cmp	r3, #32
 80107fa:	d00a      	beq.n	8010812 <UART_SetConfig+0x1a2>
 80107fc:	2b20      	cmp	r3, #32
 80107fe:	d814      	bhi.n	801082a <UART_SetConfig+0x1ba>
 8010800:	2b00      	cmp	r3, #0
 8010802:	d002      	beq.n	801080a <UART_SetConfig+0x19a>
 8010804:	2b10      	cmp	r3, #16
 8010806:	d008      	beq.n	801081a <UART_SetConfig+0x1aa>
 8010808:	e00f      	b.n	801082a <UART_SetConfig+0x1ba>
 801080a:	2300      	movs	r3, #0
 801080c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010810:	e0ad      	b.n	801096e <UART_SetConfig+0x2fe>
 8010812:	2302      	movs	r3, #2
 8010814:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010818:	e0a9      	b.n	801096e <UART_SetConfig+0x2fe>
 801081a:	2304      	movs	r3, #4
 801081c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010820:	e0a5      	b.n	801096e <UART_SetConfig+0x2fe>
 8010822:	2308      	movs	r3, #8
 8010824:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010828:	e0a1      	b.n	801096e <UART_SetConfig+0x2fe>
 801082a:	2310      	movs	r3, #16
 801082c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010830:	e09d      	b.n	801096e <UART_SetConfig+0x2fe>
 8010832:	697b      	ldr	r3, [r7, #20]
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	4a4a      	ldr	r2, [pc, #296]	@ (8010960 <UART_SetConfig+0x2f0>)
 8010838:	4293      	cmp	r3, r2
 801083a:	d125      	bne.n	8010888 <UART_SetConfig+0x218>
 801083c:	4b45      	ldr	r3, [pc, #276]	@ (8010954 <UART_SetConfig+0x2e4>)
 801083e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010842:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010846:	2bc0      	cmp	r3, #192	@ 0xc0
 8010848:	d016      	beq.n	8010878 <UART_SetConfig+0x208>
 801084a:	2bc0      	cmp	r3, #192	@ 0xc0
 801084c:	d818      	bhi.n	8010880 <UART_SetConfig+0x210>
 801084e:	2b80      	cmp	r3, #128	@ 0x80
 8010850:	d00a      	beq.n	8010868 <UART_SetConfig+0x1f8>
 8010852:	2b80      	cmp	r3, #128	@ 0x80
 8010854:	d814      	bhi.n	8010880 <UART_SetConfig+0x210>
 8010856:	2b00      	cmp	r3, #0
 8010858:	d002      	beq.n	8010860 <UART_SetConfig+0x1f0>
 801085a:	2b40      	cmp	r3, #64	@ 0x40
 801085c:	d008      	beq.n	8010870 <UART_SetConfig+0x200>
 801085e:	e00f      	b.n	8010880 <UART_SetConfig+0x210>
 8010860:	2300      	movs	r3, #0
 8010862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010866:	e082      	b.n	801096e <UART_SetConfig+0x2fe>
 8010868:	2302      	movs	r3, #2
 801086a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801086e:	e07e      	b.n	801096e <UART_SetConfig+0x2fe>
 8010870:	2304      	movs	r3, #4
 8010872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010876:	e07a      	b.n	801096e <UART_SetConfig+0x2fe>
 8010878:	2308      	movs	r3, #8
 801087a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801087e:	e076      	b.n	801096e <UART_SetConfig+0x2fe>
 8010880:	2310      	movs	r3, #16
 8010882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010886:	e072      	b.n	801096e <UART_SetConfig+0x2fe>
 8010888:	697b      	ldr	r3, [r7, #20]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	4a35      	ldr	r2, [pc, #212]	@ (8010964 <UART_SetConfig+0x2f4>)
 801088e:	4293      	cmp	r3, r2
 8010890:	d12a      	bne.n	80108e8 <UART_SetConfig+0x278>
 8010892:	4b30      	ldr	r3, [pc, #192]	@ (8010954 <UART_SetConfig+0x2e4>)
 8010894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010898:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801089c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80108a0:	d01a      	beq.n	80108d8 <UART_SetConfig+0x268>
 80108a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80108a6:	d81b      	bhi.n	80108e0 <UART_SetConfig+0x270>
 80108a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80108ac:	d00c      	beq.n	80108c8 <UART_SetConfig+0x258>
 80108ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80108b2:	d815      	bhi.n	80108e0 <UART_SetConfig+0x270>
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d003      	beq.n	80108c0 <UART_SetConfig+0x250>
 80108b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80108bc:	d008      	beq.n	80108d0 <UART_SetConfig+0x260>
 80108be:	e00f      	b.n	80108e0 <UART_SetConfig+0x270>
 80108c0:	2300      	movs	r3, #0
 80108c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108c6:	e052      	b.n	801096e <UART_SetConfig+0x2fe>
 80108c8:	2302      	movs	r3, #2
 80108ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108ce:	e04e      	b.n	801096e <UART_SetConfig+0x2fe>
 80108d0:	2304      	movs	r3, #4
 80108d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108d6:	e04a      	b.n	801096e <UART_SetConfig+0x2fe>
 80108d8:	2308      	movs	r3, #8
 80108da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108de:	e046      	b.n	801096e <UART_SetConfig+0x2fe>
 80108e0:	2310      	movs	r3, #16
 80108e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108e6:	e042      	b.n	801096e <UART_SetConfig+0x2fe>
 80108e8:	697b      	ldr	r3, [r7, #20]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	4a17      	ldr	r2, [pc, #92]	@ (801094c <UART_SetConfig+0x2dc>)
 80108ee:	4293      	cmp	r3, r2
 80108f0:	d13a      	bne.n	8010968 <UART_SetConfig+0x2f8>
 80108f2:	4b18      	ldr	r3, [pc, #96]	@ (8010954 <UART_SetConfig+0x2e4>)
 80108f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80108fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010900:	d01a      	beq.n	8010938 <UART_SetConfig+0x2c8>
 8010902:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010906:	d81b      	bhi.n	8010940 <UART_SetConfig+0x2d0>
 8010908:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801090c:	d00c      	beq.n	8010928 <UART_SetConfig+0x2b8>
 801090e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010912:	d815      	bhi.n	8010940 <UART_SetConfig+0x2d0>
 8010914:	2b00      	cmp	r3, #0
 8010916:	d003      	beq.n	8010920 <UART_SetConfig+0x2b0>
 8010918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801091c:	d008      	beq.n	8010930 <UART_SetConfig+0x2c0>
 801091e:	e00f      	b.n	8010940 <UART_SetConfig+0x2d0>
 8010920:	2300      	movs	r3, #0
 8010922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010926:	e022      	b.n	801096e <UART_SetConfig+0x2fe>
 8010928:	2302      	movs	r3, #2
 801092a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801092e:	e01e      	b.n	801096e <UART_SetConfig+0x2fe>
 8010930:	2304      	movs	r3, #4
 8010932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010936:	e01a      	b.n	801096e <UART_SetConfig+0x2fe>
 8010938:	2308      	movs	r3, #8
 801093a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801093e:	e016      	b.n	801096e <UART_SetConfig+0x2fe>
 8010940:	2310      	movs	r3, #16
 8010942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010946:	e012      	b.n	801096e <UART_SetConfig+0x2fe>
 8010948:	cfff69f3 	.word	0xcfff69f3
 801094c:	40008000 	.word	0x40008000
 8010950:	40013800 	.word	0x40013800
 8010954:	40021000 	.word	0x40021000
 8010958:	40004400 	.word	0x40004400
 801095c:	40004800 	.word	0x40004800
 8010960:	40004c00 	.word	0x40004c00
 8010964:	40005000 	.word	0x40005000
 8010968:	2310      	movs	r3, #16
 801096a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801096e:	697b      	ldr	r3, [r7, #20]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	4aae      	ldr	r2, [pc, #696]	@ (8010c2c <UART_SetConfig+0x5bc>)
 8010974:	4293      	cmp	r3, r2
 8010976:	f040 8097 	bne.w	8010aa8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801097a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801097e:	2b08      	cmp	r3, #8
 8010980:	d823      	bhi.n	80109ca <UART_SetConfig+0x35a>
 8010982:	a201      	add	r2, pc, #4	@ (adr r2, 8010988 <UART_SetConfig+0x318>)
 8010984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010988:	080109ad 	.word	0x080109ad
 801098c:	080109cb 	.word	0x080109cb
 8010990:	080109b5 	.word	0x080109b5
 8010994:	080109cb 	.word	0x080109cb
 8010998:	080109bb 	.word	0x080109bb
 801099c:	080109cb 	.word	0x080109cb
 80109a0:	080109cb 	.word	0x080109cb
 80109a4:	080109cb 	.word	0x080109cb
 80109a8:	080109c3 	.word	0x080109c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80109ac:	f7fc fb22 	bl	800cff4 <HAL_RCC_GetPCLK1Freq>
 80109b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80109b2:	e010      	b.n	80109d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80109b4:	4b9e      	ldr	r3, [pc, #632]	@ (8010c30 <UART_SetConfig+0x5c0>)
 80109b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80109b8:	e00d      	b.n	80109d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80109ba:	f7fc faad 	bl	800cf18 <HAL_RCC_GetSysClockFreq>
 80109be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80109c0:	e009      	b.n	80109d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80109c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80109c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80109c8:	e005      	b.n	80109d6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80109ca:	2300      	movs	r3, #0
 80109cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80109ce:	2301      	movs	r3, #1
 80109d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80109d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80109d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109d8:	2b00      	cmp	r3, #0
 80109da:	f000 8130 	beq.w	8010c3e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80109de:	697b      	ldr	r3, [r7, #20]
 80109e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109e2:	4a94      	ldr	r2, [pc, #592]	@ (8010c34 <UART_SetConfig+0x5c4>)
 80109e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80109e8:	461a      	mov	r2, r3
 80109ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80109f0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80109f2:	697b      	ldr	r3, [r7, #20]
 80109f4:	685a      	ldr	r2, [r3, #4]
 80109f6:	4613      	mov	r3, r2
 80109f8:	005b      	lsls	r3, r3, #1
 80109fa:	4413      	add	r3, r2
 80109fc:	69ba      	ldr	r2, [r7, #24]
 80109fe:	429a      	cmp	r2, r3
 8010a00:	d305      	bcc.n	8010a0e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010a02:	697b      	ldr	r3, [r7, #20]
 8010a04:	685b      	ldr	r3, [r3, #4]
 8010a06:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010a08:	69ba      	ldr	r2, [r7, #24]
 8010a0a:	429a      	cmp	r2, r3
 8010a0c:	d903      	bls.n	8010a16 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8010a0e:	2301      	movs	r3, #1
 8010a10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010a14:	e113      	b.n	8010c3e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a18:	2200      	movs	r2, #0
 8010a1a:	60bb      	str	r3, [r7, #8]
 8010a1c:	60fa      	str	r2, [r7, #12]
 8010a1e:	697b      	ldr	r3, [r7, #20]
 8010a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a22:	4a84      	ldr	r2, [pc, #528]	@ (8010c34 <UART_SetConfig+0x5c4>)
 8010a24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a28:	b29b      	uxth	r3, r3
 8010a2a:	2200      	movs	r2, #0
 8010a2c:	603b      	str	r3, [r7, #0]
 8010a2e:	607a      	str	r2, [r7, #4]
 8010a30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010a38:	f7f0 f92e 	bl	8000c98 <__aeabi_uldivmod>
 8010a3c:	4602      	mov	r2, r0
 8010a3e:	460b      	mov	r3, r1
 8010a40:	4610      	mov	r0, r2
 8010a42:	4619      	mov	r1, r3
 8010a44:	f04f 0200 	mov.w	r2, #0
 8010a48:	f04f 0300 	mov.w	r3, #0
 8010a4c:	020b      	lsls	r3, r1, #8
 8010a4e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010a52:	0202      	lsls	r2, r0, #8
 8010a54:	6979      	ldr	r1, [r7, #20]
 8010a56:	6849      	ldr	r1, [r1, #4]
 8010a58:	0849      	lsrs	r1, r1, #1
 8010a5a:	2000      	movs	r0, #0
 8010a5c:	460c      	mov	r4, r1
 8010a5e:	4605      	mov	r5, r0
 8010a60:	eb12 0804 	adds.w	r8, r2, r4
 8010a64:	eb43 0905 	adc.w	r9, r3, r5
 8010a68:	697b      	ldr	r3, [r7, #20]
 8010a6a:	685b      	ldr	r3, [r3, #4]
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	469a      	mov	sl, r3
 8010a70:	4693      	mov	fp, r2
 8010a72:	4652      	mov	r2, sl
 8010a74:	465b      	mov	r3, fp
 8010a76:	4640      	mov	r0, r8
 8010a78:	4649      	mov	r1, r9
 8010a7a:	f7f0 f90d 	bl	8000c98 <__aeabi_uldivmod>
 8010a7e:	4602      	mov	r2, r0
 8010a80:	460b      	mov	r3, r1
 8010a82:	4613      	mov	r3, r2
 8010a84:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010a86:	6a3b      	ldr	r3, [r7, #32]
 8010a88:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010a8c:	d308      	bcc.n	8010aa0 <UART_SetConfig+0x430>
 8010a8e:	6a3b      	ldr	r3, [r7, #32]
 8010a90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010a94:	d204      	bcs.n	8010aa0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8010a96:	697b      	ldr	r3, [r7, #20]
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	6a3a      	ldr	r2, [r7, #32]
 8010a9c:	60da      	str	r2, [r3, #12]
 8010a9e:	e0ce      	b.n	8010c3e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8010aa0:	2301      	movs	r3, #1
 8010aa2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010aa6:	e0ca      	b.n	8010c3e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010aa8:	697b      	ldr	r3, [r7, #20]
 8010aaa:	69db      	ldr	r3, [r3, #28]
 8010aac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010ab0:	d166      	bne.n	8010b80 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8010ab2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010ab6:	2b08      	cmp	r3, #8
 8010ab8:	d827      	bhi.n	8010b0a <UART_SetConfig+0x49a>
 8010aba:	a201      	add	r2, pc, #4	@ (adr r2, 8010ac0 <UART_SetConfig+0x450>)
 8010abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ac0:	08010ae5 	.word	0x08010ae5
 8010ac4:	08010aed 	.word	0x08010aed
 8010ac8:	08010af5 	.word	0x08010af5
 8010acc:	08010b0b 	.word	0x08010b0b
 8010ad0:	08010afb 	.word	0x08010afb
 8010ad4:	08010b0b 	.word	0x08010b0b
 8010ad8:	08010b0b 	.word	0x08010b0b
 8010adc:	08010b0b 	.word	0x08010b0b
 8010ae0:	08010b03 	.word	0x08010b03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010ae4:	f7fc fa86 	bl	800cff4 <HAL_RCC_GetPCLK1Freq>
 8010ae8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010aea:	e014      	b.n	8010b16 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010aec:	f7fc fa98 	bl	800d020 <HAL_RCC_GetPCLK2Freq>
 8010af0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010af2:	e010      	b.n	8010b16 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010af4:	4b4e      	ldr	r3, [pc, #312]	@ (8010c30 <UART_SetConfig+0x5c0>)
 8010af6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010af8:	e00d      	b.n	8010b16 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010afa:	f7fc fa0d 	bl	800cf18 <HAL_RCC_GetSysClockFreq>
 8010afe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010b00:	e009      	b.n	8010b16 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010b02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010b06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010b08:	e005      	b.n	8010b16 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010b0e:	2301      	movs	r3, #1
 8010b10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010b14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	f000 8090 	beq.w	8010c3e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010b1e:	697b      	ldr	r3, [r7, #20]
 8010b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b22:	4a44      	ldr	r2, [pc, #272]	@ (8010c34 <UART_SetConfig+0x5c4>)
 8010b24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010b28:	461a      	mov	r2, r3
 8010b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010b30:	005a      	lsls	r2, r3, #1
 8010b32:	697b      	ldr	r3, [r7, #20]
 8010b34:	685b      	ldr	r3, [r3, #4]
 8010b36:	085b      	lsrs	r3, r3, #1
 8010b38:	441a      	add	r2, r3
 8010b3a:	697b      	ldr	r3, [r7, #20]
 8010b3c:	685b      	ldr	r3, [r3, #4]
 8010b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010b42:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010b44:	6a3b      	ldr	r3, [r7, #32]
 8010b46:	2b0f      	cmp	r3, #15
 8010b48:	d916      	bls.n	8010b78 <UART_SetConfig+0x508>
 8010b4a:	6a3b      	ldr	r3, [r7, #32]
 8010b4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010b50:	d212      	bcs.n	8010b78 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010b52:	6a3b      	ldr	r3, [r7, #32]
 8010b54:	b29b      	uxth	r3, r3
 8010b56:	f023 030f 	bic.w	r3, r3, #15
 8010b5a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010b5c:	6a3b      	ldr	r3, [r7, #32]
 8010b5e:	085b      	lsrs	r3, r3, #1
 8010b60:	b29b      	uxth	r3, r3
 8010b62:	f003 0307 	and.w	r3, r3, #7
 8010b66:	b29a      	uxth	r2, r3
 8010b68:	8bfb      	ldrh	r3, [r7, #30]
 8010b6a:	4313      	orrs	r3, r2
 8010b6c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010b6e:	697b      	ldr	r3, [r7, #20]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	8bfa      	ldrh	r2, [r7, #30]
 8010b74:	60da      	str	r2, [r3, #12]
 8010b76:	e062      	b.n	8010c3e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8010b78:	2301      	movs	r3, #1
 8010b7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010b7e:	e05e      	b.n	8010c3e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010b80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010b84:	2b08      	cmp	r3, #8
 8010b86:	d828      	bhi.n	8010bda <UART_SetConfig+0x56a>
 8010b88:	a201      	add	r2, pc, #4	@ (adr r2, 8010b90 <UART_SetConfig+0x520>)
 8010b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b8e:	bf00      	nop
 8010b90:	08010bb5 	.word	0x08010bb5
 8010b94:	08010bbd 	.word	0x08010bbd
 8010b98:	08010bc5 	.word	0x08010bc5
 8010b9c:	08010bdb 	.word	0x08010bdb
 8010ba0:	08010bcb 	.word	0x08010bcb
 8010ba4:	08010bdb 	.word	0x08010bdb
 8010ba8:	08010bdb 	.word	0x08010bdb
 8010bac:	08010bdb 	.word	0x08010bdb
 8010bb0:	08010bd3 	.word	0x08010bd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010bb4:	f7fc fa1e 	bl	800cff4 <HAL_RCC_GetPCLK1Freq>
 8010bb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010bba:	e014      	b.n	8010be6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010bbc:	f7fc fa30 	bl	800d020 <HAL_RCC_GetPCLK2Freq>
 8010bc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010bc2:	e010      	b.n	8010be6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8010c30 <UART_SetConfig+0x5c0>)
 8010bc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010bc8:	e00d      	b.n	8010be6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010bca:	f7fc f9a5 	bl	800cf18 <HAL_RCC_GetSysClockFreq>
 8010bce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010bd0:	e009      	b.n	8010be6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010bd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010bd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010bd8:	e005      	b.n	8010be6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8010bda:	2300      	movs	r3, #0
 8010bdc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010bde:	2301      	movs	r3, #1
 8010be0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010be4:	bf00      	nop
    }

    if (pclk != 0U)
 8010be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d028      	beq.n	8010c3e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010bec:	697b      	ldr	r3, [r7, #20]
 8010bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bf0:	4a10      	ldr	r2, [pc, #64]	@ (8010c34 <UART_SetConfig+0x5c4>)
 8010bf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010bf6:	461a      	mov	r2, r3
 8010bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bfa:	fbb3 f2f2 	udiv	r2, r3, r2
 8010bfe:	697b      	ldr	r3, [r7, #20]
 8010c00:	685b      	ldr	r3, [r3, #4]
 8010c02:	085b      	lsrs	r3, r3, #1
 8010c04:	441a      	add	r2, r3
 8010c06:	697b      	ldr	r3, [r7, #20]
 8010c08:	685b      	ldr	r3, [r3, #4]
 8010c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c0e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010c10:	6a3b      	ldr	r3, [r7, #32]
 8010c12:	2b0f      	cmp	r3, #15
 8010c14:	d910      	bls.n	8010c38 <UART_SetConfig+0x5c8>
 8010c16:	6a3b      	ldr	r3, [r7, #32]
 8010c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010c1c:	d20c      	bcs.n	8010c38 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010c1e:	6a3b      	ldr	r3, [r7, #32]
 8010c20:	b29a      	uxth	r2, r3
 8010c22:	697b      	ldr	r3, [r7, #20]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	60da      	str	r2, [r3, #12]
 8010c28:	e009      	b.n	8010c3e <UART_SetConfig+0x5ce>
 8010c2a:	bf00      	nop
 8010c2c:	40008000 	.word	0x40008000
 8010c30:	00f42400 	.word	0x00f42400
 8010c34:	080178a4 	.word	0x080178a4
      }
      else
      {
        ret = HAL_ERROR;
 8010c38:	2301      	movs	r3, #1
 8010c3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010c3e:	697b      	ldr	r3, [r7, #20]
 8010c40:	2201      	movs	r2, #1
 8010c42:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010c46:	697b      	ldr	r3, [r7, #20]
 8010c48:	2201      	movs	r2, #1
 8010c4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010c4e:	697b      	ldr	r3, [r7, #20]
 8010c50:	2200      	movs	r2, #0
 8010c52:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010c54:	697b      	ldr	r3, [r7, #20]
 8010c56:	2200      	movs	r2, #0
 8010c58:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010c5a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010c5e:	4618      	mov	r0, r3
 8010c60:	3730      	adds	r7, #48	@ 0x30
 8010c62:	46bd      	mov	sp, r7
 8010c64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010c68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010c68:	b480      	push	{r7}
 8010c6a:	b083      	sub	sp, #12
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c74:	f003 0308 	and.w	r3, r3, #8
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d00a      	beq.n	8010c92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	685b      	ldr	r3, [r3, #4]
 8010c82:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	430a      	orrs	r2, r1
 8010c90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c96:	f003 0301 	and.w	r3, r3, #1
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d00a      	beq.n	8010cb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	685b      	ldr	r3, [r3, #4]
 8010ca4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	430a      	orrs	r2, r1
 8010cb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cb8:	f003 0302 	and.w	r3, r3, #2
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d00a      	beq.n	8010cd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	685b      	ldr	r3, [r3, #4]
 8010cc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	430a      	orrs	r2, r1
 8010cd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cda:	f003 0304 	and.w	r3, r3, #4
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d00a      	beq.n	8010cf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	685b      	ldr	r3, [r3, #4]
 8010ce8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	430a      	orrs	r2, r1
 8010cf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cfc:	f003 0310 	and.w	r3, r3, #16
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d00a      	beq.n	8010d1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	689b      	ldr	r3, [r3, #8]
 8010d0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	430a      	orrs	r2, r1
 8010d18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d1e:	f003 0320 	and.w	r3, r3, #32
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d00a      	beq.n	8010d3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	689b      	ldr	r3, [r3, #8]
 8010d2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	430a      	orrs	r2, r1
 8010d3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d01a      	beq.n	8010d7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	685b      	ldr	r3, [r3, #4]
 8010d4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	430a      	orrs	r2, r1
 8010d5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010d62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010d66:	d10a      	bne.n	8010d7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	685b      	ldr	r3, [r3, #4]
 8010d6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	430a      	orrs	r2, r1
 8010d7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d00a      	beq.n	8010da0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	685b      	ldr	r3, [r3, #4]
 8010d90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	430a      	orrs	r2, r1
 8010d9e:	605a      	str	r2, [r3, #4]
  }
}
 8010da0:	bf00      	nop
 8010da2:	370c      	adds	r7, #12
 8010da4:	46bd      	mov	sp, r7
 8010da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010daa:	4770      	bx	lr

08010dac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010dac:	b580      	push	{r7, lr}
 8010dae:	b098      	sub	sp, #96	@ 0x60
 8010db0:	af02      	add	r7, sp, #8
 8010db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	2200      	movs	r2, #0
 8010db8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010dbc:	f7f8 fd9e 	bl	80098fc <HAL_GetTick>
 8010dc0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	f003 0308 	and.w	r3, r3, #8
 8010dcc:	2b08      	cmp	r3, #8
 8010dce:	d12f      	bne.n	8010e30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010dd0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010dd4:	9300      	str	r3, [sp, #0]
 8010dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010dd8:	2200      	movs	r2, #0
 8010dda:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010dde:	6878      	ldr	r0, [r7, #4]
 8010de0:	f000 f88e 	bl	8010f00 <UART_WaitOnFlagUntilTimeout>
 8010de4:	4603      	mov	r3, r0
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d022      	beq.n	8010e30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010df2:	e853 3f00 	ldrex	r3, [r3]
 8010df6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010dfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	461a      	mov	r2, r3
 8010e06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e08:	647b      	str	r3, [r7, #68]	@ 0x44
 8010e0a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010e0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010e10:	e841 2300 	strex	r3, r2, [r1]
 8010e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d1e6      	bne.n	8010dea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	2220      	movs	r2, #32
 8010e20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	2200      	movs	r2, #0
 8010e28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010e2c:	2303      	movs	r3, #3
 8010e2e:	e063      	b.n	8010ef8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	f003 0304 	and.w	r3, r3, #4
 8010e3a:	2b04      	cmp	r3, #4
 8010e3c:	d149      	bne.n	8010ed2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e3e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010e42:	9300      	str	r3, [sp, #0]
 8010e44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e46:	2200      	movs	r2, #0
 8010e48:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010e4c:	6878      	ldr	r0, [r7, #4]
 8010e4e:	f000 f857 	bl	8010f00 <UART_WaitOnFlagUntilTimeout>
 8010e52:	4603      	mov	r3, r0
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d03c      	beq.n	8010ed2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e60:	e853 3f00 	ldrex	r3, [r3]
 8010e64:	623b      	str	r3, [r7, #32]
   return(result);
 8010e66:	6a3b      	ldr	r3, [r7, #32]
 8010e68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	461a      	mov	r2, r3
 8010e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e76:	633b      	str	r3, [r7, #48]	@ 0x30
 8010e78:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010e7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e7e:	e841 2300 	strex	r3, r2, [r1]
 8010e82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d1e6      	bne.n	8010e58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	3308      	adds	r3, #8
 8010e90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	e853 3f00 	ldrex	r3, [r3]
 8010e98:	60fb      	str	r3, [r7, #12]
   return(result);
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	f023 0301 	bic.w	r3, r3, #1
 8010ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	3308      	adds	r3, #8
 8010ea8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010eaa:	61fa      	str	r2, [r7, #28]
 8010eac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eae:	69b9      	ldr	r1, [r7, #24]
 8010eb0:	69fa      	ldr	r2, [r7, #28]
 8010eb2:	e841 2300 	strex	r3, r2, [r1]
 8010eb6:	617b      	str	r3, [r7, #20]
   return(result);
 8010eb8:	697b      	ldr	r3, [r7, #20]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d1e5      	bne.n	8010e8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2220      	movs	r2, #32
 8010ec2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	2200      	movs	r2, #0
 8010eca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010ece:	2303      	movs	r3, #3
 8010ed0:	e012      	b.n	8010ef8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	2220      	movs	r2, #32
 8010ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	2220      	movs	r2, #32
 8010ede:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2200      	movs	r2, #0
 8010eec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	2200      	movs	r2, #0
 8010ef2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010ef6:	2300      	movs	r3, #0
}
 8010ef8:	4618      	mov	r0, r3
 8010efa:	3758      	adds	r7, #88	@ 0x58
 8010efc:	46bd      	mov	sp, r7
 8010efe:	bd80      	pop	{r7, pc}

08010f00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b084      	sub	sp, #16
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	60f8      	str	r0, [r7, #12]
 8010f08:	60b9      	str	r1, [r7, #8]
 8010f0a:	603b      	str	r3, [r7, #0]
 8010f0c:	4613      	mov	r3, r2
 8010f0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010f10:	e04f      	b.n	8010fb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010f12:	69bb      	ldr	r3, [r7, #24]
 8010f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f18:	d04b      	beq.n	8010fb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010f1a:	f7f8 fcef 	bl	80098fc <HAL_GetTick>
 8010f1e:	4602      	mov	r2, r0
 8010f20:	683b      	ldr	r3, [r7, #0]
 8010f22:	1ad3      	subs	r3, r2, r3
 8010f24:	69ba      	ldr	r2, [r7, #24]
 8010f26:	429a      	cmp	r2, r3
 8010f28:	d302      	bcc.n	8010f30 <UART_WaitOnFlagUntilTimeout+0x30>
 8010f2a:	69bb      	ldr	r3, [r7, #24]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d101      	bne.n	8010f34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010f30:	2303      	movs	r3, #3
 8010f32:	e04e      	b.n	8010fd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	f003 0304 	and.w	r3, r3, #4
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d037      	beq.n	8010fb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010f42:	68bb      	ldr	r3, [r7, #8]
 8010f44:	2b80      	cmp	r3, #128	@ 0x80
 8010f46:	d034      	beq.n	8010fb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010f48:	68bb      	ldr	r3, [r7, #8]
 8010f4a:	2b40      	cmp	r3, #64	@ 0x40
 8010f4c:	d031      	beq.n	8010fb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	69db      	ldr	r3, [r3, #28]
 8010f54:	f003 0308 	and.w	r3, r3, #8
 8010f58:	2b08      	cmp	r3, #8
 8010f5a:	d110      	bne.n	8010f7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	2208      	movs	r2, #8
 8010f62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010f64:	68f8      	ldr	r0, [r7, #12]
 8010f66:	f000 f920 	bl	80111aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	2208      	movs	r2, #8
 8010f6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	2200      	movs	r2, #0
 8010f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010f7a:	2301      	movs	r3, #1
 8010f7c:	e029      	b.n	8010fd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	69db      	ldr	r3, [r3, #28]
 8010f84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010f88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010f8c:	d111      	bne.n	8010fb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010f96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010f98:	68f8      	ldr	r0, [r7, #12]
 8010f9a:	f000 f906 	bl	80111aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	2220      	movs	r2, #32
 8010fa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	2200      	movs	r2, #0
 8010faa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010fae:	2303      	movs	r3, #3
 8010fb0:	e00f      	b.n	8010fd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	69da      	ldr	r2, [r3, #28]
 8010fb8:	68bb      	ldr	r3, [r7, #8]
 8010fba:	4013      	ands	r3, r2
 8010fbc:	68ba      	ldr	r2, [r7, #8]
 8010fbe:	429a      	cmp	r2, r3
 8010fc0:	bf0c      	ite	eq
 8010fc2:	2301      	moveq	r3, #1
 8010fc4:	2300      	movne	r3, #0
 8010fc6:	b2db      	uxtb	r3, r3
 8010fc8:	461a      	mov	r2, r3
 8010fca:	79fb      	ldrb	r3, [r7, #7]
 8010fcc:	429a      	cmp	r2, r3
 8010fce:	d0a0      	beq.n	8010f12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010fd0:	2300      	movs	r3, #0
}
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	3710      	adds	r7, #16
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	bd80      	pop	{r7, pc}
	...

08010fdc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b096      	sub	sp, #88	@ 0x58
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	60f8      	str	r0, [r7, #12]
 8010fe4:	60b9      	str	r1, [r7, #8]
 8010fe6:	4613      	mov	r3, r2
 8010fe8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	68ba      	ldr	r2, [r7, #8]
 8010fee:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	88fa      	ldrh	r2, [r7, #6]
 8010ff4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	2222      	movs	r2, #34	@ 0x22
 8011004:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801100e:	2b00      	cmp	r3, #0
 8011010:	d02d      	beq.n	801106e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011018:	4a40      	ldr	r2, [pc, #256]	@ (801111c <UART_Start_Receive_DMA+0x140>)
 801101a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011022:	4a3f      	ldr	r2, [pc, #252]	@ (8011120 <UART_Start_Receive_DMA+0x144>)
 8011024:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801102c:	4a3d      	ldr	r2, [pc, #244]	@ (8011124 <UART_Start_Receive_DMA+0x148>)
 801102e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011036:	2200      	movs	r2, #0
 8011038:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	3324      	adds	r3, #36	@ 0x24
 8011046:	4619      	mov	r1, r3
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801104c:	461a      	mov	r2, r3
 801104e:	88fb      	ldrh	r3, [r7, #6]
 8011050:	f7fa fe00 	bl	800bc54 <HAL_DMA_Start_IT>
 8011054:	4603      	mov	r3, r0
 8011056:	2b00      	cmp	r3, #0
 8011058:	d009      	beq.n	801106e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	2210      	movs	r2, #16
 801105e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	2220      	movs	r2, #32
 8011066:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 801106a:	2301      	movs	r3, #1
 801106c:	e051      	b.n	8011112 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	691b      	ldr	r3, [r3, #16]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d018      	beq.n	80110a8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011076:	68fb      	ldr	r3, [r7, #12]
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801107c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801107e:	e853 3f00 	ldrex	r3, [r3]
 8011082:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011086:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801108a:	657b      	str	r3, [r7, #84]	@ 0x54
 801108c:	68fb      	ldr	r3, [r7, #12]
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	461a      	mov	r2, r3
 8011092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011094:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011096:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011098:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801109a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801109c:	e841 2300 	strex	r3, r2, [r1]
 80110a0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80110a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d1e6      	bne.n	8011076 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	3308      	adds	r3, #8
 80110ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110b2:	e853 3f00 	ldrex	r3, [r3]
 80110b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80110b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110ba:	f043 0301 	orr.w	r3, r3, #1
 80110be:	653b      	str	r3, [r7, #80]	@ 0x50
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	3308      	adds	r3, #8
 80110c6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80110c8:	637a      	str	r2, [r7, #52]	@ 0x34
 80110ca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80110ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80110d0:	e841 2300 	strex	r3, r2, [r1]
 80110d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80110d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d1e5      	bne.n	80110a8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	3308      	adds	r3, #8
 80110e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110e4:	697b      	ldr	r3, [r7, #20]
 80110e6:	e853 3f00 	ldrex	r3, [r3]
 80110ea:	613b      	str	r3, [r7, #16]
   return(result);
 80110ec:	693b      	ldr	r3, [r7, #16]
 80110ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80110f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	3308      	adds	r3, #8
 80110fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80110fc:	623a      	str	r2, [r7, #32]
 80110fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011100:	69f9      	ldr	r1, [r7, #28]
 8011102:	6a3a      	ldr	r2, [r7, #32]
 8011104:	e841 2300 	strex	r3, r2, [r1]
 8011108:	61bb      	str	r3, [r7, #24]
   return(result);
 801110a:	69bb      	ldr	r3, [r7, #24]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d1e5      	bne.n	80110dc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8011110:	2300      	movs	r3, #0
}
 8011112:	4618      	mov	r0, r3
 8011114:	3758      	adds	r7, #88	@ 0x58
 8011116:	46bd      	mov	sp, r7
 8011118:	bd80      	pop	{r7, pc}
 801111a:	bf00      	nop
 801111c:	0801132d 	.word	0x0801132d
 8011120:	08011459 	.word	0x08011459
 8011124:	08011497 	.word	0x08011497

08011128 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011128:	b480      	push	{r7}
 801112a:	b08f      	sub	sp, #60	@ 0x3c
 801112c:	af00      	add	r7, sp, #0
 801112e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011136:	6a3b      	ldr	r3, [r7, #32]
 8011138:	e853 3f00 	ldrex	r3, [r3]
 801113c:	61fb      	str	r3, [r7, #28]
   return(result);
 801113e:	69fb      	ldr	r3, [r7, #28]
 8011140:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011144:	637b      	str	r3, [r7, #52]	@ 0x34
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	461a      	mov	r2, r3
 801114c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801114e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011150:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011152:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011154:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011156:	e841 2300 	strex	r3, r2, [r1]
 801115a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801115c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801115e:	2b00      	cmp	r3, #0
 8011160:	d1e6      	bne.n	8011130 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	3308      	adds	r3, #8
 8011168:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	e853 3f00 	ldrex	r3, [r3]
 8011170:	60bb      	str	r3, [r7, #8]
   return(result);
 8011172:	68bb      	ldr	r3, [r7, #8]
 8011174:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8011178:	633b      	str	r3, [r7, #48]	@ 0x30
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	3308      	adds	r3, #8
 8011180:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011182:	61ba      	str	r2, [r7, #24]
 8011184:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011186:	6979      	ldr	r1, [r7, #20]
 8011188:	69ba      	ldr	r2, [r7, #24]
 801118a:	e841 2300 	strex	r3, r2, [r1]
 801118e:	613b      	str	r3, [r7, #16]
   return(result);
 8011190:	693b      	ldr	r3, [r7, #16]
 8011192:	2b00      	cmp	r3, #0
 8011194:	d1e5      	bne.n	8011162 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	2220      	movs	r2, #32
 801119a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801119e:	bf00      	nop
 80111a0:	373c      	adds	r7, #60	@ 0x3c
 80111a2:	46bd      	mov	sp, r7
 80111a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a8:	4770      	bx	lr

080111aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80111aa:	b480      	push	{r7}
 80111ac:	b095      	sub	sp, #84	@ 0x54
 80111ae:	af00      	add	r7, sp, #0
 80111b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111ba:	e853 3f00 	ldrex	r3, [r3]
 80111be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80111c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80111c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	461a      	mov	r2, r3
 80111ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80111d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80111d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80111d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80111d8:	e841 2300 	strex	r3, r2, [r1]
 80111dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80111de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d1e6      	bne.n	80111b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	3308      	adds	r3, #8
 80111ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111ec:	6a3b      	ldr	r3, [r7, #32]
 80111ee:	e853 3f00 	ldrex	r3, [r3]
 80111f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80111f4:	69fb      	ldr	r3, [r7, #28]
 80111f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80111fa:	f023 0301 	bic.w	r3, r3, #1
 80111fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	3308      	adds	r3, #8
 8011206:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011208:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801120a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801120c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801120e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011210:	e841 2300 	strex	r3, r2, [r1]
 8011214:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011218:	2b00      	cmp	r3, #0
 801121a:	d1e3      	bne.n	80111e4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011220:	2b01      	cmp	r3, #1
 8011222:	d118      	bne.n	8011256 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801122a:	68fb      	ldr	r3, [r7, #12]
 801122c:	e853 3f00 	ldrex	r3, [r3]
 8011230:	60bb      	str	r3, [r7, #8]
   return(result);
 8011232:	68bb      	ldr	r3, [r7, #8]
 8011234:	f023 0310 	bic.w	r3, r3, #16
 8011238:	647b      	str	r3, [r7, #68]	@ 0x44
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	461a      	mov	r2, r3
 8011240:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011242:	61bb      	str	r3, [r7, #24]
 8011244:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011246:	6979      	ldr	r1, [r7, #20]
 8011248:	69ba      	ldr	r2, [r7, #24]
 801124a:	e841 2300 	strex	r3, r2, [r1]
 801124e:	613b      	str	r3, [r7, #16]
   return(result);
 8011250:	693b      	ldr	r3, [r7, #16]
 8011252:	2b00      	cmp	r3, #0
 8011254:	d1e6      	bne.n	8011224 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	2220      	movs	r2, #32
 801125a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	2200      	movs	r2, #0
 8011262:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	2200      	movs	r2, #0
 8011268:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801126a:	bf00      	nop
 801126c:	3754      	adds	r7, #84	@ 0x54
 801126e:	46bd      	mov	sp, r7
 8011270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011274:	4770      	bx	lr

08011276 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011276:	b580      	push	{r7, lr}
 8011278:	b090      	sub	sp, #64	@ 0x40
 801127a:	af00      	add	r7, sp, #0
 801127c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011282:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	f003 0320 	and.w	r3, r3, #32
 801128e:	2b00      	cmp	r3, #0
 8011290:	d137      	bne.n	8011302 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8011292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011294:	2200      	movs	r2, #0
 8011296:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801129a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	3308      	adds	r3, #8
 80112a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112a4:	e853 3f00 	ldrex	r3, [r3]
 80112a8:	623b      	str	r3, [r7, #32]
   return(result);
 80112aa:	6a3b      	ldr	r3, [r7, #32]
 80112ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80112b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80112b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	3308      	adds	r3, #8
 80112b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80112ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80112bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80112c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80112c2:	e841 2300 	strex	r3, r2, [r1]
 80112c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80112c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d1e5      	bne.n	801129a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80112ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112d4:	693b      	ldr	r3, [r7, #16]
 80112d6:	e853 3f00 	ldrex	r3, [r3]
 80112da:	60fb      	str	r3, [r7, #12]
   return(result);
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80112e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	461a      	mov	r2, r3
 80112ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112ec:	61fb      	str	r3, [r7, #28]
 80112ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112f0:	69b9      	ldr	r1, [r7, #24]
 80112f2:	69fa      	ldr	r2, [r7, #28]
 80112f4:	e841 2300 	strex	r3, r2, [r1]
 80112f8:	617b      	str	r3, [r7, #20]
   return(result);
 80112fa:	697b      	ldr	r3, [r7, #20]
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d1e6      	bne.n	80112ce <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011300:	e002      	b.n	8011308 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8011302:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011304:	f7f7 f9fe 	bl	8008704 <HAL_UART_TxCpltCallback>
}
 8011308:	bf00      	nop
 801130a:	3740      	adds	r7, #64	@ 0x40
 801130c:	46bd      	mov	sp, r7
 801130e:	bd80      	pop	{r7, pc}

08011310 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011310:	b580      	push	{r7, lr}
 8011312:	b084      	sub	sp, #16
 8011314:	af00      	add	r7, sp, #0
 8011316:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801131c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801131e:	68f8      	ldr	r0, [r7, #12]
 8011320:	f7ff f8d4 	bl	80104cc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011324:	bf00      	nop
 8011326:	3710      	adds	r7, #16
 8011328:	46bd      	mov	sp, r7
 801132a:	bd80      	pop	{r7, pc}

0801132c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b09c      	sub	sp, #112	@ 0x70
 8011330:	af00      	add	r7, sp, #0
 8011332:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011338:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	f003 0320 	and.w	r3, r3, #32
 8011344:	2b00      	cmp	r3, #0
 8011346:	d171      	bne.n	801142c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8011348:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801134a:	2200      	movs	r2, #0
 801134c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011350:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011356:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011358:	e853 3f00 	ldrex	r3, [r3]
 801135c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801135e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011360:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011364:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011366:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	461a      	mov	r2, r3
 801136c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801136e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011370:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011372:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011374:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011376:	e841 2300 	strex	r3, r2, [r1]
 801137a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801137c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801137e:	2b00      	cmp	r3, #0
 8011380:	d1e6      	bne.n	8011350 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011382:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	3308      	adds	r3, #8
 8011388:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801138a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801138c:	e853 3f00 	ldrex	r3, [r3]
 8011390:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011394:	f023 0301 	bic.w	r3, r3, #1
 8011398:	667b      	str	r3, [r7, #100]	@ 0x64
 801139a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	3308      	adds	r3, #8
 80113a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80113a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80113a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80113a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80113aa:	e841 2300 	strex	r3, r2, [r1]
 80113ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80113b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d1e5      	bne.n	8011382 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80113b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	3308      	adds	r3, #8
 80113bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113c0:	e853 3f00 	ldrex	r3, [r3]
 80113c4:	623b      	str	r3, [r7, #32]
   return(result);
 80113c6:	6a3b      	ldr	r3, [r7, #32]
 80113c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80113cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80113ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	3308      	adds	r3, #8
 80113d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80113d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80113d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80113dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80113de:	e841 2300 	strex	r3, r2, [r1]
 80113e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80113e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d1e5      	bne.n	80113b6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80113ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113ec:	2220      	movs	r2, #32
 80113ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80113f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80113f6:	2b01      	cmp	r3, #1
 80113f8:	d118      	bne.n	801142c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80113fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011400:	693b      	ldr	r3, [r7, #16]
 8011402:	e853 3f00 	ldrex	r3, [r3]
 8011406:	60fb      	str	r3, [r7, #12]
   return(result);
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	f023 0310 	bic.w	r3, r3, #16
 801140e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	461a      	mov	r2, r3
 8011416:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011418:	61fb      	str	r3, [r7, #28]
 801141a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801141c:	69b9      	ldr	r1, [r7, #24]
 801141e:	69fa      	ldr	r2, [r7, #28]
 8011420:	e841 2300 	strex	r3, r2, [r1]
 8011424:	617b      	str	r3, [r7, #20]
   return(result);
 8011426:	697b      	ldr	r3, [r7, #20]
 8011428:	2b00      	cmp	r3, #0
 801142a:	d1e6      	bne.n	80113fa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801142c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801142e:	2200      	movs	r2, #0
 8011430:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011432:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011434:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011436:	2b01      	cmp	r3, #1
 8011438:	d107      	bne.n	801144a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801143a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801143c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011440:	4619      	mov	r1, r3
 8011442:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011444:	f7ff f860 	bl	8010508 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011448:	e002      	b.n	8011450 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801144a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801144c:	f7f7 f97a 	bl	8008744 <HAL_UART_RxCpltCallback>
}
 8011450:	bf00      	nop
 8011452:	3770      	adds	r7, #112	@ 0x70
 8011454:	46bd      	mov	sp, r7
 8011456:	bd80      	pop	{r7, pc}

08011458 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b084      	sub	sp, #16
 801145c:	af00      	add	r7, sp, #0
 801145e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011464:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	2201      	movs	r2, #1
 801146a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011470:	2b01      	cmp	r3, #1
 8011472:	d109      	bne.n	8011488 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801147a:	085b      	lsrs	r3, r3, #1
 801147c:	b29b      	uxth	r3, r3
 801147e:	4619      	mov	r1, r3
 8011480:	68f8      	ldr	r0, [r7, #12]
 8011482:	f7ff f841 	bl	8010508 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011486:	e002      	b.n	801148e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8011488:	68f8      	ldr	r0, [r7, #12]
 801148a:	f7ff f829 	bl	80104e0 <HAL_UART_RxHalfCpltCallback>
}
 801148e:	bf00      	nop
 8011490:	3710      	adds	r7, #16
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}

08011496 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011496:	b580      	push	{r7, lr}
 8011498:	b086      	sub	sp, #24
 801149a:	af00      	add	r7, sp, #0
 801149c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114a2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80114a4:	697b      	ldr	r3, [r7, #20]
 80114a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80114aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80114ac:	697b      	ldr	r3, [r7, #20]
 80114ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80114b2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80114b4:	697b      	ldr	r3, [r7, #20]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	689b      	ldr	r3, [r3, #8]
 80114ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80114be:	2b80      	cmp	r3, #128	@ 0x80
 80114c0:	d109      	bne.n	80114d6 <UART_DMAError+0x40>
 80114c2:	693b      	ldr	r3, [r7, #16]
 80114c4:	2b21      	cmp	r3, #33	@ 0x21
 80114c6:	d106      	bne.n	80114d6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80114c8:	697b      	ldr	r3, [r7, #20]
 80114ca:	2200      	movs	r2, #0
 80114cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80114d0:	6978      	ldr	r0, [r7, #20]
 80114d2:	f7ff fe29 	bl	8011128 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80114d6:	697b      	ldr	r3, [r7, #20]
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	689b      	ldr	r3, [r3, #8]
 80114dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114e0:	2b40      	cmp	r3, #64	@ 0x40
 80114e2:	d109      	bne.n	80114f8 <UART_DMAError+0x62>
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	2b22      	cmp	r3, #34	@ 0x22
 80114e8:	d106      	bne.n	80114f8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80114ea:	697b      	ldr	r3, [r7, #20]
 80114ec:	2200      	movs	r2, #0
 80114ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80114f2:	6978      	ldr	r0, [r7, #20]
 80114f4:	f7ff fe59 	bl	80111aa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80114f8:	697b      	ldr	r3, [r7, #20]
 80114fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80114fe:	f043 0210 	orr.w	r2, r3, #16
 8011502:	697b      	ldr	r3, [r7, #20]
 8011504:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011508:	6978      	ldr	r0, [r7, #20]
 801150a:	f7fe fff3 	bl	80104f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801150e:	bf00      	nop
 8011510:	3718      	adds	r7, #24
 8011512:	46bd      	mov	sp, r7
 8011514:	bd80      	pop	{r7, pc}

08011516 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011516:	b580      	push	{r7, lr}
 8011518:	b084      	sub	sp, #16
 801151a:	af00      	add	r7, sp, #0
 801151c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011522:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	2200      	movs	r2, #0
 8011528:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801152c:	68f8      	ldr	r0, [r7, #12]
 801152e:	f7fe ffe1 	bl	80104f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011532:	bf00      	nop
 8011534:	3710      	adds	r7, #16
 8011536:	46bd      	mov	sp, r7
 8011538:	bd80      	pop	{r7, pc}

0801153a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801153a:	b580      	push	{r7, lr}
 801153c:	b088      	sub	sp, #32
 801153e:	af00      	add	r7, sp, #0
 8011540:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	e853 3f00 	ldrex	r3, [r3]
 801154e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011550:	68bb      	ldr	r3, [r7, #8]
 8011552:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011556:	61fb      	str	r3, [r7, #28]
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	461a      	mov	r2, r3
 801155e:	69fb      	ldr	r3, [r7, #28]
 8011560:	61bb      	str	r3, [r7, #24]
 8011562:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011564:	6979      	ldr	r1, [r7, #20]
 8011566:	69ba      	ldr	r2, [r7, #24]
 8011568:	e841 2300 	strex	r3, r2, [r1]
 801156c:	613b      	str	r3, [r7, #16]
   return(result);
 801156e:	693b      	ldr	r3, [r7, #16]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d1e6      	bne.n	8011542 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	2220      	movs	r2, #32
 8011578:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	2200      	movs	r2, #0
 8011580:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011582:	6878      	ldr	r0, [r7, #4]
 8011584:	f7f7 f8be 	bl	8008704 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011588:	bf00      	nop
 801158a:	3720      	adds	r7, #32
 801158c:	46bd      	mov	sp, r7
 801158e:	bd80      	pop	{r7, pc}

08011590 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011590:	b480      	push	{r7}
 8011592:	b083      	sub	sp, #12
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011598:	bf00      	nop
 801159a:	370c      	adds	r7, #12
 801159c:	46bd      	mov	sp, r7
 801159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a2:	4770      	bx	lr

080115a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80115a4:	b480      	push	{r7}
 80115a6:	b083      	sub	sp, #12
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80115ac:	bf00      	nop
 80115ae:	370c      	adds	r7, #12
 80115b0:	46bd      	mov	sp, r7
 80115b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b6:	4770      	bx	lr

080115b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80115b8:	b480      	push	{r7}
 80115ba:	b083      	sub	sp, #12
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80115c0:	bf00      	nop
 80115c2:	370c      	adds	r7, #12
 80115c4:	46bd      	mov	sp, r7
 80115c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ca:	4770      	bx	lr

080115cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80115cc:	b480      	push	{r7}
 80115ce:	b085      	sub	sp, #20
 80115d0:	af00      	add	r7, sp, #0
 80115d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80115da:	2b01      	cmp	r3, #1
 80115dc:	d101      	bne.n	80115e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80115de:	2302      	movs	r3, #2
 80115e0:	e027      	b.n	8011632 <HAL_UARTEx_DisableFifoMode+0x66>
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	2201      	movs	r2, #1
 80115e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	2224      	movs	r2, #36	@ 0x24
 80115ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	681b      	ldr	r3, [r3, #0]
 80115f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	681a      	ldr	r2, [r3, #0]
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	f022 0201 	bic.w	r2, r2, #1
 8011608:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011610:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	2200      	movs	r2, #0
 8011616:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	68fa      	ldr	r2, [r7, #12]
 801161e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	2220      	movs	r2, #32
 8011624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	2200      	movs	r2, #0
 801162c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011630:	2300      	movs	r3, #0
}
 8011632:	4618      	mov	r0, r3
 8011634:	3714      	adds	r7, #20
 8011636:	46bd      	mov	sp, r7
 8011638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801163c:	4770      	bx	lr

0801163e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801163e:	b580      	push	{r7, lr}
 8011640:	b084      	sub	sp, #16
 8011642:	af00      	add	r7, sp, #0
 8011644:	6078      	str	r0, [r7, #4]
 8011646:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801164e:	2b01      	cmp	r3, #1
 8011650:	d101      	bne.n	8011656 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011652:	2302      	movs	r3, #2
 8011654:	e02d      	b.n	80116b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2201      	movs	r2, #1
 801165a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	2224      	movs	r2, #36	@ 0x24
 8011662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	681a      	ldr	r2, [r3, #0]
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	f022 0201 	bic.w	r2, r2, #1
 801167c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	689b      	ldr	r3, [r3, #8]
 8011684:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	683a      	ldr	r2, [r7, #0]
 801168e:	430a      	orrs	r2, r1
 8011690:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011692:	6878      	ldr	r0, [r7, #4]
 8011694:	f000 f850 	bl	8011738 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	68fa      	ldr	r2, [r7, #12]
 801169e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	2220      	movs	r2, #32
 80116a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	2200      	movs	r2, #0
 80116ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80116b0:	2300      	movs	r3, #0
}
 80116b2:	4618      	mov	r0, r3
 80116b4:	3710      	adds	r7, #16
 80116b6:	46bd      	mov	sp, r7
 80116b8:	bd80      	pop	{r7, pc}

080116ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80116ba:	b580      	push	{r7, lr}
 80116bc:	b084      	sub	sp, #16
 80116be:	af00      	add	r7, sp, #0
 80116c0:	6078      	str	r0, [r7, #4]
 80116c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80116ca:	2b01      	cmp	r3, #1
 80116cc:	d101      	bne.n	80116d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80116ce:	2302      	movs	r3, #2
 80116d0:	e02d      	b.n	801172e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	2201      	movs	r2, #1
 80116d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	2224      	movs	r2, #36	@ 0x24
 80116de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	681a      	ldr	r2, [r3, #0]
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	f022 0201 	bic.w	r2, r2, #1
 80116f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	689b      	ldr	r3, [r3, #8]
 8011700:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	683a      	ldr	r2, [r7, #0]
 801170a:	430a      	orrs	r2, r1
 801170c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801170e:	6878      	ldr	r0, [r7, #4]
 8011710:	f000 f812 	bl	8011738 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	68fa      	ldr	r2, [r7, #12]
 801171a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	2220      	movs	r2, #32
 8011720:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	2200      	movs	r2, #0
 8011728:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801172c:	2300      	movs	r3, #0
}
 801172e:	4618      	mov	r0, r3
 8011730:	3710      	adds	r7, #16
 8011732:	46bd      	mov	sp, r7
 8011734:	bd80      	pop	{r7, pc}
	...

08011738 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011738:	b480      	push	{r7}
 801173a:	b085      	sub	sp, #20
 801173c:	af00      	add	r7, sp, #0
 801173e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011744:	2b00      	cmp	r3, #0
 8011746:	d108      	bne.n	801175a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	2201      	movs	r2, #1
 801174c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	2201      	movs	r2, #1
 8011754:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011758:	e031      	b.n	80117be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801175a:	2308      	movs	r3, #8
 801175c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801175e:	2308      	movs	r3, #8
 8011760:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	689b      	ldr	r3, [r3, #8]
 8011768:	0e5b      	lsrs	r3, r3, #25
 801176a:	b2db      	uxtb	r3, r3
 801176c:	f003 0307 	and.w	r3, r3, #7
 8011770:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	689b      	ldr	r3, [r3, #8]
 8011778:	0f5b      	lsrs	r3, r3, #29
 801177a:	b2db      	uxtb	r3, r3
 801177c:	f003 0307 	and.w	r3, r3, #7
 8011780:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011782:	7bbb      	ldrb	r3, [r7, #14]
 8011784:	7b3a      	ldrb	r2, [r7, #12]
 8011786:	4911      	ldr	r1, [pc, #68]	@ (80117cc <UARTEx_SetNbDataToProcess+0x94>)
 8011788:	5c8a      	ldrb	r2, [r1, r2]
 801178a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801178e:	7b3a      	ldrb	r2, [r7, #12]
 8011790:	490f      	ldr	r1, [pc, #60]	@ (80117d0 <UARTEx_SetNbDataToProcess+0x98>)
 8011792:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011794:	fb93 f3f2 	sdiv	r3, r3, r2
 8011798:	b29a      	uxth	r2, r3
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80117a0:	7bfb      	ldrb	r3, [r7, #15]
 80117a2:	7b7a      	ldrb	r2, [r7, #13]
 80117a4:	4909      	ldr	r1, [pc, #36]	@ (80117cc <UARTEx_SetNbDataToProcess+0x94>)
 80117a6:	5c8a      	ldrb	r2, [r1, r2]
 80117a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80117ac:	7b7a      	ldrb	r2, [r7, #13]
 80117ae:	4908      	ldr	r1, [pc, #32]	@ (80117d0 <UARTEx_SetNbDataToProcess+0x98>)
 80117b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80117b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80117b6:	b29a      	uxth	r2, r3
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80117be:	bf00      	nop
 80117c0:	3714      	adds	r7, #20
 80117c2:	46bd      	mov	sp, r7
 80117c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c8:	4770      	bx	lr
 80117ca:	bf00      	nop
 80117cc:	080178bc 	.word	0x080178bc
 80117d0:	080178c4 	.word	0x080178c4

080117d4 <__NVIC_SetPriority>:
{
 80117d4:	b480      	push	{r7}
 80117d6:	b083      	sub	sp, #12
 80117d8:	af00      	add	r7, sp, #0
 80117da:	4603      	mov	r3, r0
 80117dc:	6039      	str	r1, [r7, #0]
 80117de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80117e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	db0a      	blt.n	80117fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80117e8:	683b      	ldr	r3, [r7, #0]
 80117ea:	b2da      	uxtb	r2, r3
 80117ec:	490c      	ldr	r1, [pc, #48]	@ (8011820 <__NVIC_SetPriority+0x4c>)
 80117ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80117f2:	0112      	lsls	r2, r2, #4
 80117f4:	b2d2      	uxtb	r2, r2
 80117f6:	440b      	add	r3, r1
 80117f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80117fc:	e00a      	b.n	8011814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	b2da      	uxtb	r2, r3
 8011802:	4908      	ldr	r1, [pc, #32]	@ (8011824 <__NVIC_SetPriority+0x50>)
 8011804:	79fb      	ldrb	r3, [r7, #7]
 8011806:	f003 030f 	and.w	r3, r3, #15
 801180a:	3b04      	subs	r3, #4
 801180c:	0112      	lsls	r2, r2, #4
 801180e:	b2d2      	uxtb	r2, r2
 8011810:	440b      	add	r3, r1
 8011812:	761a      	strb	r2, [r3, #24]
}
 8011814:	bf00      	nop
 8011816:	370c      	adds	r7, #12
 8011818:	46bd      	mov	sp, r7
 801181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801181e:	4770      	bx	lr
 8011820:	e000e100 	.word	0xe000e100
 8011824:	e000ed00 	.word	0xe000ed00

08011828 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8011828:	b580      	push	{r7, lr}
 801182a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801182c:	4b05      	ldr	r3, [pc, #20]	@ (8011844 <SysTick_Handler+0x1c>)
 801182e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8011830:	f002 f918 	bl	8013a64 <xTaskGetSchedulerState>
 8011834:	4603      	mov	r3, r0
 8011836:	2b01      	cmp	r3, #1
 8011838:	d001      	beq.n	801183e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801183a:	f002 ff45 	bl	80146c8 <xPortSysTickHandler>
  }
}
 801183e:	bf00      	nop
 8011840:	bd80      	pop	{r7, pc}
 8011842:	bf00      	nop
 8011844:	e000e010 	.word	0xe000e010

08011848 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8011848:	b580      	push	{r7, lr}
 801184a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801184c:	2100      	movs	r1, #0
 801184e:	f06f 0004 	mvn.w	r0, #4
 8011852:	f7ff ffbf 	bl	80117d4 <__NVIC_SetPriority>
#endif
}
 8011856:	bf00      	nop
 8011858:	bd80      	pop	{r7, pc}
	...

0801185c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 801185c:	b480      	push	{r7}
 801185e:	b083      	sub	sp, #12
 8011860:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011862:	f3ef 8305 	mrs	r3, IPSR
 8011866:	603b      	str	r3, [r7, #0]
  return(result);
 8011868:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801186a:	2b00      	cmp	r3, #0
 801186c:	d003      	beq.n	8011876 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801186e:	f06f 0305 	mvn.w	r3, #5
 8011872:	607b      	str	r3, [r7, #4]
 8011874:	e00c      	b.n	8011890 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8011876:	4b0a      	ldr	r3, [pc, #40]	@ (80118a0 <osKernelInitialize+0x44>)
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d105      	bne.n	801188a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801187e:	4b08      	ldr	r3, [pc, #32]	@ (80118a0 <osKernelInitialize+0x44>)
 8011880:	2201      	movs	r2, #1
 8011882:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8011884:	2300      	movs	r3, #0
 8011886:	607b      	str	r3, [r7, #4]
 8011888:	e002      	b.n	8011890 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801188a:	f04f 33ff 	mov.w	r3, #4294967295
 801188e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011890:	687b      	ldr	r3, [r7, #4]
}
 8011892:	4618      	mov	r0, r3
 8011894:	370c      	adds	r7, #12
 8011896:	46bd      	mov	sp, r7
 8011898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801189c:	4770      	bx	lr
 801189e:	bf00      	nop
 80118a0:	20002364 	.word	0x20002364

080118a4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b082      	sub	sp, #8
 80118a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80118aa:	f3ef 8305 	mrs	r3, IPSR
 80118ae:	603b      	str	r3, [r7, #0]
  return(result);
 80118b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d003      	beq.n	80118be <osKernelStart+0x1a>
    stat = osErrorISR;
 80118b6:	f06f 0305 	mvn.w	r3, #5
 80118ba:	607b      	str	r3, [r7, #4]
 80118bc:	e010      	b.n	80118e0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80118be:	4b0b      	ldr	r3, [pc, #44]	@ (80118ec <osKernelStart+0x48>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	2b01      	cmp	r3, #1
 80118c4:	d109      	bne.n	80118da <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80118c6:	f7ff ffbf 	bl	8011848 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80118ca:	4b08      	ldr	r3, [pc, #32]	@ (80118ec <osKernelStart+0x48>)
 80118cc:	2202      	movs	r2, #2
 80118ce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80118d0:	f001 fb9e 	bl	8013010 <vTaskStartScheduler>
      stat = osOK;
 80118d4:	2300      	movs	r3, #0
 80118d6:	607b      	str	r3, [r7, #4]
 80118d8:	e002      	b.n	80118e0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80118da:	f04f 33ff 	mov.w	r3, #4294967295
 80118de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80118e0:	687b      	ldr	r3, [r7, #4]
}
 80118e2:	4618      	mov	r0, r3
 80118e4:	3708      	adds	r7, #8
 80118e6:	46bd      	mov	sp, r7
 80118e8:	bd80      	pop	{r7, pc}
 80118ea:	bf00      	nop
 80118ec:	20002364 	.word	0x20002364

080118f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80118f0:	b580      	push	{r7, lr}
 80118f2:	b08e      	sub	sp, #56	@ 0x38
 80118f4:	af04      	add	r7, sp, #16
 80118f6:	60f8      	str	r0, [r7, #12]
 80118f8:	60b9      	str	r1, [r7, #8]
 80118fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80118fc:	2300      	movs	r3, #0
 80118fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011900:	f3ef 8305 	mrs	r3, IPSR
 8011904:	617b      	str	r3, [r7, #20]
  return(result);
 8011906:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8011908:	2b00      	cmp	r3, #0
 801190a:	d17e      	bne.n	8011a0a <osThreadNew+0x11a>
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	2b00      	cmp	r3, #0
 8011910:	d07b      	beq.n	8011a0a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8011912:	2380      	movs	r3, #128	@ 0x80
 8011914:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8011916:	2318      	movs	r3, #24
 8011918:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801191a:	2300      	movs	r3, #0
 801191c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801191e:	f04f 33ff 	mov.w	r3, #4294967295
 8011922:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d045      	beq.n	80119b6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	2b00      	cmp	r3, #0
 8011930:	d002      	beq.n	8011938 <osThreadNew+0x48>
        name = attr->name;
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	699b      	ldr	r3, [r3, #24]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d002      	beq.n	8011946 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	699b      	ldr	r3, [r3, #24]
 8011944:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8011946:	69fb      	ldr	r3, [r7, #28]
 8011948:	2b00      	cmp	r3, #0
 801194a:	d008      	beq.n	801195e <osThreadNew+0x6e>
 801194c:	69fb      	ldr	r3, [r7, #28]
 801194e:	2b38      	cmp	r3, #56	@ 0x38
 8011950:	d805      	bhi.n	801195e <osThreadNew+0x6e>
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	685b      	ldr	r3, [r3, #4]
 8011956:	f003 0301 	and.w	r3, r3, #1
 801195a:	2b00      	cmp	r3, #0
 801195c:	d001      	beq.n	8011962 <osThreadNew+0x72>
        return (NULL);
 801195e:	2300      	movs	r3, #0
 8011960:	e054      	b.n	8011a0c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	695b      	ldr	r3, [r3, #20]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d003      	beq.n	8011972 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	695b      	ldr	r3, [r3, #20]
 801196e:	089b      	lsrs	r3, r3, #2
 8011970:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	689b      	ldr	r3, [r3, #8]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d00e      	beq.n	8011998 <osThreadNew+0xa8>
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	68db      	ldr	r3, [r3, #12]
 801197e:	2ba7      	cmp	r3, #167	@ 0xa7
 8011980:	d90a      	bls.n	8011998 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011986:	2b00      	cmp	r3, #0
 8011988:	d006      	beq.n	8011998 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	695b      	ldr	r3, [r3, #20]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d002      	beq.n	8011998 <osThreadNew+0xa8>
        mem = 1;
 8011992:	2301      	movs	r3, #1
 8011994:	61bb      	str	r3, [r7, #24]
 8011996:	e010      	b.n	80119ba <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	689b      	ldr	r3, [r3, #8]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d10c      	bne.n	80119ba <osThreadNew+0xca>
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	68db      	ldr	r3, [r3, #12]
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d108      	bne.n	80119ba <osThreadNew+0xca>
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	691b      	ldr	r3, [r3, #16]
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d104      	bne.n	80119ba <osThreadNew+0xca>
          mem = 0;
 80119b0:	2300      	movs	r3, #0
 80119b2:	61bb      	str	r3, [r7, #24]
 80119b4:	e001      	b.n	80119ba <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80119b6:	2300      	movs	r3, #0
 80119b8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80119ba:	69bb      	ldr	r3, [r7, #24]
 80119bc:	2b01      	cmp	r3, #1
 80119be:	d110      	bne.n	80119e2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80119c4:	687a      	ldr	r2, [r7, #4]
 80119c6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80119c8:	9202      	str	r2, [sp, #8]
 80119ca:	9301      	str	r3, [sp, #4]
 80119cc:	69fb      	ldr	r3, [r7, #28]
 80119ce:	9300      	str	r3, [sp, #0]
 80119d0:	68bb      	ldr	r3, [r7, #8]
 80119d2:	6a3a      	ldr	r2, [r7, #32]
 80119d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80119d6:	68f8      	ldr	r0, [r7, #12]
 80119d8:	f001 f8dc 	bl	8012b94 <xTaskCreateStatic>
 80119dc:	4603      	mov	r3, r0
 80119de:	613b      	str	r3, [r7, #16]
 80119e0:	e013      	b.n	8011a0a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80119e2:	69bb      	ldr	r3, [r7, #24]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d110      	bne.n	8011a0a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80119e8:	6a3b      	ldr	r3, [r7, #32]
 80119ea:	b29a      	uxth	r2, r3
 80119ec:	f107 0310 	add.w	r3, r7, #16
 80119f0:	9301      	str	r3, [sp, #4]
 80119f2:	69fb      	ldr	r3, [r7, #28]
 80119f4:	9300      	str	r3, [sp, #0]
 80119f6:	68bb      	ldr	r3, [r7, #8]
 80119f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80119fa:	68f8      	ldr	r0, [r7, #12]
 80119fc:	f001 f92a 	bl	8012c54 <xTaskCreate>
 8011a00:	4603      	mov	r3, r0
 8011a02:	2b01      	cmp	r3, #1
 8011a04:	d001      	beq.n	8011a0a <osThreadNew+0x11a>
            hTask = NULL;
 8011a06:	2300      	movs	r3, #0
 8011a08:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8011a0a:	693b      	ldr	r3, [r7, #16]
}
 8011a0c:	4618      	mov	r0, r3
 8011a0e:	3728      	adds	r7, #40	@ 0x28
 8011a10:	46bd      	mov	sp, r7
 8011a12:	bd80      	pop	{r7, pc}

08011a14 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8011a14:	b580      	push	{r7, lr}
 8011a16:	b086      	sub	sp, #24
 8011a18:	af00      	add	r7, sp, #0
 8011a1a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011a20:	f3ef 8305 	mrs	r3, IPSR
 8011a24:	60fb      	str	r3, [r7, #12]
  return(result);
 8011a26:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d12d      	bne.n	8011a88 <osEventFlagsNew+0x74>
    mem = -1;
 8011a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8011a30:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d015      	beq.n	8011a64 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	689b      	ldr	r3, [r3, #8]
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d006      	beq.n	8011a4e <osEventFlagsNew+0x3a>
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	68db      	ldr	r3, [r3, #12]
 8011a44:	2b1f      	cmp	r3, #31
 8011a46:	d902      	bls.n	8011a4e <osEventFlagsNew+0x3a>
        mem = 1;
 8011a48:	2301      	movs	r3, #1
 8011a4a:	613b      	str	r3, [r7, #16]
 8011a4c:	e00c      	b.n	8011a68 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	689b      	ldr	r3, [r3, #8]
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d108      	bne.n	8011a68 <osEventFlagsNew+0x54>
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	68db      	ldr	r3, [r3, #12]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d104      	bne.n	8011a68 <osEventFlagsNew+0x54>
          mem = 0;
 8011a5e:	2300      	movs	r3, #0
 8011a60:	613b      	str	r3, [r7, #16]
 8011a62:	e001      	b.n	8011a68 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8011a64:	2300      	movs	r3, #0
 8011a66:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8011a68:	693b      	ldr	r3, [r7, #16]
 8011a6a:	2b01      	cmp	r3, #1
 8011a6c:	d106      	bne.n	8011a7c <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	689b      	ldr	r3, [r3, #8]
 8011a72:	4618      	mov	r0, r3
 8011a74:	f000 f8ea 	bl	8011c4c <xEventGroupCreateStatic>
 8011a78:	6178      	str	r0, [r7, #20]
 8011a7a:	e005      	b.n	8011a88 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8011a7c:	693b      	ldr	r3, [r7, #16]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d102      	bne.n	8011a88 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8011a82:	f000 f91c 	bl	8011cbe <xEventGroupCreate>
 8011a86:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8011a88:	697b      	ldr	r3, [r7, #20]
}
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	3718      	adds	r7, #24
 8011a8e:	46bd      	mov	sp, r7
 8011a90:	bd80      	pop	{r7, pc}
	...

08011a94 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8011a94:	b580      	push	{r7, lr}
 8011a96:	b086      	sub	sp, #24
 8011a98:	af00      	add	r7, sp, #0
 8011a9a:	6078      	str	r0, [r7, #4]
 8011a9c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8011aa2:	693b      	ldr	r3, [r7, #16]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d003      	beq.n	8011ab0 <osEventFlagsSet+0x1c>
 8011aa8:	683b      	ldr	r3, [r7, #0]
 8011aaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011aae:	d303      	bcc.n	8011ab8 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8011ab0:	f06f 0303 	mvn.w	r3, #3
 8011ab4:	617b      	str	r3, [r7, #20]
 8011ab6:	e028      	b.n	8011b0a <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011ab8:	f3ef 8305 	mrs	r3, IPSR
 8011abc:	60fb      	str	r3, [r7, #12]
  return(result);
 8011abe:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d01d      	beq.n	8011b00 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8011ac8:	f107 0308 	add.w	r3, r7, #8
 8011acc:	461a      	mov	r2, r3
 8011ace:	6839      	ldr	r1, [r7, #0]
 8011ad0:	6938      	ldr	r0, [r7, #16]
 8011ad2:	f000 fa9d 	bl	8012010 <xEventGroupSetBitsFromISR>
 8011ad6:	4603      	mov	r3, r0
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d103      	bne.n	8011ae4 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8011adc:	f06f 0302 	mvn.w	r3, #2
 8011ae0:	617b      	str	r3, [r7, #20]
 8011ae2:	e012      	b.n	8011b0a <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8011ae4:	683b      	ldr	r3, [r7, #0]
 8011ae6:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8011ae8:	68bb      	ldr	r3, [r7, #8]
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d00d      	beq.n	8011b0a <osEventFlagsSet+0x76>
 8011aee:	4b09      	ldr	r3, [pc, #36]	@ (8011b14 <osEventFlagsSet+0x80>)
 8011af0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011af4:	601a      	str	r2, [r3, #0]
 8011af6:	f3bf 8f4f 	dsb	sy
 8011afa:	f3bf 8f6f 	isb	sy
 8011afe:	e004      	b.n	8011b0a <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8011b00:	6839      	ldr	r1, [r7, #0]
 8011b02:	6938      	ldr	r0, [r7, #16]
 8011b04:	f000 f9c8 	bl	8011e98 <xEventGroupSetBits>
 8011b08:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8011b0a:	697b      	ldr	r3, [r7, #20]
}
 8011b0c:	4618      	mov	r0, r3
 8011b0e:	3718      	adds	r7, #24
 8011b10:	46bd      	mov	sp, r7
 8011b12:	bd80      	pop	{r7, pc}
 8011b14:	e000ed04 	.word	0xe000ed04

08011b18 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8011b18:	b580      	push	{r7, lr}
 8011b1a:	b08c      	sub	sp, #48	@ 0x30
 8011b1c:	af02      	add	r7, sp, #8
 8011b1e:	60f8      	str	r0, [r7, #12]
 8011b20:	60b9      	str	r1, [r7, #8]
 8011b22:	607a      	str	r2, [r7, #4]
 8011b24:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8011b2a:	69bb      	ldr	r3, [r7, #24]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d003      	beq.n	8011b38 <osEventFlagsWait+0x20>
 8011b30:	68bb      	ldr	r3, [r7, #8]
 8011b32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011b36:	d303      	bcc.n	8011b40 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8011b38:	f06f 0303 	mvn.w	r3, #3
 8011b3c:	61fb      	str	r3, [r7, #28]
 8011b3e:	e04b      	b.n	8011bd8 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011b40:	f3ef 8305 	mrs	r3, IPSR
 8011b44:	617b      	str	r3, [r7, #20]
  return(result);
 8011b46:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d003      	beq.n	8011b54 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8011b4c:	f06f 0305 	mvn.w	r3, #5
 8011b50:	61fb      	str	r3, [r7, #28]
 8011b52:	e041      	b.n	8011bd8 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	f003 0301 	and.w	r3, r3, #1
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d002      	beq.n	8011b64 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8011b5e:	2301      	movs	r3, #1
 8011b60:	627b      	str	r3, [r7, #36]	@ 0x24
 8011b62:	e001      	b.n	8011b68 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8011b64:	2300      	movs	r3, #0
 8011b66:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f003 0302 	and.w	r3, r3, #2
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d002      	beq.n	8011b78 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8011b72:	2300      	movs	r3, #0
 8011b74:	623b      	str	r3, [r7, #32]
 8011b76:	e001      	b.n	8011b7c <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8011b78:	2301      	movs	r3, #1
 8011b7a:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8011b7c:	683b      	ldr	r3, [r7, #0]
 8011b7e:	9300      	str	r3, [sp, #0]
 8011b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b82:	6a3a      	ldr	r2, [r7, #32]
 8011b84:	68b9      	ldr	r1, [r7, #8]
 8011b86:	69b8      	ldr	r0, [r7, #24]
 8011b88:	f000 f8b4 	bl	8011cf4 <xEventGroupWaitBits>
 8011b8c:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	f003 0301 	and.w	r3, r3, #1
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d010      	beq.n	8011bba <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8011b98:	68ba      	ldr	r2, [r7, #8]
 8011b9a:	69fb      	ldr	r3, [r7, #28]
 8011b9c:	4013      	ands	r3, r2
 8011b9e:	68ba      	ldr	r2, [r7, #8]
 8011ba0:	429a      	cmp	r2, r3
 8011ba2:	d019      	beq.n	8011bd8 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8011ba4:	683b      	ldr	r3, [r7, #0]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d003      	beq.n	8011bb2 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8011baa:	f06f 0301 	mvn.w	r3, #1
 8011bae:	61fb      	str	r3, [r7, #28]
 8011bb0:	e012      	b.n	8011bd8 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8011bb2:	f06f 0302 	mvn.w	r3, #2
 8011bb6:	61fb      	str	r3, [r7, #28]
 8011bb8:	e00e      	b.n	8011bd8 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8011bba:	68ba      	ldr	r2, [r7, #8]
 8011bbc:	69fb      	ldr	r3, [r7, #28]
 8011bbe:	4013      	ands	r3, r2
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d109      	bne.n	8011bd8 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8011bc4:	683b      	ldr	r3, [r7, #0]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d003      	beq.n	8011bd2 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8011bca:	f06f 0301 	mvn.w	r3, #1
 8011bce:	61fb      	str	r3, [r7, #28]
 8011bd0:	e002      	b.n	8011bd8 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8011bd2:	f06f 0302 	mvn.w	r3, #2
 8011bd6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8011bd8:	69fb      	ldr	r3, [r7, #28]
}
 8011bda:	4618      	mov	r0, r3
 8011bdc:	3728      	adds	r7, #40	@ 0x28
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bd80      	pop	{r7, pc}
	...

08011be4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011be4:	b480      	push	{r7}
 8011be6:	b085      	sub	sp, #20
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	60f8      	str	r0, [r7, #12]
 8011bec:	60b9      	str	r1, [r7, #8]
 8011bee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	4a07      	ldr	r2, [pc, #28]	@ (8011c10 <vApplicationGetIdleTaskMemory+0x2c>)
 8011bf4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8011bf6:	68bb      	ldr	r3, [r7, #8]
 8011bf8:	4a06      	ldr	r2, [pc, #24]	@ (8011c14 <vApplicationGetIdleTaskMemory+0x30>)
 8011bfa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	2280      	movs	r2, #128	@ 0x80
 8011c00:	601a      	str	r2, [r3, #0]
}
 8011c02:	bf00      	nop
 8011c04:	3714      	adds	r7, #20
 8011c06:	46bd      	mov	sp, r7
 8011c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0c:	4770      	bx	lr
 8011c0e:	bf00      	nop
 8011c10:	20002368 	.word	0x20002368
 8011c14:	20002410 	.word	0x20002410

08011c18 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011c18:	b480      	push	{r7}
 8011c1a:	b085      	sub	sp, #20
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	60f8      	str	r0, [r7, #12]
 8011c20:	60b9      	str	r1, [r7, #8]
 8011c22:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	4a07      	ldr	r2, [pc, #28]	@ (8011c44 <vApplicationGetTimerTaskMemory+0x2c>)
 8011c28:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8011c2a:	68bb      	ldr	r3, [r7, #8]
 8011c2c:	4a06      	ldr	r2, [pc, #24]	@ (8011c48 <vApplicationGetTimerTaskMemory+0x30>)
 8011c2e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011c36:	601a      	str	r2, [r3, #0]
}
 8011c38:	bf00      	nop
 8011c3a:	3714      	adds	r7, #20
 8011c3c:	46bd      	mov	sp, r7
 8011c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c42:	4770      	bx	lr
 8011c44:	20002610 	.word	0x20002610
 8011c48:	200026b8 	.word	0x200026b8

08011c4c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	b086      	sub	sp, #24
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d10b      	bne.n	8011c72 <xEventGroupCreateStatic+0x26>
	__asm volatile
 8011c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c5e:	f383 8811 	msr	BASEPRI, r3
 8011c62:	f3bf 8f6f 	isb	sy
 8011c66:	f3bf 8f4f 	dsb	sy
 8011c6a:	613b      	str	r3, [r7, #16]
}
 8011c6c:	bf00      	nop
 8011c6e:	bf00      	nop
 8011c70:	e7fd      	b.n	8011c6e <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8011c72:	2320      	movs	r3, #32
 8011c74:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8011c76:	68bb      	ldr	r3, [r7, #8]
 8011c78:	2b20      	cmp	r3, #32
 8011c7a:	d00b      	beq.n	8011c94 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8011c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c80:	f383 8811 	msr	BASEPRI, r3
 8011c84:	f3bf 8f6f 	isb	sy
 8011c88:	f3bf 8f4f 	dsb	sy
 8011c8c:	60fb      	str	r3, [r7, #12]
}
 8011c8e:	bf00      	nop
 8011c90:	bf00      	nop
 8011c92:	e7fd      	b.n	8011c90 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8011c98:	697b      	ldr	r3, [r7, #20]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d00a      	beq.n	8011cb4 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8011c9e:	697b      	ldr	r3, [r7, #20]
 8011ca0:	2200      	movs	r2, #0
 8011ca2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011ca4:	697b      	ldr	r3, [r7, #20]
 8011ca6:	3304      	adds	r3, #4
 8011ca8:	4618      	mov	r0, r3
 8011caa:	f000 f9c5 	bl	8012038 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8011cae:	697b      	ldr	r3, [r7, #20]
 8011cb0:	2201      	movs	r2, #1
 8011cb2:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8011cb4:	697b      	ldr	r3, [r7, #20]
	}
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	3718      	adds	r7, #24
 8011cba:	46bd      	mov	sp, r7
 8011cbc:	bd80      	pop	{r7, pc}

08011cbe <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8011cbe:	b580      	push	{r7, lr}
 8011cc0:	b082      	sub	sp, #8
 8011cc2:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8011cc4:	2020      	movs	r0, #32
 8011cc6:	f002 fd91 	bl	80147ec <pvPortMalloc>
 8011cca:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d00a      	beq.n	8011ce8 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	3304      	adds	r3, #4
 8011cdc:	4618      	mov	r0, r3
 8011cde:	f000 f9ab 	bl	8012038 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	2200      	movs	r2, #0
 8011ce6:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8011ce8:	687b      	ldr	r3, [r7, #4]
	}
 8011cea:	4618      	mov	r0, r3
 8011cec:	3708      	adds	r7, #8
 8011cee:	46bd      	mov	sp, r7
 8011cf0:	bd80      	pop	{r7, pc}
	...

08011cf4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8011cf4:	b580      	push	{r7, lr}
 8011cf6:	b090      	sub	sp, #64	@ 0x40
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	60f8      	str	r0, [r7, #12]
 8011cfc:	60b9      	str	r1, [r7, #8]
 8011cfe:	607a      	str	r2, [r7, #4]
 8011d00:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8011d06:	2300      	movs	r3, #0
 8011d08:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d10b      	bne.n	8011d2c <xEventGroupWaitBits+0x38>
	__asm volatile
 8011d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d18:	f383 8811 	msr	BASEPRI, r3
 8011d1c:	f3bf 8f6f 	isb	sy
 8011d20:	f3bf 8f4f 	dsb	sy
 8011d24:	623b      	str	r3, [r7, #32]
}
 8011d26:	bf00      	nop
 8011d28:	bf00      	nop
 8011d2a:	e7fd      	b.n	8011d28 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8011d2c:	68bb      	ldr	r3, [r7, #8]
 8011d2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011d32:	d30b      	bcc.n	8011d4c <xEventGroupWaitBits+0x58>
	__asm volatile
 8011d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d38:	f383 8811 	msr	BASEPRI, r3
 8011d3c:	f3bf 8f6f 	isb	sy
 8011d40:	f3bf 8f4f 	dsb	sy
 8011d44:	61fb      	str	r3, [r7, #28]
}
 8011d46:	bf00      	nop
 8011d48:	bf00      	nop
 8011d4a:	e7fd      	b.n	8011d48 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8011d4c:	68bb      	ldr	r3, [r7, #8]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d10b      	bne.n	8011d6a <xEventGroupWaitBits+0x76>
	__asm volatile
 8011d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d56:	f383 8811 	msr	BASEPRI, r3
 8011d5a:	f3bf 8f6f 	isb	sy
 8011d5e:	f3bf 8f4f 	dsb	sy
 8011d62:	61bb      	str	r3, [r7, #24]
}
 8011d64:	bf00      	nop
 8011d66:	bf00      	nop
 8011d68:	e7fd      	b.n	8011d66 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011d6a:	f001 fe7b 	bl	8013a64 <xTaskGetSchedulerState>
 8011d6e:	4603      	mov	r3, r0
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d102      	bne.n	8011d7a <xEventGroupWaitBits+0x86>
 8011d74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d101      	bne.n	8011d7e <xEventGroupWaitBits+0x8a>
 8011d7a:	2301      	movs	r3, #1
 8011d7c:	e000      	b.n	8011d80 <xEventGroupWaitBits+0x8c>
 8011d7e:	2300      	movs	r3, #0
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d10b      	bne.n	8011d9c <xEventGroupWaitBits+0xa8>
	__asm volatile
 8011d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d88:	f383 8811 	msr	BASEPRI, r3
 8011d8c:	f3bf 8f6f 	isb	sy
 8011d90:	f3bf 8f4f 	dsb	sy
 8011d94:	617b      	str	r3, [r7, #20]
}
 8011d96:	bf00      	nop
 8011d98:	bf00      	nop
 8011d9a:	e7fd      	b.n	8011d98 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8011d9c:	f001 f9a8 	bl	80130f0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8011da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011da2:	681b      	ldr	r3, [r3, #0]
 8011da4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8011da6:	683a      	ldr	r2, [r7, #0]
 8011da8:	68b9      	ldr	r1, [r7, #8]
 8011daa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011dac:	f000 f90d 	bl	8011fca <prvTestWaitCondition>
 8011db0:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8011db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d00e      	beq.n	8011dd6 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8011db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8011dbc:	2300      	movs	r3, #0
 8011dbe:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d028      	beq.n	8011e18 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dc8:	681a      	ldr	r2, [r3, #0]
 8011dca:	68bb      	ldr	r3, [r7, #8]
 8011dcc:	43db      	mvns	r3, r3
 8011dce:	401a      	ands	r2, r3
 8011dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dd2:	601a      	str	r2, [r3, #0]
 8011dd4:	e020      	b.n	8011e18 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8011dd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d104      	bne.n	8011de6 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8011ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8011de0:	2301      	movs	r3, #1
 8011de2:	633b      	str	r3, [r7, #48]	@ 0x30
 8011de4:	e018      	b.n	8011e18 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d003      	beq.n	8011df4 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8011dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011df2:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d003      	beq.n	8011e02 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8011dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dfc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011e00:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8011e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e04:	1d18      	adds	r0, r3, #4
 8011e06:	68ba      	ldr	r2, [r7, #8]
 8011e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e0a:	4313      	orrs	r3, r2
 8011e0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011e0e:	4619      	mov	r1, r3
 8011e10:	f001 fb94 	bl	801353c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8011e14:	2300      	movs	r3, #0
 8011e16:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8011e18:	f001 f978 	bl	801310c <xTaskResumeAll>
 8011e1c:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8011e1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d031      	beq.n	8011e88 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8011e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d107      	bne.n	8011e3a <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8011e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8011e94 <xEventGroupWaitBits+0x1a0>)
 8011e2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e30:	601a      	str	r2, [r3, #0]
 8011e32:	f3bf 8f4f 	dsb	sy
 8011e36:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8011e3a:	f001 fea1 	bl	8013b80 <uxTaskResetEventItemValue>
 8011e3e:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8011e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d11a      	bne.n	8011e80 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8011e4a:	f002 fbad 	bl	80145a8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8011e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8011e54:	683a      	ldr	r2, [r7, #0]
 8011e56:	68b9      	ldr	r1, [r7, #8]
 8011e58:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011e5a:	f000 f8b6 	bl	8011fca <prvTestWaitCondition>
 8011e5e:	4603      	mov	r3, r0
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d009      	beq.n	8011e78 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d006      	beq.n	8011e78 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e6c:	681a      	ldr	r2, [r3, #0]
 8011e6e:	68bb      	ldr	r3, [r7, #8]
 8011e70:	43db      	mvns	r3, r3
 8011e72:	401a      	ands	r2, r3
 8011e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e76:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8011e78:	2301      	movs	r3, #1
 8011e7a:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8011e7c:	f002 fbc6 	bl	801460c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011e82:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8011e88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011e8a:	4618      	mov	r0, r3
 8011e8c:	3740      	adds	r7, #64	@ 0x40
 8011e8e:	46bd      	mov	sp, r7
 8011e90:	bd80      	pop	{r7, pc}
 8011e92:	bf00      	nop
 8011e94:	e000ed04 	.word	0xe000ed04

08011e98 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8011e98:	b580      	push	{r7, lr}
 8011e9a:	b08e      	sub	sp, #56	@ 0x38
 8011e9c:	af00      	add	r7, sp, #0
 8011e9e:	6078      	str	r0, [r7, #4]
 8011ea0:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8011ea2:	2300      	movs	r3, #0
 8011ea4:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8011eaa:	2300      	movs	r3, #0
 8011eac:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d10b      	bne.n	8011ecc <xEventGroupSetBits+0x34>
	__asm volatile
 8011eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eb8:	f383 8811 	msr	BASEPRI, r3
 8011ebc:	f3bf 8f6f 	isb	sy
 8011ec0:	f3bf 8f4f 	dsb	sy
 8011ec4:	613b      	str	r3, [r7, #16]
}
 8011ec6:	bf00      	nop
 8011ec8:	bf00      	nop
 8011eca:	e7fd      	b.n	8011ec8 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8011ecc:	683b      	ldr	r3, [r7, #0]
 8011ece:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011ed2:	d30b      	bcc.n	8011eec <xEventGroupSetBits+0x54>
	__asm volatile
 8011ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ed8:	f383 8811 	msr	BASEPRI, r3
 8011edc:	f3bf 8f6f 	isb	sy
 8011ee0:	f3bf 8f4f 	dsb	sy
 8011ee4:	60fb      	str	r3, [r7, #12]
}
 8011ee6:	bf00      	nop
 8011ee8:	bf00      	nop
 8011eea:	e7fd      	b.n	8011ee8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8011eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011eee:	3304      	adds	r3, #4
 8011ef0:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ef4:	3308      	adds	r3, #8
 8011ef6:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8011ef8:	f001 f8fa 	bl	80130f0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8011efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011efe:	68db      	ldr	r3, [r3, #12]
 8011f00:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8011f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f04:	681a      	ldr	r2, [r3, #0]
 8011f06:	683b      	ldr	r3, [r7, #0]
 8011f08:	431a      	orrs	r2, r3
 8011f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f0c:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8011f0e:	e03c      	b.n	8011f8a <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8011f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f12:	685b      	ldr	r3, [r3, #4]
 8011f14:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8011f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f18:	681b      	ldr	r3, [r3, #0]
 8011f1a:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8011f1c:	2300      	movs	r3, #0
 8011f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8011f20:	69bb      	ldr	r3, [r7, #24]
 8011f22:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8011f26:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011f28:	69bb      	ldr	r3, [r7, #24]
 8011f2a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011f2e:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8011f30:	697b      	ldr	r3, [r7, #20]
 8011f32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d108      	bne.n	8011f4c <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8011f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f3c:	681a      	ldr	r2, [r3, #0]
 8011f3e:	69bb      	ldr	r3, [r7, #24]
 8011f40:	4013      	ands	r3, r2
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d00b      	beq.n	8011f5e <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8011f46:	2301      	movs	r3, #1
 8011f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011f4a:	e008      	b.n	8011f5e <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8011f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f4e:	681a      	ldr	r2, [r3, #0]
 8011f50:	69bb      	ldr	r3, [r7, #24]
 8011f52:	4013      	ands	r3, r2
 8011f54:	69ba      	ldr	r2, [r7, #24]
 8011f56:	429a      	cmp	r2, r3
 8011f58:	d101      	bne.n	8011f5e <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8011f5a:	2301      	movs	r3, #1
 8011f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8011f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d010      	beq.n	8011f86 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8011f64:	697b      	ldr	r3, [r7, #20]
 8011f66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d003      	beq.n	8011f76 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8011f6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011f70:	69bb      	ldr	r3, [r7, #24]
 8011f72:	4313      	orrs	r3, r2
 8011f74:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8011f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8011f7e:	4619      	mov	r1, r3
 8011f80:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011f82:	f001 fba9 	bl	80136d8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8011f86:	69fb      	ldr	r3, [r7, #28]
 8011f88:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8011f8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f8c:	6a3b      	ldr	r3, [r7, #32]
 8011f8e:	429a      	cmp	r2, r3
 8011f90:	d1be      	bne.n	8011f10 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8011f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f94:	681a      	ldr	r2, [r3, #0]
 8011f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f98:	43db      	mvns	r3, r3
 8011f9a:	401a      	ands	r2, r3
 8011f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f9e:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8011fa0:	f001 f8b4 	bl	801310c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8011fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fa6:	681b      	ldr	r3, [r3, #0]
}
 8011fa8:	4618      	mov	r0, r3
 8011faa:	3738      	adds	r7, #56	@ 0x38
 8011fac:	46bd      	mov	sp, r7
 8011fae:	bd80      	pop	{r7, pc}

08011fb0 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b082      	sub	sp, #8
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	6078      	str	r0, [r7, #4]
 8011fb8:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8011fba:	6839      	ldr	r1, [r7, #0]
 8011fbc:	6878      	ldr	r0, [r7, #4]
 8011fbe:	f7ff ff6b 	bl	8011e98 <xEventGroupSetBits>
}
 8011fc2:	bf00      	nop
 8011fc4:	3708      	adds	r7, #8
 8011fc6:	46bd      	mov	sp, r7
 8011fc8:	bd80      	pop	{r7, pc}

08011fca <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8011fca:	b480      	push	{r7}
 8011fcc:	b087      	sub	sp, #28
 8011fce:	af00      	add	r7, sp, #0
 8011fd0:	60f8      	str	r0, [r7, #12]
 8011fd2:	60b9      	str	r1, [r7, #8]
 8011fd4:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d107      	bne.n	8011ff0 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8011fe0:	68fa      	ldr	r2, [r7, #12]
 8011fe2:	68bb      	ldr	r3, [r7, #8]
 8011fe4:	4013      	ands	r3, r2
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d00a      	beq.n	8012000 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011fea:	2301      	movs	r3, #1
 8011fec:	617b      	str	r3, [r7, #20]
 8011fee:	e007      	b.n	8012000 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8011ff0:	68fa      	ldr	r2, [r7, #12]
 8011ff2:	68bb      	ldr	r3, [r7, #8]
 8011ff4:	4013      	ands	r3, r2
 8011ff6:	68ba      	ldr	r2, [r7, #8]
 8011ff8:	429a      	cmp	r2, r3
 8011ffa:	d101      	bne.n	8012000 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011ffc:	2301      	movs	r3, #1
 8011ffe:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8012000:	697b      	ldr	r3, [r7, #20]
}
 8012002:	4618      	mov	r0, r3
 8012004:	371c      	adds	r7, #28
 8012006:	46bd      	mov	sp, r7
 8012008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801200c:	4770      	bx	lr
	...

08012010 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8012010:	b580      	push	{r7, lr}
 8012012:	b086      	sub	sp, #24
 8012014:	af00      	add	r7, sp, #0
 8012016:	60f8      	str	r0, [r7, #12]
 8012018:	60b9      	str	r1, [r7, #8]
 801201a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	68ba      	ldr	r2, [r7, #8]
 8012020:	68f9      	ldr	r1, [r7, #12]
 8012022:	4804      	ldr	r0, [pc, #16]	@ (8012034 <xEventGroupSetBitsFromISR+0x24>)
 8012024:	f002 f972 	bl	801430c <xTimerPendFunctionCallFromISR>
 8012028:	6178      	str	r0, [r7, #20]

		return xReturn;
 801202a:	697b      	ldr	r3, [r7, #20]
	}
 801202c:	4618      	mov	r0, r3
 801202e:	3718      	adds	r7, #24
 8012030:	46bd      	mov	sp, r7
 8012032:	bd80      	pop	{r7, pc}
 8012034:	08011fb1 	.word	0x08011fb1

08012038 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012038:	b480      	push	{r7}
 801203a:	b083      	sub	sp, #12
 801203c:	af00      	add	r7, sp, #0
 801203e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	f103 0208 	add.w	r2, r3, #8
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	f04f 32ff 	mov.w	r2, #4294967295
 8012050:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	f103 0208 	add.w	r2, r3, #8
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	f103 0208 	add.w	r2, r3, #8
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	2200      	movs	r2, #0
 801206a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801206c:	bf00      	nop
 801206e:	370c      	adds	r7, #12
 8012070:	46bd      	mov	sp, r7
 8012072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012076:	4770      	bx	lr

08012078 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012078:	b480      	push	{r7}
 801207a:	b083      	sub	sp, #12
 801207c:	af00      	add	r7, sp, #0
 801207e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	2200      	movs	r2, #0
 8012084:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012086:	bf00      	nop
 8012088:	370c      	adds	r7, #12
 801208a:	46bd      	mov	sp, r7
 801208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012090:	4770      	bx	lr

08012092 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012092:	b480      	push	{r7}
 8012094:	b085      	sub	sp, #20
 8012096:	af00      	add	r7, sp, #0
 8012098:	6078      	str	r0, [r7, #4]
 801209a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	685b      	ldr	r3, [r3, #4]
 80120a0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	68fa      	ldr	r2, [r7, #12]
 80120a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80120a8:	68fb      	ldr	r3, [r7, #12]
 80120aa:	689a      	ldr	r2, [r3, #8]
 80120ac:	683b      	ldr	r3, [r7, #0]
 80120ae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	689b      	ldr	r3, [r3, #8]
 80120b4:	683a      	ldr	r2, [r7, #0]
 80120b6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80120b8:	68fb      	ldr	r3, [r7, #12]
 80120ba:	683a      	ldr	r2, [r7, #0]
 80120bc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80120be:	683b      	ldr	r3, [r7, #0]
 80120c0:	687a      	ldr	r2, [r7, #4]
 80120c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	1c5a      	adds	r2, r3, #1
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	601a      	str	r2, [r3, #0]
}
 80120ce:	bf00      	nop
 80120d0:	3714      	adds	r7, #20
 80120d2:	46bd      	mov	sp, r7
 80120d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120d8:	4770      	bx	lr

080120da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80120da:	b480      	push	{r7}
 80120dc:	b085      	sub	sp, #20
 80120de:	af00      	add	r7, sp, #0
 80120e0:	6078      	str	r0, [r7, #4]
 80120e2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80120e4:	683b      	ldr	r3, [r7, #0]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80120ea:	68bb      	ldr	r3, [r7, #8]
 80120ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120f0:	d103      	bne.n	80120fa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	691b      	ldr	r3, [r3, #16]
 80120f6:	60fb      	str	r3, [r7, #12]
 80120f8:	e00c      	b.n	8012114 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	3308      	adds	r3, #8
 80120fe:	60fb      	str	r3, [r7, #12]
 8012100:	e002      	b.n	8012108 <vListInsert+0x2e>
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	685b      	ldr	r3, [r3, #4]
 8012106:	60fb      	str	r3, [r7, #12]
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	685b      	ldr	r3, [r3, #4]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	68ba      	ldr	r2, [r7, #8]
 8012110:	429a      	cmp	r2, r3
 8012112:	d2f6      	bcs.n	8012102 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	685a      	ldr	r2, [r3, #4]
 8012118:	683b      	ldr	r3, [r7, #0]
 801211a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801211c:	683b      	ldr	r3, [r7, #0]
 801211e:	685b      	ldr	r3, [r3, #4]
 8012120:	683a      	ldr	r2, [r7, #0]
 8012122:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012124:	683b      	ldr	r3, [r7, #0]
 8012126:	68fa      	ldr	r2, [r7, #12]
 8012128:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	683a      	ldr	r2, [r7, #0]
 801212e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012130:	683b      	ldr	r3, [r7, #0]
 8012132:	687a      	ldr	r2, [r7, #4]
 8012134:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	1c5a      	adds	r2, r3, #1
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	601a      	str	r2, [r3, #0]
}
 8012140:	bf00      	nop
 8012142:	3714      	adds	r7, #20
 8012144:	46bd      	mov	sp, r7
 8012146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801214a:	4770      	bx	lr

0801214c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801214c:	b480      	push	{r7}
 801214e:	b085      	sub	sp, #20
 8012150:	af00      	add	r7, sp, #0
 8012152:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	691b      	ldr	r3, [r3, #16]
 8012158:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	685b      	ldr	r3, [r3, #4]
 801215e:	687a      	ldr	r2, [r7, #4]
 8012160:	6892      	ldr	r2, [r2, #8]
 8012162:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	689b      	ldr	r3, [r3, #8]
 8012168:	687a      	ldr	r2, [r7, #4]
 801216a:	6852      	ldr	r2, [r2, #4]
 801216c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	685b      	ldr	r3, [r3, #4]
 8012172:	687a      	ldr	r2, [r7, #4]
 8012174:	429a      	cmp	r2, r3
 8012176:	d103      	bne.n	8012180 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	689a      	ldr	r2, [r3, #8]
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	2200      	movs	r2, #0
 8012184:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012186:	68fb      	ldr	r3, [r7, #12]
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	1e5a      	subs	r2, r3, #1
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	681b      	ldr	r3, [r3, #0]
}
 8012194:	4618      	mov	r0, r3
 8012196:	3714      	adds	r7, #20
 8012198:	46bd      	mov	sp, r7
 801219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801219e:	4770      	bx	lr

080121a0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80121a0:	b580      	push	{r7, lr}
 80121a2:	b084      	sub	sp, #16
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	6078      	str	r0, [r7, #4]
 80121a8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d10b      	bne.n	80121cc <xQueueGenericReset+0x2c>
	__asm volatile
 80121b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121b8:	f383 8811 	msr	BASEPRI, r3
 80121bc:	f3bf 8f6f 	isb	sy
 80121c0:	f3bf 8f4f 	dsb	sy
 80121c4:	60bb      	str	r3, [r7, #8]
}
 80121c6:	bf00      	nop
 80121c8:	bf00      	nop
 80121ca:	e7fd      	b.n	80121c8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80121cc:	f002 f9ec 	bl	80145a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80121d0:	68fb      	ldr	r3, [r7, #12]
 80121d2:	681a      	ldr	r2, [r3, #0]
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121d8:	68f9      	ldr	r1, [r7, #12]
 80121da:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80121dc:	fb01 f303 	mul.w	r3, r1, r3
 80121e0:	441a      	add	r2, r3
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80121e6:	68fb      	ldr	r3, [r7, #12]
 80121e8:	2200      	movs	r2, #0
 80121ea:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	681a      	ldr	r2, [r3, #0]
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	681a      	ldr	r2, [r3, #0]
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121fc:	3b01      	subs	r3, #1
 80121fe:	68f9      	ldr	r1, [r7, #12]
 8012200:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012202:	fb01 f303 	mul.w	r3, r1, r3
 8012206:	441a      	add	r2, r3
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	22ff      	movs	r2, #255	@ 0xff
 8012210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	22ff      	movs	r2, #255	@ 0xff
 8012218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 801221c:	683b      	ldr	r3, [r7, #0]
 801221e:	2b00      	cmp	r3, #0
 8012220:	d114      	bne.n	801224c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012222:	68fb      	ldr	r3, [r7, #12]
 8012224:	691b      	ldr	r3, [r3, #16]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d01a      	beq.n	8012260 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	3310      	adds	r3, #16
 801222e:	4618      	mov	r0, r3
 8012230:	f001 f9ee 	bl	8013610 <xTaskRemoveFromEventList>
 8012234:	4603      	mov	r3, r0
 8012236:	2b00      	cmp	r3, #0
 8012238:	d012      	beq.n	8012260 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801223a:	4b0d      	ldr	r3, [pc, #52]	@ (8012270 <xQueueGenericReset+0xd0>)
 801223c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012240:	601a      	str	r2, [r3, #0]
 8012242:	f3bf 8f4f 	dsb	sy
 8012246:	f3bf 8f6f 	isb	sy
 801224a:	e009      	b.n	8012260 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	3310      	adds	r3, #16
 8012250:	4618      	mov	r0, r3
 8012252:	f7ff fef1 	bl	8012038 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	3324      	adds	r3, #36	@ 0x24
 801225a:	4618      	mov	r0, r3
 801225c:	f7ff feec 	bl	8012038 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012260:	f002 f9d4 	bl	801460c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012264:	2301      	movs	r3, #1
}
 8012266:	4618      	mov	r0, r3
 8012268:	3710      	adds	r7, #16
 801226a:	46bd      	mov	sp, r7
 801226c:	bd80      	pop	{r7, pc}
 801226e:	bf00      	nop
 8012270:	e000ed04 	.word	0xe000ed04

08012274 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012274:	b580      	push	{r7, lr}
 8012276:	b08e      	sub	sp, #56	@ 0x38
 8012278:	af02      	add	r7, sp, #8
 801227a:	60f8      	str	r0, [r7, #12]
 801227c:	60b9      	str	r1, [r7, #8]
 801227e:	607a      	str	r2, [r7, #4]
 8012280:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	2b00      	cmp	r3, #0
 8012286:	d10b      	bne.n	80122a0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8012288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801228c:	f383 8811 	msr	BASEPRI, r3
 8012290:	f3bf 8f6f 	isb	sy
 8012294:	f3bf 8f4f 	dsb	sy
 8012298:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801229a:	bf00      	nop
 801229c:	bf00      	nop
 801229e:	e7fd      	b.n	801229c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80122a0:	683b      	ldr	r3, [r7, #0]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d10b      	bne.n	80122be <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80122a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122aa:	f383 8811 	msr	BASEPRI, r3
 80122ae:	f3bf 8f6f 	isb	sy
 80122b2:	f3bf 8f4f 	dsb	sy
 80122b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80122b8:	bf00      	nop
 80122ba:	bf00      	nop
 80122bc:	e7fd      	b.n	80122ba <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d002      	beq.n	80122ca <xQueueGenericCreateStatic+0x56>
 80122c4:	68bb      	ldr	r3, [r7, #8]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d001      	beq.n	80122ce <xQueueGenericCreateStatic+0x5a>
 80122ca:	2301      	movs	r3, #1
 80122cc:	e000      	b.n	80122d0 <xQueueGenericCreateStatic+0x5c>
 80122ce:	2300      	movs	r3, #0
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d10b      	bne.n	80122ec <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80122d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122d8:	f383 8811 	msr	BASEPRI, r3
 80122dc:	f3bf 8f6f 	isb	sy
 80122e0:	f3bf 8f4f 	dsb	sy
 80122e4:	623b      	str	r3, [r7, #32]
}
 80122e6:	bf00      	nop
 80122e8:	bf00      	nop
 80122ea:	e7fd      	b.n	80122e8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d102      	bne.n	80122f8 <xQueueGenericCreateStatic+0x84>
 80122f2:	68bb      	ldr	r3, [r7, #8]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d101      	bne.n	80122fc <xQueueGenericCreateStatic+0x88>
 80122f8:	2301      	movs	r3, #1
 80122fa:	e000      	b.n	80122fe <xQueueGenericCreateStatic+0x8a>
 80122fc:	2300      	movs	r3, #0
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d10b      	bne.n	801231a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8012302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012306:	f383 8811 	msr	BASEPRI, r3
 801230a:	f3bf 8f6f 	isb	sy
 801230e:	f3bf 8f4f 	dsb	sy
 8012312:	61fb      	str	r3, [r7, #28]
}
 8012314:	bf00      	nop
 8012316:	bf00      	nop
 8012318:	e7fd      	b.n	8012316 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801231a:	2350      	movs	r3, #80	@ 0x50
 801231c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801231e:	697b      	ldr	r3, [r7, #20]
 8012320:	2b50      	cmp	r3, #80	@ 0x50
 8012322:	d00b      	beq.n	801233c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8012324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012328:	f383 8811 	msr	BASEPRI, r3
 801232c:	f3bf 8f6f 	isb	sy
 8012330:	f3bf 8f4f 	dsb	sy
 8012334:	61bb      	str	r3, [r7, #24]
}
 8012336:	bf00      	nop
 8012338:	bf00      	nop
 801233a:	e7fd      	b.n	8012338 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801233c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801233e:	683b      	ldr	r3, [r7, #0]
 8012340:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8012342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012344:	2b00      	cmp	r3, #0
 8012346:	d00d      	beq.n	8012364 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801234a:	2201      	movs	r2, #1
 801234c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012350:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8012354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012356:	9300      	str	r3, [sp, #0]
 8012358:	4613      	mov	r3, r2
 801235a:	687a      	ldr	r2, [r7, #4]
 801235c:	68b9      	ldr	r1, [r7, #8]
 801235e:	68f8      	ldr	r0, [r7, #12]
 8012360:	f000 f805 	bl	801236e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8012366:	4618      	mov	r0, r3
 8012368:	3730      	adds	r7, #48	@ 0x30
 801236a:	46bd      	mov	sp, r7
 801236c:	bd80      	pop	{r7, pc}

0801236e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801236e:	b580      	push	{r7, lr}
 8012370:	b084      	sub	sp, #16
 8012372:	af00      	add	r7, sp, #0
 8012374:	60f8      	str	r0, [r7, #12]
 8012376:	60b9      	str	r1, [r7, #8]
 8012378:	607a      	str	r2, [r7, #4]
 801237a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801237c:	68bb      	ldr	r3, [r7, #8]
 801237e:	2b00      	cmp	r3, #0
 8012380:	d103      	bne.n	801238a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012382:	69bb      	ldr	r3, [r7, #24]
 8012384:	69ba      	ldr	r2, [r7, #24]
 8012386:	601a      	str	r2, [r3, #0]
 8012388:	e002      	b.n	8012390 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801238a:	69bb      	ldr	r3, [r7, #24]
 801238c:	687a      	ldr	r2, [r7, #4]
 801238e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012390:	69bb      	ldr	r3, [r7, #24]
 8012392:	68fa      	ldr	r2, [r7, #12]
 8012394:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012396:	69bb      	ldr	r3, [r7, #24]
 8012398:	68ba      	ldr	r2, [r7, #8]
 801239a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801239c:	2101      	movs	r1, #1
 801239e:	69b8      	ldr	r0, [r7, #24]
 80123a0:	f7ff fefe 	bl	80121a0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80123a4:	69bb      	ldr	r3, [r7, #24]
 80123a6:	78fa      	ldrb	r2, [r7, #3]
 80123a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80123ac:	bf00      	nop
 80123ae:	3710      	adds	r7, #16
 80123b0:	46bd      	mov	sp, r7
 80123b2:	bd80      	pop	{r7, pc}

080123b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b08e      	sub	sp, #56	@ 0x38
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	60f8      	str	r0, [r7, #12]
 80123bc:	60b9      	str	r1, [r7, #8]
 80123be:	607a      	str	r2, [r7, #4]
 80123c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80123c2:	2300      	movs	r3, #0
 80123c4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80123ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d10b      	bne.n	80123e8 <xQueueGenericSend+0x34>
	__asm volatile
 80123d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123d4:	f383 8811 	msr	BASEPRI, r3
 80123d8:	f3bf 8f6f 	isb	sy
 80123dc:	f3bf 8f4f 	dsb	sy
 80123e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80123e2:	bf00      	nop
 80123e4:	bf00      	nop
 80123e6:	e7fd      	b.n	80123e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80123e8:	68bb      	ldr	r3, [r7, #8]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d103      	bne.n	80123f6 <xQueueGenericSend+0x42>
 80123ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d101      	bne.n	80123fa <xQueueGenericSend+0x46>
 80123f6:	2301      	movs	r3, #1
 80123f8:	e000      	b.n	80123fc <xQueueGenericSend+0x48>
 80123fa:	2300      	movs	r3, #0
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d10b      	bne.n	8012418 <xQueueGenericSend+0x64>
	__asm volatile
 8012400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012404:	f383 8811 	msr	BASEPRI, r3
 8012408:	f3bf 8f6f 	isb	sy
 801240c:	f3bf 8f4f 	dsb	sy
 8012410:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012412:	bf00      	nop
 8012414:	bf00      	nop
 8012416:	e7fd      	b.n	8012414 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	2b02      	cmp	r3, #2
 801241c:	d103      	bne.n	8012426 <xQueueGenericSend+0x72>
 801241e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012422:	2b01      	cmp	r3, #1
 8012424:	d101      	bne.n	801242a <xQueueGenericSend+0x76>
 8012426:	2301      	movs	r3, #1
 8012428:	e000      	b.n	801242c <xQueueGenericSend+0x78>
 801242a:	2300      	movs	r3, #0
 801242c:	2b00      	cmp	r3, #0
 801242e:	d10b      	bne.n	8012448 <xQueueGenericSend+0x94>
	__asm volatile
 8012430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012434:	f383 8811 	msr	BASEPRI, r3
 8012438:	f3bf 8f6f 	isb	sy
 801243c:	f3bf 8f4f 	dsb	sy
 8012440:	623b      	str	r3, [r7, #32]
}
 8012442:	bf00      	nop
 8012444:	bf00      	nop
 8012446:	e7fd      	b.n	8012444 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012448:	f001 fb0c 	bl	8013a64 <xTaskGetSchedulerState>
 801244c:	4603      	mov	r3, r0
 801244e:	2b00      	cmp	r3, #0
 8012450:	d102      	bne.n	8012458 <xQueueGenericSend+0xa4>
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	2b00      	cmp	r3, #0
 8012456:	d101      	bne.n	801245c <xQueueGenericSend+0xa8>
 8012458:	2301      	movs	r3, #1
 801245a:	e000      	b.n	801245e <xQueueGenericSend+0xaa>
 801245c:	2300      	movs	r3, #0
 801245e:	2b00      	cmp	r3, #0
 8012460:	d10b      	bne.n	801247a <xQueueGenericSend+0xc6>
	__asm volatile
 8012462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012466:	f383 8811 	msr	BASEPRI, r3
 801246a:	f3bf 8f6f 	isb	sy
 801246e:	f3bf 8f4f 	dsb	sy
 8012472:	61fb      	str	r3, [r7, #28]
}
 8012474:	bf00      	nop
 8012476:	bf00      	nop
 8012478:	e7fd      	b.n	8012476 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801247a:	f002 f895 	bl	80145a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801247e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012480:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012486:	429a      	cmp	r2, r3
 8012488:	d302      	bcc.n	8012490 <xQueueGenericSend+0xdc>
 801248a:	683b      	ldr	r3, [r7, #0]
 801248c:	2b02      	cmp	r3, #2
 801248e:	d129      	bne.n	80124e4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012490:	683a      	ldr	r2, [r7, #0]
 8012492:	68b9      	ldr	r1, [r7, #8]
 8012494:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012496:	f000 fa0f 	bl	80128b8 <prvCopyDataToQueue>
 801249a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801249c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801249e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d010      	beq.n	80124c6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80124a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124a6:	3324      	adds	r3, #36	@ 0x24
 80124a8:	4618      	mov	r0, r3
 80124aa:	f001 f8b1 	bl	8013610 <xTaskRemoveFromEventList>
 80124ae:	4603      	mov	r3, r0
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d013      	beq.n	80124dc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80124b4:	4b3f      	ldr	r3, [pc, #252]	@ (80125b4 <xQueueGenericSend+0x200>)
 80124b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80124ba:	601a      	str	r2, [r3, #0]
 80124bc:	f3bf 8f4f 	dsb	sy
 80124c0:	f3bf 8f6f 	isb	sy
 80124c4:	e00a      	b.n	80124dc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80124c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d007      	beq.n	80124dc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80124cc:	4b39      	ldr	r3, [pc, #228]	@ (80125b4 <xQueueGenericSend+0x200>)
 80124ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80124d2:	601a      	str	r2, [r3, #0]
 80124d4:	f3bf 8f4f 	dsb	sy
 80124d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80124dc:	f002 f896 	bl	801460c <vPortExitCritical>
				return pdPASS;
 80124e0:	2301      	movs	r3, #1
 80124e2:	e063      	b.n	80125ac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d103      	bne.n	80124f2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80124ea:	f002 f88f 	bl	801460c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80124ee:	2300      	movs	r3, #0
 80124f0:	e05c      	b.n	80125ac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80124f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d106      	bne.n	8012506 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80124f8:	f107 0314 	add.w	r3, r7, #20
 80124fc:	4618      	mov	r0, r3
 80124fe:	f001 f94f 	bl	80137a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012502:	2301      	movs	r3, #1
 8012504:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012506:	f002 f881 	bl	801460c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801250a:	f000 fdf1 	bl	80130f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801250e:	f002 f84b 	bl	80145a8 <vPortEnterCritical>
 8012512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012514:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012518:	b25b      	sxtb	r3, r3
 801251a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801251e:	d103      	bne.n	8012528 <xQueueGenericSend+0x174>
 8012520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012522:	2200      	movs	r2, #0
 8012524:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801252a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801252e:	b25b      	sxtb	r3, r3
 8012530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012534:	d103      	bne.n	801253e <xQueueGenericSend+0x18a>
 8012536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012538:	2200      	movs	r2, #0
 801253a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801253e:	f002 f865 	bl	801460c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012542:	1d3a      	adds	r2, r7, #4
 8012544:	f107 0314 	add.w	r3, r7, #20
 8012548:	4611      	mov	r1, r2
 801254a:	4618      	mov	r0, r3
 801254c:	f001 f93e 	bl	80137cc <xTaskCheckForTimeOut>
 8012550:	4603      	mov	r3, r0
 8012552:	2b00      	cmp	r3, #0
 8012554:	d124      	bne.n	80125a0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012556:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012558:	f000 faa6 	bl	8012aa8 <prvIsQueueFull>
 801255c:	4603      	mov	r3, r0
 801255e:	2b00      	cmp	r3, #0
 8012560:	d018      	beq.n	8012594 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012564:	3310      	adds	r3, #16
 8012566:	687a      	ldr	r2, [r7, #4]
 8012568:	4611      	mov	r1, r2
 801256a:	4618      	mov	r0, r3
 801256c:	f000 ffc0 	bl	80134f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012570:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012572:	f000 fa31 	bl	80129d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012576:	f000 fdc9 	bl	801310c <xTaskResumeAll>
 801257a:	4603      	mov	r3, r0
 801257c:	2b00      	cmp	r3, #0
 801257e:	f47f af7c 	bne.w	801247a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8012582:	4b0c      	ldr	r3, [pc, #48]	@ (80125b4 <xQueueGenericSend+0x200>)
 8012584:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012588:	601a      	str	r2, [r3, #0]
 801258a:	f3bf 8f4f 	dsb	sy
 801258e:	f3bf 8f6f 	isb	sy
 8012592:	e772      	b.n	801247a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012594:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012596:	f000 fa1f 	bl	80129d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801259a:	f000 fdb7 	bl	801310c <xTaskResumeAll>
 801259e:	e76c      	b.n	801247a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80125a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80125a2:	f000 fa19 	bl	80129d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80125a6:	f000 fdb1 	bl	801310c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80125aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80125ac:	4618      	mov	r0, r3
 80125ae:	3738      	adds	r7, #56	@ 0x38
 80125b0:	46bd      	mov	sp, r7
 80125b2:	bd80      	pop	{r7, pc}
 80125b4:	e000ed04 	.word	0xe000ed04

080125b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80125b8:	b580      	push	{r7, lr}
 80125ba:	b090      	sub	sp, #64	@ 0x40
 80125bc:	af00      	add	r7, sp, #0
 80125be:	60f8      	str	r0, [r7, #12]
 80125c0:	60b9      	str	r1, [r7, #8]
 80125c2:	607a      	str	r2, [r7, #4]
 80125c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80125ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d10b      	bne.n	80125e8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80125d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125d4:	f383 8811 	msr	BASEPRI, r3
 80125d8:	f3bf 8f6f 	isb	sy
 80125dc:	f3bf 8f4f 	dsb	sy
 80125e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80125e2:	bf00      	nop
 80125e4:	bf00      	nop
 80125e6:	e7fd      	b.n	80125e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80125e8:	68bb      	ldr	r3, [r7, #8]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d103      	bne.n	80125f6 <xQueueGenericSendFromISR+0x3e>
 80125ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d101      	bne.n	80125fa <xQueueGenericSendFromISR+0x42>
 80125f6:	2301      	movs	r3, #1
 80125f8:	e000      	b.n	80125fc <xQueueGenericSendFromISR+0x44>
 80125fa:	2300      	movs	r3, #0
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d10b      	bne.n	8012618 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8012600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012604:	f383 8811 	msr	BASEPRI, r3
 8012608:	f3bf 8f6f 	isb	sy
 801260c:	f3bf 8f4f 	dsb	sy
 8012610:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012612:	bf00      	nop
 8012614:	bf00      	nop
 8012616:	e7fd      	b.n	8012614 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	2b02      	cmp	r3, #2
 801261c:	d103      	bne.n	8012626 <xQueueGenericSendFromISR+0x6e>
 801261e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012622:	2b01      	cmp	r3, #1
 8012624:	d101      	bne.n	801262a <xQueueGenericSendFromISR+0x72>
 8012626:	2301      	movs	r3, #1
 8012628:	e000      	b.n	801262c <xQueueGenericSendFromISR+0x74>
 801262a:	2300      	movs	r3, #0
 801262c:	2b00      	cmp	r3, #0
 801262e:	d10b      	bne.n	8012648 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8012630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012634:	f383 8811 	msr	BASEPRI, r3
 8012638:	f3bf 8f6f 	isb	sy
 801263c:	f3bf 8f4f 	dsb	sy
 8012640:	623b      	str	r3, [r7, #32]
}
 8012642:	bf00      	nop
 8012644:	bf00      	nop
 8012646:	e7fd      	b.n	8012644 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012648:	f002 f88e 	bl	8014768 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801264c:	f3ef 8211 	mrs	r2, BASEPRI
 8012650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012654:	f383 8811 	msr	BASEPRI, r3
 8012658:	f3bf 8f6f 	isb	sy
 801265c:	f3bf 8f4f 	dsb	sy
 8012660:	61fa      	str	r2, [r7, #28]
 8012662:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012664:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012666:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801266a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801266c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801266e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012670:	429a      	cmp	r2, r3
 8012672:	d302      	bcc.n	801267a <xQueueGenericSendFromISR+0xc2>
 8012674:	683b      	ldr	r3, [r7, #0]
 8012676:	2b02      	cmp	r3, #2
 8012678:	d12f      	bne.n	80126da <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801267a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801267c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012680:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012688:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801268a:	683a      	ldr	r2, [r7, #0]
 801268c:	68b9      	ldr	r1, [r7, #8]
 801268e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012690:	f000 f912 	bl	80128b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012694:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8012698:	f1b3 3fff 	cmp.w	r3, #4294967295
 801269c:	d112      	bne.n	80126c4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801269e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d016      	beq.n	80126d4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80126a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126a8:	3324      	adds	r3, #36	@ 0x24
 80126aa:	4618      	mov	r0, r3
 80126ac:	f000 ffb0 	bl	8013610 <xTaskRemoveFromEventList>
 80126b0:	4603      	mov	r3, r0
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d00e      	beq.n	80126d4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d00b      	beq.n	80126d4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	2201      	movs	r2, #1
 80126c0:	601a      	str	r2, [r3, #0]
 80126c2:	e007      	b.n	80126d4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80126c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80126c8:	3301      	adds	r3, #1
 80126ca:	b2db      	uxtb	r3, r3
 80126cc:	b25a      	sxtb	r2, r3
 80126ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80126d4:	2301      	movs	r3, #1
 80126d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80126d8:	e001      	b.n	80126de <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80126da:	2300      	movs	r3, #0
 80126dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80126de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126e0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80126e2:	697b      	ldr	r3, [r7, #20]
 80126e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80126e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80126ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80126ec:	4618      	mov	r0, r3
 80126ee:	3740      	adds	r7, #64	@ 0x40
 80126f0:	46bd      	mov	sp, r7
 80126f2:	bd80      	pop	{r7, pc}

080126f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80126f4:	b580      	push	{r7, lr}
 80126f6:	b08c      	sub	sp, #48	@ 0x30
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	60f8      	str	r0, [r7, #12]
 80126fc:	60b9      	str	r1, [r7, #8]
 80126fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012700:	2300      	movs	r3, #0
 8012702:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012704:	68fb      	ldr	r3, [r7, #12]
 8012706:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801270a:	2b00      	cmp	r3, #0
 801270c:	d10b      	bne.n	8012726 <xQueueReceive+0x32>
	__asm volatile
 801270e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012712:	f383 8811 	msr	BASEPRI, r3
 8012716:	f3bf 8f6f 	isb	sy
 801271a:	f3bf 8f4f 	dsb	sy
 801271e:	623b      	str	r3, [r7, #32]
}
 8012720:	bf00      	nop
 8012722:	bf00      	nop
 8012724:	e7fd      	b.n	8012722 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012726:	68bb      	ldr	r3, [r7, #8]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d103      	bne.n	8012734 <xQueueReceive+0x40>
 801272c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801272e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012730:	2b00      	cmp	r3, #0
 8012732:	d101      	bne.n	8012738 <xQueueReceive+0x44>
 8012734:	2301      	movs	r3, #1
 8012736:	e000      	b.n	801273a <xQueueReceive+0x46>
 8012738:	2300      	movs	r3, #0
 801273a:	2b00      	cmp	r3, #0
 801273c:	d10b      	bne.n	8012756 <xQueueReceive+0x62>
	__asm volatile
 801273e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012742:	f383 8811 	msr	BASEPRI, r3
 8012746:	f3bf 8f6f 	isb	sy
 801274a:	f3bf 8f4f 	dsb	sy
 801274e:	61fb      	str	r3, [r7, #28]
}
 8012750:	bf00      	nop
 8012752:	bf00      	nop
 8012754:	e7fd      	b.n	8012752 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012756:	f001 f985 	bl	8013a64 <xTaskGetSchedulerState>
 801275a:	4603      	mov	r3, r0
 801275c:	2b00      	cmp	r3, #0
 801275e:	d102      	bne.n	8012766 <xQueueReceive+0x72>
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d101      	bne.n	801276a <xQueueReceive+0x76>
 8012766:	2301      	movs	r3, #1
 8012768:	e000      	b.n	801276c <xQueueReceive+0x78>
 801276a:	2300      	movs	r3, #0
 801276c:	2b00      	cmp	r3, #0
 801276e:	d10b      	bne.n	8012788 <xQueueReceive+0x94>
	__asm volatile
 8012770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012774:	f383 8811 	msr	BASEPRI, r3
 8012778:	f3bf 8f6f 	isb	sy
 801277c:	f3bf 8f4f 	dsb	sy
 8012780:	61bb      	str	r3, [r7, #24]
}
 8012782:	bf00      	nop
 8012784:	bf00      	nop
 8012786:	e7fd      	b.n	8012784 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012788:	f001 ff0e 	bl	80145a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801278c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801278e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012790:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012794:	2b00      	cmp	r3, #0
 8012796:	d01f      	beq.n	80127d8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012798:	68b9      	ldr	r1, [r7, #8]
 801279a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801279c:	f000 f8f6 	bl	801298c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80127a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127a2:	1e5a      	subs	r2, r3, #1
 80127a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127a6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80127a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127aa:	691b      	ldr	r3, [r3, #16]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d00f      	beq.n	80127d0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80127b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127b2:	3310      	adds	r3, #16
 80127b4:	4618      	mov	r0, r3
 80127b6:	f000 ff2b 	bl	8013610 <xTaskRemoveFromEventList>
 80127ba:	4603      	mov	r3, r0
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d007      	beq.n	80127d0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80127c0:	4b3c      	ldr	r3, [pc, #240]	@ (80128b4 <xQueueReceive+0x1c0>)
 80127c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80127c6:	601a      	str	r2, [r3, #0]
 80127c8:	f3bf 8f4f 	dsb	sy
 80127cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80127d0:	f001 ff1c 	bl	801460c <vPortExitCritical>
				return pdPASS;
 80127d4:	2301      	movs	r3, #1
 80127d6:	e069      	b.n	80128ac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d103      	bne.n	80127e6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80127de:	f001 ff15 	bl	801460c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80127e2:	2300      	movs	r3, #0
 80127e4:	e062      	b.n	80128ac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80127e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d106      	bne.n	80127fa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80127ec:	f107 0310 	add.w	r3, r7, #16
 80127f0:	4618      	mov	r0, r3
 80127f2:	f000 ffd5 	bl	80137a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80127f6:	2301      	movs	r3, #1
 80127f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80127fa:	f001 ff07 	bl	801460c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80127fe:	f000 fc77 	bl	80130f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012802:	f001 fed1 	bl	80145a8 <vPortEnterCritical>
 8012806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012808:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801280c:	b25b      	sxtb	r3, r3
 801280e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012812:	d103      	bne.n	801281c <xQueueReceive+0x128>
 8012814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012816:	2200      	movs	r2, #0
 8012818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801281c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801281e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012822:	b25b      	sxtb	r3, r3
 8012824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012828:	d103      	bne.n	8012832 <xQueueReceive+0x13e>
 801282a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801282c:	2200      	movs	r2, #0
 801282e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012832:	f001 feeb 	bl	801460c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012836:	1d3a      	adds	r2, r7, #4
 8012838:	f107 0310 	add.w	r3, r7, #16
 801283c:	4611      	mov	r1, r2
 801283e:	4618      	mov	r0, r3
 8012840:	f000 ffc4 	bl	80137cc <xTaskCheckForTimeOut>
 8012844:	4603      	mov	r3, r0
 8012846:	2b00      	cmp	r3, #0
 8012848:	d123      	bne.n	8012892 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801284a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801284c:	f000 f916 	bl	8012a7c <prvIsQueueEmpty>
 8012850:	4603      	mov	r3, r0
 8012852:	2b00      	cmp	r3, #0
 8012854:	d017      	beq.n	8012886 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012858:	3324      	adds	r3, #36	@ 0x24
 801285a:	687a      	ldr	r2, [r7, #4]
 801285c:	4611      	mov	r1, r2
 801285e:	4618      	mov	r0, r3
 8012860:	f000 fe46 	bl	80134f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012864:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012866:	f000 f8b7 	bl	80129d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801286a:	f000 fc4f 	bl	801310c <xTaskResumeAll>
 801286e:	4603      	mov	r3, r0
 8012870:	2b00      	cmp	r3, #0
 8012872:	d189      	bne.n	8012788 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8012874:	4b0f      	ldr	r3, [pc, #60]	@ (80128b4 <xQueueReceive+0x1c0>)
 8012876:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801287a:	601a      	str	r2, [r3, #0]
 801287c:	f3bf 8f4f 	dsb	sy
 8012880:	f3bf 8f6f 	isb	sy
 8012884:	e780      	b.n	8012788 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012886:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012888:	f000 f8a6 	bl	80129d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801288c:	f000 fc3e 	bl	801310c <xTaskResumeAll>
 8012890:	e77a      	b.n	8012788 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8012892:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012894:	f000 f8a0 	bl	80129d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012898:	f000 fc38 	bl	801310c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801289c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801289e:	f000 f8ed 	bl	8012a7c <prvIsQueueEmpty>
 80128a2:	4603      	mov	r3, r0
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	f43f af6f 	beq.w	8012788 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80128aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80128ac:	4618      	mov	r0, r3
 80128ae:	3730      	adds	r7, #48	@ 0x30
 80128b0:	46bd      	mov	sp, r7
 80128b2:	bd80      	pop	{r7, pc}
 80128b4:	e000ed04 	.word	0xe000ed04

080128b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80128b8:	b580      	push	{r7, lr}
 80128ba:	b086      	sub	sp, #24
 80128bc:	af00      	add	r7, sp, #0
 80128be:	60f8      	str	r0, [r7, #12]
 80128c0:	60b9      	str	r1, [r7, #8]
 80128c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80128c4:	2300      	movs	r3, #0
 80128c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80128cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d10d      	bne.n	80128f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d14d      	bne.n	801297a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	689b      	ldr	r3, [r3, #8]
 80128e2:	4618      	mov	r0, r3
 80128e4:	f001 f8dc 	bl	8013aa0 <xTaskPriorityDisinherit>
 80128e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	2200      	movs	r2, #0
 80128ee:	609a      	str	r2, [r3, #8]
 80128f0:	e043      	b.n	801297a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d119      	bne.n	801292c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80128f8:	68fb      	ldr	r3, [r7, #12]
 80128fa:	6858      	ldr	r0, [r3, #4]
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012900:	461a      	mov	r2, r3
 8012902:	68b9      	ldr	r1, [r7, #8]
 8012904:	f002 ff99 	bl	801583a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	685a      	ldr	r2, [r3, #4]
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012910:	441a      	add	r2, r3
 8012912:	68fb      	ldr	r3, [r7, #12]
 8012914:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	685a      	ldr	r2, [r3, #4]
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	689b      	ldr	r3, [r3, #8]
 801291e:	429a      	cmp	r2, r3
 8012920:	d32b      	bcc.n	801297a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	681a      	ldr	r2, [r3, #0]
 8012926:	68fb      	ldr	r3, [r7, #12]
 8012928:	605a      	str	r2, [r3, #4]
 801292a:	e026      	b.n	801297a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	68d8      	ldr	r0, [r3, #12]
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012934:	461a      	mov	r2, r3
 8012936:	68b9      	ldr	r1, [r7, #8]
 8012938:	f002 ff7f 	bl	801583a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	68da      	ldr	r2, [r3, #12]
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012944:	425b      	negs	r3, r3
 8012946:	441a      	add	r2, r3
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	68da      	ldr	r2, [r3, #12]
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	429a      	cmp	r2, r3
 8012956:	d207      	bcs.n	8012968 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	689a      	ldr	r2, [r3, #8]
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012960:	425b      	negs	r3, r3
 8012962:	441a      	add	r2, r3
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	2b02      	cmp	r3, #2
 801296c:	d105      	bne.n	801297a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801296e:	693b      	ldr	r3, [r7, #16]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d002      	beq.n	801297a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012974:	693b      	ldr	r3, [r7, #16]
 8012976:	3b01      	subs	r3, #1
 8012978:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801297a:	693b      	ldr	r3, [r7, #16]
 801297c:	1c5a      	adds	r2, r3, #1
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8012982:	697b      	ldr	r3, [r7, #20]
}
 8012984:	4618      	mov	r0, r3
 8012986:	3718      	adds	r7, #24
 8012988:	46bd      	mov	sp, r7
 801298a:	bd80      	pop	{r7, pc}

0801298c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b082      	sub	sp, #8
 8012990:	af00      	add	r7, sp, #0
 8012992:	6078      	str	r0, [r7, #4]
 8012994:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801299a:	2b00      	cmp	r3, #0
 801299c:	d018      	beq.n	80129d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	68da      	ldr	r2, [r3, #12]
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129a6:	441a      	add	r2, r3
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	68da      	ldr	r2, [r3, #12]
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	689b      	ldr	r3, [r3, #8]
 80129b4:	429a      	cmp	r2, r3
 80129b6:	d303      	bcc.n	80129c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	681a      	ldr	r2, [r3, #0]
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	68d9      	ldr	r1, [r3, #12]
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129c8:	461a      	mov	r2, r3
 80129ca:	6838      	ldr	r0, [r7, #0]
 80129cc:	f002 ff35 	bl	801583a <memcpy>
	}
}
 80129d0:	bf00      	nop
 80129d2:	3708      	adds	r7, #8
 80129d4:	46bd      	mov	sp, r7
 80129d6:	bd80      	pop	{r7, pc}

080129d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b084      	sub	sp, #16
 80129dc:	af00      	add	r7, sp, #0
 80129de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80129e0:	f001 fde2 	bl	80145a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80129ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80129ec:	e011      	b.n	8012a12 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d012      	beq.n	8012a1c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	3324      	adds	r3, #36	@ 0x24
 80129fa:	4618      	mov	r0, r3
 80129fc:	f000 fe08 	bl	8013610 <xTaskRemoveFromEventList>
 8012a00:	4603      	mov	r3, r0
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d001      	beq.n	8012a0a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012a06:	f000 ff45 	bl	8013894 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012a0a:	7bfb      	ldrb	r3, [r7, #15]
 8012a0c:	3b01      	subs	r3, #1
 8012a0e:	b2db      	uxtb	r3, r3
 8012a10:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	dce9      	bgt.n	80129ee <prvUnlockQueue+0x16>
 8012a1a:	e000      	b.n	8012a1e <prvUnlockQueue+0x46>
					break;
 8012a1c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	22ff      	movs	r2, #255	@ 0xff
 8012a22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012a26:	f001 fdf1 	bl	801460c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012a2a:	f001 fdbd 	bl	80145a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012a34:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012a36:	e011      	b.n	8012a5c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	691b      	ldr	r3, [r3, #16]
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d012      	beq.n	8012a66 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	3310      	adds	r3, #16
 8012a44:	4618      	mov	r0, r3
 8012a46:	f000 fde3 	bl	8013610 <xTaskRemoveFromEventList>
 8012a4a:	4603      	mov	r3, r0
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d001      	beq.n	8012a54 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012a50:	f000 ff20 	bl	8013894 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012a54:	7bbb      	ldrb	r3, [r7, #14]
 8012a56:	3b01      	subs	r3, #1
 8012a58:	b2db      	uxtb	r3, r3
 8012a5a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012a5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	dce9      	bgt.n	8012a38 <prvUnlockQueue+0x60>
 8012a64:	e000      	b.n	8012a68 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012a66:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	22ff      	movs	r2, #255	@ 0xff
 8012a6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012a70:	f001 fdcc 	bl	801460c <vPortExitCritical>
}
 8012a74:	bf00      	nop
 8012a76:	3710      	adds	r7, #16
 8012a78:	46bd      	mov	sp, r7
 8012a7a:	bd80      	pop	{r7, pc}

08012a7c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012a7c:	b580      	push	{r7, lr}
 8012a7e:	b084      	sub	sp, #16
 8012a80:	af00      	add	r7, sp, #0
 8012a82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012a84:	f001 fd90 	bl	80145a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d102      	bne.n	8012a96 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012a90:	2301      	movs	r3, #1
 8012a92:	60fb      	str	r3, [r7, #12]
 8012a94:	e001      	b.n	8012a9a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8012a96:	2300      	movs	r3, #0
 8012a98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012a9a:	f001 fdb7 	bl	801460c <vPortExitCritical>

	return xReturn;
 8012a9e:	68fb      	ldr	r3, [r7, #12]
}
 8012aa0:	4618      	mov	r0, r3
 8012aa2:	3710      	adds	r7, #16
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bd80      	pop	{r7, pc}

08012aa8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b084      	sub	sp, #16
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012ab0:	f001 fd7a 	bl	80145a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012abc:	429a      	cmp	r2, r3
 8012abe:	d102      	bne.n	8012ac6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012ac0:	2301      	movs	r3, #1
 8012ac2:	60fb      	str	r3, [r7, #12]
 8012ac4:	e001      	b.n	8012aca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012aca:	f001 fd9f 	bl	801460c <vPortExitCritical>

	return xReturn;
 8012ace:	68fb      	ldr	r3, [r7, #12]
}
 8012ad0:	4618      	mov	r0, r3
 8012ad2:	3710      	adds	r7, #16
 8012ad4:	46bd      	mov	sp, r7
 8012ad6:	bd80      	pop	{r7, pc}

08012ad8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012ad8:	b480      	push	{r7}
 8012ada:	b085      	sub	sp, #20
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	6078      	str	r0, [r7, #4]
 8012ae0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012ae2:	2300      	movs	r3, #0
 8012ae4:	60fb      	str	r3, [r7, #12]
 8012ae6:	e014      	b.n	8012b12 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012ae8:	4a0f      	ldr	r2, [pc, #60]	@ (8012b28 <vQueueAddToRegistry+0x50>)
 8012aea:	68fb      	ldr	r3, [r7, #12]
 8012aec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d10b      	bne.n	8012b0c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012af4:	490c      	ldr	r1, [pc, #48]	@ (8012b28 <vQueueAddToRegistry+0x50>)
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	683a      	ldr	r2, [r7, #0]
 8012afa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012afe:	4a0a      	ldr	r2, [pc, #40]	@ (8012b28 <vQueueAddToRegistry+0x50>)
 8012b00:	68fb      	ldr	r3, [r7, #12]
 8012b02:	00db      	lsls	r3, r3, #3
 8012b04:	4413      	add	r3, r2
 8012b06:	687a      	ldr	r2, [r7, #4]
 8012b08:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012b0a:	e006      	b.n	8012b1a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012b0c:	68fb      	ldr	r3, [r7, #12]
 8012b0e:	3301      	adds	r3, #1
 8012b10:	60fb      	str	r3, [r7, #12]
 8012b12:	68fb      	ldr	r3, [r7, #12]
 8012b14:	2b07      	cmp	r3, #7
 8012b16:	d9e7      	bls.n	8012ae8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012b18:	bf00      	nop
 8012b1a:	bf00      	nop
 8012b1c:	3714      	adds	r7, #20
 8012b1e:	46bd      	mov	sp, r7
 8012b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b24:	4770      	bx	lr
 8012b26:	bf00      	nop
 8012b28:	20002ab8 	.word	0x20002ab8

08012b2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012b2c:	b580      	push	{r7, lr}
 8012b2e:	b086      	sub	sp, #24
 8012b30:	af00      	add	r7, sp, #0
 8012b32:	60f8      	str	r0, [r7, #12]
 8012b34:	60b9      	str	r1, [r7, #8]
 8012b36:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012b3c:	f001 fd34 	bl	80145a8 <vPortEnterCritical>
 8012b40:	697b      	ldr	r3, [r7, #20]
 8012b42:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012b46:	b25b      	sxtb	r3, r3
 8012b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b4c:	d103      	bne.n	8012b56 <vQueueWaitForMessageRestricted+0x2a>
 8012b4e:	697b      	ldr	r3, [r7, #20]
 8012b50:	2200      	movs	r2, #0
 8012b52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012b56:	697b      	ldr	r3, [r7, #20]
 8012b58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012b5c:	b25b      	sxtb	r3, r3
 8012b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b62:	d103      	bne.n	8012b6c <vQueueWaitForMessageRestricted+0x40>
 8012b64:	697b      	ldr	r3, [r7, #20]
 8012b66:	2200      	movs	r2, #0
 8012b68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012b6c:	f001 fd4e 	bl	801460c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8012b70:	697b      	ldr	r3, [r7, #20]
 8012b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d106      	bne.n	8012b86 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8012b78:	697b      	ldr	r3, [r7, #20]
 8012b7a:	3324      	adds	r3, #36	@ 0x24
 8012b7c:	687a      	ldr	r2, [r7, #4]
 8012b7e:	68b9      	ldr	r1, [r7, #8]
 8012b80:	4618      	mov	r0, r3
 8012b82:	f000 fd19 	bl	80135b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8012b86:	6978      	ldr	r0, [r7, #20]
 8012b88:	f7ff ff26 	bl	80129d8 <prvUnlockQueue>
	}
 8012b8c:	bf00      	nop
 8012b8e:	3718      	adds	r7, #24
 8012b90:	46bd      	mov	sp, r7
 8012b92:	bd80      	pop	{r7, pc}

08012b94 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012b94:	b580      	push	{r7, lr}
 8012b96:	b08e      	sub	sp, #56	@ 0x38
 8012b98:	af04      	add	r7, sp, #16
 8012b9a:	60f8      	str	r0, [r7, #12]
 8012b9c:	60b9      	str	r1, [r7, #8]
 8012b9e:	607a      	str	r2, [r7, #4]
 8012ba0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d10b      	bne.n	8012bc0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8012ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bac:	f383 8811 	msr	BASEPRI, r3
 8012bb0:	f3bf 8f6f 	isb	sy
 8012bb4:	f3bf 8f4f 	dsb	sy
 8012bb8:	623b      	str	r3, [r7, #32]
}
 8012bba:	bf00      	nop
 8012bbc:	bf00      	nop
 8012bbe:	e7fd      	b.n	8012bbc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d10b      	bne.n	8012bde <xTaskCreateStatic+0x4a>
	__asm volatile
 8012bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bca:	f383 8811 	msr	BASEPRI, r3
 8012bce:	f3bf 8f6f 	isb	sy
 8012bd2:	f3bf 8f4f 	dsb	sy
 8012bd6:	61fb      	str	r3, [r7, #28]
}
 8012bd8:	bf00      	nop
 8012bda:	bf00      	nop
 8012bdc:	e7fd      	b.n	8012bda <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012bde:	23a8      	movs	r3, #168	@ 0xa8
 8012be0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012be2:	693b      	ldr	r3, [r7, #16]
 8012be4:	2ba8      	cmp	r3, #168	@ 0xa8
 8012be6:	d00b      	beq.n	8012c00 <xTaskCreateStatic+0x6c>
	__asm volatile
 8012be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bec:	f383 8811 	msr	BASEPRI, r3
 8012bf0:	f3bf 8f6f 	isb	sy
 8012bf4:	f3bf 8f4f 	dsb	sy
 8012bf8:	61bb      	str	r3, [r7, #24]
}
 8012bfa:	bf00      	nop
 8012bfc:	bf00      	nop
 8012bfe:	e7fd      	b.n	8012bfc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012c00:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d01e      	beq.n	8012c46 <xTaskCreateStatic+0xb2>
 8012c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d01b      	beq.n	8012c46 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c10:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012c16:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c1a:	2202      	movs	r2, #2
 8012c1c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012c20:	2300      	movs	r3, #0
 8012c22:	9303      	str	r3, [sp, #12]
 8012c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c26:	9302      	str	r3, [sp, #8]
 8012c28:	f107 0314 	add.w	r3, r7, #20
 8012c2c:	9301      	str	r3, [sp, #4]
 8012c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c30:	9300      	str	r3, [sp, #0]
 8012c32:	683b      	ldr	r3, [r7, #0]
 8012c34:	687a      	ldr	r2, [r7, #4]
 8012c36:	68b9      	ldr	r1, [r7, #8]
 8012c38:	68f8      	ldr	r0, [r7, #12]
 8012c3a:	f000 f851 	bl	8012ce0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012c3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012c40:	f000 f8f6 	bl	8012e30 <prvAddNewTaskToReadyList>
 8012c44:	e001      	b.n	8012c4a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012c46:	2300      	movs	r3, #0
 8012c48:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012c4a:	697b      	ldr	r3, [r7, #20]
	}
 8012c4c:	4618      	mov	r0, r3
 8012c4e:	3728      	adds	r7, #40	@ 0x28
 8012c50:	46bd      	mov	sp, r7
 8012c52:	bd80      	pop	{r7, pc}

08012c54 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012c54:	b580      	push	{r7, lr}
 8012c56:	b08c      	sub	sp, #48	@ 0x30
 8012c58:	af04      	add	r7, sp, #16
 8012c5a:	60f8      	str	r0, [r7, #12]
 8012c5c:	60b9      	str	r1, [r7, #8]
 8012c5e:	603b      	str	r3, [r7, #0]
 8012c60:	4613      	mov	r3, r2
 8012c62:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012c64:	88fb      	ldrh	r3, [r7, #6]
 8012c66:	009b      	lsls	r3, r3, #2
 8012c68:	4618      	mov	r0, r3
 8012c6a:	f001 fdbf 	bl	80147ec <pvPortMalloc>
 8012c6e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012c70:	697b      	ldr	r3, [r7, #20]
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d00e      	beq.n	8012c94 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012c76:	20a8      	movs	r0, #168	@ 0xa8
 8012c78:	f001 fdb8 	bl	80147ec <pvPortMalloc>
 8012c7c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012c7e:	69fb      	ldr	r3, [r7, #28]
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	d003      	beq.n	8012c8c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012c84:	69fb      	ldr	r3, [r7, #28]
 8012c86:	697a      	ldr	r2, [r7, #20]
 8012c88:	631a      	str	r2, [r3, #48]	@ 0x30
 8012c8a:	e005      	b.n	8012c98 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012c8c:	6978      	ldr	r0, [r7, #20]
 8012c8e:	f001 fe7b 	bl	8014988 <vPortFree>
 8012c92:	e001      	b.n	8012c98 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012c94:	2300      	movs	r3, #0
 8012c96:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012c98:	69fb      	ldr	r3, [r7, #28]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d017      	beq.n	8012cce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012c9e:	69fb      	ldr	r3, [r7, #28]
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012ca6:	88fa      	ldrh	r2, [r7, #6]
 8012ca8:	2300      	movs	r3, #0
 8012caa:	9303      	str	r3, [sp, #12]
 8012cac:	69fb      	ldr	r3, [r7, #28]
 8012cae:	9302      	str	r3, [sp, #8]
 8012cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cb2:	9301      	str	r3, [sp, #4]
 8012cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cb6:	9300      	str	r3, [sp, #0]
 8012cb8:	683b      	ldr	r3, [r7, #0]
 8012cba:	68b9      	ldr	r1, [r7, #8]
 8012cbc:	68f8      	ldr	r0, [r7, #12]
 8012cbe:	f000 f80f 	bl	8012ce0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012cc2:	69f8      	ldr	r0, [r7, #28]
 8012cc4:	f000 f8b4 	bl	8012e30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012cc8:	2301      	movs	r3, #1
 8012cca:	61bb      	str	r3, [r7, #24]
 8012ccc:	e002      	b.n	8012cd4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012cce:	f04f 33ff 	mov.w	r3, #4294967295
 8012cd2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012cd4:	69bb      	ldr	r3, [r7, #24]
	}
 8012cd6:	4618      	mov	r0, r3
 8012cd8:	3720      	adds	r7, #32
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	bd80      	pop	{r7, pc}
	...

08012ce0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012ce0:	b580      	push	{r7, lr}
 8012ce2:	b088      	sub	sp, #32
 8012ce4:	af00      	add	r7, sp, #0
 8012ce6:	60f8      	str	r0, [r7, #12]
 8012ce8:	60b9      	str	r1, [r7, #8]
 8012cea:	607a      	str	r2, [r7, #4]
 8012cec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cf0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	009b      	lsls	r3, r3, #2
 8012cf6:	461a      	mov	r2, r3
 8012cf8:	21a5      	movs	r1, #165	@ 0xa5
 8012cfa:	f002 fcc0 	bl	801567e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012d08:	3b01      	subs	r3, #1
 8012d0a:	009b      	lsls	r3, r3, #2
 8012d0c:	4413      	add	r3, r2
 8012d0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012d10:	69bb      	ldr	r3, [r7, #24]
 8012d12:	f023 0307 	bic.w	r3, r3, #7
 8012d16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012d18:	69bb      	ldr	r3, [r7, #24]
 8012d1a:	f003 0307 	and.w	r3, r3, #7
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d00b      	beq.n	8012d3a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8012d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d26:	f383 8811 	msr	BASEPRI, r3
 8012d2a:	f3bf 8f6f 	isb	sy
 8012d2e:	f3bf 8f4f 	dsb	sy
 8012d32:	617b      	str	r3, [r7, #20]
}
 8012d34:	bf00      	nop
 8012d36:	bf00      	nop
 8012d38:	e7fd      	b.n	8012d36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012d3a:	68bb      	ldr	r3, [r7, #8]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d01f      	beq.n	8012d80 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012d40:	2300      	movs	r3, #0
 8012d42:	61fb      	str	r3, [r7, #28]
 8012d44:	e012      	b.n	8012d6c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012d46:	68ba      	ldr	r2, [r7, #8]
 8012d48:	69fb      	ldr	r3, [r7, #28]
 8012d4a:	4413      	add	r3, r2
 8012d4c:	7819      	ldrb	r1, [r3, #0]
 8012d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012d50:	69fb      	ldr	r3, [r7, #28]
 8012d52:	4413      	add	r3, r2
 8012d54:	3334      	adds	r3, #52	@ 0x34
 8012d56:	460a      	mov	r2, r1
 8012d58:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012d5a:	68ba      	ldr	r2, [r7, #8]
 8012d5c:	69fb      	ldr	r3, [r7, #28]
 8012d5e:	4413      	add	r3, r2
 8012d60:	781b      	ldrb	r3, [r3, #0]
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d006      	beq.n	8012d74 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012d66:	69fb      	ldr	r3, [r7, #28]
 8012d68:	3301      	adds	r3, #1
 8012d6a:	61fb      	str	r3, [r7, #28]
 8012d6c:	69fb      	ldr	r3, [r7, #28]
 8012d6e:	2b0f      	cmp	r3, #15
 8012d70:	d9e9      	bls.n	8012d46 <prvInitialiseNewTask+0x66>
 8012d72:	e000      	b.n	8012d76 <prvInitialiseNewTask+0x96>
			{
				break;
 8012d74:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d78:	2200      	movs	r2, #0
 8012d7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012d7e:	e003      	b.n	8012d88 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d82:	2200      	movs	r2, #0
 8012d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d8a:	2b37      	cmp	r3, #55	@ 0x37
 8012d8c:	d901      	bls.n	8012d92 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012d8e:	2337      	movs	r3, #55	@ 0x37
 8012d90:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012d96:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012d9c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012da0:	2200      	movs	r2, #0
 8012da2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012da6:	3304      	adds	r3, #4
 8012da8:	4618      	mov	r0, r3
 8012daa:	f7ff f965 	bl	8012078 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012db0:	3318      	adds	r3, #24
 8012db2:	4618      	mov	r0, r3
 8012db4:	f7ff f960 	bl	8012078 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012dbc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dc0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dc6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012dcc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dd0:	2200      	movs	r2, #0
 8012dd2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dd8:	2200      	movs	r2, #0
 8012dda:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012de0:	3354      	adds	r3, #84	@ 0x54
 8012de2:	224c      	movs	r2, #76	@ 0x4c
 8012de4:	2100      	movs	r1, #0
 8012de6:	4618      	mov	r0, r3
 8012de8:	f002 fc49 	bl	801567e <memset>
 8012dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dee:	4a0d      	ldr	r2, [pc, #52]	@ (8012e24 <prvInitialiseNewTask+0x144>)
 8012df0:	659a      	str	r2, [r3, #88]	@ 0x58
 8012df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012df4:	4a0c      	ldr	r2, [pc, #48]	@ (8012e28 <prvInitialiseNewTask+0x148>)
 8012df6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8012e2c <prvInitialiseNewTask+0x14c>)
 8012dfc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012dfe:	683a      	ldr	r2, [r7, #0]
 8012e00:	68f9      	ldr	r1, [r7, #12]
 8012e02:	69b8      	ldr	r0, [r7, #24]
 8012e04:	f001 faa2 	bl	801434c <pxPortInitialiseStack>
 8012e08:	4602      	mov	r2, r0
 8012e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d002      	beq.n	8012e1a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012e1a:	bf00      	nop
 8012e1c:	3720      	adds	r7, #32
 8012e1e:	46bd      	mov	sp, r7
 8012e20:	bd80      	pop	{r7, pc}
 8012e22:	bf00      	nop
 8012e24:	20006d4c 	.word	0x20006d4c
 8012e28:	20006db4 	.word	0x20006db4
 8012e2c:	20006e1c 	.word	0x20006e1c

08012e30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012e30:	b580      	push	{r7, lr}
 8012e32:	b082      	sub	sp, #8
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012e38:	f001 fbb6 	bl	80145a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012e3c:	4b2d      	ldr	r3, [pc, #180]	@ (8012ef4 <prvAddNewTaskToReadyList+0xc4>)
 8012e3e:	681b      	ldr	r3, [r3, #0]
 8012e40:	3301      	adds	r3, #1
 8012e42:	4a2c      	ldr	r2, [pc, #176]	@ (8012ef4 <prvAddNewTaskToReadyList+0xc4>)
 8012e44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012e46:	4b2c      	ldr	r3, [pc, #176]	@ (8012ef8 <prvAddNewTaskToReadyList+0xc8>)
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d109      	bne.n	8012e62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012e4e:	4a2a      	ldr	r2, [pc, #168]	@ (8012ef8 <prvAddNewTaskToReadyList+0xc8>)
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012e54:	4b27      	ldr	r3, [pc, #156]	@ (8012ef4 <prvAddNewTaskToReadyList+0xc4>)
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	2b01      	cmp	r3, #1
 8012e5a:	d110      	bne.n	8012e7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012e5c:	f000 fd3e 	bl	80138dc <prvInitialiseTaskLists>
 8012e60:	e00d      	b.n	8012e7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012e62:	4b26      	ldr	r3, [pc, #152]	@ (8012efc <prvAddNewTaskToReadyList+0xcc>)
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d109      	bne.n	8012e7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012e6a:	4b23      	ldr	r3, [pc, #140]	@ (8012ef8 <prvAddNewTaskToReadyList+0xc8>)
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e74:	429a      	cmp	r2, r3
 8012e76:	d802      	bhi.n	8012e7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012e78:	4a1f      	ldr	r2, [pc, #124]	@ (8012ef8 <prvAddNewTaskToReadyList+0xc8>)
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012e7e:	4b20      	ldr	r3, [pc, #128]	@ (8012f00 <prvAddNewTaskToReadyList+0xd0>)
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	3301      	adds	r3, #1
 8012e84:	4a1e      	ldr	r2, [pc, #120]	@ (8012f00 <prvAddNewTaskToReadyList+0xd0>)
 8012e86:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012e88:	4b1d      	ldr	r3, [pc, #116]	@ (8012f00 <prvAddNewTaskToReadyList+0xd0>)
 8012e8a:	681a      	ldr	r2, [r3, #0]
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e94:	4b1b      	ldr	r3, [pc, #108]	@ (8012f04 <prvAddNewTaskToReadyList+0xd4>)
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	429a      	cmp	r2, r3
 8012e9a:	d903      	bls.n	8012ea4 <prvAddNewTaskToReadyList+0x74>
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ea0:	4a18      	ldr	r2, [pc, #96]	@ (8012f04 <prvAddNewTaskToReadyList+0xd4>)
 8012ea2:	6013      	str	r3, [r2, #0]
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ea8:	4613      	mov	r3, r2
 8012eaa:	009b      	lsls	r3, r3, #2
 8012eac:	4413      	add	r3, r2
 8012eae:	009b      	lsls	r3, r3, #2
 8012eb0:	4a15      	ldr	r2, [pc, #84]	@ (8012f08 <prvAddNewTaskToReadyList+0xd8>)
 8012eb2:	441a      	add	r2, r3
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	3304      	adds	r3, #4
 8012eb8:	4619      	mov	r1, r3
 8012eba:	4610      	mov	r0, r2
 8012ebc:	f7ff f8e9 	bl	8012092 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012ec0:	f001 fba4 	bl	801460c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8012efc <prvAddNewTaskToReadyList+0xcc>)
 8012ec6:	681b      	ldr	r3, [r3, #0]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d00e      	beq.n	8012eea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8012ef8 <prvAddNewTaskToReadyList+0xc8>)
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ed6:	429a      	cmp	r2, r3
 8012ed8:	d207      	bcs.n	8012eea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012eda:	4b0c      	ldr	r3, [pc, #48]	@ (8012f0c <prvAddNewTaskToReadyList+0xdc>)
 8012edc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ee0:	601a      	str	r2, [r3, #0]
 8012ee2:	f3bf 8f4f 	dsb	sy
 8012ee6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012eea:	bf00      	nop
 8012eec:	3708      	adds	r7, #8
 8012eee:	46bd      	mov	sp, r7
 8012ef0:	bd80      	pop	{r7, pc}
 8012ef2:	bf00      	nop
 8012ef4:	20002fcc 	.word	0x20002fcc
 8012ef8:	20002af8 	.word	0x20002af8
 8012efc:	20002fd8 	.word	0x20002fd8
 8012f00:	20002fe8 	.word	0x20002fe8
 8012f04:	20002fd4 	.word	0x20002fd4
 8012f08:	20002afc 	.word	0x20002afc
 8012f0c:	e000ed04 	.word	0xe000ed04

08012f10 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b08a      	sub	sp, #40	@ 0x28
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	6078      	str	r0, [r7, #4]
 8012f18:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8012f1a:	2300      	movs	r3, #0
 8012f1c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d10b      	bne.n	8012f3c <vTaskDelayUntil+0x2c>
	__asm volatile
 8012f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f28:	f383 8811 	msr	BASEPRI, r3
 8012f2c:	f3bf 8f6f 	isb	sy
 8012f30:	f3bf 8f4f 	dsb	sy
 8012f34:	617b      	str	r3, [r7, #20]
}
 8012f36:	bf00      	nop
 8012f38:	bf00      	nop
 8012f3a:	e7fd      	b.n	8012f38 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8012f3c:	683b      	ldr	r3, [r7, #0]
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	d10b      	bne.n	8012f5a <vTaskDelayUntil+0x4a>
	__asm volatile
 8012f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f46:	f383 8811 	msr	BASEPRI, r3
 8012f4a:	f3bf 8f6f 	isb	sy
 8012f4e:	f3bf 8f4f 	dsb	sy
 8012f52:	613b      	str	r3, [r7, #16]
}
 8012f54:	bf00      	nop
 8012f56:	bf00      	nop
 8012f58:	e7fd      	b.n	8012f56 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8012f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8013004 <vTaskDelayUntil+0xf4>)
 8012f5c:	681b      	ldr	r3, [r3, #0]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d00b      	beq.n	8012f7a <vTaskDelayUntil+0x6a>
	__asm volatile
 8012f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f66:	f383 8811 	msr	BASEPRI, r3
 8012f6a:	f3bf 8f6f 	isb	sy
 8012f6e:	f3bf 8f4f 	dsb	sy
 8012f72:	60fb      	str	r3, [r7, #12]
}
 8012f74:	bf00      	nop
 8012f76:	bf00      	nop
 8012f78:	e7fd      	b.n	8012f76 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8012f7a:	f000 f8b9 	bl	80130f0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8012f7e:	4b22      	ldr	r3, [pc, #136]	@ (8013008 <vTaskDelayUntil+0xf8>)
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	683a      	ldr	r2, [r7, #0]
 8012f8a:	4413      	add	r3, r2
 8012f8c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	6a3a      	ldr	r2, [r7, #32]
 8012f94:	429a      	cmp	r2, r3
 8012f96:	d20b      	bcs.n	8012fb0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	69fa      	ldr	r2, [r7, #28]
 8012f9e:	429a      	cmp	r2, r3
 8012fa0:	d211      	bcs.n	8012fc6 <vTaskDelayUntil+0xb6>
 8012fa2:	69fa      	ldr	r2, [r7, #28]
 8012fa4:	6a3b      	ldr	r3, [r7, #32]
 8012fa6:	429a      	cmp	r2, r3
 8012fa8:	d90d      	bls.n	8012fc6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8012faa:	2301      	movs	r3, #1
 8012fac:	627b      	str	r3, [r7, #36]	@ 0x24
 8012fae:	e00a      	b.n	8012fc6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	69fa      	ldr	r2, [r7, #28]
 8012fb6:	429a      	cmp	r2, r3
 8012fb8:	d303      	bcc.n	8012fc2 <vTaskDelayUntil+0xb2>
 8012fba:	69fa      	ldr	r2, [r7, #28]
 8012fbc:	6a3b      	ldr	r3, [r7, #32]
 8012fbe:	429a      	cmp	r2, r3
 8012fc0:	d901      	bls.n	8012fc6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8012fc2:	2301      	movs	r3, #1
 8012fc4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	69fa      	ldr	r2, [r7, #28]
 8012fca:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8012fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d006      	beq.n	8012fe0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8012fd2:	69fa      	ldr	r2, [r7, #28]
 8012fd4:	6a3b      	ldr	r3, [r7, #32]
 8012fd6:	1ad3      	subs	r3, r2, r3
 8012fd8:	2100      	movs	r1, #0
 8012fda:	4618      	mov	r0, r3
 8012fdc:	f000 fde8 	bl	8013bb0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8012fe0:	f000 f894 	bl	801310c <xTaskResumeAll>
 8012fe4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012fe6:	69bb      	ldr	r3, [r7, #24]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d107      	bne.n	8012ffc <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8012fec:	4b07      	ldr	r3, [pc, #28]	@ (801300c <vTaskDelayUntil+0xfc>)
 8012fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ff2:	601a      	str	r2, [r3, #0]
 8012ff4:	f3bf 8f4f 	dsb	sy
 8012ff8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012ffc:	bf00      	nop
 8012ffe:	3728      	adds	r7, #40	@ 0x28
 8013000:	46bd      	mov	sp, r7
 8013002:	bd80      	pop	{r7, pc}
 8013004:	20002ff4 	.word	0x20002ff4
 8013008:	20002fd0 	.word	0x20002fd0
 801300c:	e000ed04 	.word	0xe000ed04

08013010 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013010:	b580      	push	{r7, lr}
 8013012:	b08a      	sub	sp, #40	@ 0x28
 8013014:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013016:	2300      	movs	r3, #0
 8013018:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801301a:	2300      	movs	r3, #0
 801301c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801301e:	463a      	mov	r2, r7
 8013020:	1d39      	adds	r1, r7, #4
 8013022:	f107 0308 	add.w	r3, r7, #8
 8013026:	4618      	mov	r0, r3
 8013028:	f7fe fddc 	bl	8011be4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801302c:	6839      	ldr	r1, [r7, #0]
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	68ba      	ldr	r2, [r7, #8]
 8013032:	9202      	str	r2, [sp, #8]
 8013034:	9301      	str	r3, [sp, #4]
 8013036:	2300      	movs	r3, #0
 8013038:	9300      	str	r3, [sp, #0]
 801303a:	2300      	movs	r3, #0
 801303c:	460a      	mov	r2, r1
 801303e:	4924      	ldr	r1, [pc, #144]	@ (80130d0 <vTaskStartScheduler+0xc0>)
 8013040:	4824      	ldr	r0, [pc, #144]	@ (80130d4 <vTaskStartScheduler+0xc4>)
 8013042:	f7ff fda7 	bl	8012b94 <xTaskCreateStatic>
 8013046:	4603      	mov	r3, r0
 8013048:	4a23      	ldr	r2, [pc, #140]	@ (80130d8 <vTaskStartScheduler+0xc8>)
 801304a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801304c:	4b22      	ldr	r3, [pc, #136]	@ (80130d8 <vTaskStartScheduler+0xc8>)
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	2b00      	cmp	r3, #0
 8013052:	d002      	beq.n	801305a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013054:	2301      	movs	r3, #1
 8013056:	617b      	str	r3, [r7, #20]
 8013058:	e001      	b.n	801305e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801305a:	2300      	movs	r3, #0
 801305c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801305e:	697b      	ldr	r3, [r7, #20]
 8013060:	2b01      	cmp	r3, #1
 8013062:	d102      	bne.n	801306a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8013064:	f000 fdf8 	bl	8013c58 <xTimerCreateTimerTask>
 8013068:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801306a:	697b      	ldr	r3, [r7, #20]
 801306c:	2b01      	cmp	r3, #1
 801306e:	d11b      	bne.n	80130a8 <vTaskStartScheduler+0x98>
	__asm volatile
 8013070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013074:	f383 8811 	msr	BASEPRI, r3
 8013078:	f3bf 8f6f 	isb	sy
 801307c:	f3bf 8f4f 	dsb	sy
 8013080:	613b      	str	r3, [r7, #16]
}
 8013082:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013084:	4b15      	ldr	r3, [pc, #84]	@ (80130dc <vTaskStartScheduler+0xcc>)
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	3354      	adds	r3, #84	@ 0x54
 801308a:	4a15      	ldr	r2, [pc, #84]	@ (80130e0 <vTaskStartScheduler+0xd0>)
 801308c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801308e:	4b15      	ldr	r3, [pc, #84]	@ (80130e4 <vTaskStartScheduler+0xd4>)
 8013090:	f04f 32ff 	mov.w	r2, #4294967295
 8013094:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013096:	4b14      	ldr	r3, [pc, #80]	@ (80130e8 <vTaskStartScheduler+0xd8>)
 8013098:	2201      	movs	r2, #1
 801309a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801309c:	4b13      	ldr	r3, [pc, #76]	@ (80130ec <vTaskStartScheduler+0xdc>)
 801309e:	2200      	movs	r2, #0
 80130a0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80130a2:	f001 f9dd 	bl	8014460 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80130a6:	e00f      	b.n	80130c8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80130a8:	697b      	ldr	r3, [r7, #20]
 80130aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130ae:	d10b      	bne.n	80130c8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80130b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130b4:	f383 8811 	msr	BASEPRI, r3
 80130b8:	f3bf 8f6f 	isb	sy
 80130bc:	f3bf 8f4f 	dsb	sy
 80130c0:	60fb      	str	r3, [r7, #12]
}
 80130c2:	bf00      	nop
 80130c4:	bf00      	nop
 80130c6:	e7fd      	b.n	80130c4 <vTaskStartScheduler+0xb4>
}
 80130c8:	bf00      	nop
 80130ca:	3718      	adds	r7, #24
 80130cc:	46bd      	mov	sp, r7
 80130ce:	bd80      	pop	{r7, pc}
 80130d0:	0801771c 	.word	0x0801771c
 80130d4:	080138ad 	.word	0x080138ad
 80130d8:	20002ff0 	.word	0x20002ff0
 80130dc:	20002af8 	.word	0x20002af8
 80130e0:	2000006c 	.word	0x2000006c
 80130e4:	20002fec 	.word	0x20002fec
 80130e8:	20002fd8 	.word	0x20002fd8
 80130ec:	20002fd0 	.word	0x20002fd0

080130f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80130f0:	b480      	push	{r7}
 80130f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80130f4:	4b04      	ldr	r3, [pc, #16]	@ (8013108 <vTaskSuspendAll+0x18>)
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	3301      	adds	r3, #1
 80130fa:	4a03      	ldr	r2, [pc, #12]	@ (8013108 <vTaskSuspendAll+0x18>)
 80130fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80130fe:	bf00      	nop
 8013100:	46bd      	mov	sp, r7
 8013102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013106:	4770      	bx	lr
 8013108:	20002ff4 	.word	0x20002ff4

0801310c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801310c:	b580      	push	{r7, lr}
 801310e:	b084      	sub	sp, #16
 8013110:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013112:	2300      	movs	r3, #0
 8013114:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013116:	2300      	movs	r3, #0
 8013118:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801311a:	4b42      	ldr	r3, [pc, #264]	@ (8013224 <xTaskResumeAll+0x118>)
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	2b00      	cmp	r3, #0
 8013120:	d10b      	bne.n	801313a <xTaskResumeAll+0x2e>
	__asm volatile
 8013122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013126:	f383 8811 	msr	BASEPRI, r3
 801312a:	f3bf 8f6f 	isb	sy
 801312e:	f3bf 8f4f 	dsb	sy
 8013132:	603b      	str	r3, [r7, #0]
}
 8013134:	bf00      	nop
 8013136:	bf00      	nop
 8013138:	e7fd      	b.n	8013136 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801313a:	f001 fa35 	bl	80145a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801313e:	4b39      	ldr	r3, [pc, #228]	@ (8013224 <xTaskResumeAll+0x118>)
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	3b01      	subs	r3, #1
 8013144:	4a37      	ldr	r2, [pc, #220]	@ (8013224 <xTaskResumeAll+0x118>)
 8013146:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013148:	4b36      	ldr	r3, [pc, #216]	@ (8013224 <xTaskResumeAll+0x118>)
 801314a:	681b      	ldr	r3, [r3, #0]
 801314c:	2b00      	cmp	r3, #0
 801314e:	d162      	bne.n	8013216 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013150:	4b35      	ldr	r3, [pc, #212]	@ (8013228 <xTaskResumeAll+0x11c>)
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	2b00      	cmp	r3, #0
 8013156:	d05e      	beq.n	8013216 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013158:	e02f      	b.n	80131ba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801315a:	4b34      	ldr	r3, [pc, #208]	@ (801322c <xTaskResumeAll+0x120>)
 801315c:	68db      	ldr	r3, [r3, #12]
 801315e:	68db      	ldr	r3, [r3, #12]
 8013160:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	3318      	adds	r3, #24
 8013166:	4618      	mov	r0, r3
 8013168:	f7fe fff0 	bl	801214c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	3304      	adds	r3, #4
 8013170:	4618      	mov	r0, r3
 8013172:	f7fe ffeb 	bl	801214c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801317a:	4b2d      	ldr	r3, [pc, #180]	@ (8013230 <xTaskResumeAll+0x124>)
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	429a      	cmp	r2, r3
 8013180:	d903      	bls.n	801318a <xTaskResumeAll+0x7e>
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013186:	4a2a      	ldr	r2, [pc, #168]	@ (8013230 <xTaskResumeAll+0x124>)
 8013188:	6013      	str	r3, [r2, #0]
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801318e:	4613      	mov	r3, r2
 8013190:	009b      	lsls	r3, r3, #2
 8013192:	4413      	add	r3, r2
 8013194:	009b      	lsls	r3, r3, #2
 8013196:	4a27      	ldr	r2, [pc, #156]	@ (8013234 <xTaskResumeAll+0x128>)
 8013198:	441a      	add	r2, r3
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	3304      	adds	r3, #4
 801319e:	4619      	mov	r1, r3
 80131a0:	4610      	mov	r0, r2
 80131a2:	f7fe ff76 	bl	8012092 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80131a6:	68fb      	ldr	r3, [r7, #12]
 80131a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131aa:	4b23      	ldr	r3, [pc, #140]	@ (8013238 <xTaskResumeAll+0x12c>)
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131b0:	429a      	cmp	r2, r3
 80131b2:	d302      	bcc.n	80131ba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80131b4:	4b21      	ldr	r3, [pc, #132]	@ (801323c <xTaskResumeAll+0x130>)
 80131b6:	2201      	movs	r2, #1
 80131b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80131ba:	4b1c      	ldr	r3, [pc, #112]	@ (801322c <xTaskResumeAll+0x120>)
 80131bc:	681b      	ldr	r3, [r3, #0]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d1cb      	bne.n	801315a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d001      	beq.n	80131cc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80131c8:	f000 fc2c 	bl	8013a24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80131cc:	4b1c      	ldr	r3, [pc, #112]	@ (8013240 <xTaskResumeAll+0x134>)
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d010      	beq.n	80131fa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80131d8:	f000 f846 	bl	8013268 <xTaskIncrementTick>
 80131dc:	4603      	mov	r3, r0
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d002      	beq.n	80131e8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80131e2:	4b16      	ldr	r3, [pc, #88]	@ (801323c <xTaskResumeAll+0x130>)
 80131e4:	2201      	movs	r2, #1
 80131e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	3b01      	subs	r3, #1
 80131ec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d1f1      	bne.n	80131d8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80131f4:	4b12      	ldr	r3, [pc, #72]	@ (8013240 <xTaskResumeAll+0x134>)
 80131f6:	2200      	movs	r2, #0
 80131f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80131fa:	4b10      	ldr	r3, [pc, #64]	@ (801323c <xTaskResumeAll+0x130>)
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d009      	beq.n	8013216 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013202:	2301      	movs	r3, #1
 8013204:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013206:	4b0f      	ldr	r3, [pc, #60]	@ (8013244 <xTaskResumeAll+0x138>)
 8013208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801320c:	601a      	str	r2, [r3, #0]
 801320e:	f3bf 8f4f 	dsb	sy
 8013212:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013216:	f001 f9f9 	bl	801460c <vPortExitCritical>

	return xAlreadyYielded;
 801321a:	68bb      	ldr	r3, [r7, #8]
}
 801321c:	4618      	mov	r0, r3
 801321e:	3710      	adds	r7, #16
 8013220:	46bd      	mov	sp, r7
 8013222:	bd80      	pop	{r7, pc}
 8013224:	20002ff4 	.word	0x20002ff4
 8013228:	20002fcc 	.word	0x20002fcc
 801322c:	20002f8c 	.word	0x20002f8c
 8013230:	20002fd4 	.word	0x20002fd4
 8013234:	20002afc 	.word	0x20002afc
 8013238:	20002af8 	.word	0x20002af8
 801323c:	20002fe0 	.word	0x20002fe0
 8013240:	20002fdc 	.word	0x20002fdc
 8013244:	e000ed04 	.word	0xe000ed04

08013248 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8013248:	b480      	push	{r7}
 801324a:	b083      	sub	sp, #12
 801324c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801324e:	4b05      	ldr	r3, [pc, #20]	@ (8013264 <xTaskGetTickCount+0x1c>)
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013254:	687b      	ldr	r3, [r7, #4]
}
 8013256:	4618      	mov	r0, r3
 8013258:	370c      	adds	r7, #12
 801325a:	46bd      	mov	sp, r7
 801325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013260:	4770      	bx	lr
 8013262:	bf00      	nop
 8013264:	20002fd0 	.word	0x20002fd0

08013268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013268:	b580      	push	{r7, lr}
 801326a:	b086      	sub	sp, #24
 801326c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801326e:	2300      	movs	r3, #0
 8013270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013272:	4b4f      	ldr	r3, [pc, #316]	@ (80133b0 <xTaskIncrementTick+0x148>)
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	2b00      	cmp	r3, #0
 8013278:	f040 8090 	bne.w	801339c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801327c:	4b4d      	ldr	r3, [pc, #308]	@ (80133b4 <xTaskIncrementTick+0x14c>)
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	3301      	adds	r3, #1
 8013282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013284:	4a4b      	ldr	r2, [pc, #300]	@ (80133b4 <xTaskIncrementTick+0x14c>)
 8013286:	693b      	ldr	r3, [r7, #16]
 8013288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801328a:	693b      	ldr	r3, [r7, #16]
 801328c:	2b00      	cmp	r3, #0
 801328e:	d121      	bne.n	80132d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8013290:	4b49      	ldr	r3, [pc, #292]	@ (80133b8 <xTaskIncrementTick+0x150>)
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	681b      	ldr	r3, [r3, #0]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d00b      	beq.n	80132b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 801329a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801329e:	f383 8811 	msr	BASEPRI, r3
 80132a2:	f3bf 8f6f 	isb	sy
 80132a6:	f3bf 8f4f 	dsb	sy
 80132aa:	603b      	str	r3, [r7, #0]
}
 80132ac:	bf00      	nop
 80132ae:	bf00      	nop
 80132b0:	e7fd      	b.n	80132ae <xTaskIncrementTick+0x46>
 80132b2:	4b41      	ldr	r3, [pc, #260]	@ (80133b8 <xTaskIncrementTick+0x150>)
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	60fb      	str	r3, [r7, #12]
 80132b8:	4b40      	ldr	r3, [pc, #256]	@ (80133bc <xTaskIncrementTick+0x154>)
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	4a3e      	ldr	r2, [pc, #248]	@ (80133b8 <xTaskIncrementTick+0x150>)
 80132be:	6013      	str	r3, [r2, #0]
 80132c0:	4a3e      	ldr	r2, [pc, #248]	@ (80133bc <xTaskIncrementTick+0x154>)
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	6013      	str	r3, [r2, #0]
 80132c6:	4b3e      	ldr	r3, [pc, #248]	@ (80133c0 <xTaskIncrementTick+0x158>)
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	3301      	adds	r3, #1
 80132cc:	4a3c      	ldr	r2, [pc, #240]	@ (80133c0 <xTaskIncrementTick+0x158>)
 80132ce:	6013      	str	r3, [r2, #0]
 80132d0:	f000 fba8 	bl	8013a24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80132d4:	4b3b      	ldr	r3, [pc, #236]	@ (80133c4 <xTaskIncrementTick+0x15c>)
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	693a      	ldr	r2, [r7, #16]
 80132da:	429a      	cmp	r2, r3
 80132dc:	d349      	bcc.n	8013372 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80132de:	4b36      	ldr	r3, [pc, #216]	@ (80133b8 <xTaskIncrementTick+0x150>)
 80132e0:	681b      	ldr	r3, [r3, #0]
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d104      	bne.n	80132f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80132e8:	4b36      	ldr	r3, [pc, #216]	@ (80133c4 <xTaskIncrementTick+0x15c>)
 80132ea:	f04f 32ff 	mov.w	r2, #4294967295
 80132ee:	601a      	str	r2, [r3, #0]
					break;
 80132f0:	e03f      	b.n	8013372 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80132f2:	4b31      	ldr	r3, [pc, #196]	@ (80133b8 <xTaskIncrementTick+0x150>)
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	68db      	ldr	r3, [r3, #12]
 80132f8:	68db      	ldr	r3, [r3, #12]
 80132fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80132fc:	68bb      	ldr	r3, [r7, #8]
 80132fe:	685b      	ldr	r3, [r3, #4]
 8013300:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013302:	693a      	ldr	r2, [r7, #16]
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	429a      	cmp	r2, r3
 8013308:	d203      	bcs.n	8013312 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801330a:	4a2e      	ldr	r2, [pc, #184]	@ (80133c4 <xTaskIncrementTick+0x15c>)
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013310:	e02f      	b.n	8013372 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013312:	68bb      	ldr	r3, [r7, #8]
 8013314:	3304      	adds	r3, #4
 8013316:	4618      	mov	r0, r3
 8013318:	f7fe ff18 	bl	801214c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801331c:	68bb      	ldr	r3, [r7, #8]
 801331e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013320:	2b00      	cmp	r3, #0
 8013322:	d004      	beq.n	801332e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013324:	68bb      	ldr	r3, [r7, #8]
 8013326:	3318      	adds	r3, #24
 8013328:	4618      	mov	r0, r3
 801332a:	f7fe ff0f 	bl	801214c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801332e:	68bb      	ldr	r3, [r7, #8]
 8013330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013332:	4b25      	ldr	r3, [pc, #148]	@ (80133c8 <xTaskIncrementTick+0x160>)
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	429a      	cmp	r2, r3
 8013338:	d903      	bls.n	8013342 <xTaskIncrementTick+0xda>
 801333a:	68bb      	ldr	r3, [r7, #8]
 801333c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801333e:	4a22      	ldr	r2, [pc, #136]	@ (80133c8 <xTaskIncrementTick+0x160>)
 8013340:	6013      	str	r3, [r2, #0]
 8013342:	68bb      	ldr	r3, [r7, #8]
 8013344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013346:	4613      	mov	r3, r2
 8013348:	009b      	lsls	r3, r3, #2
 801334a:	4413      	add	r3, r2
 801334c:	009b      	lsls	r3, r3, #2
 801334e:	4a1f      	ldr	r2, [pc, #124]	@ (80133cc <xTaskIncrementTick+0x164>)
 8013350:	441a      	add	r2, r3
 8013352:	68bb      	ldr	r3, [r7, #8]
 8013354:	3304      	adds	r3, #4
 8013356:	4619      	mov	r1, r3
 8013358:	4610      	mov	r0, r2
 801335a:	f7fe fe9a 	bl	8012092 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801335e:	68bb      	ldr	r3, [r7, #8]
 8013360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013362:	4b1b      	ldr	r3, [pc, #108]	@ (80133d0 <xTaskIncrementTick+0x168>)
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013368:	429a      	cmp	r2, r3
 801336a:	d3b8      	bcc.n	80132de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801336c:	2301      	movs	r3, #1
 801336e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013370:	e7b5      	b.n	80132de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013372:	4b17      	ldr	r3, [pc, #92]	@ (80133d0 <xTaskIncrementTick+0x168>)
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013378:	4914      	ldr	r1, [pc, #80]	@ (80133cc <xTaskIncrementTick+0x164>)
 801337a:	4613      	mov	r3, r2
 801337c:	009b      	lsls	r3, r3, #2
 801337e:	4413      	add	r3, r2
 8013380:	009b      	lsls	r3, r3, #2
 8013382:	440b      	add	r3, r1
 8013384:	681b      	ldr	r3, [r3, #0]
 8013386:	2b01      	cmp	r3, #1
 8013388:	d901      	bls.n	801338e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801338a:	2301      	movs	r3, #1
 801338c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801338e:	4b11      	ldr	r3, [pc, #68]	@ (80133d4 <xTaskIncrementTick+0x16c>)
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d007      	beq.n	80133a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8013396:	2301      	movs	r3, #1
 8013398:	617b      	str	r3, [r7, #20]
 801339a:	e004      	b.n	80133a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801339c:	4b0e      	ldr	r3, [pc, #56]	@ (80133d8 <xTaskIncrementTick+0x170>)
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	3301      	adds	r3, #1
 80133a2:	4a0d      	ldr	r2, [pc, #52]	@ (80133d8 <xTaskIncrementTick+0x170>)
 80133a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80133a6:	697b      	ldr	r3, [r7, #20]
}
 80133a8:	4618      	mov	r0, r3
 80133aa:	3718      	adds	r7, #24
 80133ac:	46bd      	mov	sp, r7
 80133ae:	bd80      	pop	{r7, pc}
 80133b0:	20002ff4 	.word	0x20002ff4
 80133b4:	20002fd0 	.word	0x20002fd0
 80133b8:	20002f84 	.word	0x20002f84
 80133bc:	20002f88 	.word	0x20002f88
 80133c0:	20002fe4 	.word	0x20002fe4
 80133c4:	20002fec 	.word	0x20002fec
 80133c8:	20002fd4 	.word	0x20002fd4
 80133cc:	20002afc 	.word	0x20002afc
 80133d0:	20002af8 	.word	0x20002af8
 80133d4:	20002fe0 	.word	0x20002fe0
 80133d8:	20002fdc 	.word	0x20002fdc

080133dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80133dc:	b580      	push	{r7, lr}
 80133de:	b086      	sub	sp, #24
 80133e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80133e2:	4b3d      	ldr	r3, [pc, #244]	@ (80134d8 <vTaskSwitchContext+0xfc>)
 80133e4:	681b      	ldr	r3, [r3, #0]
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d003      	beq.n	80133f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80133ea:	4b3c      	ldr	r3, [pc, #240]	@ (80134dc <vTaskSwitchContext+0x100>)
 80133ec:	2201      	movs	r2, #1
 80133ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80133f0:	e06e      	b.n	80134d0 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 80133f2:	4b3a      	ldr	r3, [pc, #232]	@ (80134dc <vTaskSwitchContext+0x100>)
 80133f4:	2200      	movs	r2, #0
 80133f6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80133f8:	4b39      	ldr	r3, [pc, #228]	@ (80134e0 <vTaskSwitchContext+0x104>)
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80133fe:	613b      	str	r3, [r7, #16]
 8013400:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8013404:	60fb      	str	r3, [r7, #12]
 8013406:	693b      	ldr	r3, [r7, #16]
 8013408:	681b      	ldr	r3, [r3, #0]
 801340a:	68fa      	ldr	r2, [r7, #12]
 801340c:	429a      	cmp	r2, r3
 801340e:	d111      	bne.n	8013434 <vTaskSwitchContext+0x58>
 8013410:	693b      	ldr	r3, [r7, #16]
 8013412:	3304      	adds	r3, #4
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	68fa      	ldr	r2, [r7, #12]
 8013418:	429a      	cmp	r2, r3
 801341a:	d10b      	bne.n	8013434 <vTaskSwitchContext+0x58>
 801341c:	693b      	ldr	r3, [r7, #16]
 801341e:	3308      	adds	r3, #8
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	68fa      	ldr	r2, [r7, #12]
 8013424:	429a      	cmp	r2, r3
 8013426:	d105      	bne.n	8013434 <vTaskSwitchContext+0x58>
 8013428:	693b      	ldr	r3, [r7, #16]
 801342a:	330c      	adds	r3, #12
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	68fa      	ldr	r2, [r7, #12]
 8013430:	429a      	cmp	r2, r3
 8013432:	d008      	beq.n	8013446 <vTaskSwitchContext+0x6a>
 8013434:	4b2a      	ldr	r3, [pc, #168]	@ (80134e0 <vTaskSwitchContext+0x104>)
 8013436:	681a      	ldr	r2, [r3, #0]
 8013438:	4b29      	ldr	r3, [pc, #164]	@ (80134e0 <vTaskSwitchContext+0x104>)
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	3334      	adds	r3, #52	@ 0x34
 801343e:	4619      	mov	r1, r3
 8013440:	4610      	mov	r0, r2
 8013442:	f7f4 fe38 	bl	80080b6 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013446:	4b27      	ldr	r3, [pc, #156]	@ (80134e4 <vTaskSwitchContext+0x108>)
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	617b      	str	r3, [r7, #20]
 801344c:	e011      	b.n	8013472 <vTaskSwitchContext+0x96>
 801344e:	697b      	ldr	r3, [r7, #20]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d10b      	bne.n	801346c <vTaskSwitchContext+0x90>
	__asm volatile
 8013454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013458:	f383 8811 	msr	BASEPRI, r3
 801345c:	f3bf 8f6f 	isb	sy
 8013460:	f3bf 8f4f 	dsb	sy
 8013464:	607b      	str	r3, [r7, #4]
}
 8013466:	bf00      	nop
 8013468:	bf00      	nop
 801346a:	e7fd      	b.n	8013468 <vTaskSwitchContext+0x8c>
 801346c:	697b      	ldr	r3, [r7, #20]
 801346e:	3b01      	subs	r3, #1
 8013470:	617b      	str	r3, [r7, #20]
 8013472:	491d      	ldr	r1, [pc, #116]	@ (80134e8 <vTaskSwitchContext+0x10c>)
 8013474:	697a      	ldr	r2, [r7, #20]
 8013476:	4613      	mov	r3, r2
 8013478:	009b      	lsls	r3, r3, #2
 801347a:	4413      	add	r3, r2
 801347c:	009b      	lsls	r3, r3, #2
 801347e:	440b      	add	r3, r1
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	2b00      	cmp	r3, #0
 8013484:	d0e3      	beq.n	801344e <vTaskSwitchContext+0x72>
 8013486:	697a      	ldr	r2, [r7, #20]
 8013488:	4613      	mov	r3, r2
 801348a:	009b      	lsls	r3, r3, #2
 801348c:	4413      	add	r3, r2
 801348e:	009b      	lsls	r3, r3, #2
 8013490:	4a15      	ldr	r2, [pc, #84]	@ (80134e8 <vTaskSwitchContext+0x10c>)
 8013492:	4413      	add	r3, r2
 8013494:	60bb      	str	r3, [r7, #8]
 8013496:	68bb      	ldr	r3, [r7, #8]
 8013498:	685b      	ldr	r3, [r3, #4]
 801349a:	685a      	ldr	r2, [r3, #4]
 801349c:	68bb      	ldr	r3, [r7, #8]
 801349e:	605a      	str	r2, [r3, #4]
 80134a0:	68bb      	ldr	r3, [r7, #8]
 80134a2:	685a      	ldr	r2, [r3, #4]
 80134a4:	68bb      	ldr	r3, [r7, #8]
 80134a6:	3308      	adds	r3, #8
 80134a8:	429a      	cmp	r2, r3
 80134aa:	d104      	bne.n	80134b6 <vTaskSwitchContext+0xda>
 80134ac:	68bb      	ldr	r3, [r7, #8]
 80134ae:	685b      	ldr	r3, [r3, #4]
 80134b0:	685a      	ldr	r2, [r3, #4]
 80134b2:	68bb      	ldr	r3, [r7, #8]
 80134b4:	605a      	str	r2, [r3, #4]
 80134b6:	68bb      	ldr	r3, [r7, #8]
 80134b8:	685b      	ldr	r3, [r3, #4]
 80134ba:	68db      	ldr	r3, [r3, #12]
 80134bc:	4a08      	ldr	r2, [pc, #32]	@ (80134e0 <vTaskSwitchContext+0x104>)
 80134be:	6013      	str	r3, [r2, #0]
 80134c0:	4a08      	ldr	r2, [pc, #32]	@ (80134e4 <vTaskSwitchContext+0x108>)
 80134c2:	697b      	ldr	r3, [r7, #20]
 80134c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80134c6:	4b06      	ldr	r3, [pc, #24]	@ (80134e0 <vTaskSwitchContext+0x104>)
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	3354      	adds	r3, #84	@ 0x54
 80134cc:	4a07      	ldr	r2, [pc, #28]	@ (80134ec <vTaskSwitchContext+0x110>)
 80134ce:	6013      	str	r3, [r2, #0]
}
 80134d0:	bf00      	nop
 80134d2:	3718      	adds	r7, #24
 80134d4:	46bd      	mov	sp, r7
 80134d6:	bd80      	pop	{r7, pc}
 80134d8:	20002ff4 	.word	0x20002ff4
 80134dc:	20002fe0 	.word	0x20002fe0
 80134e0:	20002af8 	.word	0x20002af8
 80134e4:	20002fd4 	.word	0x20002fd4
 80134e8:	20002afc 	.word	0x20002afc
 80134ec:	2000006c 	.word	0x2000006c

080134f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b084      	sub	sp, #16
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]
 80134f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d10b      	bne.n	8013518 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013504:	f383 8811 	msr	BASEPRI, r3
 8013508:	f3bf 8f6f 	isb	sy
 801350c:	f3bf 8f4f 	dsb	sy
 8013510:	60fb      	str	r3, [r7, #12]
}
 8013512:	bf00      	nop
 8013514:	bf00      	nop
 8013516:	e7fd      	b.n	8013514 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013518:	4b07      	ldr	r3, [pc, #28]	@ (8013538 <vTaskPlaceOnEventList+0x48>)
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	3318      	adds	r3, #24
 801351e:	4619      	mov	r1, r3
 8013520:	6878      	ldr	r0, [r7, #4]
 8013522:	f7fe fdda 	bl	80120da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013526:	2101      	movs	r1, #1
 8013528:	6838      	ldr	r0, [r7, #0]
 801352a:	f000 fb41 	bl	8013bb0 <prvAddCurrentTaskToDelayedList>
}
 801352e:	bf00      	nop
 8013530:	3710      	adds	r7, #16
 8013532:	46bd      	mov	sp, r7
 8013534:	bd80      	pop	{r7, pc}
 8013536:	bf00      	nop
 8013538:	20002af8 	.word	0x20002af8

0801353c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 801353c:	b580      	push	{r7, lr}
 801353e:	b086      	sub	sp, #24
 8013540:	af00      	add	r7, sp, #0
 8013542:	60f8      	str	r0, [r7, #12]
 8013544:	60b9      	str	r1, [r7, #8]
 8013546:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	2b00      	cmp	r3, #0
 801354c:	d10b      	bne.n	8013566 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 801354e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013552:	f383 8811 	msr	BASEPRI, r3
 8013556:	f3bf 8f6f 	isb	sy
 801355a:	f3bf 8f4f 	dsb	sy
 801355e:	617b      	str	r3, [r7, #20]
}
 8013560:	bf00      	nop
 8013562:	bf00      	nop
 8013564:	e7fd      	b.n	8013562 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8013566:	4b12      	ldr	r3, [pc, #72]	@ (80135b0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d10b      	bne.n	8013586 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 801356e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013572:	f383 8811 	msr	BASEPRI, r3
 8013576:	f3bf 8f6f 	isb	sy
 801357a:	f3bf 8f4f 	dsb	sy
 801357e:	613b      	str	r3, [r7, #16]
}
 8013580:	bf00      	nop
 8013582:	bf00      	nop
 8013584:	e7fd      	b.n	8013582 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8013586:	4b0b      	ldr	r3, [pc, #44]	@ (80135b4 <vTaskPlaceOnUnorderedEventList+0x78>)
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	68ba      	ldr	r2, [r7, #8]
 801358c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8013590:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013592:	4b08      	ldr	r3, [pc, #32]	@ (80135b4 <vTaskPlaceOnUnorderedEventList+0x78>)
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	3318      	adds	r3, #24
 8013598:	4619      	mov	r1, r3
 801359a:	68f8      	ldr	r0, [r7, #12]
 801359c:	f7fe fd79 	bl	8012092 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80135a0:	2101      	movs	r1, #1
 80135a2:	6878      	ldr	r0, [r7, #4]
 80135a4:	f000 fb04 	bl	8013bb0 <prvAddCurrentTaskToDelayedList>
}
 80135a8:	bf00      	nop
 80135aa:	3718      	adds	r7, #24
 80135ac:	46bd      	mov	sp, r7
 80135ae:	bd80      	pop	{r7, pc}
 80135b0:	20002ff4 	.word	0x20002ff4
 80135b4:	20002af8 	.word	0x20002af8

080135b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80135b8:	b580      	push	{r7, lr}
 80135ba:	b086      	sub	sp, #24
 80135bc:	af00      	add	r7, sp, #0
 80135be:	60f8      	str	r0, [r7, #12]
 80135c0:	60b9      	str	r1, [r7, #8]
 80135c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d10b      	bne.n	80135e2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80135ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135ce:	f383 8811 	msr	BASEPRI, r3
 80135d2:	f3bf 8f6f 	isb	sy
 80135d6:	f3bf 8f4f 	dsb	sy
 80135da:	617b      	str	r3, [r7, #20]
}
 80135dc:	bf00      	nop
 80135de:	bf00      	nop
 80135e0:	e7fd      	b.n	80135de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80135e2:	4b0a      	ldr	r3, [pc, #40]	@ (801360c <vTaskPlaceOnEventListRestricted+0x54>)
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	3318      	adds	r3, #24
 80135e8:	4619      	mov	r1, r3
 80135ea:	68f8      	ldr	r0, [r7, #12]
 80135ec:	f7fe fd51 	bl	8012092 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d002      	beq.n	80135fc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80135f6:	f04f 33ff 	mov.w	r3, #4294967295
 80135fa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80135fc:	6879      	ldr	r1, [r7, #4]
 80135fe:	68b8      	ldr	r0, [r7, #8]
 8013600:	f000 fad6 	bl	8013bb0 <prvAddCurrentTaskToDelayedList>
	}
 8013604:	bf00      	nop
 8013606:	3718      	adds	r7, #24
 8013608:	46bd      	mov	sp, r7
 801360a:	bd80      	pop	{r7, pc}
 801360c:	20002af8 	.word	0x20002af8

08013610 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013610:	b580      	push	{r7, lr}
 8013612:	b086      	sub	sp, #24
 8013614:	af00      	add	r7, sp, #0
 8013616:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	68db      	ldr	r3, [r3, #12]
 801361c:	68db      	ldr	r3, [r3, #12]
 801361e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013620:	693b      	ldr	r3, [r7, #16]
 8013622:	2b00      	cmp	r3, #0
 8013624:	d10b      	bne.n	801363e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8013626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801362a:	f383 8811 	msr	BASEPRI, r3
 801362e:	f3bf 8f6f 	isb	sy
 8013632:	f3bf 8f4f 	dsb	sy
 8013636:	60fb      	str	r3, [r7, #12]
}
 8013638:	bf00      	nop
 801363a:	bf00      	nop
 801363c:	e7fd      	b.n	801363a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801363e:	693b      	ldr	r3, [r7, #16]
 8013640:	3318      	adds	r3, #24
 8013642:	4618      	mov	r0, r3
 8013644:	f7fe fd82 	bl	801214c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013648:	4b1d      	ldr	r3, [pc, #116]	@ (80136c0 <xTaskRemoveFromEventList+0xb0>)
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	2b00      	cmp	r3, #0
 801364e:	d11d      	bne.n	801368c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013650:	693b      	ldr	r3, [r7, #16]
 8013652:	3304      	adds	r3, #4
 8013654:	4618      	mov	r0, r3
 8013656:	f7fe fd79 	bl	801214c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801365a:	693b      	ldr	r3, [r7, #16]
 801365c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801365e:	4b19      	ldr	r3, [pc, #100]	@ (80136c4 <xTaskRemoveFromEventList+0xb4>)
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	429a      	cmp	r2, r3
 8013664:	d903      	bls.n	801366e <xTaskRemoveFromEventList+0x5e>
 8013666:	693b      	ldr	r3, [r7, #16]
 8013668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801366a:	4a16      	ldr	r2, [pc, #88]	@ (80136c4 <xTaskRemoveFromEventList+0xb4>)
 801366c:	6013      	str	r3, [r2, #0]
 801366e:	693b      	ldr	r3, [r7, #16]
 8013670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013672:	4613      	mov	r3, r2
 8013674:	009b      	lsls	r3, r3, #2
 8013676:	4413      	add	r3, r2
 8013678:	009b      	lsls	r3, r3, #2
 801367a:	4a13      	ldr	r2, [pc, #76]	@ (80136c8 <xTaskRemoveFromEventList+0xb8>)
 801367c:	441a      	add	r2, r3
 801367e:	693b      	ldr	r3, [r7, #16]
 8013680:	3304      	adds	r3, #4
 8013682:	4619      	mov	r1, r3
 8013684:	4610      	mov	r0, r2
 8013686:	f7fe fd04 	bl	8012092 <vListInsertEnd>
 801368a:	e005      	b.n	8013698 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801368c:	693b      	ldr	r3, [r7, #16]
 801368e:	3318      	adds	r3, #24
 8013690:	4619      	mov	r1, r3
 8013692:	480e      	ldr	r0, [pc, #56]	@ (80136cc <xTaskRemoveFromEventList+0xbc>)
 8013694:	f7fe fcfd 	bl	8012092 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013698:	693b      	ldr	r3, [r7, #16]
 801369a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801369c:	4b0c      	ldr	r3, [pc, #48]	@ (80136d0 <xTaskRemoveFromEventList+0xc0>)
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136a2:	429a      	cmp	r2, r3
 80136a4:	d905      	bls.n	80136b2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80136a6:	2301      	movs	r3, #1
 80136a8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80136aa:	4b0a      	ldr	r3, [pc, #40]	@ (80136d4 <xTaskRemoveFromEventList+0xc4>)
 80136ac:	2201      	movs	r2, #1
 80136ae:	601a      	str	r2, [r3, #0]
 80136b0:	e001      	b.n	80136b6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80136b2:	2300      	movs	r3, #0
 80136b4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80136b6:	697b      	ldr	r3, [r7, #20]
}
 80136b8:	4618      	mov	r0, r3
 80136ba:	3718      	adds	r7, #24
 80136bc:	46bd      	mov	sp, r7
 80136be:	bd80      	pop	{r7, pc}
 80136c0:	20002ff4 	.word	0x20002ff4
 80136c4:	20002fd4 	.word	0x20002fd4
 80136c8:	20002afc 	.word	0x20002afc
 80136cc:	20002f8c 	.word	0x20002f8c
 80136d0:	20002af8 	.word	0x20002af8
 80136d4:	20002fe0 	.word	0x20002fe0

080136d8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80136d8:	b580      	push	{r7, lr}
 80136da:	b086      	sub	sp, #24
 80136dc:	af00      	add	r7, sp, #0
 80136de:	6078      	str	r0, [r7, #4]
 80136e0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80136e2:	4b2a      	ldr	r3, [pc, #168]	@ (801378c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d10b      	bne.n	8013702 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80136ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136ee:	f383 8811 	msr	BASEPRI, r3
 80136f2:	f3bf 8f6f 	isb	sy
 80136f6:	f3bf 8f4f 	dsb	sy
 80136fa:	613b      	str	r3, [r7, #16]
}
 80136fc:	bf00      	nop
 80136fe:	bf00      	nop
 8013700:	e7fd      	b.n	80136fe <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8013702:	683b      	ldr	r3, [r7, #0]
 8013704:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	68db      	ldr	r3, [r3, #12]
 8013710:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8013712:	697b      	ldr	r3, [r7, #20]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d10b      	bne.n	8013730 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8013718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801371c:	f383 8811 	msr	BASEPRI, r3
 8013720:	f3bf 8f6f 	isb	sy
 8013724:	f3bf 8f4f 	dsb	sy
 8013728:	60fb      	str	r3, [r7, #12]
}
 801372a:	bf00      	nop
 801372c:	bf00      	nop
 801372e:	e7fd      	b.n	801372c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8013730:	6878      	ldr	r0, [r7, #4]
 8013732:	f7fe fd0b 	bl	801214c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013736:	697b      	ldr	r3, [r7, #20]
 8013738:	3304      	adds	r3, #4
 801373a:	4618      	mov	r0, r3
 801373c:	f7fe fd06 	bl	801214c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8013740:	697b      	ldr	r3, [r7, #20]
 8013742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013744:	4b12      	ldr	r3, [pc, #72]	@ (8013790 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	429a      	cmp	r2, r3
 801374a:	d903      	bls.n	8013754 <vTaskRemoveFromUnorderedEventList+0x7c>
 801374c:	697b      	ldr	r3, [r7, #20]
 801374e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013750:	4a0f      	ldr	r2, [pc, #60]	@ (8013790 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8013752:	6013      	str	r3, [r2, #0]
 8013754:	697b      	ldr	r3, [r7, #20]
 8013756:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013758:	4613      	mov	r3, r2
 801375a:	009b      	lsls	r3, r3, #2
 801375c:	4413      	add	r3, r2
 801375e:	009b      	lsls	r3, r3, #2
 8013760:	4a0c      	ldr	r2, [pc, #48]	@ (8013794 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8013762:	441a      	add	r2, r3
 8013764:	697b      	ldr	r3, [r7, #20]
 8013766:	3304      	adds	r3, #4
 8013768:	4619      	mov	r1, r3
 801376a:	4610      	mov	r0, r2
 801376c:	f7fe fc91 	bl	8012092 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013770:	697b      	ldr	r3, [r7, #20]
 8013772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013774:	4b08      	ldr	r3, [pc, #32]	@ (8013798 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801377a:	429a      	cmp	r2, r3
 801377c:	d902      	bls.n	8013784 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 801377e:	4b07      	ldr	r3, [pc, #28]	@ (801379c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8013780:	2201      	movs	r2, #1
 8013782:	601a      	str	r2, [r3, #0]
	}
}
 8013784:	bf00      	nop
 8013786:	3718      	adds	r7, #24
 8013788:	46bd      	mov	sp, r7
 801378a:	bd80      	pop	{r7, pc}
 801378c:	20002ff4 	.word	0x20002ff4
 8013790:	20002fd4 	.word	0x20002fd4
 8013794:	20002afc 	.word	0x20002afc
 8013798:	20002af8 	.word	0x20002af8
 801379c:	20002fe0 	.word	0x20002fe0

080137a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80137a0:	b480      	push	{r7}
 80137a2:	b083      	sub	sp, #12
 80137a4:	af00      	add	r7, sp, #0
 80137a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80137a8:	4b06      	ldr	r3, [pc, #24]	@ (80137c4 <vTaskInternalSetTimeOutState+0x24>)
 80137aa:	681a      	ldr	r2, [r3, #0]
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80137b0:	4b05      	ldr	r3, [pc, #20]	@ (80137c8 <vTaskInternalSetTimeOutState+0x28>)
 80137b2:	681a      	ldr	r2, [r3, #0]
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	605a      	str	r2, [r3, #4]
}
 80137b8:	bf00      	nop
 80137ba:	370c      	adds	r7, #12
 80137bc:	46bd      	mov	sp, r7
 80137be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137c2:	4770      	bx	lr
 80137c4:	20002fe4 	.word	0x20002fe4
 80137c8:	20002fd0 	.word	0x20002fd0

080137cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80137cc:	b580      	push	{r7, lr}
 80137ce:	b088      	sub	sp, #32
 80137d0:	af00      	add	r7, sp, #0
 80137d2:	6078      	str	r0, [r7, #4]
 80137d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d10b      	bne.n	80137f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80137dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137e0:	f383 8811 	msr	BASEPRI, r3
 80137e4:	f3bf 8f6f 	isb	sy
 80137e8:	f3bf 8f4f 	dsb	sy
 80137ec:	613b      	str	r3, [r7, #16]
}
 80137ee:	bf00      	nop
 80137f0:	bf00      	nop
 80137f2:	e7fd      	b.n	80137f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80137f4:	683b      	ldr	r3, [r7, #0]
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d10b      	bne.n	8013812 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80137fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137fe:	f383 8811 	msr	BASEPRI, r3
 8013802:	f3bf 8f6f 	isb	sy
 8013806:	f3bf 8f4f 	dsb	sy
 801380a:	60fb      	str	r3, [r7, #12]
}
 801380c:	bf00      	nop
 801380e:	bf00      	nop
 8013810:	e7fd      	b.n	801380e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8013812:	f000 fec9 	bl	80145a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013816:	4b1d      	ldr	r3, [pc, #116]	@ (801388c <xTaskCheckForTimeOut+0xc0>)
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	685b      	ldr	r3, [r3, #4]
 8013820:	69ba      	ldr	r2, [r7, #24]
 8013822:	1ad3      	subs	r3, r2, r3
 8013824:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013826:	683b      	ldr	r3, [r7, #0]
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801382e:	d102      	bne.n	8013836 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013830:	2300      	movs	r3, #0
 8013832:	61fb      	str	r3, [r7, #28]
 8013834:	e023      	b.n	801387e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	681a      	ldr	r2, [r3, #0]
 801383a:	4b15      	ldr	r3, [pc, #84]	@ (8013890 <xTaskCheckForTimeOut+0xc4>)
 801383c:	681b      	ldr	r3, [r3, #0]
 801383e:	429a      	cmp	r2, r3
 8013840:	d007      	beq.n	8013852 <xTaskCheckForTimeOut+0x86>
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	685b      	ldr	r3, [r3, #4]
 8013846:	69ba      	ldr	r2, [r7, #24]
 8013848:	429a      	cmp	r2, r3
 801384a:	d302      	bcc.n	8013852 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801384c:	2301      	movs	r3, #1
 801384e:	61fb      	str	r3, [r7, #28]
 8013850:	e015      	b.n	801387e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013852:	683b      	ldr	r3, [r7, #0]
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	697a      	ldr	r2, [r7, #20]
 8013858:	429a      	cmp	r2, r3
 801385a:	d20b      	bcs.n	8013874 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801385c:	683b      	ldr	r3, [r7, #0]
 801385e:	681a      	ldr	r2, [r3, #0]
 8013860:	697b      	ldr	r3, [r7, #20]
 8013862:	1ad2      	subs	r2, r2, r3
 8013864:	683b      	ldr	r3, [r7, #0]
 8013866:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013868:	6878      	ldr	r0, [r7, #4]
 801386a:	f7ff ff99 	bl	80137a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801386e:	2300      	movs	r3, #0
 8013870:	61fb      	str	r3, [r7, #28]
 8013872:	e004      	b.n	801387e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8013874:	683b      	ldr	r3, [r7, #0]
 8013876:	2200      	movs	r2, #0
 8013878:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801387a:	2301      	movs	r3, #1
 801387c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801387e:	f000 fec5 	bl	801460c <vPortExitCritical>

	return xReturn;
 8013882:	69fb      	ldr	r3, [r7, #28]
}
 8013884:	4618      	mov	r0, r3
 8013886:	3720      	adds	r7, #32
 8013888:	46bd      	mov	sp, r7
 801388a:	bd80      	pop	{r7, pc}
 801388c:	20002fd0 	.word	0x20002fd0
 8013890:	20002fe4 	.word	0x20002fe4

08013894 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013894:	b480      	push	{r7}
 8013896:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013898:	4b03      	ldr	r3, [pc, #12]	@ (80138a8 <vTaskMissedYield+0x14>)
 801389a:	2201      	movs	r2, #1
 801389c:	601a      	str	r2, [r3, #0]
}
 801389e:	bf00      	nop
 80138a0:	46bd      	mov	sp, r7
 80138a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138a6:	4770      	bx	lr
 80138a8:	20002fe0 	.word	0x20002fe0

080138ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80138ac:	b580      	push	{r7, lr}
 80138ae:	b082      	sub	sp, #8
 80138b0:	af00      	add	r7, sp, #0
 80138b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80138b4:	f000 f852 	bl	801395c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80138b8:	4b06      	ldr	r3, [pc, #24]	@ (80138d4 <prvIdleTask+0x28>)
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	2b01      	cmp	r3, #1
 80138be:	d9f9      	bls.n	80138b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80138c0:	4b05      	ldr	r3, [pc, #20]	@ (80138d8 <prvIdleTask+0x2c>)
 80138c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138c6:	601a      	str	r2, [r3, #0]
 80138c8:	f3bf 8f4f 	dsb	sy
 80138cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80138d0:	e7f0      	b.n	80138b4 <prvIdleTask+0x8>
 80138d2:	bf00      	nop
 80138d4:	20002afc 	.word	0x20002afc
 80138d8:	e000ed04 	.word	0xe000ed04

080138dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b082      	sub	sp, #8
 80138e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80138e2:	2300      	movs	r3, #0
 80138e4:	607b      	str	r3, [r7, #4]
 80138e6:	e00c      	b.n	8013902 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80138e8:	687a      	ldr	r2, [r7, #4]
 80138ea:	4613      	mov	r3, r2
 80138ec:	009b      	lsls	r3, r3, #2
 80138ee:	4413      	add	r3, r2
 80138f0:	009b      	lsls	r3, r3, #2
 80138f2:	4a12      	ldr	r2, [pc, #72]	@ (801393c <prvInitialiseTaskLists+0x60>)
 80138f4:	4413      	add	r3, r2
 80138f6:	4618      	mov	r0, r3
 80138f8:	f7fe fb9e 	bl	8012038 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	3301      	adds	r3, #1
 8013900:	607b      	str	r3, [r7, #4]
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	2b37      	cmp	r3, #55	@ 0x37
 8013906:	d9ef      	bls.n	80138e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013908:	480d      	ldr	r0, [pc, #52]	@ (8013940 <prvInitialiseTaskLists+0x64>)
 801390a:	f7fe fb95 	bl	8012038 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801390e:	480d      	ldr	r0, [pc, #52]	@ (8013944 <prvInitialiseTaskLists+0x68>)
 8013910:	f7fe fb92 	bl	8012038 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013914:	480c      	ldr	r0, [pc, #48]	@ (8013948 <prvInitialiseTaskLists+0x6c>)
 8013916:	f7fe fb8f 	bl	8012038 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801391a:	480c      	ldr	r0, [pc, #48]	@ (801394c <prvInitialiseTaskLists+0x70>)
 801391c:	f7fe fb8c 	bl	8012038 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013920:	480b      	ldr	r0, [pc, #44]	@ (8013950 <prvInitialiseTaskLists+0x74>)
 8013922:	f7fe fb89 	bl	8012038 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013926:	4b0b      	ldr	r3, [pc, #44]	@ (8013954 <prvInitialiseTaskLists+0x78>)
 8013928:	4a05      	ldr	r2, [pc, #20]	@ (8013940 <prvInitialiseTaskLists+0x64>)
 801392a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801392c:	4b0a      	ldr	r3, [pc, #40]	@ (8013958 <prvInitialiseTaskLists+0x7c>)
 801392e:	4a05      	ldr	r2, [pc, #20]	@ (8013944 <prvInitialiseTaskLists+0x68>)
 8013930:	601a      	str	r2, [r3, #0]
}
 8013932:	bf00      	nop
 8013934:	3708      	adds	r7, #8
 8013936:	46bd      	mov	sp, r7
 8013938:	bd80      	pop	{r7, pc}
 801393a:	bf00      	nop
 801393c:	20002afc 	.word	0x20002afc
 8013940:	20002f5c 	.word	0x20002f5c
 8013944:	20002f70 	.word	0x20002f70
 8013948:	20002f8c 	.word	0x20002f8c
 801394c:	20002fa0 	.word	0x20002fa0
 8013950:	20002fb8 	.word	0x20002fb8
 8013954:	20002f84 	.word	0x20002f84
 8013958:	20002f88 	.word	0x20002f88

0801395c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801395c:	b580      	push	{r7, lr}
 801395e:	b082      	sub	sp, #8
 8013960:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013962:	e019      	b.n	8013998 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013964:	f000 fe20 	bl	80145a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013968:	4b10      	ldr	r3, [pc, #64]	@ (80139ac <prvCheckTasksWaitingTermination+0x50>)
 801396a:	68db      	ldr	r3, [r3, #12]
 801396c:	68db      	ldr	r3, [r3, #12]
 801396e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	3304      	adds	r3, #4
 8013974:	4618      	mov	r0, r3
 8013976:	f7fe fbe9 	bl	801214c <uxListRemove>
				--uxCurrentNumberOfTasks;
 801397a:	4b0d      	ldr	r3, [pc, #52]	@ (80139b0 <prvCheckTasksWaitingTermination+0x54>)
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	3b01      	subs	r3, #1
 8013980:	4a0b      	ldr	r2, [pc, #44]	@ (80139b0 <prvCheckTasksWaitingTermination+0x54>)
 8013982:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013984:	4b0b      	ldr	r3, [pc, #44]	@ (80139b4 <prvCheckTasksWaitingTermination+0x58>)
 8013986:	681b      	ldr	r3, [r3, #0]
 8013988:	3b01      	subs	r3, #1
 801398a:	4a0a      	ldr	r2, [pc, #40]	@ (80139b4 <prvCheckTasksWaitingTermination+0x58>)
 801398c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801398e:	f000 fe3d 	bl	801460c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013992:	6878      	ldr	r0, [r7, #4]
 8013994:	f000 f810 	bl	80139b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013998:	4b06      	ldr	r3, [pc, #24]	@ (80139b4 <prvCheckTasksWaitingTermination+0x58>)
 801399a:	681b      	ldr	r3, [r3, #0]
 801399c:	2b00      	cmp	r3, #0
 801399e:	d1e1      	bne.n	8013964 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80139a0:	bf00      	nop
 80139a2:	bf00      	nop
 80139a4:	3708      	adds	r7, #8
 80139a6:	46bd      	mov	sp, r7
 80139a8:	bd80      	pop	{r7, pc}
 80139aa:	bf00      	nop
 80139ac:	20002fa0 	.word	0x20002fa0
 80139b0:	20002fcc 	.word	0x20002fcc
 80139b4:	20002fb4 	.word	0x20002fb4

080139b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80139b8:	b580      	push	{r7, lr}
 80139ba:	b084      	sub	sp, #16
 80139bc:	af00      	add	r7, sp, #0
 80139be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	3354      	adds	r3, #84	@ 0x54
 80139c4:	4618      	mov	r0, r3
 80139c6:	f001 fe77 	bl	80156b8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d108      	bne.n	80139e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80139d8:	4618      	mov	r0, r3
 80139da:	f000 ffd5 	bl	8014988 <vPortFree>
				vPortFree( pxTCB );
 80139de:	6878      	ldr	r0, [r7, #4]
 80139e0:	f000 ffd2 	bl	8014988 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80139e4:	e019      	b.n	8013a1a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80139ec:	2b01      	cmp	r3, #1
 80139ee:	d103      	bne.n	80139f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80139f0:	6878      	ldr	r0, [r7, #4]
 80139f2:	f000 ffc9 	bl	8014988 <vPortFree>
	}
 80139f6:	e010      	b.n	8013a1a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80139fe:	2b02      	cmp	r3, #2
 8013a00:	d00b      	beq.n	8013a1a <prvDeleteTCB+0x62>
	__asm volatile
 8013a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a06:	f383 8811 	msr	BASEPRI, r3
 8013a0a:	f3bf 8f6f 	isb	sy
 8013a0e:	f3bf 8f4f 	dsb	sy
 8013a12:	60fb      	str	r3, [r7, #12]
}
 8013a14:	bf00      	nop
 8013a16:	bf00      	nop
 8013a18:	e7fd      	b.n	8013a16 <prvDeleteTCB+0x5e>
	}
 8013a1a:	bf00      	nop
 8013a1c:	3710      	adds	r7, #16
 8013a1e:	46bd      	mov	sp, r7
 8013a20:	bd80      	pop	{r7, pc}
	...

08013a24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013a24:	b480      	push	{r7}
 8013a26:	b083      	sub	sp, #12
 8013a28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8013a5c <prvResetNextTaskUnblockTime+0x38>)
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	d104      	bne.n	8013a3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013a34:	4b0a      	ldr	r3, [pc, #40]	@ (8013a60 <prvResetNextTaskUnblockTime+0x3c>)
 8013a36:	f04f 32ff 	mov.w	r2, #4294967295
 8013a3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013a3c:	e008      	b.n	8013a50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013a3e:	4b07      	ldr	r3, [pc, #28]	@ (8013a5c <prvResetNextTaskUnblockTime+0x38>)
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	68db      	ldr	r3, [r3, #12]
 8013a44:	68db      	ldr	r3, [r3, #12]
 8013a46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	685b      	ldr	r3, [r3, #4]
 8013a4c:	4a04      	ldr	r2, [pc, #16]	@ (8013a60 <prvResetNextTaskUnblockTime+0x3c>)
 8013a4e:	6013      	str	r3, [r2, #0]
}
 8013a50:	bf00      	nop
 8013a52:	370c      	adds	r7, #12
 8013a54:	46bd      	mov	sp, r7
 8013a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a5a:	4770      	bx	lr
 8013a5c:	20002f84 	.word	0x20002f84
 8013a60:	20002fec 	.word	0x20002fec

08013a64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013a64:	b480      	push	{r7}
 8013a66:	b083      	sub	sp, #12
 8013a68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8013a98 <xTaskGetSchedulerState+0x34>)
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d102      	bne.n	8013a78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013a72:	2301      	movs	r3, #1
 8013a74:	607b      	str	r3, [r7, #4]
 8013a76:	e008      	b.n	8013a8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013a78:	4b08      	ldr	r3, [pc, #32]	@ (8013a9c <xTaskGetSchedulerState+0x38>)
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	d102      	bne.n	8013a86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013a80:	2302      	movs	r3, #2
 8013a82:	607b      	str	r3, [r7, #4]
 8013a84:	e001      	b.n	8013a8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013a86:	2300      	movs	r3, #0
 8013a88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013a8a:	687b      	ldr	r3, [r7, #4]
	}
 8013a8c:	4618      	mov	r0, r3
 8013a8e:	370c      	adds	r7, #12
 8013a90:	46bd      	mov	sp, r7
 8013a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a96:	4770      	bx	lr
 8013a98:	20002fd8 	.word	0x20002fd8
 8013a9c:	20002ff4 	.word	0x20002ff4

08013aa0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013aa0:	b580      	push	{r7, lr}
 8013aa2:	b086      	sub	sp, #24
 8013aa4:	af00      	add	r7, sp, #0
 8013aa6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013aac:	2300      	movs	r3, #0
 8013aae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d058      	beq.n	8013b68 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8013ab6:	4b2f      	ldr	r3, [pc, #188]	@ (8013b74 <xTaskPriorityDisinherit+0xd4>)
 8013ab8:	681b      	ldr	r3, [r3, #0]
 8013aba:	693a      	ldr	r2, [r7, #16]
 8013abc:	429a      	cmp	r2, r3
 8013abe:	d00b      	beq.n	8013ad8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8013ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ac4:	f383 8811 	msr	BASEPRI, r3
 8013ac8:	f3bf 8f6f 	isb	sy
 8013acc:	f3bf 8f4f 	dsb	sy
 8013ad0:	60fb      	str	r3, [r7, #12]
}
 8013ad2:	bf00      	nop
 8013ad4:	bf00      	nop
 8013ad6:	e7fd      	b.n	8013ad4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8013ad8:	693b      	ldr	r3, [r7, #16]
 8013ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d10b      	bne.n	8013af8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8013ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ae4:	f383 8811 	msr	BASEPRI, r3
 8013ae8:	f3bf 8f6f 	isb	sy
 8013aec:	f3bf 8f4f 	dsb	sy
 8013af0:	60bb      	str	r3, [r7, #8]
}
 8013af2:	bf00      	nop
 8013af4:	bf00      	nop
 8013af6:	e7fd      	b.n	8013af4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8013af8:	693b      	ldr	r3, [r7, #16]
 8013afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013afc:	1e5a      	subs	r2, r3, #1
 8013afe:	693b      	ldr	r3, [r7, #16]
 8013b00:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013b02:	693b      	ldr	r3, [r7, #16]
 8013b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b06:	693b      	ldr	r3, [r7, #16]
 8013b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013b0a:	429a      	cmp	r2, r3
 8013b0c:	d02c      	beq.n	8013b68 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013b0e:	693b      	ldr	r3, [r7, #16]
 8013b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d128      	bne.n	8013b68 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013b16:	693b      	ldr	r3, [r7, #16]
 8013b18:	3304      	adds	r3, #4
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f7fe fb16 	bl	801214c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013b20:	693b      	ldr	r3, [r7, #16]
 8013b22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013b24:	693b      	ldr	r3, [r7, #16]
 8013b26:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013b28:	693b      	ldr	r3, [r7, #16]
 8013b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b2c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013b30:	693b      	ldr	r3, [r7, #16]
 8013b32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013b34:	693b      	ldr	r3, [r7, #16]
 8013b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b38:	4b0f      	ldr	r3, [pc, #60]	@ (8013b78 <xTaskPriorityDisinherit+0xd8>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	429a      	cmp	r2, r3
 8013b3e:	d903      	bls.n	8013b48 <xTaskPriorityDisinherit+0xa8>
 8013b40:	693b      	ldr	r3, [r7, #16]
 8013b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b44:	4a0c      	ldr	r2, [pc, #48]	@ (8013b78 <xTaskPriorityDisinherit+0xd8>)
 8013b46:	6013      	str	r3, [r2, #0]
 8013b48:	693b      	ldr	r3, [r7, #16]
 8013b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b4c:	4613      	mov	r3, r2
 8013b4e:	009b      	lsls	r3, r3, #2
 8013b50:	4413      	add	r3, r2
 8013b52:	009b      	lsls	r3, r3, #2
 8013b54:	4a09      	ldr	r2, [pc, #36]	@ (8013b7c <xTaskPriorityDisinherit+0xdc>)
 8013b56:	441a      	add	r2, r3
 8013b58:	693b      	ldr	r3, [r7, #16]
 8013b5a:	3304      	adds	r3, #4
 8013b5c:	4619      	mov	r1, r3
 8013b5e:	4610      	mov	r0, r2
 8013b60:	f7fe fa97 	bl	8012092 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013b64:	2301      	movs	r3, #1
 8013b66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013b68:	697b      	ldr	r3, [r7, #20]
	}
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	3718      	adds	r7, #24
 8013b6e:	46bd      	mov	sp, r7
 8013b70:	bd80      	pop	{r7, pc}
 8013b72:	bf00      	nop
 8013b74:	20002af8 	.word	0x20002af8
 8013b78:	20002fd4 	.word	0x20002fd4
 8013b7c:	20002afc 	.word	0x20002afc

08013b80 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8013b80:	b480      	push	{r7}
 8013b82:	b083      	sub	sp, #12
 8013b84:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8013b86:	4b09      	ldr	r3, [pc, #36]	@ (8013bac <uxTaskResetEventItemValue+0x2c>)
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	699b      	ldr	r3, [r3, #24]
 8013b8c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013b8e:	4b07      	ldr	r3, [pc, #28]	@ (8013bac <uxTaskResetEventItemValue+0x2c>)
 8013b90:	681b      	ldr	r3, [r3, #0]
 8013b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b94:	4b05      	ldr	r3, [pc, #20]	@ (8013bac <uxTaskResetEventItemValue+0x2c>)
 8013b96:	681b      	ldr	r3, [r3, #0]
 8013b98:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8013b9c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8013b9e:	687b      	ldr	r3, [r7, #4]
}
 8013ba0:	4618      	mov	r0, r3
 8013ba2:	370c      	adds	r7, #12
 8013ba4:	46bd      	mov	sp, r7
 8013ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013baa:	4770      	bx	lr
 8013bac:	20002af8 	.word	0x20002af8

08013bb0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013bb0:	b580      	push	{r7, lr}
 8013bb2:	b084      	sub	sp, #16
 8013bb4:	af00      	add	r7, sp, #0
 8013bb6:	6078      	str	r0, [r7, #4]
 8013bb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013bba:	4b21      	ldr	r3, [pc, #132]	@ (8013c40 <prvAddCurrentTaskToDelayedList+0x90>)
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013bc0:	4b20      	ldr	r3, [pc, #128]	@ (8013c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	3304      	adds	r3, #4
 8013bc6:	4618      	mov	r0, r3
 8013bc8:	f7fe fac0 	bl	801214c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013bd2:	d10a      	bne.n	8013bea <prvAddCurrentTaskToDelayedList+0x3a>
 8013bd4:	683b      	ldr	r3, [r7, #0]
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d007      	beq.n	8013bea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013bda:	4b1a      	ldr	r3, [pc, #104]	@ (8013c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	3304      	adds	r3, #4
 8013be0:	4619      	mov	r1, r3
 8013be2:	4819      	ldr	r0, [pc, #100]	@ (8013c48 <prvAddCurrentTaskToDelayedList+0x98>)
 8013be4:	f7fe fa55 	bl	8012092 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013be8:	e026      	b.n	8013c38 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013bea:	68fa      	ldr	r2, [r7, #12]
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	4413      	add	r3, r2
 8013bf0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013bf2:	4b14      	ldr	r3, [pc, #80]	@ (8013c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	68ba      	ldr	r2, [r7, #8]
 8013bf8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013bfa:	68ba      	ldr	r2, [r7, #8]
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	429a      	cmp	r2, r3
 8013c00:	d209      	bcs.n	8013c16 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013c02:	4b12      	ldr	r3, [pc, #72]	@ (8013c4c <prvAddCurrentTaskToDelayedList+0x9c>)
 8013c04:	681a      	ldr	r2, [r3, #0]
 8013c06:	4b0f      	ldr	r3, [pc, #60]	@ (8013c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	3304      	adds	r3, #4
 8013c0c:	4619      	mov	r1, r3
 8013c0e:	4610      	mov	r0, r2
 8013c10:	f7fe fa63 	bl	80120da <vListInsert>
}
 8013c14:	e010      	b.n	8013c38 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013c16:	4b0e      	ldr	r3, [pc, #56]	@ (8013c50 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013c18:	681a      	ldr	r2, [r3, #0]
 8013c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8013c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c1c:	681b      	ldr	r3, [r3, #0]
 8013c1e:	3304      	adds	r3, #4
 8013c20:	4619      	mov	r1, r3
 8013c22:	4610      	mov	r0, r2
 8013c24:	f7fe fa59 	bl	80120da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013c28:	4b0a      	ldr	r3, [pc, #40]	@ (8013c54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013c2a:	681b      	ldr	r3, [r3, #0]
 8013c2c:	68ba      	ldr	r2, [r7, #8]
 8013c2e:	429a      	cmp	r2, r3
 8013c30:	d202      	bcs.n	8013c38 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013c32:	4a08      	ldr	r2, [pc, #32]	@ (8013c54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013c34:	68bb      	ldr	r3, [r7, #8]
 8013c36:	6013      	str	r3, [r2, #0]
}
 8013c38:	bf00      	nop
 8013c3a:	3710      	adds	r7, #16
 8013c3c:	46bd      	mov	sp, r7
 8013c3e:	bd80      	pop	{r7, pc}
 8013c40:	20002fd0 	.word	0x20002fd0
 8013c44:	20002af8 	.word	0x20002af8
 8013c48:	20002fb8 	.word	0x20002fb8
 8013c4c:	20002f88 	.word	0x20002f88
 8013c50:	20002f84 	.word	0x20002f84
 8013c54:	20002fec 	.word	0x20002fec

08013c58 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	b08a      	sub	sp, #40	@ 0x28
 8013c5c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013c5e:	2300      	movs	r3, #0
 8013c60:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013c62:	f000 fb13 	bl	801428c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013c66:	4b1d      	ldr	r3, [pc, #116]	@ (8013cdc <xTimerCreateTimerTask+0x84>)
 8013c68:	681b      	ldr	r3, [r3, #0]
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d021      	beq.n	8013cb2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013c6e:	2300      	movs	r3, #0
 8013c70:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8013c72:	2300      	movs	r3, #0
 8013c74:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013c76:	1d3a      	adds	r2, r7, #4
 8013c78:	f107 0108 	add.w	r1, r7, #8
 8013c7c:	f107 030c 	add.w	r3, r7, #12
 8013c80:	4618      	mov	r0, r3
 8013c82:	f7fd ffc9 	bl	8011c18 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013c86:	6879      	ldr	r1, [r7, #4]
 8013c88:	68bb      	ldr	r3, [r7, #8]
 8013c8a:	68fa      	ldr	r2, [r7, #12]
 8013c8c:	9202      	str	r2, [sp, #8]
 8013c8e:	9301      	str	r3, [sp, #4]
 8013c90:	2302      	movs	r3, #2
 8013c92:	9300      	str	r3, [sp, #0]
 8013c94:	2300      	movs	r3, #0
 8013c96:	460a      	mov	r2, r1
 8013c98:	4911      	ldr	r1, [pc, #68]	@ (8013ce0 <xTimerCreateTimerTask+0x88>)
 8013c9a:	4812      	ldr	r0, [pc, #72]	@ (8013ce4 <xTimerCreateTimerTask+0x8c>)
 8013c9c:	f7fe ff7a 	bl	8012b94 <xTaskCreateStatic>
 8013ca0:	4603      	mov	r3, r0
 8013ca2:	4a11      	ldr	r2, [pc, #68]	@ (8013ce8 <xTimerCreateTimerTask+0x90>)
 8013ca4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013ca6:	4b10      	ldr	r3, [pc, #64]	@ (8013ce8 <xTimerCreateTimerTask+0x90>)
 8013ca8:	681b      	ldr	r3, [r3, #0]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d001      	beq.n	8013cb2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013cae:	2301      	movs	r3, #1
 8013cb0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013cb2:	697b      	ldr	r3, [r7, #20]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d10b      	bne.n	8013cd0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8013cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cbc:	f383 8811 	msr	BASEPRI, r3
 8013cc0:	f3bf 8f6f 	isb	sy
 8013cc4:	f3bf 8f4f 	dsb	sy
 8013cc8:	613b      	str	r3, [r7, #16]
}
 8013cca:	bf00      	nop
 8013ccc:	bf00      	nop
 8013cce:	e7fd      	b.n	8013ccc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013cd0:	697b      	ldr	r3, [r7, #20]
}
 8013cd2:	4618      	mov	r0, r3
 8013cd4:	3718      	adds	r7, #24
 8013cd6:	46bd      	mov	sp, r7
 8013cd8:	bd80      	pop	{r7, pc}
 8013cda:	bf00      	nop
 8013cdc:	20003028 	.word	0x20003028
 8013ce0:	08017724 	.word	0x08017724
 8013ce4:	08013e25 	.word	0x08013e25
 8013ce8:	2000302c 	.word	0x2000302c

08013cec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013cec:	b580      	push	{r7, lr}
 8013cee:	b08a      	sub	sp, #40	@ 0x28
 8013cf0:	af00      	add	r7, sp, #0
 8013cf2:	60f8      	str	r0, [r7, #12]
 8013cf4:	60b9      	str	r1, [r7, #8]
 8013cf6:	607a      	str	r2, [r7, #4]
 8013cf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013cfa:	2300      	movs	r3, #0
 8013cfc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013cfe:	68fb      	ldr	r3, [r7, #12]
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d10b      	bne.n	8013d1c <xTimerGenericCommand+0x30>
	__asm volatile
 8013d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d08:	f383 8811 	msr	BASEPRI, r3
 8013d0c:	f3bf 8f6f 	isb	sy
 8013d10:	f3bf 8f4f 	dsb	sy
 8013d14:	623b      	str	r3, [r7, #32]
}
 8013d16:	bf00      	nop
 8013d18:	bf00      	nop
 8013d1a:	e7fd      	b.n	8013d18 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013d1c:	4b19      	ldr	r3, [pc, #100]	@ (8013d84 <xTimerGenericCommand+0x98>)
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d02a      	beq.n	8013d7a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013d24:	68bb      	ldr	r3, [r7, #8]
 8013d26:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013d2c:	68fb      	ldr	r3, [r7, #12]
 8013d2e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013d30:	68bb      	ldr	r3, [r7, #8]
 8013d32:	2b05      	cmp	r3, #5
 8013d34:	dc18      	bgt.n	8013d68 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013d36:	f7ff fe95 	bl	8013a64 <xTaskGetSchedulerState>
 8013d3a:	4603      	mov	r3, r0
 8013d3c:	2b02      	cmp	r3, #2
 8013d3e:	d109      	bne.n	8013d54 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013d40:	4b10      	ldr	r3, [pc, #64]	@ (8013d84 <xTimerGenericCommand+0x98>)
 8013d42:	6818      	ldr	r0, [r3, #0]
 8013d44:	f107 0110 	add.w	r1, r7, #16
 8013d48:	2300      	movs	r3, #0
 8013d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d4c:	f7fe fb32 	bl	80123b4 <xQueueGenericSend>
 8013d50:	6278      	str	r0, [r7, #36]	@ 0x24
 8013d52:	e012      	b.n	8013d7a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013d54:	4b0b      	ldr	r3, [pc, #44]	@ (8013d84 <xTimerGenericCommand+0x98>)
 8013d56:	6818      	ldr	r0, [r3, #0]
 8013d58:	f107 0110 	add.w	r1, r7, #16
 8013d5c:	2300      	movs	r3, #0
 8013d5e:	2200      	movs	r2, #0
 8013d60:	f7fe fb28 	bl	80123b4 <xQueueGenericSend>
 8013d64:	6278      	str	r0, [r7, #36]	@ 0x24
 8013d66:	e008      	b.n	8013d7a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013d68:	4b06      	ldr	r3, [pc, #24]	@ (8013d84 <xTimerGenericCommand+0x98>)
 8013d6a:	6818      	ldr	r0, [r3, #0]
 8013d6c:	f107 0110 	add.w	r1, r7, #16
 8013d70:	2300      	movs	r3, #0
 8013d72:	683a      	ldr	r2, [r7, #0]
 8013d74:	f7fe fc20 	bl	80125b8 <xQueueGenericSendFromISR>
 8013d78:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013d7c:	4618      	mov	r0, r3
 8013d7e:	3728      	adds	r7, #40	@ 0x28
 8013d80:	46bd      	mov	sp, r7
 8013d82:	bd80      	pop	{r7, pc}
 8013d84:	20003028 	.word	0x20003028

08013d88 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013d88:	b580      	push	{r7, lr}
 8013d8a:	b088      	sub	sp, #32
 8013d8c:	af02      	add	r7, sp, #8
 8013d8e:	6078      	str	r0, [r7, #4]
 8013d90:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d92:	4b23      	ldr	r3, [pc, #140]	@ (8013e20 <prvProcessExpiredTimer+0x98>)
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	68db      	ldr	r3, [r3, #12]
 8013d98:	68db      	ldr	r3, [r3, #12]
 8013d9a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013d9c:	697b      	ldr	r3, [r7, #20]
 8013d9e:	3304      	adds	r3, #4
 8013da0:	4618      	mov	r0, r3
 8013da2:	f7fe f9d3 	bl	801214c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013da6:	697b      	ldr	r3, [r7, #20]
 8013da8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013dac:	f003 0304 	and.w	r3, r3, #4
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d023      	beq.n	8013dfc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013db4:	697b      	ldr	r3, [r7, #20]
 8013db6:	699a      	ldr	r2, [r3, #24]
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	18d1      	adds	r1, r2, r3
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	683a      	ldr	r2, [r7, #0]
 8013dc0:	6978      	ldr	r0, [r7, #20]
 8013dc2:	f000 f8d5 	bl	8013f70 <prvInsertTimerInActiveList>
 8013dc6:	4603      	mov	r3, r0
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d020      	beq.n	8013e0e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013dcc:	2300      	movs	r3, #0
 8013dce:	9300      	str	r3, [sp, #0]
 8013dd0:	2300      	movs	r3, #0
 8013dd2:	687a      	ldr	r2, [r7, #4]
 8013dd4:	2100      	movs	r1, #0
 8013dd6:	6978      	ldr	r0, [r7, #20]
 8013dd8:	f7ff ff88 	bl	8013cec <xTimerGenericCommand>
 8013ddc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013dde:	693b      	ldr	r3, [r7, #16]
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d114      	bne.n	8013e0e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8013de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013de8:	f383 8811 	msr	BASEPRI, r3
 8013dec:	f3bf 8f6f 	isb	sy
 8013df0:	f3bf 8f4f 	dsb	sy
 8013df4:	60fb      	str	r3, [r7, #12]
}
 8013df6:	bf00      	nop
 8013df8:	bf00      	nop
 8013dfa:	e7fd      	b.n	8013df8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013dfc:	697b      	ldr	r3, [r7, #20]
 8013dfe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013e02:	f023 0301 	bic.w	r3, r3, #1
 8013e06:	b2da      	uxtb	r2, r3
 8013e08:	697b      	ldr	r3, [r7, #20]
 8013e0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013e0e:	697b      	ldr	r3, [r7, #20]
 8013e10:	6a1b      	ldr	r3, [r3, #32]
 8013e12:	6978      	ldr	r0, [r7, #20]
 8013e14:	4798      	blx	r3
}
 8013e16:	bf00      	nop
 8013e18:	3718      	adds	r7, #24
 8013e1a:	46bd      	mov	sp, r7
 8013e1c:	bd80      	pop	{r7, pc}
 8013e1e:	bf00      	nop
 8013e20:	20003020 	.word	0x20003020

08013e24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013e24:	b580      	push	{r7, lr}
 8013e26:	b084      	sub	sp, #16
 8013e28:	af00      	add	r7, sp, #0
 8013e2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013e2c:	f107 0308 	add.w	r3, r7, #8
 8013e30:	4618      	mov	r0, r3
 8013e32:	f000 f859 	bl	8013ee8 <prvGetNextExpireTime>
 8013e36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013e38:	68bb      	ldr	r3, [r7, #8]
 8013e3a:	4619      	mov	r1, r3
 8013e3c:	68f8      	ldr	r0, [r7, #12]
 8013e3e:	f000 f805 	bl	8013e4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013e42:	f000 f8d7 	bl	8013ff4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013e46:	bf00      	nop
 8013e48:	e7f0      	b.n	8013e2c <prvTimerTask+0x8>
	...

08013e4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013e4c:	b580      	push	{r7, lr}
 8013e4e:	b084      	sub	sp, #16
 8013e50:	af00      	add	r7, sp, #0
 8013e52:	6078      	str	r0, [r7, #4]
 8013e54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013e56:	f7ff f94b 	bl	80130f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013e5a:	f107 0308 	add.w	r3, r7, #8
 8013e5e:	4618      	mov	r0, r3
 8013e60:	f000 f866 	bl	8013f30 <prvSampleTimeNow>
 8013e64:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013e66:	68bb      	ldr	r3, [r7, #8]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d130      	bne.n	8013ece <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013e6c:	683b      	ldr	r3, [r7, #0]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d10a      	bne.n	8013e88 <prvProcessTimerOrBlockTask+0x3c>
 8013e72:	687a      	ldr	r2, [r7, #4]
 8013e74:	68fb      	ldr	r3, [r7, #12]
 8013e76:	429a      	cmp	r2, r3
 8013e78:	d806      	bhi.n	8013e88 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013e7a:	f7ff f947 	bl	801310c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013e7e:	68f9      	ldr	r1, [r7, #12]
 8013e80:	6878      	ldr	r0, [r7, #4]
 8013e82:	f7ff ff81 	bl	8013d88 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013e86:	e024      	b.n	8013ed2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013e88:	683b      	ldr	r3, [r7, #0]
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d008      	beq.n	8013ea0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013e8e:	4b13      	ldr	r3, [pc, #76]	@ (8013edc <prvProcessTimerOrBlockTask+0x90>)
 8013e90:	681b      	ldr	r3, [r3, #0]
 8013e92:	681b      	ldr	r3, [r3, #0]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d101      	bne.n	8013e9c <prvProcessTimerOrBlockTask+0x50>
 8013e98:	2301      	movs	r3, #1
 8013e9a:	e000      	b.n	8013e9e <prvProcessTimerOrBlockTask+0x52>
 8013e9c:	2300      	movs	r3, #0
 8013e9e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8013ee0 <prvProcessTimerOrBlockTask+0x94>)
 8013ea2:	6818      	ldr	r0, [r3, #0]
 8013ea4:	687a      	ldr	r2, [r7, #4]
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	1ad3      	subs	r3, r2, r3
 8013eaa:	683a      	ldr	r2, [r7, #0]
 8013eac:	4619      	mov	r1, r3
 8013eae:	f7fe fe3d 	bl	8012b2c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013eb2:	f7ff f92b 	bl	801310c <xTaskResumeAll>
 8013eb6:	4603      	mov	r3, r0
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d10a      	bne.n	8013ed2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013ebc:	4b09      	ldr	r3, [pc, #36]	@ (8013ee4 <prvProcessTimerOrBlockTask+0x98>)
 8013ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013ec2:	601a      	str	r2, [r3, #0]
 8013ec4:	f3bf 8f4f 	dsb	sy
 8013ec8:	f3bf 8f6f 	isb	sy
}
 8013ecc:	e001      	b.n	8013ed2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013ece:	f7ff f91d 	bl	801310c <xTaskResumeAll>
}
 8013ed2:	bf00      	nop
 8013ed4:	3710      	adds	r7, #16
 8013ed6:	46bd      	mov	sp, r7
 8013ed8:	bd80      	pop	{r7, pc}
 8013eda:	bf00      	nop
 8013edc:	20003024 	.word	0x20003024
 8013ee0:	20003028 	.word	0x20003028
 8013ee4:	e000ed04 	.word	0xe000ed04

08013ee8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013ee8:	b480      	push	{r7}
 8013eea:	b085      	sub	sp, #20
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8013f2c <prvGetNextExpireTime+0x44>)
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d101      	bne.n	8013efe <prvGetNextExpireTime+0x16>
 8013efa:	2201      	movs	r2, #1
 8013efc:	e000      	b.n	8013f00 <prvGetNextExpireTime+0x18>
 8013efe:	2200      	movs	r2, #0
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	681b      	ldr	r3, [r3, #0]
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d105      	bne.n	8013f18 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013f0c:	4b07      	ldr	r3, [pc, #28]	@ (8013f2c <prvGetNextExpireTime+0x44>)
 8013f0e:	681b      	ldr	r3, [r3, #0]
 8013f10:	68db      	ldr	r3, [r3, #12]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	60fb      	str	r3, [r7, #12]
 8013f16:	e001      	b.n	8013f1c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013f18:	2300      	movs	r3, #0
 8013f1a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013f1c:	68fb      	ldr	r3, [r7, #12]
}
 8013f1e:	4618      	mov	r0, r3
 8013f20:	3714      	adds	r7, #20
 8013f22:	46bd      	mov	sp, r7
 8013f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f28:	4770      	bx	lr
 8013f2a:	bf00      	nop
 8013f2c:	20003020 	.word	0x20003020

08013f30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013f30:	b580      	push	{r7, lr}
 8013f32:	b084      	sub	sp, #16
 8013f34:	af00      	add	r7, sp, #0
 8013f36:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013f38:	f7ff f986 	bl	8013248 <xTaskGetTickCount>
 8013f3c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8013f6c <prvSampleTimeNow+0x3c>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	68fa      	ldr	r2, [r7, #12]
 8013f44:	429a      	cmp	r2, r3
 8013f46:	d205      	bcs.n	8013f54 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013f48:	f000 f93a 	bl	80141c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	2201      	movs	r2, #1
 8013f50:	601a      	str	r2, [r3, #0]
 8013f52:	e002      	b.n	8013f5a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	2200      	movs	r2, #0
 8013f58:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013f5a:	4a04      	ldr	r2, [pc, #16]	@ (8013f6c <prvSampleTimeNow+0x3c>)
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013f60:	68fb      	ldr	r3, [r7, #12]
}
 8013f62:	4618      	mov	r0, r3
 8013f64:	3710      	adds	r7, #16
 8013f66:	46bd      	mov	sp, r7
 8013f68:	bd80      	pop	{r7, pc}
 8013f6a:	bf00      	nop
 8013f6c:	20003030 	.word	0x20003030

08013f70 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013f70:	b580      	push	{r7, lr}
 8013f72:	b086      	sub	sp, #24
 8013f74:	af00      	add	r7, sp, #0
 8013f76:	60f8      	str	r0, [r7, #12]
 8013f78:	60b9      	str	r1, [r7, #8]
 8013f7a:	607a      	str	r2, [r7, #4]
 8013f7c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013f7e:	2300      	movs	r3, #0
 8013f80:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013f82:	68fb      	ldr	r3, [r7, #12]
 8013f84:	68ba      	ldr	r2, [r7, #8]
 8013f86:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013f88:	68fb      	ldr	r3, [r7, #12]
 8013f8a:	68fa      	ldr	r2, [r7, #12]
 8013f8c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013f8e:	68ba      	ldr	r2, [r7, #8]
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	429a      	cmp	r2, r3
 8013f94:	d812      	bhi.n	8013fbc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013f96:	687a      	ldr	r2, [r7, #4]
 8013f98:	683b      	ldr	r3, [r7, #0]
 8013f9a:	1ad2      	subs	r2, r2, r3
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	699b      	ldr	r3, [r3, #24]
 8013fa0:	429a      	cmp	r2, r3
 8013fa2:	d302      	bcc.n	8013faa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013fa4:	2301      	movs	r3, #1
 8013fa6:	617b      	str	r3, [r7, #20]
 8013fa8:	e01b      	b.n	8013fe2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013faa:	4b10      	ldr	r3, [pc, #64]	@ (8013fec <prvInsertTimerInActiveList+0x7c>)
 8013fac:	681a      	ldr	r2, [r3, #0]
 8013fae:	68fb      	ldr	r3, [r7, #12]
 8013fb0:	3304      	adds	r3, #4
 8013fb2:	4619      	mov	r1, r3
 8013fb4:	4610      	mov	r0, r2
 8013fb6:	f7fe f890 	bl	80120da <vListInsert>
 8013fba:	e012      	b.n	8013fe2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013fbc:	687a      	ldr	r2, [r7, #4]
 8013fbe:	683b      	ldr	r3, [r7, #0]
 8013fc0:	429a      	cmp	r2, r3
 8013fc2:	d206      	bcs.n	8013fd2 <prvInsertTimerInActiveList+0x62>
 8013fc4:	68ba      	ldr	r2, [r7, #8]
 8013fc6:	683b      	ldr	r3, [r7, #0]
 8013fc8:	429a      	cmp	r2, r3
 8013fca:	d302      	bcc.n	8013fd2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013fcc:	2301      	movs	r3, #1
 8013fce:	617b      	str	r3, [r7, #20]
 8013fd0:	e007      	b.n	8013fe2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013fd2:	4b07      	ldr	r3, [pc, #28]	@ (8013ff0 <prvInsertTimerInActiveList+0x80>)
 8013fd4:	681a      	ldr	r2, [r3, #0]
 8013fd6:	68fb      	ldr	r3, [r7, #12]
 8013fd8:	3304      	adds	r3, #4
 8013fda:	4619      	mov	r1, r3
 8013fdc:	4610      	mov	r0, r2
 8013fde:	f7fe f87c 	bl	80120da <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013fe2:	697b      	ldr	r3, [r7, #20]
}
 8013fe4:	4618      	mov	r0, r3
 8013fe6:	3718      	adds	r7, #24
 8013fe8:	46bd      	mov	sp, r7
 8013fea:	bd80      	pop	{r7, pc}
 8013fec:	20003024 	.word	0x20003024
 8013ff0:	20003020 	.word	0x20003020

08013ff4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013ff4:	b580      	push	{r7, lr}
 8013ff6:	b08e      	sub	sp, #56	@ 0x38
 8013ff8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013ffa:	e0ce      	b.n	801419a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	da19      	bge.n	8014036 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014002:	1d3b      	adds	r3, r7, #4
 8014004:	3304      	adds	r3, #4
 8014006:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8014008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801400a:	2b00      	cmp	r3, #0
 801400c:	d10b      	bne.n	8014026 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801400e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014012:	f383 8811 	msr	BASEPRI, r3
 8014016:	f3bf 8f6f 	isb	sy
 801401a:	f3bf 8f4f 	dsb	sy
 801401e:	61fb      	str	r3, [r7, #28]
}
 8014020:	bf00      	nop
 8014022:	bf00      	nop
 8014024:	e7fd      	b.n	8014022 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014028:	681b      	ldr	r3, [r3, #0]
 801402a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801402c:	6850      	ldr	r0, [r2, #4]
 801402e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014030:	6892      	ldr	r2, [r2, #8]
 8014032:	4611      	mov	r1, r2
 8014034:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	2b00      	cmp	r3, #0
 801403a:	f2c0 80ae 	blt.w	801419a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801403e:	68fb      	ldr	r3, [r7, #12]
 8014040:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014044:	695b      	ldr	r3, [r3, #20]
 8014046:	2b00      	cmp	r3, #0
 8014048:	d004      	beq.n	8014054 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801404a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801404c:	3304      	adds	r3, #4
 801404e:	4618      	mov	r0, r3
 8014050:	f7fe f87c 	bl	801214c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014054:	463b      	mov	r3, r7
 8014056:	4618      	mov	r0, r3
 8014058:	f7ff ff6a 	bl	8013f30 <prvSampleTimeNow>
 801405c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	2b09      	cmp	r3, #9
 8014062:	f200 8097 	bhi.w	8014194 <prvProcessReceivedCommands+0x1a0>
 8014066:	a201      	add	r2, pc, #4	@ (adr r2, 801406c <prvProcessReceivedCommands+0x78>)
 8014068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801406c:	08014095 	.word	0x08014095
 8014070:	08014095 	.word	0x08014095
 8014074:	08014095 	.word	0x08014095
 8014078:	0801410b 	.word	0x0801410b
 801407c:	0801411f 	.word	0x0801411f
 8014080:	0801416b 	.word	0x0801416b
 8014084:	08014095 	.word	0x08014095
 8014088:	08014095 	.word	0x08014095
 801408c:	0801410b 	.word	0x0801410b
 8014090:	0801411f 	.word	0x0801411f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014096:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801409a:	f043 0301 	orr.w	r3, r3, #1
 801409e:	b2da      	uxtb	r2, r3
 80140a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80140a6:	68ba      	ldr	r2, [r7, #8]
 80140a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140aa:	699b      	ldr	r3, [r3, #24]
 80140ac:	18d1      	adds	r1, r2, r3
 80140ae:	68bb      	ldr	r3, [r7, #8]
 80140b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80140b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80140b4:	f7ff ff5c 	bl	8013f70 <prvInsertTimerInActiveList>
 80140b8:	4603      	mov	r3, r0
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	d06c      	beq.n	8014198 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80140be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140c0:	6a1b      	ldr	r3, [r3, #32]
 80140c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80140c4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80140c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80140cc:	f003 0304 	and.w	r3, r3, #4
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d061      	beq.n	8014198 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80140d4:	68ba      	ldr	r2, [r7, #8]
 80140d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140d8:	699b      	ldr	r3, [r3, #24]
 80140da:	441a      	add	r2, r3
 80140dc:	2300      	movs	r3, #0
 80140de:	9300      	str	r3, [sp, #0]
 80140e0:	2300      	movs	r3, #0
 80140e2:	2100      	movs	r1, #0
 80140e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80140e6:	f7ff fe01 	bl	8013cec <xTimerGenericCommand>
 80140ea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80140ec:	6a3b      	ldr	r3, [r7, #32]
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d152      	bne.n	8014198 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80140f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140f6:	f383 8811 	msr	BASEPRI, r3
 80140fa:	f3bf 8f6f 	isb	sy
 80140fe:	f3bf 8f4f 	dsb	sy
 8014102:	61bb      	str	r3, [r7, #24]
}
 8014104:	bf00      	nop
 8014106:	bf00      	nop
 8014108:	e7fd      	b.n	8014106 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801410a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801410c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014110:	f023 0301 	bic.w	r3, r3, #1
 8014114:	b2da      	uxtb	r2, r3
 8014116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014118:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801411c:	e03d      	b.n	801419a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801411e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014120:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014124:	f043 0301 	orr.w	r3, r3, #1
 8014128:	b2da      	uxtb	r2, r3
 801412a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801412c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014130:	68ba      	ldr	r2, [r7, #8]
 8014132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014134:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014138:	699b      	ldr	r3, [r3, #24]
 801413a:	2b00      	cmp	r3, #0
 801413c:	d10b      	bne.n	8014156 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801413e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014142:	f383 8811 	msr	BASEPRI, r3
 8014146:	f3bf 8f6f 	isb	sy
 801414a:	f3bf 8f4f 	dsb	sy
 801414e:	617b      	str	r3, [r7, #20]
}
 8014150:	bf00      	nop
 8014152:	bf00      	nop
 8014154:	e7fd      	b.n	8014152 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014158:	699a      	ldr	r2, [r3, #24]
 801415a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801415c:	18d1      	adds	r1, r2, r3
 801415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014162:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014164:	f7ff ff04 	bl	8013f70 <prvInsertTimerInActiveList>
					break;
 8014168:	e017      	b.n	801419a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801416a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801416c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014170:	f003 0302 	and.w	r3, r3, #2
 8014174:	2b00      	cmp	r3, #0
 8014176:	d103      	bne.n	8014180 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8014178:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801417a:	f000 fc05 	bl	8014988 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801417e:	e00c      	b.n	801419a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014182:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014186:	f023 0301 	bic.w	r3, r3, #1
 801418a:	b2da      	uxtb	r2, r3
 801418c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801418e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014192:	e002      	b.n	801419a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8014194:	bf00      	nop
 8014196:	e000      	b.n	801419a <prvProcessReceivedCommands+0x1a6>
					break;
 8014198:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801419a:	4b08      	ldr	r3, [pc, #32]	@ (80141bc <prvProcessReceivedCommands+0x1c8>)
 801419c:	681b      	ldr	r3, [r3, #0]
 801419e:	1d39      	adds	r1, r7, #4
 80141a0:	2200      	movs	r2, #0
 80141a2:	4618      	mov	r0, r3
 80141a4:	f7fe faa6 	bl	80126f4 <xQueueReceive>
 80141a8:	4603      	mov	r3, r0
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	f47f af26 	bne.w	8013ffc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80141b0:	bf00      	nop
 80141b2:	bf00      	nop
 80141b4:	3730      	adds	r7, #48	@ 0x30
 80141b6:	46bd      	mov	sp, r7
 80141b8:	bd80      	pop	{r7, pc}
 80141ba:	bf00      	nop
 80141bc:	20003028 	.word	0x20003028

080141c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80141c0:	b580      	push	{r7, lr}
 80141c2:	b088      	sub	sp, #32
 80141c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80141c6:	e049      	b.n	801425c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80141c8:	4b2e      	ldr	r3, [pc, #184]	@ (8014284 <prvSwitchTimerLists+0xc4>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	68db      	ldr	r3, [r3, #12]
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80141d2:	4b2c      	ldr	r3, [pc, #176]	@ (8014284 <prvSwitchTimerLists+0xc4>)
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	68db      	ldr	r3, [r3, #12]
 80141d8:	68db      	ldr	r3, [r3, #12]
 80141da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80141dc:	68fb      	ldr	r3, [r7, #12]
 80141de:	3304      	adds	r3, #4
 80141e0:	4618      	mov	r0, r3
 80141e2:	f7fd ffb3 	bl	801214c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	6a1b      	ldr	r3, [r3, #32]
 80141ea:	68f8      	ldr	r0, [r7, #12]
 80141ec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80141ee:	68fb      	ldr	r3, [r7, #12]
 80141f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80141f4:	f003 0304 	and.w	r3, r3, #4
 80141f8:	2b00      	cmp	r3, #0
 80141fa:	d02f      	beq.n	801425c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	699b      	ldr	r3, [r3, #24]
 8014200:	693a      	ldr	r2, [r7, #16]
 8014202:	4413      	add	r3, r2
 8014204:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014206:	68ba      	ldr	r2, [r7, #8]
 8014208:	693b      	ldr	r3, [r7, #16]
 801420a:	429a      	cmp	r2, r3
 801420c:	d90e      	bls.n	801422c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801420e:	68fb      	ldr	r3, [r7, #12]
 8014210:	68ba      	ldr	r2, [r7, #8]
 8014212:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	68fa      	ldr	r2, [r7, #12]
 8014218:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801421a:	4b1a      	ldr	r3, [pc, #104]	@ (8014284 <prvSwitchTimerLists+0xc4>)
 801421c:	681a      	ldr	r2, [r3, #0]
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	3304      	adds	r3, #4
 8014222:	4619      	mov	r1, r3
 8014224:	4610      	mov	r0, r2
 8014226:	f7fd ff58 	bl	80120da <vListInsert>
 801422a:	e017      	b.n	801425c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801422c:	2300      	movs	r3, #0
 801422e:	9300      	str	r3, [sp, #0]
 8014230:	2300      	movs	r3, #0
 8014232:	693a      	ldr	r2, [r7, #16]
 8014234:	2100      	movs	r1, #0
 8014236:	68f8      	ldr	r0, [r7, #12]
 8014238:	f7ff fd58 	bl	8013cec <xTimerGenericCommand>
 801423c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	2b00      	cmp	r3, #0
 8014242:	d10b      	bne.n	801425c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8014244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014248:	f383 8811 	msr	BASEPRI, r3
 801424c:	f3bf 8f6f 	isb	sy
 8014250:	f3bf 8f4f 	dsb	sy
 8014254:	603b      	str	r3, [r7, #0]
}
 8014256:	bf00      	nop
 8014258:	bf00      	nop
 801425a:	e7fd      	b.n	8014258 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801425c:	4b09      	ldr	r3, [pc, #36]	@ (8014284 <prvSwitchTimerLists+0xc4>)
 801425e:	681b      	ldr	r3, [r3, #0]
 8014260:	681b      	ldr	r3, [r3, #0]
 8014262:	2b00      	cmp	r3, #0
 8014264:	d1b0      	bne.n	80141c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8014266:	4b07      	ldr	r3, [pc, #28]	@ (8014284 <prvSwitchTimerLists+0xc4>)
 8014268:	681b      	ldr	r3, [r3, #0]
 801426a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801426c:	4b06      	ldr	r3, [pc, #24]	@ (8014288 <prvSwitchTimerLists+0xc8>)
 801426e:	681b      	ldr	r3, [r3, #0]
 8014270:	4a04      	ldr	r2, [pc, #16]	@ (8014284 <prvSwitchTimerLists+0xc4>)
 8014272:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8014274:	4a04      	ldr	r2, [pc, #16]	@ (8014288 <prvSwitchTimerLists+0xc8>)
 8014276:	697b      	ldr	r3, [r7, #20]
 8014278:	6013      	str	r3, [r2, #0]
}
 801427a:	bf00      	nop
 801427c:	3718      	adds	r7, #24
 801427e:	46bd      	mov	sp, r7
 8014280:	bd80      	pop	{r7, pc}
 8014282:	bf00      	nop
 8014284:	20003020 	.word	0x20003020
 8014288:	20003024 	.word	0x20003024

0801428c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801428c:	b580      	push	{r7, lr}
 801428e:	b082      	sub	sp, #8
 8014290:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8014292:	f000 f989 	bl	80145a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8014296:	4b15      	ldr	r3, [pc, #84]	@ (80142ec <prvCheckForValidListAndQueue+0x60>)
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	2b00      	cmp	r3, #0
 801429c:	d120      	bne.n	80142e0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801429e:	4814      	ldr	r0, [pc, #80]	@ (80142f0 <prvCheckForValidListAndQueue+0x64>)
 80142a0:	f7fd feca 	bl	8012038 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80142a4:	4813      	ldr	r0, [pc, #76]	@ (80142f4 <prvCheckForValidListAndQueue+0x68>)
 80142a6:	f7fd fec7 	bl	8012038 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80142aa:	4b13      	ldr	r3, [pc, #76]	@ (80142f8 <prvCheckForValidListAndQueue+0x6c>)
 80142ac:	4a10      	ldr	r2, [pc, #64]	@ (80142f0 <prvCheckForValidListAndQueue+0x64>)
 80142ae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80142b0:	4b12      	ldr	r3, [pc, #72]	@ (80142fc <prvCheckForValidListAndQueue+0x70>)
 80142b2:	4a10      	ldr	r2, [pc, #64]	@ (80142f4 <prvCheckForValidListAndQueue+0x68>)
 80142b4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80142b6:	2300      	movs	r3, #0
 80142b8:	9300      	str	r3, [sp, #0]
 80142ba:	4b11      	ldr	r3, [pc, #68]	@ (8014300 <prvCheckForValidListAndQueue+0x74>)
 80142bc:	4a11      	ldr	r2, [pc, #68]	@ (8014304 <prvCheckForValidListAndQueue+0x78>)
 80142be:	2110      	movs	r1, #16
 80142c0:	200a      	movs	r0, #10
 80142c2:	f7fd ffd7 	bl	8012274 <xQueueGenericCreateStatic>
 80142c6:	4603      	mov	r3, r0
 80142c8:	4a08      	ldr	r2, [pc, #32]	@ (80142ec <prvCheckForValidListAndQueue+0x60>)
 80142ca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80142cc:	4b07      	ldr	r3, [pc, #28]	@ (80142ec <prvCheckForValidListAndQueue+0x60>)
 80142ce:	681b      	ldr	r3, [r3, #0]
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	d005      	beq.n	80142e0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80142d4:	4b05      	ldr	r3, [pc, #20]	@ (80142ec <prvCheckForValidListAndQueue+0x60>)
 80142d6:	681b      	ldr	r3, [r3, #0]
 80142d8:	490b      	ldr	r1, [pc, #44]	@ (8014308 <prvCheckForValidListAndQueue+0x7c>)
 80142da:	4618      	mov	r0, r3
 80142dc:	f7fe fbfc 	bl	8012ad8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80142e0:	f000 f994 	bl	801460c <vPortExitCritical>
}
 80142e4:	bf00      	nop
 80142e6:	46bd      	mov	sp, r7
 80142e8:	bd80      	pop	{r7, pc}
 80142ea:	bf00      	nop
 80142ec:	20003028 	.word	0x20003028
 80142f0:	20002ff8 	.word	0x20002ff8
 80142f4:	2000300c 	.word	0x2000300c
 80142f8:	20003020 	.word	0x20003020
 80142fc:	20003024 	.word	0x20003024
 8014300:	200030d4 	.word	0x200030d4
 8014304:	20003034 	.word	0x20003034
 8014308:	0801772c 	.word	0x0801772c

0801430c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801430c:	b580      	push	{r7, lr}
 801430e:	b08a      	sub	sp, #40	@ 0x28
 8014310:	af00      	add	r7, sp, #0
 8014312:	60f8      	str	r0, [r7, #12]
 8014314:	60b9      	str	r1, [r7, #8]
 8014316:	607a      	str	r2, [r7, #4]
 8014318:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 801431a:	f06f 0301 	mvn.w	r3, #1
 801431e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8014320:	68fb      	ldr	r3, [r7, #12]
 8014322:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8014324:	68bb      	ldr	r3, [r7, #8]
 8014326:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801432c:	4b06      	ldr	r3, [pc, #24]	@ (8014348 <xTimerPendFunctionCallFromISR+0x3c>)
 801432e:	6818      	ldr	r0, [r3, #0]
 8014330:	f107 0114 	add.w	r1, r7, #20
 8014334:	2300      	movs	r3, #0
 8014336:	683a      	ldr	r2, [r7, #0]
 8014338:	f7fe f93e 	bl	80125b8 <xQueueGenericSendFromISR>
 801433c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 801433e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8014340:	4618      	mov	r0, r3
 8014342:	3728      	adds	r7, #40	@ 0x28
 8014344:	46bd      	mov	sp, r7
 8014346:	bd80      	pop	{r7, pc}
 8014348:	20003028 	.word	0x20003028

0801434c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801434c:	b480      	push	{r7}
 801434e:	b085      	sub	sp, #20
 8014350:	af00      	add	r7, sp, #0
 8014352:	60f8      	str	r0, [r7, #12]
 8014354:	60b9      	str	r1, [r7, #8]
 8014356:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014358:	68fb      	ldr	r3, [r7, #12]
 801435a:	3b04      	subs	r3, #4
 801435c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801435e:	68fb      	ldr	r3, [r7, #12]
 8014360:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8014364:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014366:	68fb      	ldr	r3, [r7, #12]
 8014368:	3b04      	subs	r3, #4
 801436a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801436c:	68bb      	ldr	r3, [r7, #8]
 801436e:	f023 0201 	bic.w	r2, r3, #1
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	3b04      	subs	r3, #4
 801437a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801437c:	4a0c      	ldr	r2, [pc, #48]	@ (80143b0 <pxPortInitialiseStack+0x64>)
 801437e:	68fb      	ldr	r3, [r7, #12]
 8014380:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014382:	68fb      	ldr	r3, [r7, #12]
 8014384:	3b14      	subs	r3, #20
 8014386:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014388:	687a      	ldr	r2, [r7, #4]
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	3b04      	subs	r3, #4
 8014392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	f06f 0202 	mvn.w	r2, #2
 801439a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	3b20      	subs	r3, #32
 80143a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80143a2:	68fb      	ldr	r3, [r7, #12]
}
 80143a4:	4618      	mov	r0, r3
 80143a6:	3714      	adds	r7, #20
 80143a8:	46bd      	mov	sp, r7
 80143aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143ae:	4770      	bx	lr
 80143b0:	080143b5 	.word	0x080143b5

080143b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80143b4:	b480      	push	{r7}
 80143b6:	b085      	sub	sp, #20
 80143b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80143ba:	2300      	movs	r3, #0
 80143bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80143be:	4b13      	ldr	r3, [pc, #76]	@ (801440c <prvTaskExitError+0x58>)
 80143c0:	681b      	ldr	r3, [r3, #0]
 80143c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143c6:	d00b      	beq.n	80143e0 <prvTaskExitError+0x2c>
	__asm volatile
 80143c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143cc:	f383 8811 	msr	BASEPRI, r3
 80143d0:	f3bf 8f6f 	isb	sy
 80143d4:	f3bf 8f4f 	dsb	sy
 80143d8:	60fb      	str	r3, [r7, #12]
}
 80143da:	bf00      	nop
 80143dc:	bf00      	nop
 80143de:	e7fd      	b.n	80143dc <prvTaskExitError+0x28>
	__asm volatile
 80143e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143e4:	f383 8811 	msr	BASEPRI, r3
 80143e8:	f3bf 8f6f 	isb	sy
 80143ec:	f3bf 8f4f 	dsb	sy
 80143f0:	60bb      	str	r3, [r7, #8]
}
 80143f2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80143f4:	bf00      	nop
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d0fc      	beq.n	80143f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80143fc:	bf00      	nop
 80143fe:	bf00      	nop
 8014400:	3714      	adds	r7, #20
 8014402:	46bd      	mov	sp, r7
 8014404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014408:	4770      	bx	lr
 801440a:	bf00      	nop
 801440c:	2000005c 	.word	0x2000005c

08014410 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014410:	4b07      	ldr	r3, [pc, #28]	@ (8014430 <pxCurrentTCBConst2>)
 8014412:	6819      	ldr	r1, [r3, #0]
 8014414:	6808      	ldr	r0, [r1, #0]
 8014416:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801441a:	f380 8809 	msr	PSP, r0
 801441e:	f3bf 8f6f 	isb	sy
 8014422:	f04f 0000 	mov.w	r0, #0
 8014426:	f380 8811 	msr	BASEPRI, r0
 801442a:	4770      	bx	lr
 801442c:	f3af 8000 	nop.w

08014430 <pxCurrentTCBConst2>:
 8014430:	20002af8 	.word	0x20002af8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014434:	bf00      	nop
 8014436:	bf00      	nop

08014438 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014438:	4808      	ldr	r0, [pc, #32]	@ (801445c <prvPortStartFirstTask+0x24>)
 801443a:	6800      	ldr	r0, [r0, #0]
 801443c:	6800      	ldr	r0, [r0, #0]
 801443e:	f380 8808 	msr	MSP, r0
 8014442:	f04f 0000 	mov.w	r0, #0
 8014446:	f380 8814 	msr	CONTROL, r0
 801444a:	b662      	cpsie	i
 801444c:	b661      	cpsie	f
 801444e:	f3bf 8f4f 	dsb	sy
 8014452:	f3bf 8f6f 	isb	sy
 8014456:	df00      	svc	0
 8014458:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801445a:	bf00      	nop
 801445c:	e000ed08 	.word	0xe000ed08

08014460 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014460:	b580      	push	{r7, lr}
 8014462:	b086      	sub	sp, #24
 8014464:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014466:	4b47      	ldr	r3, [pc, #284]	@ (8014584 <xPortStartScheduler+0x124>)
 8014468:	681b      	ldr	r3, [r3, #0]
 801446a:	4a47      	ldr	r2, [pc, #284]	@ (8014588 <xPortStartScheduler+0x128>)
 801446c:	4293      	cmp	r3, r2
 801446e:	d10b      	bne.n	8014488 <xPortStartScheduler+0x28>
	__asm volatile
 8014470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014474:	f383 8811 	msr	BASEPRI, r3
 8014478:	f3bf 8f6f 	isb	sy
 801447c:	f3bf 8f4f 	dsb	sy
 8014480:	60fb      	str	r3, [r7, #12]
}
 8014482:	bf00      	nop
 8014484:	bf00      	nop
 8014486:	e7fd      	b.n	8014484 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014488:	4b3e      	ldr	r3, [pc, #248]	@ (8014584 <xPortStartScheduler+0x124>)
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	4a3f      	ldr	r2, [pc, #252]	@ (801458c <xPortStartScheduler+0x12c>)
 801448e:	4293      	cmp	r3, r2
 8014490:	d10b      	bne.n	80144aa <xPortStartScheduler+0x4a>
	__asm volatile
 8014492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014496:	f383 8811 	msr	BASEPRI, r3
 801449a:	f3bf 8f6f 	isb	sy
 801449e:	f3bf 8f4f 	dsb	sy
 80144a2:	613b      	str	r3, [r7, #16]
}
 80144a4:	bf00      	nop
 80144a6:	bf00      	nop
 80144a8:	e7fd      	b.n	80144a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80144aa:	4b39      	ldr	r3, [pc, #228]	@ (8014590 <xPortStartScheduler+0x130>)
 80144ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80144ae:	697b      	ldr	r3, [r7, #20]
 80144b0:	781b      	ldrb	r3, [r3, #0]
 80144b2:	b2db      	uxtb	r3, r3
 80144b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80144b6:	697b      	ldr	r3, [r7, #20]
 80144b8:	22ff      	movs	r2, #255	@ 0xff
 80144ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80144bc:	697b      	ldr	r3, [r7, #20]
 80144be:	781b      	ldrb	r3, [r3, #0]
 80144c0:	b2db      	uxtb	r3, r3
 80144c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80144c4:	78fb      	ldrb	r3, [r7, #3]
 80144c6:	b2db      	uxtb	r3, r3
 80144c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80144cc:	b2da      	uxtb	r2, r3
 80144ce:	4b31      	ldr	r3, [pc, #196]	@ (8014594 <xPortStartScheduler+0x134>)
 80144d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80144d2:	4b31      	ldr	r3, [pc, #196]	@ (8014598 <xPortStartScheduler+0x138>)
 80144d4:	2207      	movs	r2, #7
 80144d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80144d8:	e009      	b.n	80144ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80144da:	4b2f      	ldr	r3, [pc, #188]	@ (8014598 <xPortStartScheduler+0x138>)
 80144dc:	681b      	ldr	r3, [r3, #0]
 80144de:	3b01      	subs	r3, #1
 80144e0:	4a2d      	ldr	r2, [pc, #180]	@ (8014598 <xPortStartScheduler+0x138>)
 80144e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80144e4:	78fb      	ldrb	r3, [r7, #3]
 80144e6:	b2db      	uxtb	r3, r3
 80144e8:	005b      	lsls	r3, r3, #1
 80144ea:	b2db      	uxtb	r3, r3
 80144ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80144ee:	78fb      	ldrb	r3, [r7, #3]
 80144f0:	b2db      	uxtb	r3, r3
 80144f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80144f6:	2b80      	cmp	r3, #128	@ 0x80
 80144f8:	d0ef      	beq.n	80144da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80144fa:	4b27      	ldr	r3, [pc, #156]	@ (8014598 <xPortStartScheduler+0x138>)
 80144fc:	681b      	ldr	r3, [r3, #0]
 80144fe:	f1c3 0307 	rsb	r3, r3, #7
 8014502:	2b04      	cmp	r3, #4
 8014504:	d00b      	beq.n	801451e <xPortStartScheduler+0xbe>
	__asm volatile
 8014506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801450a:	f383 8811 	msr	BASEPRI, r3
 801450e:	f3bf 8f6f 	isb	sy
 8014512:	f3bf 8f4f 	dsb	sy
 8014516:	60bb      	str	r3, [r7, #8]
}
 8014518:	bf00      	nop
 801451a:	bf00      	nop
 801451c:	e7fd      	b.n	801451a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801451e:	4b1e      	ldr	r3, [pc, #120]	@ (8014598 <xPortStartScheduler+0x138>)
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	021b      	lsls	r3, r3, #8
 8014524:	4a1c      	ldr	r2, [pc, #112]	@ (8014598 <xPortStartScheduler+0x138>)
 8014526:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014528:	4b1b      	ldr	r3, [pc, #108]	@ (8014598 <xPortStartScheduler+0x138>)
 801452a:	681b      	ldr	r3, [r3, #0]
 801452c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014530:	4a19      	ldr	r2, [pc, #100]	@ (8014598 <xPortStartScheduler+0x138>)
 8014532:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	b2da      	uxtb	r2, r3
 8014538:	697b      	ldr	r3, [r7, #20]
 801453a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801453c:	4b17      	ldr	r3, [pc, #92]	@ (801459c <xPortStartScheduler+0x13c>)
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	4a16      	ldr	r2, [pc, #88]	@ (801459c <xPortStartScheduler+0x13c>)
 8014542:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014546:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014548:	4b14      	ldr	r3, [pc, #80]	@ (801459c <xPortStartScheduler+0x13c>)
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	4a13      	ldr	r2, [pc, #76]	@ (801459c <xPortStartScheduler+0x13c>)
 801454e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8014552:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014554:	f000 f8da 	bl	801470c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014558:	4b11      	ldr	r3, [pc, #68]	@ (80145a0 <xPortStartScheduler+0x140>)
 801455a:	2200      	movs	r2, #0
 801455c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801455e:	f000 f8f9 	bl	8014754 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014562:	4b10      	ldr	r3, [pc, #64]	@ (80145a4 <xPortStartScheduler+0x144>)
 8014564:	681b      	ldr	r3, [r3, #0]
 8014566:	4a0f      	ldr	r2, [pc, #60]	@ (80145a4 <xPortStartScheduler+0x144>)
 8014568:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801456c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801456e:	f7ff ff63 	bl	8014438 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014572:	f7fe ff33 	bl	80133dc <vTaskSwitchContext>
	prvTaskExitError();
 8014576:	f7ff ff1d 	bl	80143b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801457a:	2300      	movs	r3, #0
}
 801457c:	4618      	mov	r0, r3
 801457e:	3718      	adds	r7, #24
 8014580:	46bd      	mov	sp, r7
 8014582:	bd80      	pop	{r7, pc}
 8014584:	e000ed00 	.word	0xe000ed00
 8014588:	410fc271 	.word	0x410fc271
 801458c:	410fc270 	.word	0x410fc270
 8014590:	e000e400 	.word	0xe000e400
 8014594:	20003124 	.word	0x20003124
 8014598:	20003128 	.word	0x20003128
 801459c:	e000ed20 	.word	0xe000ed20
 80145a0:	2000005c 	.word	0x2000005c
 80145a4:	e000ef34 	.word	0xe000ef34

080145a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80145a8:	b480      	push	{r7}
 80145aa:	b083      	sub	sp, #12
 80145ac:	af00      	add	r7, sp, #0
	__asm volatile
 80145ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145b2:	f383 8811 	msr	BASEPRI, r3
 80145b6:	f3bf 8f6f 	isb	sy
 80145ba:	f3bf 8f4f 	dsb	sy
 80145be:	607b      	str	r3, [r7, #4]
}
 80145c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80145c2:	4b10      	ldr	r3, [pc, #64]	@ (8014604 <vPortEnterCritical+0x5c>)
 80145c4:	681b      	ldr	r3, [r3, #0]
 80145c6:	3301      	adds	r3, #1
 80145c8:	4a0e      	ldr	r2, [pc, #56]	@ (8014604 <vPortEnterCritical+0x5c>)
 80145ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80145cc:	4b0d      	ldr	r3, [pc, #52]	@ (8014604 <vPortEnterCritical+0x5c>)
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	2b01      	cmp	r3, #1
 80145d2:	d110      	bne.n	80145f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80145d4:	4b0c      	ldr	r3, [pc, #48]	@ (8014608 <vPortEnterCritical+0x60>)
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	b2db      	uxtb	r3, r3
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d00b      	beq.n	80145f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80145de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145e2:	f383 8811 	msr	BASEPRI, r3
 80145e6:	f3bf 8f6f 	isb	sy
 80145ea:	f3bf 8f4f 	dsb	sy
 80145ee:	603b      	str	r3, [r7, #0]
}
 80145f0:	bf00      	nop
 80145f2:	bf00      	nop
 80145f4:	e7fd      	b.n	80145f2 <vPortEnterCritical+0x4a>
	}
}
 80145f6:	bf00      	nop
 80145f8:	370c      	adds	r7, #12
 80145fa:	46bd      	mov	sp, r7
 80145fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014600:	4770      	bx	lr
 8014602:	bf00      	nop
 8014604:	2000005c 	.word	0x2000005c
 8014608:	e000ed04 	.word	0xe000ed04

0801460c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801460c:	b480      	push	{r7}
 801460e:	b083      	sub	sp, #12
 8014610:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014612:	4b12      	ldr	r3, [pc, #72]	@ (801465c <vPortExitCritical+0x50>)
 8014614:	681b      	ldr	r3, [r3, #0]
 8014616:	2b00      	cmp	r3, #0
 8014618:	d10b      	bne.n	8014632 <vPortExitCritical+0x26>
	__asm volatile
 801461a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801461e:	f383 8811 	msr	BASEPRI, r3
 8014622:	f3bf 8f6f 	isb	sy
 8014626:	f3bf 8f4f 	dsb	sy
 801462a:	607b      	str	r3, [r7, #4]
}
 801462c:	bf00      	nop
 801462e:	bf00      	nop
 8014630:	e7fd      	b.n	801462e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014632:	4b0a      	ldr	r3, [pc, #40]	@ (801465c <vPortExitCritical+0x50>)
 8014634:	681b      	ldr	r3, [r3, #0]
 8014636:	3b01      	subs	r3, #1
 8014638:	4a08      	ldr	r2, [pc, #32]	@ (801465c <vPortExitCritical+0x50>)
 801463a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801463c:	4b07      	ldr	r3, [pc, #28]	@ (801465c <vPortExitCritical+0x50>)
 801463e:	681b      	ldr	r3, [r3, #0]
 8014640:	2b00      	cmp	r3, #0
 8014642:	d105      	bne.n	8014650 <vPortExitCritical+0x44>
 8014644:	2300      	movs	r3, #0
 8014646:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014648:	683b      	ldr	r3, [r7, #0]
 801464a:	f383 8811 	msr	BASEPRI, r3
}
 801464e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014650:	bf00      	nop
 8014652:	370c      	adds	r7, #12
 8014654:	46bd      	mov	sp, r7
 8014656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801465a:	4770      	bx	lr
 801465c:	2000005c 	.word	0x2000005c

08014660 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014660:	f3ef 8009 	mrs	r0, PSP
 8014664:	f3bf 8f6f 	isb	sy
 8014668:	4b15      	ldr	r3, [pc, #84]	@ (80146c0 <pxCurrentTCBConst>)
 801466a:	681a      	ldr	r2, [r3, #0]
 801466c:	f01e 0f10 	tst.w	lr, #16
 8014670:	bf08      	it	eq
 8014672:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014676:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801467a:	6010      	str	r0, [r2, #0]
 801467c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014680:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014684:	f380 8811 	msr	BASEPRI, r0
 8014688:	f3bf 8f4f 	dsb	sy
 801468c:	f3bf 8f6f 	isb	sy
 8014690:	f7fe fea4 	bl	80133dc <vTaskSwitchContext>
 8014694:	f04f 0000 	mov.w	r0, #0
 8014698:	f380 8811 	msr	BASEPRI, r0
 801469c:	bc09      	pop	{r0, r3}
 801469e:	6819      	ldr	r1, [r3, #0]
 80146a0:	6808      	ldr	r0, [r1, #0]
 80146a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146a6:	f01e 0f10 	tst.w	lr, #16
 80146aa:	bf08      	it	eq
 80146ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80146b0:	f380 8809 	msr	PSP, r0
 80146b4:	f3bf 8f6f 	isb	sy
 80146b8:	4770      	bx	lr
 80146ba:	bf00      	nop
 80146bc:	f3af 8000 	nop.w

080146c0 <pxCurrentTCBConst>:
 80146c0:	20002af8 	.word	0x20002af8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80146c4:	bf00      	nop
 80146c6:	bf00      	nop

080146c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80146c8:	b580      	push	{r7, lr}
 80146ca:	b082      	sub	sp, #8
 80146cc:	af00      	add	r7, sp, #0
	__asm volatile
 80146ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146d2:	f383 8811 	msr	BASEPRI, r3
 80146d6:	f3bf 8f6f 	isb	sy
 80146da:	f3bf 8f4f 	dsb	sy
 80146de:	607b      	str	r3, [r7, #4]
}
 80146e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80146e2:	f7fe fdc1 	bl	8013268 <xTaskIncrementTick>
 80146e6:	4603      	mov	r3, r0
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d003      	beq.n	80146f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80146ec:	4b06      	ldr	r3, [pc, #24]	@ (8014708 <xPortSysTickHandler+0x40>)
 80146ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80146f2:	601a      	str	r2, [r3, #0]
 80146f4:	2300      	movs	r3, #0
 80146f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80146f8:	683b      	ldr	r3, [r7, #0]
 80146fa:	f383 8811 	msr	BASEPRI, r3
}
 80146fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014700:	bf00      	nop
 8014702:	3708      	adds	r7, #8
 8014704:	46bd      	mov	sp, r7
 8014706:	bd80      	pop	{r7, pc}
 8014708:	e000ed04 	.word	0xe000ed04

0801470c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801470c:	b480      	push	{r7}
 801470e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014710:	4b0b      	ldr	r3, [pc, #44]	@ (8014740 <vPortSetupTimerInterrupt+0x34>)
 8014712:	2200      	movs	r2, #0
 8014714:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014716:	4b0b      	ldr	r3, [pc, #44]	@ (8014744 <vPortSetupTimerInterrupt+0x38>)
 8014718:	2200      	movs	r2, #0
 801471a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801471c:	4b0a      	ldr	r3, [pc, #40]	@ (8014748 <vPortSetupTimerInterrupt+0x3c>)
 801471e:	681b      	ldr	r3, [r3, #0]
 8014720:	4a0a      	ldr	r2, [pc, #40]	@ (801474c <vPortSetupTimerInterrupt+0x40>)
 8014722:	fba2 2303 	umull	r2, r3, r2, r3
 8014726:	099b      	lsrs	r3, r3, #6
 8014728:	4a09      	ldr	r2, [pc, #36]	@ (8014750 <vPortSetupTimerInterrupt+0x44>)
 801472a:	3b01      	subs	r3, #1
 801472c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801472e:	4b04      	ldr	r3, [pc, #16]	@ (8014740 <vPortSetupTimerInterrupt+0x34>)
 8014730:	2207      	movs	r2, #7
 8014732:	601a      	str	r2, [r3, #0]
}
 8014734:	bf00      	nop
 8014736:	46bd      	mov	sp, r7
 8014738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801473c:	4770      	bx	lr
 801473e:	bf00      	nop
 8014740:	e000e010 	.word	0xe000e010
 8014744:	e000e018 	.word	0xe000e018
 8014748:	20000050 	.word	0x20000050
 801474c:	10624dd3 	.word	0x10624dd3
 8014750:	e000e014 	.word	0xe000e014

08014754 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014754:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8014764 <vPortEnableVFP+0x10>
 8014758:	6801      	ldr	r1, [r0, #0]
 801475a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801475e:	6001      	str	r1, [r0, #0]
 8014760:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014762:	bf00      	nop
 8014764:	e000ed88 	.word	0xe000ed88

08014768 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014768:	b480      	push	{r7}
 801476a:	b085      	sub	sp, #20
 801476c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801476e:	f3ef 8305 	mrs	r3, IPSR
 8014772:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	2b0f      	cmp	r3, #15
 8014778:	d915      	bls.n	80147a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801477a:	4a18      	ldr	r2, [pc, #96]	@ (80147dc <vPortValidateInterruptPriority+0x74>)
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	4413      	add	r3, r2
 8014780:	781b      	ldrb	r3, [r3, #0]
 8014782:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014784:	4b16      	ldr	r3, [pc, #88]	@ (80147e0 <vPortValidateInterruptPriority+0x78>)
 8014786:	781b      	ldrb	r3, [r3, #0]
 8014788:	7afa      	ldrb	r2, [r7, #11]
 801478a:	429a      	cmp	r2, r3
 801478c:	d20b      	bcs.n	80147a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801478e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014792:	f383 8811 	msr	BASEPRI, r3
 8014796:	f3bf 8f6f 	isb	sy
 801479a:	f3bf 8f4f 	dsb	sy
 801479e:	607b      	str	r3, [r7, #4]
}
 80147a0:	bf00      	nop
 80147a2:	bf00      	nop
 80147a4:	e7fd      	b.n	80147a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80147a6:	4b0f      	ldr	r3, [pc, #60]	@ (80147e4 <vPortValidateInterruptPriority+0x7c>)
 80147a8:	681b      	ldr	r3, [r3, #0]
 80147aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80147ae:	4b0e      	ldr	r3, [pc, #56]	@ (80147e8 <vPortValidateInterruptPriority+0x80>)
 80147b0:	681b      	ldr	r3, [r3, #0]
 80147b2:	429a      	cmp	r2, r3
 80147b4:	d90b      	bls.n	80147ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80147b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147ba:	f383 8811 	msr	BASEPRI, r3
 80147be:	f3bf 8f6f 	isb	sy
 80147c2:	f3bf 8f4f 	dsb	sy
 80147c6:	603b      	str	r3, [r7, #0]
}
 80147c8:	bf00      	nop
 80147ca:	bf00      	nop
 80147cc:	e7fd      	b.n	80147ca <vPortValidateInterruptPriority+0x62>
	}
 80147ce:	bf00      	nop
 80147d0:	3714      	adds	r7, #20
 80147d2:	46bd      	mov	sp, r7
 80147d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147d8:	4770      	bx	lr
 80147da:	bf00      	nop
 80147dc:	e000e3f0 	.word	0xe000e3f0
 80147e0:	20003124 	.word	0x20003124
 80147e4:	e000ed0c 	.word	0xe000ed0c
 80147e8:	20003128 	.word	0x20003128

080147ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80147ec:	b580      	push	{r7, lr}
 80147ee:	b08a      	sub	sp, #40	@ 0x28
 80147f0:	af00      	add	r7, sp, #0
 80147f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80147f4:	2300      	movs	r3, #0
 80147f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80147f8:	f7fe fc7a 	bl	80130f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80147fc:	4b5c      	ldr	r3, [pc, #368]	@ (8014970 <pvPortMalloc+0x184>)
 80147fe:	681b      	ldr	r3, [r3, #0]
 8014800:	2b00      	cmp	r3, #0
 8014802:	d101      	bne.n	8014808 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014804:	f000 f924 	bl	8014a50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014808:	4b5a      	ldr	r3, [pc, #360]	@ (8014974 <pvPortMalloc+0x188>)
 801480a:	681a      	ldr	r2, [r3, #0]
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	4013      	ands	r3, r2
 8014810:	2b00      	cmp	r3, #0
 8014812:	f040 8095 	bne.w	8014940 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	2b00      	cmp	r3, #0
 801481a:	d01e      	beq.n	801485a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801481c:	2208      	movs	r2, #8
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	4413      	add	r3, r2
 8014822:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	f003 0307 	and.w	r3, r3, #7
 801482a:	2b00      	cmp	r3, #0
 801482c:	d015      	beq.n	801485a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	f023 0307 	bic.w	r3, r3, #7
 8014834:	3308      	adds	r3, #8
 8014836:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	f003 0307 	and.w	r3, r3, #7
 801483e:	2b00      	cmp	r3, #0
 8014840:	d00b      	beq.n	801485a <pvPortMalloc+0x6e>
	__asm volatile
 8014842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014846:	f383 8811 	msr	BASEPRI, r3
 801484a:	f3bf 8f6f 	isb	sy
 801484e:	f3bf 8f4f 	dsb	sy
 8014852:	617b      	str	r3, [r7, #20]
}
 8014854:	bf00      	nop
 8014856:	bf00      	nop
 8014858:	e7fd      	b.n	8014856 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	2b00      	cmp	r3, #0
 801485e:	d06f      	beq.n	8014940 <pvPortMalloc+0x154>
 8014860:	4b45      	ldr	r3, [pc, #276]	@ (8014978 <pvPortMalloc+0x18c>)
 8014862:	681b      	ldr	r3, [r3, #0]
 8014864:	687a      	ldr	r2, [r7, #4]
 8014866:	429a      	cmp	r2, r3
 8014868:	d86a      	bhi.n	8014940 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801486a:	4b44      	ldr	r3, [pc, #272]	@ (801497c <pvPortMalloc+0x190>)
 801486c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801486e:	4b43      	ldr	r3, [pc, #268]	@ (801497c <pvPortMalloc+0x190>)
 8014870:	681b      	ldr	r3, [r3, #0]
 8014872:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014874:	e004      	b.n	8014880 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8014876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014878:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014882:	685b      	ldr	r3, [r3, #4]
 8014884:	687a      	ldr	r2, [r7, #4]
 8014886:	429a      	cmp	r2, r3
 8014888:	d903      	bls.n	8014892 <pvPortMalloc+0xa6>
 801488a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801488c:	681b      	ldr	r3, [r3, #0]
 801488e:	2b00      	cmp	r3, #0
 8014890:	d1f1      	bne.n	8014876 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014892:	4b37      	ldr	r3, [pc, #220]	@ (8014970 <pvPortMalloc+0x184>)
 8014894:	681b      	ldr	r3, [r3, #0]
 8014896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014898:	429a      	cmp	r2, r3
 801489a:	d051      	beq.n	8014940 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801489c:	6a3b      	ldr	r3, [r7, #32]
 801489e:	681b      	ldr	r3, [r3, #0]
 80148a0:	2208      	movs	r2, #8
 80148a2:	4413      	add	r3, r2
 80148a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80148a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148a8:	681a      	ldr	r2, [r3, #0]
 80148aa:	6a3b      	ldr	r3, [r7, #32]
 80148ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80148ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148b0:	685a      	ldr	r2, [r3, #4]
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	1ad2      	subs	r2, r2, r3
 80148b6:	2308      	movs	r3, #8
 80148b8:	005b      	lsls	r3, r3, #1
 80148ba:	429a      	cmp	r2, r3
 80148bc:	d920      	bls.n	8014900 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80148be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	4413      	add	r3, r2
 80148c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80148c6:	69bb      	ldr	r3, [r7, #24]
 80148c8:	f003 0307 	and.w	r3, r3, #7
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d00b      	beq.n	80148e8 <pvPortMalloc+0xfc>
	__asm volatile
 80148d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148d4:	f383 8811 	msr	BASEPRI, r3
 80148d8:	f3bf 8f6f 	isb	sy
 80148dc:	f3bf 8f4f 	dsb	sy
 80148e0:	613b      	str	r3, [r7, #16]
}
 80148e2:	bf00      	nop
 80148e4:	bf00      	nop
 80148e6:	e7fd      	b.n	80148e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80148e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148ea:	685a      	ldr	r2, [r3, #4]
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	1ad2      	subs	r2, r2, r3
 80148f0:	69bb      	ldr	r3, [r7, #24]
 80148f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80148f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148f6:	687a      	ldr	r2, [r7, #4]
 80148f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80148fa:	69b8      	ldr	r0, [r7, #24]
 80148fc:	f000 f90a 	bl	8014b14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014900:	4b1d      	ldr	r3, [pc, #116]	@ (8014978 <pvPortMalloc+0x18c>)
 8014902:	681a      	ldr	r2, [r3, #0]
 8014904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014906:	685b      	ldr	r3, [r3, #4]
 8014908:	1ad3      	subs	r3, r2, r3
 801490a:	4a1b      	ldr	r2, [pc, #108]	@ (8014978 <pvPortMalloc+0x18c>)
 801490c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801490e:	4b1a      	ldr	r3, [pc, #104]	@ (8014978 <pvPortMalloc+0x18c>)
 8014910:	681a      	ldr	r2, [r3, #0]
 8014912:	4b1b      	ldr	r3, [pc, #108]	@ (8014980 <pvPortMalloc+0x194>)
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	429a      	cmp	r2, r3
 8014918:	d203      	bcs.n	8014922 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801491a:	4b17      	ldr	r3, [pc, #92]	@ (8014978 <pvPortMalloc+0x18c>)
 801491c:	681b      	ldr	r3, [r3, #0]
 801491e:	4a18      	ldr	r2, [pc, #96]	@ (8014980 <pvPortMalloc+0x194>)
 8014920:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014924:	685a      	ldr	r2, [r3, #4]
 8014926:	4b13      	ldr	r3, [pc, #76]	@ (8014974 <pvPortMalloc+0x188>)
 8014928:	681b      	ldr	r3, [r3, #0]
 801492a:	431a      	orrs	r2, r3
 801492c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801492e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014932:	2200      	movs	r2, #0
 8014934:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8014936:	4b13      	ldr	r3, [pc, #76]	@ (8014984 <pvPortMalloc+0x198>)
 8014938:	681b      	ldr	r3, [r3, #0]
 801493a:	3301      	adds	r3, #1
 801493c:	4a11      	ldr	r2, [pc, #68]	@ (8014984 <pvPortMalloc+0x198>)
 801493e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014940:	f7fe fbe4 	bl	801310c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014944:	69fb      	ldr	r3, [r7, #28]
 8014946:	f003 0307 	and.w	r3, r3, #7
 801494a:	2b00      	cmp	r3, #0
 801494c:	d00b      	beq.n	8014966 <pvPortMalloc+0x17a>
	__asm volatile
 801494e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014952:	f383 8811 	msr	BASEPRI, r3
 8014956:	f3bf 8f6f 	isb	sy
 801495a:	f3bf 8f4f 	dsb	sy
 801495e:	60fb      	str	r3, [r7, #12]
}
 8014960:	bf00      	nop
 8014962:	bf00      	nop
 8014964:	e7fd      	b.n	8014962 <pvPortMalloc+0x176>
	return pvReturn;
 8014966:	69fb      	ldr	r3, [r7, #28]
}
 8014968:	4618      	mov	r0, r3
 801496a:	3728      	adds	r7, #40	@ 0x28
 801496c:	46bd      	mov	sp, r7
 801496e:	bd80      	pop	{r7, pc}
 8014970:	20006d34 	.word	0x20006d34
 8014974:	20006d48 	.word	0x20006d48
 8014978:	20006d38 	.word	0x20006d38
 801497c:	20006d2c 	.word	0x20006d2c
 8014980:	20006d3c 	.word	0x20006d3c
 8014984:	20006d40 	.word	0x20006d40

08014988 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014988:	b580      	push	{r7, lr}
 801498a:	b086      	sub	sp, #24
 801498c:	af00      	add	r7, sp, #0
 801498e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	2b00      	cmp	r3, #0
 8014998:	d04f      	beq.n	8014a3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801499a:	2308      	movs	r3, #8
 801499c:	425b      	negs	r3, r3
 801499e:	697a      	ldr	r2, [r7, #20]
 80149a0:	4413      	add	r3, r2
 80149a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80149a4:	697b      	ldr	r3, [r7, #20]
 80149a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80149a8:	693b      	ldr	r3, [r7, #16]
 80149aa:	685a      	ldr	r2, [r3, #4]
 80149ac:	4b25      	ldr	r3, [pc, #148]	@ (8014a44 <vPortFree+0xbc>)
 80149ae:	681b      	ldr	r3, [r3, #0]
 80149b0:	4013      	ands	r3, r2
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d10b      	bne.n	80149ce <vPortFree+0x46>
	__asm volatile
 80149b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149ba:	f383 8811 	msr	BASEPRI, r3
 80149be:	f3bf 8f6f 	isb	sy
 80149c2:	f3bf 8f4f 	dsb	sy
 80149c6:	60fb      	str	r3, [r7, #12]
}
 80149c8:	bf00      	nop
 80149ca:	bf00      	nop
 80149cc:	e7fd      	b.n	80149ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80149ce:	693b      	ldr	r3, [r7, #16]
 80149d0:	681b      	ldr	r3, [r3, #0]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d00b      	beq.n	80149ee <vPortFree+0x66>
	__asm volatile
 80149d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149da:	f383 8811 	msr	BASEPRI, r3
 80149de:	f3bf 8f6f 	isb	sy
 80149e2:	f3bf 8f4f 	dsb	sy
 80149e6:	60bb      	str	r3, [r7, #8]
}
 80149e8:	bf00      	nop
 80149ea:	bf00      	nop
 80149ec:	e7fd      	b.n	80149ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80149ee:	693b      	ldr	r3, [r7, #16]
 80149f0:	685a      	ldr	r2, [r3, #4]
 80149f2:	4b14      	ldr	r3, [pc, #80]	@ (8014a44 <vPortFree+0xbc>)
 80149f4:	681b      	ldr	r3, [r3, #0]
 80149f6:	4013      	ands	r3, r2
 80149f8:	2b00      	cmp	r3, #0
 80149fa:	d01e      	beq.n	8014a3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80149fc:	693b      	ldr	r3, [r7, #16]
 80149fe:	681b      	ldr	r3, [r3, #0]
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d11a      	bne.n	8014a3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014a04:	693b      	ldr	r3, [r7, #16]
 8014a06:	685a      	ldr	r2, [r3, #4]
 8014a08:	4b0e      	ldr	r3, [pc, #56]	@ (8014a44 <vPortFree+0xbc>)
 8014a0a:	681b      	ldr	r3, [r3, #0]
 8014a0c:	43db      	mvns	r3, r3
 8014a0e:	401a      	ands	r2, r3
 8014a10:	693b      	ldr	r3, [r7, #16]
 8014a12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014a14:	f7fe fb6c 	bl	80130f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014a18:	693b      	ldr	r3, [r7, #16]
 8014a1a:	685a      	ldr	r2, [r3, #4]
 8014a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8014a48 <vPortFree+0xc0>)
 8014a1e:	681b      	ldr	r3, [r3, #0]
 8014a20:	4413      	add	r3, r2
 8014a22:	4a09      	ldr	r2, [pc, #36]	@ (8014a48 <vPortFree+0xc0>)
 8014a24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014a26:	6938      	ldr	r0, [r7, #16]
 8014a28:	f000 f874 	bl	8014b14 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014a2c:	4b07      	ldr	r3, [pc, #28]	@ (8014a4c <vPortFree+0xc4>)
 8014a2e:	681b      	ldr	r3, [r3, #0]
 8014a30:	3301      	adds	r3, #1
 8014a32:	4a06      	ldr	r2, [pc, #24]	@ (8014a4c <vPortFree+0xc4>)
 8014a34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014a36:	f7fe fb69 	bl	801310c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014a3a:	bf00      	nop
 8014a3c:	3718      	adds	r7, #24
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
 8014a42:	bf00      	nop
 8014a44:	20006d48 	.word	0x20006d48
 8014a48:	20006d38 	.word	0x20006d38
 8014a4c:	20006d44 	.word	0x20006d44

08014a50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014a50:	b480      	push	{r7}
 8014a52:	b085      	sub	sp, #20
 8014a54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014a56:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8014a5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014a5c:	4b27      	ldr	r3, [pc, #156]	@ (8014afc <prvHeapInit+0xac>)
 8014a5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	f003 0307 	and.w	r3, r3, #7
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d00c      	beq.n	8014a84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014a6a:	68fb      	ldr	r3, [r7, #12]
 8014a6c:	3307      	adds	r3, #7
 8014a6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014a70:	68fb      	ldr	r3, [r7, #12]
 8014a72:	f023 0307 	bic.w	r3, r3, #7
 8014a76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014a78:	68ba      	ldr	r2, [r7, #8]
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	1ad3      	subs	r3, r2, r3
 8014a7e:	4a1f      	ldr	r2, [pc, #124]	@ (8014afc <prvHeapInit+0xac>)
 8014a80:	4413      	add	r3, r2
 8014a82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014a88:	4a1d      	ldr	r2, [pc, #116]	@ (8014b00 <prvHeapInit+0xb0>)
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8014b00 <prvHeapInit+0xb0>)
 8014a90:	2200      	movs	r2, #0
 8014a92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	68ba      	ldr	r2, [r7, #8]
 8014a98:	4413      	add	r3, r2
 8014a9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014a9c:	2208      	movs	r2, #8
 8014a9e:	68fb      	ldr	r3, [r7, #12]
 8014aa0:	1a9b      	subs	r3, r3, r2
 8014aa2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	f023 0307 	bic.w	r3, r3, #7
 8014aaa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014aac:	68fb      	ldr	r3, [r7, #12]
 8014aae:	4a15      	ldr	r2, [pc, #84]	@ (8014b04 <prvHeapInit+0xb4>)
 8014ab0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014ab2:	4b14      	ldr	r3, [pc, #80]	@ (8014b04 <prvHeapInit+0xb4>)
 8014ab4:	681b      	ldr	r3, [r3, #0]
 8014ab6:	2200      	movs	r2, #0
 8014ab8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014aba:	4b12      	ldr	r3, [pc, #72]	@ (8014b04 <prvHeapInit+0xb4>)
 8014abc:	681b      	ldr	r3, [r3, #0]
 8014abe:	2200      	movs	r2, #0
 8014ac0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014ac6:	683b      	ldr	r3, [r7, #0]
 8014ac8:	68fa      	ldr	r2, [r7, #12]
 8014aca:	1ad2      	subs	r2, r2, r3
 8014acc:	683b      	ldr	r3, [r7, #0]
 8014ace:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8014b04 <prvHeapInit+0xb4>)
 8014ad2:	681a      	ldr	r2, [r3, #0]
 8014ad4:	683b      	ldr	r3, [r7, #0]
 8014ad6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014ad8:	683b      	ldr	r3, [r7, #0]
 8014ada:	685b      	ldr	r3, [r3, #4]
 8014adc:	4a0a      	ldr	r2, [pc, #40]	@ (8014b08 <prvHeapInit+0xb8>)
 8014ade:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014ae0:	683b      	ldr	r3, [r7, #0]
 8014ae2:	685b      	ldr	r3, [r3, #4]
 8014ae4:	4a09      	ldr	r2, [pc, #36]	@ (8014b0c <prvHeapInit+0xbc>)
 8014ae6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014ae8:	4b09      	ldr	r3, [pc, #36]	@ (8014b10 <prvHeapInit+0xc0>)
 8014aea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8014aee:	601a      	str	r2, [r3, #0]
}
 8014af0:	bf00      	nop
 8014af2:	3714      	adds	r7, #20
 8014af4:	46bd      	mov	sp, r7
 8014af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014afa:	4770      	bx	lr
 8014afc:	2000312c 	.word	0x2000312c
 8014b00:	20006d2c 	.word	0x20006d2c
 8014b04:	20006d34 	.word	0x20006d34
 8014b08:	20006d3c 	.word	0x20006d3c
 8014b0c:	20006d38 	.word	0x20006d38
 8014b10:	20006d48 	.word	0x20006d48

08014b14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014b14:	b480      	push	{r7}
 8014b16:	b085      	sub	sp, #20
 8014b18:	af00      	add	r7, sp, #0
 8014b1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014b1c:	4b28      	ldr	r3, [pc, #160]	@ (8014bc0 <prvInsertBlockIntoFreeList+0xac>)
 8014b1e:	60fb      	str	r3, [r7, #12]
 8014b20:	e002      	b.n	8014b28 <prvInsertBlockIntoFreeList+0x14>
 8014b22:	68fb      	ldr	r3, [r7, #12]
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	60fb      	str	r3, [r7, #12]
 8014b28:	68fb      	ldr	r3, [r7, #12]
 8014b2a:	681b      	ldr	r3, [r3, #0]
 8014b2c:	687a      	ldr	r2, [r7, #4]
 8014b2e:	429a      	cmp	r2, r3
 8014b30:	d8f7      	bhi.n	8014b22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014b36:	68fb      	ldr	r3, [r7, #12]
 8014b38:	685b      	ldr	r3, [r3, #4]
 8014b3a:	68ba      	ldr	r2, [r7, #8]
 8014b3c:	4413      	add	r3, r2
 8014b3e:	687a      	ldr	r2, [r7, #4]
 8014b40:	429a      	cmp	r2, r3
 8014b42:	d108      	bne.n	8014b56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014b44:	68fb      	ldr	r3, [r7, #12]
 8014b46:	685a      	ldr	r2, [r3, #4]
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	685b      	ldr	r3, [r3, #4]
 8014b4c:	441a      	add	r2, r3
 8014b4e:	68fb      	ldr	r3, [r7, #12]
 8014b50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014b52:	68fb      	ldr	r3, [r7, #12]
 8014b54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	685b      	ldr	r3, [r3, #4]
 8014b5e:	68ba      	ldr	r2, [r7, #8]
 8014b60:	441a      	add	r2, r3
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	429a      	cmp	r2, r3
 8014b68:	d118      	bne.n	8014b9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	681a      	ldr	r2, [r3, #0]
 8014b6e:	4b15      	ldr	r3, [pc, #84]	@ (8014bc4 <prvInsertBlockIntoFreeList+0xb0>)
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	429a      	cmp	r2, r3
 8014b74:	d00d      	beq.n	8014b92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	685a      	ldr	r2, [r3, #4]
 8014b7a:	68fb      	ldr	r3, [r7, #12]
 8014b7c:	681b      	ldr	r3, [r3, #0]
 8014b7e:	685b      	ldr	r3, [r3, #4]
 8014b80:	441a      	add	r2, r3
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014b86:	68fb      	ldr	r3, [r7, #12]
 8014b88:	681b      	ldr	r3, [r3, #0]
 8014b8a:	681a      	ldr	r2, [r3, #0]
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	601a      	str	r2, [r3, #0]
 8014b90:	e008      	b.n	8014ba4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014b92:	4b0c      	ldr	r3, [pc, #48]	@ (8014bc4 <prvInsertBlockIntoFreeList+0xb0>)
 8014b94:	681a      	ldr	r2, [r3, #0]
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	601a      	str	r2, [r3, #0]
 8014b9a:	e003      	b.n	8014ba4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	681a      	ldr	r2, [r3, #0]
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014ba4:	68fa      	ldr	r2, [r7, #12]
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	429a      	cmp	r2, r3
 8014baa:	d002      	beq.n	8014bb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014bac:	68fb      	ldr	r3, [r7, #12]
 8014bae:	687a      	ldr	r2, [r7, #4]
 8014bb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014bb2:	bf00      	nop
 8014bb4:	3714      	adds	r7, #20
 8014bb6:	46bd      	mov	sp, r7
 8014bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bbc:	4770      	bx	lr
 8014bbe:	bf00      	nop
 8014bc0:	20006d2c 	.word	0x20006d2c
 8014bc4:	20006d34 	.word	0x20006d34

08014bc8 <__cvt>:
 8014bc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014bcc:	ec57 6b10 	vmov	r6, r7, d0
 8014bd0:	2f00      	cmp	r7, #0
 8014bd2:	460c      	mov	r4, r1
 8014bd4:	4619      	mov	r1, r3
 8014bd6:	463b      	mov	r3, r7
 8014bd8:	bfbb      	ittet	lt
 8014bda:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8014bde:	461f      	movlt	r7, r3
 8014be0:	2300      	movge	r3, #0
 8014be2:	232d      	movlt	r3, #45	@ 0x2d
 8014be4:	700b      	strb	r3, [r1, #0]
 8014be6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014be8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8014bec:	4691      	mov	r9, r2
 8014bee:	f023 0820 	bic.w	r8, r3, #32
 8014bf2:	bfbc      	itt	lt
 8014bf4:	4632      	movlt	r2, r6
 8014bf6:	4616      	movlt	r6, r2
 8014bf8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014bfc:	d005      	beq.n	8014c0a <__cvt+0x42>
 8014bfe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014c02:	d100      	bne.n	8014c06 <__cvt+0x3e>
 8014c04:	3401      	adds	r4, #1
 8014c06:	2102      	movs	r1, #2
 8014c08:	e000      	b.n	8014c0c <__cvt+0x44>
 8014c0a:	2103      	movs	r1, #3
 8014c0c:	ab03      	add	r3, sp, #12
 8014c0e:	9301      	str	r3, [sp, #4]
 8014c10:	ab02      	add	r3, sp, #8
 8014c12:	9300      	str	r3, [sp, #0]
 8014c14:	ec47 6b10 	vmov	d0, r6, r7
 8014c18:	4653      	mov	r3, sl
 8014c1a:	4622      	mov	r2, r4
 8014c1c:	f000 fea4 	bl	8015968 <_dtoa_r>
 8014c20:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014c24:	4605      	mov	r5, r0
 8014c26:	d119      	bne.n	8014c5c <__cvt+0x94>
 8014c28:	f019 0f01 	tst.w	r9, #1
 8014c2c:	d00e      	beq.n	8014c4c <__cvt+0x84>
 8014c2e:	eb00 0904 	add.w	r9, r0, r4
 8014c32:	2200      	movs	r2, #0
 8014c34:	2300      	movs	r3, #0
 8014c36:	4630      	mov	r0, r6
 8014c38:	4639      	mov	r1, r7
 8014c3a:	f7eb ff6d 	bl	8000b18 <__aeabi_dcmpeq>
 8014c3e:	b108      	cbz	r0, 8014c44 <__cvt+0x7c>
 8014c40:	f8cd 900c 	str.w	r9, [sp, #12]
 8014c44:	2230      	movs	r2, #48	@ 0x30
 8014c46:	9b03      	ldr	r3, [sp, #12]
 8014c48:	454b      	cmp	r3, r9
 8014c4a:	d31e      	bcc.n	8014c8a <__cvt+0xc2>
 8014c4c:	9b03      	ldr	r3, [sp, #12]
 8014c4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014c50:	1b5b      	subs	r3, r3, r5
 8014c52:	4628      	mov	r0, r5
 8014c54:	6013      	str	r3, [r2, #0]
 8014c56:	b004      	add	sp, #16
 8014c58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014c5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014c60:	eb00 0904 	add.w	r9, r0, r4
 8014c64:	d1e5      	bne.n	8014c32 <__cvt+0x6a>
 8014c66:	7803      	ldrb	r3, [r0, #0]
 8014c68:	2b30      	cmp	r3, #48	@ 0x30
 8014c6a:	d10a      	bne.n	8014c82 <__cvt+0xba>
 8014c6c:	2200      	movs	r2, #0
 8014c6e:	2300      	movs	r3, #0
 8014c70:	4630      	mov	r0, r6
 8014c72:	4639      	mov	r1, r7
 8014c74:	f7eb ff50 	bl	8000b18 <__aeabi_dcmpeq>
 8014c78:	b918      	cbnz	r0, 8014c82 <__cvt+0xba>
 8014c7a:	f1c4 0401 	rsb	r4, r4, #1
 8014c7e:	f8ca 4000 	str.w	r4, [sl]
 8014c82:	f8da 3000 	ldr.w	r3, [sl]
 8014c86:	4499      	add	r9, r3
 8014c88:	e7d3      	b.n	8014c32 <__cvt+0x6a>
 8014c8a:	1c59      	adds	r1, r3, #1
 8014c8c:	9103      	str	r1, [sp, #12]
 8014c8e:	701a      	strb	r2, [r3, #0]
 8014c90:	e7d9      	b.n	8014c46 <__cvt+0x7e>

08014c92 <__exponent>:
 8014c92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014c94:	2900      	cmp	r1, #0
 8014c96:	bfba      	itte	lt
 8014c98:	4249      	neglt	r1, r1
 8014c9a:	232d      	movlt	r3, #45	@ 0x2d
 8014c9c:	232b      	movge	r3, #43	@ 0x2b
 8014c9e:	2909      	cmp	r1, #9
 8014ca0:	7002      	strb	r2, [r0, #0]
 8014ca2:	7043      	strb	r3, [r0, #1]
 8014ca4:	dd29      	ble.n	8014cfa <__exponent+0x68>
 8014ca6:	f10d 0307 	add.w	r3, sp, #7
 8014caa:	461d      	mov	r5, r3
 8014cac:	270a      	movs	r7, #10
 8014cae:	461a      	mov	r2, r3
 8014cb0:	fbb1 f6f7 	udiv	r6, r1, r7
 8014cb4:	fb07 1416 	mls	r4, r7, r6, r1
 8014cb8:	3430      	adds	r4, #48	@ 0x30
 8014cba:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014cbe:	460c      	mov	r4, r1
 8014cc0:	2c63      	cmp	r4, #99	@ 0x63
 8014cc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8014cc6:	4631      	mov	r1, r6
 8014cc8:	dcf1      	bgt.n	8014cae <__exponent+0x1c>
 8014cca:	3130      	adds	r1, #48	@ 0x30
 8014ccc:	1e94      	subs	r4, r2, #2
 8014cce:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014cd2:	1c41      	adds	r1, r0, #1
 8014cd4:	4623      	mov	r3, r4
 8014cd6:	42ab      	cmp	r3, r5
 8014cd8:	d30a      	bcc.n	8014cf0 <__exponent+0x5e>
 8014cda:	f10d 0309 	add.w	r3, sp, #9
 8014cde:	1a9b      	subs	r3, r3, r2
 8014ce0:	42ac      	cmp	r4, r5
 8014ce2:	bf88      	it	hi
 8014ce4:	2300      	movhi	r3, #0
 8014ce6:	3302      	adds	r3, #2
 8014ce8:	4403      	add	r3, r0
 8014cea:	1a18      	subs	r0, r3, r0
 8014cec:	b003      	add	sp, #12
 8014cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014cf0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014cf4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014cf8:	e7ed      	b.n	8014cd6 <__exponent+0x44>
 8014cfa:	2330      	movs	r3, #48	@ 0x30
 8014cfc:	3130      	adds	r1, #48	@ 0x30
 8014cfe:	7083      	strb	r3, [r0, #2]
 8014d00:	70c1      	strb	r1, [r0, #3]
 8014d02:	1d03      	adds	r3, r0, #4
 8014d04:	e7f1      	b.n	8014cea <__exponent+0x58>
	...

08014d08 <_printf_float>:
 8014d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d0c:	b08d      	sub	sp, #52	@ 0x34
 8014d0e:	460c      	mov	r4, r1
 8014d10:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014d14:	4616      	mov	r6, r2
 8014d16:	461f      	mov	r7, r3
 8014d18:	4605      	mov	r5, r0
 8014d1a:	f000 fcb9 	bl	8015690 <_localeconv_r>
 8014d1e:	6803      	ldr	r3, [r0, #0]
 8014d20:	9304      	str	r3, [sp, #16]
 8014d22:	4618      	mov	r0, r3
 8014d24:	f7eb facc 	bl	80002c0 <strlen>
 8014d28:	2300      	movs	r3, #0
 8014d2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8014d2c:	f8d8 3000 	ldr.w	r3, [r8]
 8014d30:	9005      	str	r0, [sp, #20]
 8014d32:	3307      	adds	r3, #7
 8014d34:	f023 0307 	bic.w	r3, r3, #7
 8014d38:	f103 0208 	add.w	r2, r3, #8
 8014d3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014d40:	f8d4 b000 	ldr.w	fp, [r4]
 8014d44:	f8c8 2000 	str.w	r2, [r8]
 8014d48:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014d4c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014d50:	9307      	str	r3, [sp, #28]
 8014d52:	f8cd 8018 	str.w	r8, [sp, #24]
 8014d56:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8014d5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014d5e:	4b9c      	ldr	r3, [pc, #624]	@ (8014fd0 <_printf_float+0x2c8>)
 8014d60:	f04f 32ff 	mov.w	r2, #4294967295
 8014d64:	f7eb ff0a 	bl	8000b7c <__aeabi_dcmpun>
 8014d68:	bb70      	cbnz	r0, 8014dc8 <_printf_float+0xc0>
 8014d6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014d6e:	4b98      	ldr	r3, [pc, #608]	@ (8014fd0 <_printf_float+0x2c8>)
 8014d70:	f04f 32ff 	mov.w	r2, #4294967295
 8014d74:	f7eb fee4 	bl	8000b40 <__aeabi_dcmple>
 8014d78:	bb30      	cbnz	r0, 8014dc8 <_printf_float+0xc0>
 8014d7a:	2200      	movs	r2, #0
 8014d7c:	2300      	movs	r3, #0
 8014d7e:	4640      	mov	r0, r8
 8014d80:	4649      	mov	r1, r9
 8014d82:	f7eb fed3 	bl	8000b2c <__aeabi_dcmplt>
 8014d86:	b110      	cbz	r0, 8014d8e <_printf_float+0x86>
 8014d88:	232d      	movs	r3, #45	@ 0x2d
 8014d8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014d8e:	4a91      	ldr	r2, [pc, #580]	@ (8014fd4 <_printf_float+0x2cc>)
 8014d90:	4b91      	ldr	r3, [pc, #580]	@ (8014fd8 <_printf_float+0x2d0>)
 8014d92:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014d96:	bf8c      	ite	hi
 8014d98:	4690      	movhi	r8, r2
 8014d9a:	4698      	movls	r8, r3
 8014d9c:	2303      	movs	r3, #3
 8014d9e:	6123      	str	r3, [r4, #16]
 8014da0:	f02b 0304 	bic.w	r3, fp, #4
 8014da4:	6023      	str	r3, [r4, #0]
 8014da6:	f04f 0900 	mov.w	r9, #0
 8014daa:	9700      	str	r7, [sp, #0]
 8014dac:	4633      	mov	r3, r6
 8014dae:	aa0b      	add	r2, sp, #44	@ 0x2c
 8014db0:	4621      	mov	r1, r4
 8014db2:	4628      	mov	r0, r5
 8014db4:	f000 f9d2 	bl	801515c <_printf_common>
 8014db8:	3001      	adds	r0, #1
 8014dba:	f040 808d 	bne.w	8014ed8 <_printf_float+0x1d0>
 8014dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8014dc2:	b00d      	add	sp, #52	@ 0x34
 8014dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014dc8:	4642      	mov	r2, r8
 8014dca:	464b      	mov	r3, r9
 8014dcc:	4640      	mov	r0, r8
 8014dce:	4649      	mov	r1, r9
 8014dd0:	f7eb fed4 	bl	8000b7c <__aeabi_dcmpun>
 8014dd4:	b140      	cbz	r0, 8014de8 <_printf_float+0xe0>
 8014dd6:	464b      	mov	r3, r9
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	bfbc      	itt	lt
 8014ddc:	232d      	movlt	r3, #45	@ 0x2d
 8014dde:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014de2:	4a7e      	ldr	r2, [pc, #504]	@ (8014fdc <_printf_float+0x2d4>)
 8014de4:	4b7e      	ldr	r3, [pc, #504]	@ (8014fe0 <_printf_float+0x2d8>)
 8014de6:	e7d4      	b.n	8014d92 <_printf_float+0x8a>
 8014de8:	6863      	ldr	r3, [r4, #4]
 8014dea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8014dee:	9206      	str	r2, [sp, #24]
 8014df0:	1c5a      	adds	r2, r3, #1
 8014df2:	d13b      	bne.n	8014e6c <_printf_float+0x164>
 8014df4:	2306      	movs	r3, #6
 8014df6:	6063      	str	r3, [r4, #4]
 8014df8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8014dfc:	2300      	movs	r3, #0
 8014dfe:	6022      	str	r2, [r4, #0]
 8014e00:	9303      	str	r3, [sp, #12]
 8014e02:	ab0a      	add	r3, sp, #40	@ 0x28
 8014e04:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014e08:	ab09      	add	r3, sp, #36	@ 0x24
 8014e0a:	9300      	str	r3, [sp, #0]
 8014e0c:	6861      	ldr	r1, [r4, #4]
 8014e0e:	ec49 8b10 	vmov	d0, r8, r9
 8014e12:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014e16:	4628      	mov	r0, r5
 8014e18:	f7ff fed6 	bl	8014bc8 <__cvt>
 8014e1c:	9b06      	ldr	r3, [sp, #24]
 8014e1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014e20:	2b47      	cmp	r3, #71	@ 0x47
 8014e22:	4680      	mov	r8, r0
 8014e24:	d129      	bne.n	8014e7a <_printf_float+0x172>
 8014e26:	1cc8      	adds	r0, r1, #3
 8014e28:	db02      	blt.n	8014e30 <_printf_float+0x128>
 8014e2a:	6863      	ldr	r3, [r4, #4]
 8014e2c:	4299      	cmp	r1, r3
 8014e2e:	dd41      	ble.n	8014eb4 <_printf_float+0x1ac>
 8014e30:	f1aa 0a02 	sub.w	sl, sl, #2
 8014e34:	fa5f fa8a 	uxtb.w	sl, sl
 8014e38:	3901      	subs	r1, #1
 8014e3a:	4652      	mov	r2, sl
 8014e3c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014e40:	9109      	str	r1, [sp, #36]	@ 0x24
 8014e42:	f7ff ff26 	bl	8014c92 <__exponent>
 8014e46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014e48:	1813      	adds	r3, r2, r0
 8014e4a:	2a01      	cmp	r2, #1
 8014e4c:	4681      	mov	r9, r0
 8014e4e:	6123      	str	r3, [r4, #16]
 8014e50:	dc02      	bgt.n	8014e58 <_printf_float+0x150>
 8014e52:	6822      	ldr	r2, [r4, #0]
 8014e54:	07d2      	lsls	r2, r2, #31
 8014e56:	d501      	bpl.n	8014e5c <_printf_float+0x154>
 8014e58:	3301      	adds	r3, #1
 8014e5a:	6123      	str	r3, [r4, #16]
 8014e5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014e60:	2b00      	cmp	r3, #0
 8014e62:	d0a2      	beq.n	8014daa <_printf_float+0xa2>
 8014e64:	232d      	movs	r3, #45	@ 0x2d
 8014e66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014e6a:	e79e      	b.n	8014daa <_printf_float+0xa2>
 8014e6c:	9a06      	ldr	r2, [sp, #24]
 8014e6e:	2a47      	cmp	r2, #71	@ 0x47
 8014e70:	d1c2      	bne.n	8014df8 <_printf_float+0xf0>
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d1c0      	bne.n	8014df8 <_printf_float+0xf0>
 8014e76:	2301      	movs	r3, #1
 8014e78:	e7bd      	b.n	8014df6 <_printf_float+0xee>
 8014e7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014e7e:	d9db      	bls.n	8014e38 <_printf_float+0x130>
 8014e80:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8014e84:	d118      	bne.n	8014eb8 <_printf_float+0x1b0>
 8014e86:	2900      	cmp	r1, #0
 8014e88:	6863      	ldr	r3, [r4, #4]
 8014e8a:	dd0b      	ble.n	8014ea4 <_printf_float+0x19c>
 8014e8c:	6121      	str	r1, [r4, #16]
 8014e8e:	b913      	cbnz	r3, 8014e96 <_printf_float+0x18e>
 8014e90:	6822      	ldr	r2, [r4, #0]
 8014e92:	07d0      	lsls	r0, r2, #31
 8014e94:	d502      	bpl.n	8014e9c <_printf_float+0x194>
 8014e96:	3301      	adds	r3, #1
 8014e98:	440b      	add	r3, r1
 8014e9a:	6123      	str	r3, [r4, #16]
 8014e9c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8014e9e:	f04f 0900 	mov.w	r9, #0
 8014ea2:	e7db      	b.n	8014e5c <_printf_float+0x154>
 8014ea4:	b913      	cbnz	r3, 8014eac <_printf_float+0x1a4>
 8014ea6:	6822      	ldr	r2, [r4, #0]
 8014ea8:	07d2      	lsls	r2, r2, #31
 8014eaa:	d501      	bpl.n	8014eb0 <_printf_float+0x1a8>
 8014eac:	3302      	adds	r3, #2
 8014eae:	e7f4      	b.n	8014e9a <_printf_float+0x192>
 8014eb0:	2301      	movs	r3, #1
 8014eb2:	e7f2      	b.n	8014e9a <_printf_float+0x192>
 8014eb4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8014eb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014eba:	4299      	cmp	r1, r3
 8014ebc:	db05      	blt.n	8014eca <_printf_float+0x1c2>
 8014ebe:	6823      	ldr	r3, [r4, #0]
 8014ec0:	6121      	str	r1, [r4, #16]
 8014ec2:	07d8      	lsls	r0, r3, #31
 8014ec4:	d5ea      	bpl.n	8014e9c <_printf_float+0x194>
 8014ec6:	1c4b      	adds	r3, r1, #1
 8014ec8:	e7e7      	b.n	8014e9a <_printf_float+0x192>
 8014eca:	2900      	cmp	r1, #0
 8014ecc:	bfd4      	ite	le
 8014ece:	f1c1 0202 	rsble	r2, r1, #2
 8014ed2:	2201      	movgt	r2, #1
 8014ed4:	4413      	add	r3, r2
 8014ed6:	e7e0      	b.n	8014e9a <_printf_float+0x192>
 8014ed8:	6823      	ldr	r3, [r4, #0]
 8014eda:	055a      	lsls	r2, r3, #21
 8014edc:	d407      	bmi.n	8014eee <_printf_float+0x1e6>
 8014ede:	6923      	ldr	r3, [r4, #16]
 8014ee0:	4642      	mov	r2, r8
 8014ee2:	4631      	mov	r1, r6
 8014ee4:	4628      	mov	r0, r5
 8014ee6:	47b8      	blx	r7
 8014ee8:	3001      	adds	r0, #1
 8014eea:	d12b      	bne.n	8014f44 <_printf_float+0x23c>
 8014eec:	e767      	b.n	8014dbe <_printf_float+0xb6>
 8014eee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014ef2:	f240 80dd 	bls.w	80150b0 <_printf_float+0x3a8>
 8014ef6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014efa:	2200      	movs	r2, #0
 8014efc:	2300      	movs	r3, #0
 8014efe:	f7eb fe0b 	bl	8000b18 <__aeabi_dcmpeq>
 8014f02:	2800      	cmp	r0, #0
 8014f04:	d033      	beq.n	8014f6e <_printf_float+0x266>
 8014f06:	4a37      	ldr	r2, [pc, #220]	@ (8014fe4 <_printf_float+0x2dc>)
 8014f08:	2301      	movs	r3, #1
 8014f0a:	4631      	mov	r1, r6
 8014f0c:	4628      	mov	r0, r5
 8014f0e:	47b8      	blx	r7
 8014f10:	3001      	adds	r0, #1
 8014f12:	f43f af54 	beq.w	8014dbe <_printf_float+0xb6>
 8014f16:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8014f1a:	4543      	cmp	r3, r8
 8014f1c:	db02      	blt.n	8014f24 <_printf_float+0x21c>
 8014f1e:	6823      	ldr	r3, [r4, #0]
 8014f20:	07d8      	lsls	r0, r3, #31
 8014f22:	d50f      	bpl.n	8014f44 <_printf_float+0x23c>
 8014f24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f28:	4631      	mov	r1, r6
 8014f2a:	4628      	mov	r0, r5
 8014f2c:	47b8      	blx	r7
 8014f2e:	3001      	adds	r0, #1
 8014f30:	f43f af45 	beq.w	8014dbe <_printf_float+0xb6>
 8014f34:	f04f 0900 	mov.w	r9, #0
 8014f38:	f108 38ff 	add.w	r8, r8, #4294967295
 8014f3c:	f104 0a1a 	add.w	sl, r4, #26
 8014f40:	45c8      	cmp	r8, r9
 8014f42:	dc09      	bgt.n	8014f58 <_printf_float+0x250>
 8014f44:	6823      	ldr	r3, [r4, #0]
 8014f46:	079b      	lsls	r3, r3, #30
 8014f48:	f100 8103 	bmi.w	8015152 <_printf_float+0x44a>
 8014f4c:	68e0      	ldr	r0, [r4, #12]
 8014f4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014f50:	4298      	cmp	r0, r3
 8014f52:	bfb8      	it	lt
 8014f54:	4618      	movlt	r0, r3
 8014f56:	e734      	b.n	8014dc2 <_printf_float+0xba>
 8014f58:	2301      	movs	r3, #1
 8014f5a:	4652      	mov	r2, sl
 8014f5c:	4631      	mov	r1, r6
 8014f5e:	4628      	mov	r0, r5
 8014f60:	47b8      	blx	r7
 8014f62:	3001      	adds	r0, #1
 8014f64:	f43f af2b 	beq.w	8014dbe <_printf_float+0xb6>
 8014f68:	f109 0901 	add.w	r9, r9, #1
 8014f6c:	e7e8      	b.n	8014f40 <_printf_float+0x238>
 8014f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	dc39      	bgt.n	8014fe8 <_printf_float+0x2e0>
 8014f74:	4a1b      	ldr	r2, [pc, #108]	@ (8014fe4 <_printf_float+0x2dc>)
 8014f76:	2301      	movs	r3, #1
 8014f78:	4631      	mov	r1, r6
 8014f7a:	4628      	mov	r0, r5
 8014f7c:	47b8      	blx	r7
 8014f7e:	3001      	adds	r0, #1
 8014f80:	f43f af1d 	beq.w	8014dbe <_printf_float+0xb6>
 8014f84:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014f88:	ea59 0303 	orrs.w	r3, r9, r3
 8014f8c:	d102      	bne.n	8014f94 <_printf_float+0x28c>
 8014f8e:	6823      	ldr	r3, [r4, #0]
 8014f90:	07d9      	lsls	r1, r3, #31
 8014f92:	d5d7      	bpl.n	8014f44 <_printf_float+0x23c>
 8014f94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f98:	4631      	mov	r1, r6
 8014f9a:	4628      	mov	r0, r5
 8014f9c:	47b8      	blx	r7
 8014f9e:	3001      	adds	r0, #1
 8014fa0:	f43f af0d 	beq.w	8014dbe <_printf_float+0xb6>
 8014fa4:	f04f 0a00 	mov.w	sl, #0
 8014fa8:	f104 0b1a 	add.w	fp, r4, #26
 8014fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014fae:	425b      	negs	r3, r3
 8014fb0:	4553      	cmp	r3, sl
 8014fb2:	dc01      	bgt.n	8014fb8 <_printf_float+0x2b0>
 8014fb4:	464b      	mov	r3, r9
 8014fb6:	e793      	b.n	8014ee0 <_printf_float+0x1d8>
 8014fb8:	2301      	movs	r3, #1
 8014fba:	465a      	mov	r2, fp
 8014fbc:	4631      	mov	r1, r6
 8014fbe:	4628      	mov	r0, r5
 8014fc0:	47b8      	blx	r7
 8014fc2:	3001      	adds	r0, #1
 8014fc4:	f43f aefb 	beq.w	8014dbe <_printf_float+0xb6>
 8014fc8:	f10a 0a01 	add.w	sl, sl, #1
 8014fcc:	e7ee      	b.n	8014fac <_printf_float+0x2a4>
 8014fce:	bf00      	nop
 8014fd0:	7fefffff 	.word	0x7fefffff
 8014fd4:	080178d0 	.word	0x080178d0
 8014fd8:	080178cc 	.word	0x080178cc
 8014fdc:	080178d8 	.word	0x080178d8
 8014fe0:	080178d4 	.word	0x080178d4
 8014fe4:	080178dc 	.word	0x080178dc
 8014fe8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014fea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014fee:	4553      	cmp	r3, sl
 8014ff0:	bfa8      	it	ge
 8014ff2:	4653      	movge	r3, sl
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	4699      	mov	r9, r3
 8014ff8:	dc36      	bgt.n	8015068 <_printf_float+0x360>
 8014ffa:	f04f 0b00 	mov.w	fp, #0
 8014ffe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015002:	f104 021a 	add.w	r2, r4, #26
 8015006:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015008:	9306      	str	r3, [sp, #24]
 801500a:	eba3 0309 	sub.w	r3, r3, r9
 801500e:	455b      	cmp	r3, fp
 8015010:	dc31      	bgt.n	8015076 <_printf_float+0x36e>
 8015012:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015014:	459a      	cmp	sl, r3
 8015016:	dc3a      	bgt.n	801508e <_printf_float+0x386>
 8015018:	6823      	ldr	r3, [r4, #0]
 801501a:	07da      	lsls	r2, r3, #31
 801501c:	d437      	bmi.n	801508e <_printf_float+0x386>
 801501e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015020:	ebaa 0903 	sub.w	r9, sl, r3
 8015024:	9b06      	ldr	r3, [sp, #24]
 8015026:	ebaa 0303 	sub.w	r3, sl, r3
 801502a:	4599      	cmp	r9, r3
 801502c:	bfa8      	it	ge
 801502e:	4699      	movge	r9, r3
 8015030:	f1b9 0f00 	cmp.w	r9, #0
 8015034:	dc33      	bgt.n	801509e <_printf_float+0x396>
 8015036:	f04f 0800 	mov.w	r8, #0
 801503a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801503e:	f104 0b1a 	add.w	fp, r4, #26
 8015042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015044:	ebaa 0303 	sub.w	r3, sl, r3
 8015048:	eba3 0309 	sub.w	r3, r3, r9
 801504c:	4543      	cmp	r3, r8
 801504e:	f77f af79 	ble.w	8014f44 <_printf_float+0x23c>
 8015052:	2301      	movs	r3, #1
 8015054:	465a      	mov	r2, fp
 8015056:	4631      	mov	r1, r6
 8015058:	4628      	mov	r0, r5
 801505a:	47b8      	blx	r7
 801505c:	3001      	adds	r0, #1
 801505e:	f43f aeae 	beq.w	8014dbe <_printf_float+0xb6>
 8015062:	f108 0801 	add.w	r8, r8, #1
 8015066:	e7ec      	b.n	8015042 <_printf_float+0x33a>
 8015068:	4642      	mov	r2, r8
 801506a:	4631      	mov	r1, r6
 801506c:	4628      	mov	r0, r5
 801506e:	47b8      	blx	r7
 8015070:	3001      	adds	r0, #1
 8015072:	d1c2      	bne.n	8014ffa <_printf_float+0x2f2>
 8015074:	e6a3      	b.n	8014dbe <_printf_float+0xb6>
 8015076:	2301      	movs	r3, #1
 8015078:	4631      	mov	r1, r6
 801507a:	4628      	mov	r0, r5
 801507c:	9206      	str	r2, [sp, #24]
 801507e:	47b8      	blx	r7
 8015080:	3001      	adds	r0, #1
 8015082:	f43f ae9c 	beq.w	8014dbe <_printf_float+0xb6>
 8015086:	9a06      	ldr	r2, [sp, #24]
 8015088:	f10b 0b01 	add.w	fp, fp, #1
 801508c:	e7bb      	b.n	8015006 <_printf_float+0x2fe>
 801508e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015092:	4631      	mov	r1, r6
 8015094:	4628      	mov	r0, r5
 8015096:	47b8      	blx	r7
 8015098:	3001      	adds	r0, #1
 801509a:	d1c0      	bne.n	801501e <_printf_float+0x316>
 801509c:	e68f      	b.n	8014dbe <_printf_float+0xb6>
 801509e:	9a06      	ldr	r2, [sp, #24]
 80150a0:	464b      	mov	r3, r9
 80150a2:	4442      	add	r2, r8
 80150a4:	4631      	mov	r1, r6
 80150a6:	4628      	mov	r0, r5
 80150a8:	47b8      	blx	r7
 80150aa:	3001      	adds	r0, #1
 80150ac:	d1c3      	bne.n	8015036 <_printf_float+0x32e>
 80150ae:	e686      	b.n	8014dbe <_printf_float+0xb6>
 80150b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80150b4:	f1ba 0f01 	cmp.w	sl, #1
 80150b8:	dc01      	bgt.n	80150be <_printf_float+0x3b6>
 80150ba:	07db      	lsls	r3, r3, #31
 80150bc:	d536      	bpl.n	801512c <_printf_float+0x424>
 80150be:	2301      	movs	r3, #1
 80150c0:	4642      	mov	r2, r8
 80150c2:	4631      	mov	r1, r6
 80150c4:	4628      	mov	r0, r5
 80150c6:	47b8      	blx	r7
 80150c8:	3001      	adds	r0, #1
 80150ca:	f43f ae78 	beq.w	8014dbe <_printf_float+0xb6>
 80150ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80150d2:	4631      	mov	r1, r6
 80150d4:	4628      	mov	r0, r5
 80150d6:	47b8      	blx	r7
 80150d8:	3001      	adds	r0, #1
 80150da:	f43f ae70 	beq.w	8014dbe <_printf_float+0xb6>
 80150de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80150e2:	2200      	movs	r2, #0
 80150e4:	2300      	movs	r3, #0
 80150e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80150ea:	f7eb fd15 	bl	8000b18 <__aeabi_dcmpeq>
 80150ee:	b9c0      	cbnz	r0, 8015122 <_printf_float+0x41a>
 80150f0:	4653      	mov	r3, sl
 80150f2:	f108 0201 	add.w	r2, r8, #1
 80150f6:	4631      	mov	r1, r6
 80150f8:	4628      	mov	r0, r5
 80150fa:	47b8      	blx	r7
 80150fc:	3001      	adds	r0, #1
 80150fe:	d10c      	bne.n	801511a <_printf_float+0x412>
 8015100:	e65d      	b.n	8014dbe <_printf_float+0xb6>
 8015102:	2301      	movs	r3, #1
 8015104:	465a      	mov	r2, fp
 8015106:	4631      	mov	r1, r6
 8015108:	4628      	mov	r0, r5
 801510a:	47b8      	blx	r7
 801510c:	3001      	adds	r0, #1
 801510e:	f43f ae56 	beq.w	8014dbe <_printf_float+0xb6>
 8015112:	f108 0801 	add.w	r8, r8, #1
 8015116:	45d0      	cmp	r8, sl
 8015118:	dbf3      	blt.n	8015102 <_printf_float+0x3fa>
 801511a:	464b      	mov	r3, r9
 801511c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015120:	e6df      	b.n	8014ee2 <_printf_float+0x1da>
 8015122:	f04f 0800 	mov.w	r8, #0
 8015126:	f104 0b1a 	add.w	fp, r4, #26
 801512a:	e7f4      	b.n	8015116 <_printf_float+0x40e>
 801512c:	2301      	movs	r3, #1
 801512e:	4642      	mov	r2, r8
 8015130:	e7e1      	b.n	80150f6 <_printf_float+0x3ee>
 8015132:	2301      	movs	r3, #1
 8015134:	464a      	mov	r2, r9
 8015136:	4631      	mov	r1, r6
 8015138:	4628      	mov	r0, r5
 801513a:	47b8      	blx	r7
 801513c:	3001      	adds	r0, #1
 801513e:	f43f ae3e 	beq.w	8014dbe <_printf_float+0xb6>
 8015142:	f108 0801 	add.w	r8, r8, #1
 8015146:	68e3      	ldr	r3, [r4, #12]
 8015148:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801514a:	1a5b      	subs	r3, r3, r1
 801514c:	4543      	cmp	r3, r8
 801514e:	dcf0      	bgt.n	8015132 <_printf_float+0x42a>
 8015150:	e6fc      	b.n	8014f4c <_printf_float+0x244>
 8015152:	f04f 0800 	mov.w	r8, #0
 8015156:	f104 0919 	add.w	r9, r4, #25
 801515a:	e7f4      	b.n	8015146 <_printf_float+0x43e>

0801515c <_printf_common>:
 801515c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015160:	4616      	mov	r6, r2
 8015162:	4698      	mov	r8, r3
 8015164:	688a      	ldr	r2, [r1, #8]
 8015166:	690b      	ldr	r3, [r1, #16]
 8015168:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801516c:	4293      	cmp	r3, r2
 801516e:	bfb8      	it	lt
 8015170:	4613      	movlt	r3, r2
 8015172:	6033      	str	r3, [r6, #0]
 8015174:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015178:	4607      	mov	r7, r0
 801517a:	460c      	mov	r4, r1
 801517c:	b10a      	cbz	r2, 8015182 <_printf_common+0x26>
 801517e:	3301      	adds	r3, #1
 8015180:	6033      	str	r3, [r6, #0]
 8015182:	6823      	ldr	r3, [r4, #0]
 8015184:	0699      	lsls	r1, r3, #26
 8015186:	bf42      	ittt	mi
 8015188:	6833      	ldrmi	r3, [r6, #0]
 801518a:	3302      	addmi	r3, #2
 801518c:	6033      	strmi	r3, [r6, #0]
 801518e:	6825      	ldr	r5, [r4, #0]
 8015190:	f015 0506 	ands.w	r5, r5, #6
 8015194:	d106      	bne.n	80151a4 <_printf_common+0x48>
 8015196:	f104 0a19 	add.w	sl, r4, #25
 801519a:	68e3      	ldr	r3, [r4, #12]
 801519c:	6832      	ldr	r2, [r6, #0]
 801519e:	1a9b      	subs	r3, r3, r2
 80151a0:	42ab      	cmp	r3, r5
 80151a2:	dc26      	bgt.n	80151f2 <_printf_common+0x96>
 80151a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80151a8:	6822      	ldr	r2, [r4, #0]
 80151aa:	3b00      	subs	r3, #0
 80151ac:	bf18      	it	ne
 80151ae:	2301      	movne	r3, #1
 80151b0:	0692      	lsls	r2, r2, #26
 80151b2:	d42b      	bmi.n	801520c <_printf_common+0xb0>
 80151b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80151b8:	4641      	mov	r1, r8
 80151ba:	4638      	mov	r0, r7
 80151bc:	47c8      	blx	r9
 80151be:	3001      	adds	r0, #1
 80151c0:	d01e      	beq.n	8015200 <_printf_common+0xa4>
 80151c2:	6823      	ldr	r3, [r4, #0]
 80151c4:	6922      	ldr	r2, [r4, #16]
 80151c6:	f003 0306 	and.w	r3, r3, #6
 80151ca:	2b04      	cmp	r3, #4
 80151cc:	bf02      	ittt	eq
 80151ce:	68e5      	ldreq	r5, [r4, #12]
 80151d0:	6833      	ldreq	r3, [r6, #0]
 80151d2:	1aed      	subeq	r5, r5, r3
 80151d4:	68a3      	ldr	r3, [r4, #8]
 80151d6:	bf0c      	ite	eq
 80151d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80151dc:	2500      	movne	r5, #0
 80151de:	4293      	cmp	r3, r2
 80151e0:	bfc4      	itt	gt
 80151e2:	1a9b      	subgt	r3, r3, r2
 80151e4:	18ed      	addgt	r5, r5, r3
 80151e6:	2600      	movs	r6, #0
 80151e8:	341a      	adds	r4, #26
 80151ea:	42b5      	cmp	r5, r6
 80151ec:	d11a      	bne.n	8015224 <_printf_common+0xc8>
 80151ee:	2000      	movs	r0, #0
 80151f0:	e008      	b.n	8015204 <_printf_common+0xa8>
 80151f2:	2301      	movs	r3, #1
 80151f4:	4652      	mov	r2, sl
 80151f6:	4641      	mov	r1, r8
 80151f8:	4638      	mov	r0, r7
 80151fa:	47c8      	blx	r9
 80151fc:	3001      	adds	r0, #1
 80151fe:	d103      	bne.n	8015208 <_printf_common+0xac>
 8015200:	f04f 30ff 	mov.w	r0, #4294967295
 8015204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015208:	3501      	adds	r5, #1
 801520a:	e7c6      	b.n	801519a <_printf_common+0x3e>
 801520c:	18e1      	adds	r1, r4, r3
 801520e:	1c5a      	adds	r2, r3, #1
 8015210:	2030      	movs	r0, #48	@ 0x30
 8015212:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015216:	4422      	add	r2, r4
 8015218:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801521c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015220:	3302      	adds	r3, #2
 8015222:	e7c7      	b.n	80151b4 <_printf_common+0x58>
 8015224:	2301      	movs	r3, #1
 8015226:	4622      	mov	r2, r4
 8015228:	4641      	mov	r1, r8
 801522a:	4638      	mov	r0, r7
 801522c:	47c8      	blx	r9
 801522e:	3001      	adds	r0, #1
 8015230:	d0e6      	beq.n	8015200 <_printf_common+0xa4>
 8015232:	3601      	adds	r6, #1
 8015234:	e7d9      	b.n	80151ea <_printf_common+0x8e>
	...

08015238 <_printf_i>:
 8015238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801523c:	7e0f      	ldrb	r7, [r1, #24]
 801523e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015240:	2f78      	cmp	r7, #120	@ 0x78
 8015242:	4691      	mov	r9, r2
 8015244:	4680      	mov	r8, r0
 8015246:	460c      	mov	r4, r1
 8015248:	469a      	mov	sl, r3
 801524a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801524e:	d807      	bhi.n	8015260 <_printf_i+0x28>
 8015250:	2f62      	cmp	r7, #98	@ 0x62
 8015252:	d80a      	bhi.n	801526a <_printf_i+0x32>
 8015254:	2f00      	cmp	r7, #0
 8015256:	f000 80d1 	beq.w	80153fc <_printf_i+0x1c4>
 801525a:	2f58      	cmp	r7, #88	@ 0x58
 801525c:	f000 80b8 	beq.w	80153d0 <_printf_i+0x198>
 8015260:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015264:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015268:	e03a      	b.n	80152e0 <_printf_i+0xa8>
 801526a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801526e:	2b15      	cmp	r3, #21
 8015270:	d8f6      	bhi.n	8015260 <_printf_i+0x28>
 8015272:	a101      	add	r1, pc, #4	@ (adr r1, 8015278 <_printf_i+0x40>)
 8015274:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015278:	080152d1 	.word	0x080152d1
 801527c:	080152e5 	.word	0x080152e5
 8015280:	08015261 	.word	0x08015261
 8015284:	08015261 	.word	0x08015261
 8015288:	08015261 	.word	0x08015261
 801528c:	08015261 	.word	0x08015261
 8015290:	080152e5 	.word	0x080152e5
 8015294:	08015261 	.word	0x08015261
 8015298:	08015261 	.word	0x08015261
 801529c:	08015261 	.word	0x08015261
 80152a0:	08015261 	.word	0x08015261
 80152a4:	080153e3 	.word	0x080153e3
 80152a8:	0801530f 	.word	0x0801530f
 80152ac:	0801539d 	.word	0x0801539d
 80152b0:	08015261 	.word	0x08015261
 80152b4:	08015261 	.word	0x08015261
 80152b8:	08015405 	.word	0x08015405
 80152bc:	08015261 	.word	0x08015261
 80152c0:	0801530f 	.word	0x0801530f
 80152c4:	08015261 	.word	0x08015261
 80152c8:	08015261 	.word	0x08015261
 80152cc:	080153a5 	.word	0x080153a5
 80152d0:	6833      	ldr	r3, [r6, #0]
 80152d2:	1d1a      	adds	r2, r3, #4
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	6032      	str	r2, [r6, #0]
 80152d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80152dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80152e0:	2301      	movs	r3, #1
 80152e2:	e09c      	b.n	801541e <_printf_i+0x1e6>
 80152e4:	6833      	ldr	r3, [r6, #0]
 80152e6:	6820      	ldr	r0, [r4, #0]
 80152e8:	1d19      	adds	r1, r3, #4
 80152ea:	6031      	str	r1, [r6, #0]
 80152ec:	0606      	lsls	r6, r0, #24
 80152ee:	d501      	bpl.n	80152f4 <_printf_i+0xbc>
 80152f0:	681d      	ldr	r5, [r3, #0]
 80152f2:	e003      	b.n	80152fc <_printf_i+0xc4>
 80152f4:	0645      	lsls	r5, r0, #25
 80152f6:	d5fb      	bpl.n	80152f0 <_printf_i+0xb8>
 80152f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80152fc:	2d00      	cmp	r5, #0
 80152fe:	da03      	bge.n	8015308 <_printf_i+0xd0>
 8015300:	232d      	movs	r3, #45	@ 0x2d
 8015302:	426d      	negs	r5, r5
 8015304:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015308:	4858      	ldr	r0, [pc, #352]	@ (801546c <_printf_i+0x234>)
 801530a:	230a      	movs	r3, #10
 801530c:	e011      	b.n	8015332 <_printf_i+0xfa>
 801530e:	6821      	ldr	r1, [r4, #0]
 8015310:	6833      	ldr	r3, [r6, #0]
 8015312:	0608      	lsls	r0, r1, #24
 8015314:	f853 5b04 	ldr.w	r5, [r3], #4
 8015318:	d402      	bmi.n	8015320 <_printf_i+0xe8>
 801531a:	0649      	lsls	r1, r1, #25
 801531c:	bf48      	it	mi
 801531e:	b2ad      	uxthmi	r5, r5
 8015320:	2f6f      	cmp	r7, #111	@ 0x6f
 8015322:	4852      	ldr	r0, [pc, #328]	@ (801546c <_printf_i+0x234>)
 8015324:	6033      	str	r3, [r6, #0]
 8015326:	bf14      	ite	ne
 8015328:	230a      	movne	r3, #10
 801532a:	2308      	moveq	r3, #8
 801532c:	2100      	movs	r1, #0
 801532e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015332:	6866      	ldr	r6, [r4, #4]
 8015334:	60a6      	str	r6, [r4, #8]
 8015336:	2e00      	cmp	r6, #0
 8015338:	db05      	blt.n	8015346 <_printf_i+0x10e>
 801533a:	6821      	ldr	r1, [r4, #0]
 801533c:	432e      	orrs	r6, r5
 801533e:	f021 0104 	bic.w	r1, r1, #4
 8015342:	6021      	str	r1, [r4, #0]
 8015344:	d04b      	beq.n	80153de <_printf_i+0x1a6>
 8015346:	4616      	mov	r6, r2
 8015348:	fbb5 f1f3 	udiv	r1, r5, r3
 801534c:	fb03 5711 	mls	r7, r3, r1, r5
 8015350:	5dc7      	ldrb	r7, [r0, r7]
 8015352:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015356:	462f      	mov	r7, r5
 8015358:	42bb      	cmp	r3, r7
 801535a:	460d      	mov	r5, r1
 801535c:	d9f4      	bls.n	8015348 <_printf_i+0x110>
 801535e:	2b08      	cmp	r3, #8
 8015360:	d10b      	bne.n	801537a <_printf_i+0x142>
 8015362:	6823      	ldr	r3, [r4, #0]
 8015364:	07df      	lsls	r7, r3, #31
 8015366:	d508      	bpl.n	801537a <_printf_i+0x142>
 8015368:	6923      	ldr	r3, [r4, #16]
 801536a:	6861      	ldr	r1, [r4, #4]
 801536c:	4299      	cmp	r1, r3
 801536e:	bfde      	ittt	le
 8015370:	2330      	movle	r3, #48	@ 0x30
 8015372:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015376:	f106 36ff 	addle.w	r6, r6, #4294967295
 801537a:	1b92      	subs	r2, r2, r6
 801537c:	6122      	str	r2, [r4, #16]
 801537e:	f8cd a000 	str.w	sl, [sp]
 8015382:	464b      	mov	r3, r9
 8015384:	aa03      	add	r2, sp, #12
 8015386:	4621      	mov	r1, r4
 8015388:	4640      	mov	r0, r8
 801538a:	f7ff fee7 	bl	801515c <_printf_common>
 801538e:	3001      	adds	r0, #1
 8015390:	d14a      	bne.n	8015428 <_printf_i+0x1f0>
 8015392:	f04f 30ff 	mov.w	r0, #4294967295
 8015396:	b004      	add	sp, #16
 8015398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801539c:	6823      	ldr	r3, [r4, #0]
 801539e:	f043 0320 	orr.w	r3, r3, #32
 80153a2:	6023      	str	r3, [r4, #0]
 80153a4:	4832      	ldr	r0, [pc, #200]	@ (8015470 <_printf_i+0x238>)
 80153a6:	2778      	movs	r7, #120	@ 0x78
 80153a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80153ac:	6823      	ldr	r3, [r4, #0]
 80153ae:	6831      	ldr	r1, [r6, #0]
 80153b0:	061f      	lsls	r7, r3, #24
 80153b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80153b6:	d402      	bmi.n	80153be <_printf_i+0x186>
 80153b8:	065f      	lsls	r7, r3, #25
 80153ba:	bf48      	it	mi
 80153bc:	b2ad      	uxthmi	r5, r5
 80153be:	6031      	str	r1, [r6, #0]
 80153c0:	07d9      	lsls	r1, r3, #31
 80153c2:	bf44      	itt	mi
 80153c4:	f043 0320 	orrmi.w	r3, r3, #32
 80153c8:	6023      	strmi	r3, [r4, #0]
 80153ca:	b11d      	cbz	r5, 80153d4 <_printf_i+0x19c>
 80153cc:	2310      	movs	r3, #16
 80153ce:	e7ad      	b.n	801532c <_printf_i+0xf4>
 80153d0:	4826      	ldr	r0, [pc, #152]	@ (801546c <_printf_i+0x234>)
 80153d2:	e7e9      	b.n	80153a8 <_printf_i+0x170>
 80153d4:	6823      	ldr	r3, [r4, #0]
 80153d6:	f023 0320 	bic.w	r3, r3, #32
 80153da:	6023      	str	r3, [r4, #0]
 80153dc:	e7f6      	b.n	80153cc <_printf_i+0x194>
 80153de:	4616      	mov	r6, r2
 80153e0:	e7bd      	b.n	801535e <_printf_i+0x126>
 80153e2:	6833      	ldr	r3, [r6, #0]
 80153e4:	6825      	ldr	r5, [r4, #0]
 80153e6:	6961      	ldr	r1, [r4, #20]
 80153e8:	1d18      	adds	r0, r3, #4
 80153ea:	6030      	str	r0, [r6, #0]
 80153ec:	062e      	lsls	r6, r5, #24
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	d501      	bpl.n	80153f6 <_printf_i+0x1be>
 80153f2:	6019      	str	r1, [r3, #0]
 80153f4:	e002      	b.n	80153fc <_printf_i+0x1c4>
 80153f6:	0668      	lsls	r0, r5, #25
 80153f8:	d5fb      	bpl.n	80153f2 <_printf_i+0x1ba>
 80153fa:	8019      	strh	r1, [r3, #0]
 80153fc:	2300      	movs	r3, #0
 80153fe:	6123      	str	r3, [r4, #16]
 8015400:	4616      	mov	r6, r2
 8015402:	e7bc      	b.n	801537e <_printf_i+0x146>
 8015404:	6833      	ldr	r3, [r6, #0]
 8015406:	1d1a      	adds	r2, r3, #4
 8015408:	6032      	str	r2, [r6, #0]
 801540a:	681e      	ldr	r6, [r3, #0]
 801540c:	6862      	ldr	r2, [r4, #4]
 801540e:	2100      	movs	r1, #0
 8015410:	4630      	mov	r0, r6
 8015412:	f7ea ff05 	bl	8000220 <memchr>
 8015416:	b108      	cbz	r0, 801541c <_printf_i+0x1e4>
 8015418:	1b80      	subs	r0, r0, r6
 801541a:	6060      	str	r0, [r4, #4]
 801541c:	6863      	ldr	r3, [r4, #4]
 801541e:	6123      	str	r3, [r4, #16]
 8015420:	2300      	movs	r3, #0
 8015422:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015426:	e7aa      	b.n	801537e <_printf_i+0x146>
 8015428:	6923      	ldr	r3, [r4, #16]
 801542a:	4632      	mov	r2, r6
 801542c:	4649      	mov	r1, r9
 801542e:	4640      	mov	r0, r8
 8015430:	47d0      	blx	sl
 8015432:	3001      	adds	r0, #1
 8015434:	d0ad      	beq.n	8015392 <_printf_i+0x15a>
 8015436:	6823      	ldr	r3, [r4, #0]
 8015438:	079b      	lsls	r3, r3, #30
 801543a:	d413      	bmi.n	8015464 <_printf_i+0x22c>
 801543c:	68e0      	ldr	r0, [r4, #12]
 801543e:	9b03      	ldr	r3, [sp, #12]
 8015440:	4298      	cmp	r0, r3
 8015442:	bfb8      	it	lt
 8015444:	4618      	movlt	r0, r3
 8015446:	e7a6      	b.n	8015396 <_printf_i+0x15e>
 8015448:	2301      	movs	r3, #1
 801544a:	4632      	mov	r2, r6
 801544c:	4649      	mov	r1, r9
 801544e:	4640      	mov	r0, r8
 8015450:	47d0      	blx	sl
 8015452:	3001      	adds	r0, #1
 8015454:	d09d      	beq.n	8015392 <_printf_i+0x15a>
 8015456:	3501      	adds	r5, #1
 8015458:	68e3      	ldr	r3, [r4, #12]
 801545a:	9903      	ldr	r1, [sp, #12]
 801545c:	1a5b      	subs	r3, r3, r1
 801545e:	42ab      	cmp	r3, r5
 8015460:	dcf2      	bgt.n	8015448 <_printf_i+0x210>
 8015462:	e7eb      	b.n	801543c <_printf_i+0x204>
 8015464:	2500      	movs	r5, #0
 8015466:	f104 0619 	add.w	r6, r4, #25
 801546a:	e7f5      	b.n	8015458 <_printf_i+0x220>
 801546c:	080178de 	.word	0x080178de
 8015470:	080178ef 	.word	0x080178ef

08015474 <std>:
 8015474:	2300      	movs	r3, #0
 8015476:	b510      	push	{r4, lr}
 8015478:	4604      	mov	r4, r0
 801547a:	e9c0 3300 	strd	r3, r3, [r0]
 801547e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015482:	6083      	str	r3, [r0, #8]
 8015484:	8181      	strh	r1, [r0, #12]
 8015486:	6643      	str	r3, [r0, #100]	@ 0x64
 8015488:	81c2      	strh	r2, [r0, #14]
 801548a:	6183      	str	r3, [r0, #24]
 801548c:	4619      	mov	r1, r3
 801548e:	2208      	movs	r2, #8
 8015490:	305c      	adds	r0, #92	@ 0x5c
 8015492:	f000 f8f4 	bl	801567e <memset>
 8015496:	4b0d      	ldr	r3, [pc, #52]	@ (80154cc <std+0x58>)
 8015498:	6263      	str	r3, [r4, #36]	@ 0x24
 801549a:	4b0d      	ldr	r3, [pc, #52]	@ (80154d0 <std+0x5c>)
 801549c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801549e:	4b0d      	ldr	r3, [pc, #52]	@ (80154d4 <std+0x60>)
 80154a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80154a2:	4b0d      	ldr	r3, [pc, #52]	@ (80154d8 <std+0x64>)
 80154a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80154a6:	4b0d      	ldr	r3, [pc, #52]	@ (80154dc <std+0x68>)
 80154a8:	6224      	str	r4, [r4, #32]
 80154aa:	429c      	cmp	r4, r3
 80154ac:	d006      	beq.n	80154bc <std+0x48>
 80154ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80154b2:	4294      	cmp	r4, r2
 80154b4:	d002      	beq.n	80154bc <std+0x48>
 80154b6:	33d0      	adds	r3, #208	@ 0xd0
 80154b8:	429c      	cmp	r4, r3
 80154ba:	d105      	bne.n	80154c8 <std+0x54>
 80154bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80154c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80154c4:	f000 b9b6 	b.w	8015834 <__retarget_lock_init_recursive>
 80154c8:	bd10      	pop	{r4, pc}
 80154ca:	bf00      	nop
 80154cc:	080155f9 	.word	0x080155f9
 80154d0:	0801561b 	.word	0x0801561b
 80154d4:	08015653 	.word	0x08015653
 80154d8:	08015677 	.word	0x08015677
 80154dc:	20006d4c 	.word	0x20006d4c

080154e0 <stdio_exit_handler>:
 80154e0:	4a02      	ldr	r2, [pc, #8]	@ (80154ec <stdio_exit_handler+0xc>)
 80154e2:	4903      	ldr	r1, [pc, #12]	@ (80154f0 <stdio_exit_handler+0x10>)
 80154e4:	4803      	ldr	r0, [pc, #12]	@ (80154f4 <stdio_exit_handler+0x14>)
 80154e6:	f000 b869 	b.w	80155bc <_fwalk_sglue>
 80154ea:	bf00      	nop
 80154ec:	20000060 	.word	0x20000060
 80154f0:	08016f05 	.word	0x08016f05
 80154f4:	20000070 	.word	0x20000070

080154f8 <cleanup_stdio>:
 80154f8:	6841      	ldr	r1, [r0, #4]
 80154fa:	4b0c      	ldr	r3, [pc, #48]	@ (801552c <cleanup_stdio+0x34>)
 80154fc:	4299      	cmp	r1, r3
 80154fe:	b510      	push	{r4, lr}
 8015500:	4604      	mov	r4, r0
 8015502:	d001      	beq.n	8015508 <cleanup_stdio+0x10>
 8015504:	f001 fcfe 	bl	8016f04 <_fflush_r>
 8015508:	68a1      	ldr	r1, [r4, #8]
 801550a:	4b09      	ldr	r3, [pc, #36]	@ (8015530 <cleanup_stdio+0x38>)
 801550c:	4299      	cmp	r1, r3
 801550e:	d002      	beq.n	8015516 <cleanup_stdio+0x1e>
 8015510:	4620      	mov	r0, r4
 8015512:	f001 fcf7 	bl	8016f04 <_fflush_r>
 8015516:	68e1      	ldr	r1, [r4, #12]
 8015518:	4b06      	ldr	r3, [pc, #24]	@ (8015534 <cleanup_stdio+0x3c>)
 801551a:	4299      	cmp	r1, r3
 801551c:	d004      	beq.n	8015528 <cleanup_stdio+0x30>
 801551e:	4620      	mov	r0, r4
 8015520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015524:	f001 bcee 	b.w	8016f04 <_fflush_r>
 8015528:	bd10      	pop	{r4, pc}
 801552a:	bf00      	nop
 801552c:	20006d4c 	.word	0x20006d4c
 8015530:	20006db4 	.word	0x20006db4
 8015534:	20006e1c 	.word	0x20006e1c

08015538 <global_stdio_init.part.0>:
 8015538:	b510      	push	{r4, lr}
 801553a:	4b0b      	ldr	r3, [pc, #44]	@ (8015568 <global_stdio_init.part.0+0x30>)
 801553c:	4c0b      	ldr	r4, [pc, #44]	@ (801556c <global_stdio_init.part.0+0x34>)
 801553e:	4a0c      	ldr	r2, [pc, #48]	@ (8015570 <global_stdio_init.part.0+0x38>)
 8015540:	601a      	str	r2, [r3, #0]
 8015542:	4620      	mov	r0, r4
 8015544:	2200      	movs	r2, #0
 8015546:	2104      	movs	r1, #4
 8015548:	f7ff ff94 	bl	8015474 <std>
 801554c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015550:	2201      	movs	r2, #1
 8015552:	2109      	movs	r1, #9
 8015554:	f7ff ff8e 	bl	8015474 <std>
 8015558:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801555c:	2202      	movs	r2, #2
 801555e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015562:	2112      	movs	r1, #18
 8015564:	f7ff bf86 	b.w	8015474 <std>
 8015568:	20006e84 	.word	0x20006e84
 801556c:	20006d4c 	.word	0x20006d4c
 8015570:	080154e1 	.word	0x080154e1

08015574 <__sfp_lock_acquire>:
 8015574:	4801      	ldr	r0, [pc, #4]	@ (801557c <__sfp_lock_acquire+0x8>)
 8015576:	f000 b95e 	b.w	8015836 <__retarget_lock_acquire_recursive>
 801557a:	bf00      	nop
 801557c:	20006e8d 	.word	0x20006e8d

08015580 <__sfp_lock_release>:
 8015580:	4801      	ldr	r0, [pc, #4]	@ (8015588 <__sfp_lock_release+0x8>)
 8015582:	f000 b959 	b.w	8015838 <__retarget_lock_release_recursive>
 8015586:	bf00      	nop
 8015588:	20006e8d 	.word	0x20006e8d

0801558c <__sinit>:
 801558c:	b510      	push	{r4, lr}
 801558e:	4604      	mov	r4, r0
 8015590:	f7ff fff0 	bl	8015574 <__sfp_lock_acquire>
 8015594:	6a23      	ldr	r3, [r4, #32]
 8015596:	b11b      	cbz	r3, 80155a0 <__sinit+0x14>
 8015598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801559c:	f7ff bff0 	b.w	8015580 <__sfp_lock_release>
 80155a0:	4b04      	ldr	r3, [pc, #16]	@ (80155b4 <__sinit+0x28>)
 80155a2:	6223      	str	r3, [r4, #32]
 80155a4:	4b04      	ldr	r3, [pc, #16]	@ (80155b8 <__sinit+0x2c>)
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	d1f5      	bne.n	8015598 <__sinit+0xc>
 80155ac:	f7ff ffc4 	bl	8015538 <global_stdio_init.part.0>
 80155b0:	e7f2      	b.n	8015598 <__sinit+0xc>
 80155b2:	bf00      	nop
 80155b4:	080154f9 	.word	0x080154f9
 80155b8:	20006e84 	.word	0x20006e84

080155bc <_fwalk_sglue>:
 80155bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80155c0:	4607      	mov	r7, r0
 80155c2:	4688      	mov	r8, r1
 80155c4:	4614      	mov	r4, r2
 80155c6:	2600      	movs	r6, #0
 80155c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80155cc:	f1b9 0901 	subs.w	r9, r9, #1
 80155d0:	d505      	bpl.n	80155de <_fwalk_sglue+0x22>
 80155d2:	6824      	ldr	r4, [r4, #0]
 80155d4:	2c00      	cmp	r4, #0
 80155d6:	d1f7      	bne.n	80155c8 <_fwalk_sglue+0xc>
 80155d8:	4630      	mov	r0, r6
 80155da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80155de:	89ab      	ldrh	r3, [r5, #12]
 80155e0:	2b01      	cmp	r3, #1
 80155e2:	d907      	bls.n	80155f4 <_fwalk_sglue+0x38>
 80155e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80155e8:	3301      	adds	r3, #1
 80155ea:	d003      	beq.n	80155f4 <_fwalk_sglue+0x38>
 80155ec:	4629      	mov	r1, r5
 80155ee:	4638      	mov	r0, r7
 80155f0:	47c0      	blx	r8
 80155f2:	4306      	orrs	r6, r0
 80155f4:	3568      	adds	r5, #104	@ 0x68
 80155f6:	e7e9      	b.n	80155cc <_fwalk_sglue+0x10>

080155f8 <__sread>:
 80155f8:	b510      	push	{r4, lr}
 80155fa:	460c      	mov	r4, r1
 80155fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015600:	f000 f8ca 	bl	8015798 <_read_r>
 8015604:	2800      	cmp	r0, #0
 8015606:	bfab      	itete	ge
 8015608:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801560a:	89a3      	ldrhlt	r3, [r4, #12]
 801560c:	181b      	addge	r3, r3, r0
 801560e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015612:	bfac      	ite	ge
 8015614:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015616:	81a3      	strhlt	r3, [r4, #12]
 8015618:	bd10      	pop	{r4, pc}

0801561a <__swrite>:
 801561a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801561e:	461f      	mov	r7, r3
 8015620:	898b      	ldrh	r3, [r1, #12]
 8015622:	05db      	lsls	r3, r3, #23
 8015624:	4605      	mov	r5, r0
 8015626:	460c      	mov	r4, r1
 8015628:	4616      	mov	r6, r2
 801562a:	d505      	bpl.n	8015638 <__swrite+0x1e>
 801562c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015630:	2302      	movs	r3, #2
 8015632:	2200      	movs	r2, #0
 8015634:	f000 f89e 	bl	8015774 <_lseek_r>
 8015638:	89a3      	ldrh	r3, [r4, #12]
 801563a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801563e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015642:	81a3      	strh	r3, [r4, #12]
 8015644:	4632      	mov	r2, r6
 8015646:	463b      	mov	r3, r7
 8015648:	4628      	mov	r0, r5
 801564a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801564e:	f000 b8b5 	b.w	80157bc <_write_r>

08015652 <__sseek>:
 8015652:	b510      	push	{r4, lr}
 8015654:	460c      	mov	r4, r1
 8015656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801565a:	f000 f88b 	bl	8015774 <_lseek_r>
 801565e:	1c43      	adds	r3, r0, #1
 8015660:	89a3      	ldrh	r3, [r4, #12]
 8015662:	bf15      	itete	ne
 8015664:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015666:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801566a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801566e:	81a3      	strheq	r3, [r4, #12]
 8015670:	bf18      	it	ne
 8015672:	81a3      	strhne	r3, [r4, #12]
 8015674:	bd10      	pop	{r4, pc}

08015676 <__sclose>:
 8015676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801567a:	f000 b80d 	b.w	8015698 <_close_r>

0801567e <memset>:
 801567e:	4402      	add	r2, r0
 8015680:	4603      	mov	r3, r0
 8015682:	4293      	cmp	r3, r2
 8015684:	d100      	bne.n	8015688 <memset+0xa>
 8015686:	4770      	bx	lr
 8015688:	f803 1b01 	strb.w	r1, [r3], #1
 801568c:	e7f9      	b.n	8015682 <memset+0x4>
	...

08015690 <_localeconv_r>:
 8015690:	4800      	ldr	r0, [pc, #0]	@ (8015694 <_localeconv_r+0x4>)
 8015692:	4770      	bx	lr
 8015694:	200001ac 	.word	0x200001ac

08015698 <_close_r>:
 8015698:	b538      	push	{r3, r4, r5, lr}
 801569a:	4d06      	ldr	r5, [pc, #24]	@ (80156b4 <_close_r+0x1c>)
 801569c:	2300      	movs	r3, #0
 801569e:	4604      	mov	r4, r0
 80156a0:	4608      	mov	r0, r1
 80156a2:	602b      	str	r3, [r5, #0]
 80156a4:	f7f3 f8ce 	bl	8008844 <_close>
 80156a8:	1c43      	adds	r3, r0, #1
 80156aa:	d102      	bne.n	80156b2 <_close_r+0x1a>
 80156ac:	682b      	ldr	r3, [r5, #0]
 80156ae:	b103      	cbz	r3, 80156b2 <_close_r+0x1a>
 80156b0:	6023      	str	r3, [r4, #0]
 80156b2:	bd38      	pop	{r3, r4, r5, pc}
 80156b4:	20006e88 	.word	0x20006e88

080156b8 <_reclaim_reent>:
 80156b8:	4b2d      	ldr	r3, [pc, #180]	@ (8015770 <_reclaim_reent+0xb8>)
 80156ba:	681b      	ldr	r3, [r3, #0]
 80156bc:	4283      	cmp	r3, r0
 80156be:	b570      	push	{r4, r5, r6, lr}
 80156c0:	4604      	mov	r4, r0
 80156c2:	d053      	beq.n	801576c <_reclaim_reent+0xb4>
 80156c4:	69c3      	ldr	r3, [r0, #28]
 80156c6:	b31b      	cbz	r3, 8015710 <_reclaim_reent+0x58>
 80156c8:	68db      	ldr	r3, [r3, #12]
 80156ca:	b163      	cbz	r3, 80156e6 <_reclaim_reent+0x2e>
 80156cc:	2500      	movs	r5, #0
 80156ce:	69e3      	ldr	r3, [r4, #28]
 80156d0:	68db      	ldr	r3, [r3, #12]
 80156d2:	5959      	ldr	r1, [r3, r5]
 80156d4:	b9b1      	cbnz	r1, 8015704 <_reclaim_reent+0x4c>
 80156d6:	3504      	adds	r5, #4
 80156d8:	2d80      	cmp	r5, #128	@ 0x80
 80156da:	d1f8      	bne.n	80156ce <_reclaim_reent+0x16>
 80156dc:	69e3      	ldr	r3, [r4, #28]
 80156de:	4620      	mov	r0, r4
 80156e0:	68d9      	ldr	r1, [r3, #12]
 80156e2:	f000 ff11 	bl	8016508 <_free_r>
 80156e6:	69e3      	ldr	r3, [r4, #28]
 80156e8:	6819      	ldr	r1, [r3, #0]
 80156ea:	b111      	cbz	r1, 80156f2 <_reclaim_reent+0x3a>
 80156ec:	4620      	mov	r0, r4
 80156ee:	f000 ff0b 	bl	8016508 <_free_r>
 80156f2:	69e3      	ldr	r3, [r4, #28]
 80156f4:	689d      	ldr	r5, [r3, #8]
 80156f6:	b15d      	cbz	r5, 8015710 <_reclaim_reent+0x58>
 80156f8:	4629      	mov	r1, r5
 80156fa:	4620      	mov	r0, r4
 80156fc:	682d      	ldr	r5, [r5, #0]
 80156fe:	f000 ff03 	bl	8016508 <_free_r>
 8015702:	e7f8      	b.n	80156f6 <_reclaim_reent+0x3e>
 8015704:	680e      	ldr	r6, [r1, #0]
 8015706:	4620      	mov	r0, r4
 8015708:	f000 fefe 	bl	8016508 <_free_r>
 801570c:	4631      	mov	r1, r6
 801570e:	e7e1      	b.n	80156d4 <_reclaim_reent+0x1c>
 8015710:	6961      	ldr	r1, [r4, #20]
 8015712:	b111      	cbz	r1, 801571a <_reclaim_reent+0x62>
 8015714:	4620      	mov	r0, r4
 8015716:	f000 fef7 	bl	8016508 <_free_r>
 801571a:	69e1      	ldr	r1, [r4, #28]
 801571c:	b111      	cbz	r1, 8015724 <_reclaim_reent+0x6c>
 801571e:	4620      	mov	r0, r4
 8015720:	f000 fef2 	bl	8016508 <_free_r>
 8015724:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015726:	b111      	cbz	r1, 801572e <_reclaim_reent+0x76>
 8015728:	4620      	mov	r0, r4
 801572a:	f000 feed 	bl	8016508 <_free_r>
 801572e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015730:	b111      	cbz	r1, 8015738 <_reclaim_reent+0x80>
 8015732:	4620      	mov	r0, r4
 8015734:	f000 fee8 	bl	8016508 <_free_r>
 8015738:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801573a:	b111      	cbz	r1, 8015742 <_reclaim_reent+0x8a>
 801573c:	4620      	mov	r0, r4
 801573e:	f000 fee3 	bl	8016508 <_free_r>
 8015742:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8015744:	b111      	cbz	r1, 801574c <_reclaim_reent+0x94>
 8015746:	4620      	mov	r0, r4
 8015748:	f000 fede 	bl	8016508 <_free_r>
 801574c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801574e:	b111      	cbz	r1, 8015756 <_reclaim_reent+0x9e>
 8015750:	4620      	mov	r0, r4
 8015752:	f000 fed9 	bl	8016508 <_free_r>
 8015756:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8015758:	b111      	cbz	r1, 8015760 <_reclaim_reent+0xa8>
 801575a:	4620      	mov	r0, r4
 801575c:	f000 fed4 	bl	8016508 <_free_r>
 8015760:	6a23      	ldr	r3, [r4, #32]
 8015762:	b11b      	cbz	r3, 801576c <_reclaim_reent+0xb4>
 8015764:	4620      	mov	r0, r4
 8015766:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801576a:	4718      	bx	r3
 801576c:	bd70      	pop	{r4, r5, r6, pc}
 801576e:	bf00      	nop
 8015770:	2000006c 	.word	0x2000006c

08015774 <_lseek_r>:
 8015774:	b538      	push	{r3, r4, r5, lr}
 8015776:	4d07      	ldr	r5, [pc, #28]	@ (8015794 <_lseek_r+0x20>)
 8015778:	4604      	mov	r4, r0
 801577a:	4608      	mov	r0, r1
 801577c:	4611      	mov	r1, r2
 801577e:	2200      	movs	r2, #0
 8015780:	602a      	str	r2, [r5, #0]
 8015782:	461a      	mov	r2, r3
 8015784:	f7f3 f885 	bl	8008892 <_lseek>
 8015788:	1c43      	adds	r3, r0, #1
 801578a:	d102      	bne.n	8015792 <_lseek_r+0x1e>
 801578c:	682b      	ldr	r3, [r5, #0]
 801578e:	b103      	cbz	r3, 8015792 <_lseek_r+0x1e>
 8015790:	6023      	str	r3, [r4, #0]
 8015792:	bd38      	pop	{r3, r4, r5, pc}
 8015794:	20006e88 	.word	0x20006e88

08015798 <_read_r>:
 8015798:	b538      	push	{r3, r4, r5, lr}
 801579a:	4d07      	ldr	r5, [pc, #28]	@ (80157b8 <_read_r+0x20>)
 801579c:	4604      	mov	r4, r0
 801579e:	4608      	mov	r0, r1
 80157a0:	4611      	mov	r1, r2
 80157a2:	2200      	movs	r2, #0
 80157a4:	602a      	str	r2, [r5, #0]
 80157a6:	461a      	mov	r2, r3
 80157a8:	f7f3 f813 	bl	80087d2 <_read>
 80157ac:	1c43      	adds	r3, r0, #1
 80157ae:	d102      	bne.n	80157b6 <_read_r+0x1e>
 80157b0:	682b      	ldr	r3, [r5, #0]
 80157b2:	b103      	cbz	r3, 80157b6 <_read_r+0x1e>
 80157b4:	6023      	str	r3, [r4, #0]
 80157b6:	bd38      	pop	{r3, r4, r5, pc}
 80157b8:	20006e88 	.word	0x20006e88

080157bc <_write_r>:
 80157bc:	b538      	push	{r3, r4, r5, lr}
 80157be:	4d07      	ldr	r5, [pc, #28]	@ (80157dc <_write_r+0x20>)
 80157c0:	4604      	mov	r4, r0
 80157c2:	4608      	mov	r0, r1
 80157c4:	4611      	mov	r1, r2
 80157c6:	2200      	movs	r2, #0
 80157c8:	602a      	str	r2, [r5, #0]
 80157ca:	461a      	mov	r2, r3
 80157cc:	f7f3 f81e 	bl	800880c <_write>
 80157d0:	1c43      	adds	r3, r0, #1
 80157d2:	d102      	bne.n	80157da <_write_r+0x1e>
 80157d4:	682b      	ldr	r3, [r5, #0]
 80157d6:	b103      	cbz	r3, 80157da <_write_r+0x1e>
 80157d8:	6023      	str	r3, [r4, #0]
 80157da:	bd38      	pop	{r3, r4, r5, pc}
 80157dc:	20006e88 	.word	0x20006e88

080157e0 <__errno>:
 80157e0:	4b01      	ldr	r3, [pc, #4]	@ (80157e8 <__errno+0x8>)
 80157e2:	6818      	ldr	r0, [r3, #0]
 80157e4:	4770      	bx	lr
 80157e6:	bf00      	nop
 80157e8:	2000006c 	.word	0x2000006c

080157ec <__libc_init_array>:
 80157ec:	b570      	push	{r4, r5, r6, lr}
 80157ee:	4d0d      	ldr	r5, [pc, #52]	@ (8015824 <__libc_init_array+0x38>)
 80157f0:	4c0d      	ldr	r4, [pc, #52]	@ (8015828 <__libc_init_array+0x3c>)
 80157f2:	1b64      	subs	r4, r4, r5
 80157f4:	10a4      	asrs	r4, r4, #2
 80157f6:	2600      	movs	r6, #0
 80157f8:	42a6      	cmp	r6, r4
 80157fa:	d109      	bne.n	8015810 <__libc_init_array+0x24>
 80157fc:	4d0b      	ldr	r5, [pc, #44]	@ (801582c <__libc_init_array+0x40>)
 80157fe:	4c0c      	ldr	r4, [pc, #48]	@ (8015830 <__libc_init_array+0x44>)
 8015800:	f001 ff64 	bl	80176cc <_init>
 8015804:	1b64      	subs	r4, r4, r5
 8015806:	10a4      	asrs	r4, r4, #2
 8015808:	2600      	movs	r6, #0
 801580a:	42a6      	cmp	r6, r4
 801580c:	d105      	bne.n	801581a <__libc_init_array+0x2e>
 801580e:	bd70      	pop	{r4, r5, r6, pc}
 8015810:	f855 3b04 	ldr.w	r3, [r5], #4
 8015814:	4798      	blx	r3
 8015816:	3601      	adds	r6, #1
 8015818:	e7ee      	b.n	80157f8 <__libc_init_array+0xc>
 801581a:	f855 3b04 	ldr.w	r3, [r5], #4
 801581e:	4798      	blx	r3
 8015820:	3601      	adds	r6, #1
 8015822:	e7f2      	b.n	801580a <__libc_init_array+0x1e>
 8015824:	08017c4c 	.word	0x08017c4c
 8015828:	08017c4c 	.word	0x08017c4c
 801582c:	08017c4c 	.word	0x08017c4c
 8015830:	08017c50 	.word	0x08017c50

08015834 <__retarget_lock_init_recursive>:
 8015834:	4770      	bx	lr

08015836 <__retarget_lock_acquire_recursive>:
 8015836:	4770      	bx	lr

08015838 <__retarget_lock_release_recursive>:
 8015838:	4770      	bx	lr

0801583a <memcpy>:
 801583a:	440a      	add	r2, r1
 801583c:	4291      	cmp	r1, r2
 801583e:	f100 33ff 	add.w	r3, r0, #4294967295
 8015842:	d100      	bne.n	8015846 <memcpy+0xc>
 8015844:	4770      	bx	lr
 8015846:	b510      	push	{r4, lr}
 8015848:	f811 4b01 	ldrb.w	r4, [r1], #1
 801584c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015850:	4291      	cmp	r1, r2
 8015852:	d1f9      	bne.n	8015848 <memcpy+0xe>
 8015854:	bd10      	pop	{r4, pc}

08015856 <quorem>:
 8015856:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801585a:	6903      	ldr	r3, [r0, #16]
 801585c:	690c      	ldr	r4, [r1, #16]
 801585e:	42a3      	cmp	r3, r4
 8015860:	4607      	mov	r7, r0
 8015862:	db7e      	blt.n	8015962 <quorem+0x10c>
 8015864:	3c01      	subs	r4, #1
 8015866:	f101 0814 	add.w	r8, r1, #20
 801586a:	00a3      	lsls	r3, r4, #2
 801586c:	f100 0514 	add.w	r5, r0, #20
 8015870:	9300      	str	r3, [sp, #0]
 8015872:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015876:	9301      	str	r3, [sp, #4]
 8015878:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801587c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015880:	3301      	adds	r3, #1
 8015882:	429a      	cmp	r2, r3
 8015884:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015888:	fbb2 f6f3 	udiv	r6, r2, r3
 801588c:	d32e      	bcc.n	80158ec <quorem+0x96>
 801588e:	f04f 0a00 	mov.w	sl, #0
 8015892:	46c4      	mov	ip, r8
 8015894:	46ae      	mov	lr, r5
 8015896:	46d3      	mov	fp, sl
 8015898:	f85c 3b04 	ldr.w	r3, [ip], #4
 801589c:	b298      	uxth	r0, r3
 801589e:	fb06 a000 	mla	r0, r6, r0, sl
 80158a2:	0c02      	lsrs	r2, r0, #16
 80158a4:	0c1b      	lsrs	r3, r3, #16
 80158a6:	fb06 2303 	mla	r3, r6, r3, r2
 80158aa:	f8de 2000 	ldr.w	r2, [lr]
 80158ae:	b280      	uxth	r0, r0
 80158b0:	b292      	uxth	r2, r2
 80158b2:	1a12      	subs	r2, r2, r0
 80158b4:	445a      	add	r2, fp
 80158b6:	f8de 0000 	ldr.w	r0, [lr]
 80158ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80158be:	b29b      	uxth	r3, r3
 80158c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80158c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80158c8:	b292      	uxth	r2, r2
 80158ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80158ce:	45e1      	cmp	r9, ip
 80158d0:	f84e 2b04 	str.w	r2, [lr], #4
 80158d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80158d8:	d2de      	bcs.n	8015898 <quorem+0x42>
 80158da:	9b00      	ldr	r3, [sp, #0]
 80158dc:	58eb      	ldr	r3, [r5, r3]
 80158de:	b92b      	cbnz	r3, 80158ec <quorem+0x96>
 80158e0:	9b01      	ldr	r3, [sp, #4]
 80158e2:	3b04      	subs	r3, #4
 80158e4:	429d      	cmp	r5, r3
 80158e6:	461a      	mov	r2, r3
 80158e8:	d32f      	bcc.n	801594a <quorem+0xf4>
 80158ea:	613c      	str	r4, [r7, #16]
 80158ec:	4638      	mov	r0, r7
 80158ee:	f001 f97d 	bl	8016bec <__mcmp>
 80158f2:	2800      	cmp	r0, #0
 80158f4:	db25      	blt.n	8015942 <quorem+0xec>
 80158f6:	4629      	mov	r1, r5
 80158f8:	2000      	movs	r0, #0
 80158fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80158fe:	f8d1 c000 	ldr.w	ip, [r1]
 8015902:	fa1f fe82 	uxth.w	lr, r2
 8015906:	fa1f f38c 	uxth.w	r3, ip
 801590a:	eba3 030e 	sub.w	r3, r3, lr
 801590e:	4403      	add	r3, r0
 8015910:	0c12      	lsrs	r2, r2, #16
 8015912:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015916:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801591a:	b29b      	uxth	r3, r3
 801591c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015920:	45c1      	cmp	r9, r8
 8015922:	f841 3b04 	str.w	r3, [r1], #4
 8015926:	ea4f 4022 	mov.w	r0, r2, asr #16
 801592a:	d2e6      	bcs.n	80158fa <quorem+0xa4>
 801592c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015930:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015934:	b922      	cbnz	r2, 8015940 <quorem+0xea>
 8015936:	3b04      	subs	r3, #4
 8015938:	429d      	cmp	r5, r3
 801593a:	461a      	mov	r2, r3
 801593c:	d30b      	bcc.n	8015956 <quorem+0x100>
 801593e:	613c      	str	r4, [r7, #16]
 8015940:	3601      	adds	r6, #1
 8015942:	4630      	mov	r0, r6
 8015944:	b003      	add	sp, #12
 8015946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801594a:	6812      	ldr	r2, [r2, #0]
 801594c:	3b04      	subs	r3, #4
 801594e:	2a00      	cmp	r2, #0
 8015950:	d1cb      	bne.n	80158ea <quorem+0x94>
 8015952:	3c01      	subs	r4, #1
 8015954:	e7c6      	b.n	80158e4 <quorem+0x8e>
 8015956:	6812      	ldr	r2, [r2, #0]
 8015958:	3b04      	subs	r3, #4
 801595a:	2a00      	cmp	r2, #0
 801595c:	d1ef      	bne.n	801593e <quorem+0xe8>
 801595e:	3c01      	subs	r4, #1
 8015960:	e7ea      	b.n	8015938 <quorem+0xe2>
 8015962:	2000      	movs	r0, #0
 8015964:	e7ee      	b.n	8015944 <quorem+0xee>
	...

08015968 <_dtoa_r>:
 8015968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801596c:	69c7      	ldr	r7, [r0, #28]
 801596e:	b097      	sub	sp, #92	@ 0x5c
 8015970:	ed8d 0b04 	vstr	d0, [sp, #16]
 8015974:	ec55 4b10 	vmov	r4, r5, d0
 8015978:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801597a:	9107      	str	r1, [sp, #28]
 801597c:	4681      	mov	r9, r0
 801597e:	920c      	str	r2, [sp, #48]	@ 0x30
 8015980:	9311      	str	r3, [sp, #68]	@ 0x44
 8015982:	b97f      	cbnz	r7, 80159a4 <_dtoa_r+0x3c>
 8015984:	2010      	movs	r0, #16
 8015986:	f000 fe09 	bl	801659c <malloc>
 801598a:	4602      	mov	r2, r0
 801598c:	f8c9 001c 	str.w	r0, [r9, #28]
 8015990:	b920      	cbnz	r0, 801599c <_dtoa_r+0x34>
 8015992:	4ba9      	ldr	r3, [pc, #676]	@ (8015c38 <_dtoa_r+0x2d0>)
 8015994:	21ef      	movs	r1, #239	@ 0xef
 8015996:	48a9      	ldr	r0, [pc, #676]	@ (8015c3c <_dtoa_r+0x2d4>)
 8015998:	f001 faec 	bl	8016f74 <__assert_func>
 801599c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80159a0:	6007      	str	r7, [r0, #0]
 80159a2:	60c7      	str	r7, [r0, #12]
 80159a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80159a8:	6819      	ldr	r1, [r3, #0]
 80159aa:	b159      	cbz	r1, 80159c4 <_dtoa_r+0x5c>
 80159ac:	685a      	ldr	r2, [r3, #4]
 80159ae:	604a      	str	r2, [r1, #4]
 80159b0:	2301      	movs	r3, #1
 80159b2:	4093      	lsls	r3, r2
 80159b4:	608b      	str	r3, [r1, #8]
 80159b6:	4648      	mov	r0, r9
 80159b8:	f000 fee6 	bl	8016788 <_Bfree>
 80159bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80159c0:	2200      	movs	r2, #0
 80159c2:	601a      	str	r2, [r3, #0]
 80159c4:	1e2b      	subs	r3, r5, #0
 80159c6:	bfb9      	ittee	lt
 80159c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80159cc:	9305      	strlt	r3, [sp, #20]
 80159ce:	2300      	movge	r3, #0
 80159d0:	6033      	strge	r3, [r6, #0]
 80159d2:	9f05      	ldr	r7, [sp, #20]
 80159d4:	4b9a      	ldr	r3, [pc, #616]	@ (8015c40 <_dtoa_r+0x2d8>)
 80159d6:	bfbc      	itt	lt
 80159d8:	2201      	movlt	r2, #1
 80159da:	6032      	strlt	r2, [r6, #0]
 80159dc:	43bb      	bics	r3, r7
 80159de:	d112      	bne.n	8015a06 <_dtoa_r+0x9e>
 80159e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80159e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80159e6:	6013      	str	r3, [r2, #0]
 80159e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80159ec:	4323      	orrs	r3, r4
 80159ee:	f000 855a 	beq.w	80164a6 <_dtoa_r+0xb3e>
 80159f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80159f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015c54 <_dtoa_r+0x2ec>
 80159f8:	2b00      	cmp	r3, #0
 80159fa:	f000 855c 	beq.w	80164b6 <_dtoa_r+0xb4e>
 80159fe:	f10a 0303 	add.w	r3, sl, #3
 8015a02:	f000 bd56 	b.w	80164b2 <_dtoa_r+0xb4a>
 8015a06:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015a0a:	2200      	movs	r2, #0
 8015a0c:	ec51 0b17 	vmov	r0, r1, d7
 8015a10:	2300      	movs	r3, #0
 8015a12:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8015a16:	f7eb f87f 	bl	8000b18 <__aeabi_dcmpeq>
 8015a1a:	4680      	mov	r8, r0
 8015a1c:	b158      	cbz	r0, 8015a36 <_dtoa_r+0xce>
 8015a1e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015a20:	2301      	movs	r3, #1
 8015a22:	6013      	str	r3, [r2, #0]
 8015a24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015a26:	b113      	cbz	r3, 8015a2e <_dtoa_r+0xc6>
 8015a28:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015a2a:	4b86      	ldr	r3, [pc, #536]	@ (8015c44 <_dtoa_r+0x2dc>)
 8015a2c:	6013      	str	r3, [r2, #0]
 8015a2e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015c58 <_dtoa_r+0x2f0>
 8015a32:	f000 bd40 	b.w	80164b6 <_dtoa_r+0xb4e>
 8015a36:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8015a3a:	aa14      	add	r2, sp, #80	@ 0x50
 8015a3c:	a915      	add	r1, sp, #84	@ 0x54
 8015a3e:	4648      	mov	r0, r9
 8015a40:	f001 f984 	bl	8016d4c <__d2b>
 8015a44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015a48:	9002      	str	r0, [sp, #8]
 8015a4a:	2e00      	cmp	r6, #0
 8015a4c:	d078      	beq.n	8015b40 <_dtoa_r+0x1d8>
 8015a4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015a50:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8015a54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015a58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015a5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015a60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8015a64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015a68:	4619      	mov	r1, r3
 8015a6a:	2200      	movs	r2, #0
 8015a6c:	4b76      	ldr	r3, [pc, #472]	@ (8015c48 <_dtoa_r+0x2e0>)
 8015a6e:	f7ea fc33 	bl	80002d8 <__aeabi_dsub>
 8015a72:	a36b      	add	r3, pc, #428	@ (adr r3, 8015c20 <_dtoa_r+0x2b8>)
 8015a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a78:	f7ea fde6 	bl	8000648 <__aeabi_dmul>
 8015a7c:	a36a      	add	r3, pc, #424	@ (adr r3, 8015c28 <_dtoa_r+0x2c0>)
 8015a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a82:	f7ea fc2b 	bl	80002dc <__adddf3>
 8015a86:	4604      	mov	r4, r0
 8015a88:	4630      	mov	r0, r6
 8015a8a:	460d      	mov	r5, r1
 8015a8c:	f7ea fd72 	bl	8000574 <__aeabi_i2d>
 8015a90:	a367      	add	r3, pc, #412	@ (adr r3, 8015c30 <_dtoa_r+0x2c8>)
 8015a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a96:	f7ea fdd7 	bl	8000648 <__aeabi_dmul>
 8015a9a:	4602      	mov	r2, r0
 8015a9c:	460b      	mov	r3, r1
 8015a9e:	4620      	mov	r0, r4
 8015aa0:	4629      	mov	r1, r5
 8015aa2:	f7ea fc1b 	bl	80002dc <__adddf3>
 8015aa6:	4604      	mov	r4, r0
 8015aa8:	460d      	mov	r5, r1
 8015aaa:	f7eb f87d 	bl	8000ba8 <__aeabi_d2iz>
 8015aae:	2200      	movs	r2, #0
 8015ab0:	4607      	mov	r7, r0
 8015ab2:	2300      	movs	r3, #0
 8015ab4:	4620      	mov	r0, r4
 8015ab6:	4629      	mov	r1, r5
 8015ab8:	f7eb f838 	bl	8000b2c <__aeabi_dcmplt>
 8015abc:	b140      	cbz	r0, 8015ad0 <_dtoa_r+0x168>
 8015abe:	4638      	mov	r0, r7
 8015ac0:	f7ea fd58 	bl	8000574 <__aeabi_i2d>
 8015ac4:	4622      	mov	r2, r4
 8015ac6:	462b      	mov	r3, r5
 8015ac8:	f7eb f826 	bl	8000b18 <__aeabi_dcmpeq>
 8015acc:	b900      	cbnz	r0, 8015ad0 <_dtoa_r+0x168>
 8015ace:	3f01      	subs	r7, #1
 8015ad0:	2f16      	cmp	r7, #22
 8015ad2:	d852      	bhi.n	8015b7a <_dtoa_r+0x212>
 8015ad4:	4b5d      	ldr	r3, [pc, #372]	@ (8015c4c <_dtoa_r+0x2e4>)
 8015ad6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ade:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015ae2:	f7eb f823 	bl	8000b2c <__aeabi_dcmplt>
 8015ae6:	2800      	cmp	r0, #0
 8015ae8:	d049      	beq.n	8015b7e <_dtoa_r+0x216>
 8015aea:	3f01      	subs	r7, #1
 8015aec:	2300      	movs	r3, #0
 8015aee:	9310      	str	r3, [sp, #64]	@ 0x40
 8015af0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015af2:	1b9b      	subs	r3, r3, r6
 8015af4:	1e5a      	subs	r2, r3, #1
 8015af6:	bf45      	ittet	mi
 8015af8:	f1c3 0301 	rsbmi	r3, r3, #1
 8015afc:	9300      	strmi	r3, [sp, #0]
 8015afe:	2300      	movpl	r3, #0
 8015b00:	2300      	movmi	r3, #0
 8015b02:	9206      	str	r2, [sp, #24]
 8015b04:	bf54      	ite	pl
 8015b06:	9300      	strpl	r3, [sp, #0]
 8015b08:	9306      	strmi	r3, [sp, #24]
 8015b0a:	2f00      	cmp	r7, #0
 8015b0c:	db39      	blt.n	8015b82 <_dtoa_r+0x21a>
 8015b0e:	9b06      	ldr	r3, [sp, #24]
 8015b10:	970d      	str	r7, [sp, #52]	@ 0x34
 8015b12:	443b      	add	r3, r7
 8015b14:	9306      	str	r3, [sp, #24]
 8015b16:	2300      	movs	r3, #0
 8015b18:	9308      	str	r3, [sp, #32]
 8015b1a:	9b07      	ldr	r3, [sp, #28]
 8015b1c:	2b09      	cmp	r3, #9
 8015b1e:	d863      	bhi.n	8015be8 <_dtoa_r+0x280>
 8015b20:	2b05      	cmp	r3, #5
 8015b22:	bfc4      	itt	gt
 8015b24:	3b04      	subgt	r3, #4
 8015b26:	9307      	strgt	r3, [sp, #28]
 8015b28:	9b07      	ldr	r3, [sp, #28]
 8015b2a:	f1a3 0302 	sub.w	r3, r3, #2
 8015b2e:	bfcc      	ite	gt
 8015b30:	2400      	movgt	r4, #0
 8015b32:	2401      	movle	r4, #1
 8015b34:	2b03      	cmp	r3, #3
 8015b36:	d863      	bhi.n	8015c00 <_dtoa_r+0x298>
 8015b38:	e8df f003 	tbb	[pc, r3]
 8015b3c:	2b375452 	.word	0x2b375452
 8015b40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8015b44:	441e      	add	r6, r3
 8015b46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015b4a:	2b20      	cmp	r3, #32
 8015b4c:	bfc1      	itttt	gt
 8015b4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015b52:	409f      	lslgt	r7, r3
 8015b54:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015b58:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015b5c:	bfd6      	itet	le
 8015b5e:	f1c3 0320 	rsble	r3, r3, #32
 8015b62:	ea47 0003 	orrgt.w	r0, r7, r3
 8015b66:	fa04 f003 	lslle.w	r0, r4, r3
 8015b6a:	f7ea fcf3 	bl	8000554 <__aeabi_ui2d>
 8015b6e:	2201      	movs	r2, #1
 8015b70:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015b74:	3e01      	subs	r6, #1
 8015b76:	9212      	str	r2, [sp, #72]	@ 0x48
 8015b78:	e776      	b.n	8015a68 <_dtoa_r+0x100>
 8015b7a:	2301      	movs	r3, #1
 8015b7c:	e7b7      	b.n	8015aee <_dtoa_r+0x186>
 8015b7e:	9010      	str	r0, [sp, #64]	@ 0x40
 8015b80:	e7b6      	b.n	8015af0 <_dtoa_r+0x188>
 8015b82:	9b00      	ldr	r3, [sp, #0]
 8015b84:	1bdb      	subs	r3, r3, r7
 8015b86:	9300      	str	r3, [sp, #0]
 8015b88:	427b      	negs	r3, r7
 8015b8a:	9308      	str	r3, [sp, #32]
 8015b8c:	2300      	movs	r3, #0
 8015b8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8015b90:	e7c3      	b.n	8015b1a <_dtoa_r+0x1b2>
 8015b92:	2301      	movs	r3, #1
 8015b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015b98:	eb07 0b03 	add.w	fp, r7, r3
 8015b9c:	f10b 0301 	add.w	r3, fp, #1
 8015ba0:	2b01      	cmp	r3, #1
 8015ba2:	9303      	str	r3, [sp, #12]
 8015ba4:	bfb8      	it	lt
 8015ba6:	2301      	movlt	r3, #1
 8015ba8:	e006      	b.n	8015bb8 <_dtoa_r+0x250>
 8015baa:	2301      	movs	r3, #1
 8015bac:	9309      	str	r3, [sp, #36]	@ 0x24
 8015bae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	dd28      	ble.n	8015c06 <_dtoa_r+0x29e>
 8015bb4:	469b      	mov	fp, r3
 8015bb6:	9303      	str	r3, [sp, #12]
 8015bb8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8015bbc:	2100      	movs	r1, #0
 8015bbe:	2204      	movs	r2, #4
 8015bc0:	f102 0514 	add.w	r5, r2, #20
 8015bc4:	429d      	cmp	r5, r3
 8015bc6:	d926      	bls.n	8015c16 <_dtoa_r+0x2ae>
 8015bc8:	6041      	str	r1, [r0, #4]
 8015bca:	4648      	mov	r0, r9
 8015bcc:	f000 fd9c 	bl	8016708 <_Balloc>
 8015bd0:	4682      	mov	sl, r0
 8015bd2:	2800      	cmp	r0, #0
 8015bd4:	d142      	bne.n	8015c5c <_dtoa_r+0x2f4>
 8015bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8015c50 <_dtoa_r+0x2e8>)
 8015bd8:	4602      	mov	r2, r0
 8015bda:	f240 11af 	movw	r1, #431	@ 0x1af
 8015bde:	e6da      	b.n	8015996 <_dtoa_r+0x2e>
 8015be0:	2300      	movs	r3, #0
 8015be2:	e7e3      	b.n	8015bac <_dtoa_r+0x244>
 8015be4:	2300      	movs	r3, #0
 8015be6:	e7d5      	b.n	8015b94 <_dtoa_r+0x22c>
 8015be8:	2401      	movs	r4, #1
 8015bea:	2300      	movs	r3, #0
 8015bec:	9307      	str	r3, [sp, #28]
 8015bee:	9409      	str	r4, [sp, #36]	@ 0x24
 8015bf0:	f04f 3bff 	mov.w	fp, #4294967295
 8015bf4:	2200      	movs	r2, #0
 8015bf6:	f8cd b00c 	str.w	fp, [sp, #12]
 8015bfa:	2312      	movs	r3, #18
 8015bfc:	920c      	str	r2, [sp, #48]	@ 0x30
 8015bfe:	e7db      	b.n	8015bb8 <_dtoa_r+0x250>
 8015c00:	2301      	movs	r3, #1
 8015c02:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c04:	e7f4      	b.n	8015bf0 <_dtoa_r+0x288>
 8015c06:	f04f 0b01 	mov.w	fp, #1
 8015c0a:	f8cd b00c 	str.w	fp, [sp, #12]
 8015c0e:	465b      	mov	r3, fp
 8015c10:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015c14:	e7d0      	b.n	8015bb8 <_dtoa_r+0x250>
 8015c16:	3101      	adds	r1, #1
 8015c18:	0052      	lsls	r2, r2, #1
 8015c1a:	e7d1      	b.n	8015bc0 <_dtoa_r+0x258>
 8015c1c:	f3af 8000 	nop.w
 8015c20:	636f4361 	.word	0x636f4361
 8015c24:	3fd287a7 	.word	0x3fd287a7
 8015c28:	8b60c8b3 	.word	0x8b60c8b3
 8015c2c:	3fc68a28 	.word	0x3fc68a28
 8015c30:	509f79fb 	.word	0x509f79fb
 8015c34:	3fd34413 	.word	0x3fd34413
 8015c38:	0801790d 	.word	0x0801790d
 8015c3c:	08017924 	.word	0x08017924
 8015c40:	7ff00000 	.word	0x7ff00000
 8015c44:	080178dd 	.word	0x080178dd
 8015c48:	3ff80000 	.word	0x3ff80000
 8015c4c:	08017a78 	.word	0x08017a78
 8015c50:	0801797c 	.word	0x0801797c
 8015c54:	08017909 	.word	0x08017909
 8015c58:	080178dc 	.word	0x080178dc
 8015c5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015c60:	6018      	str	r0, [r3, #0]
 8015c62:	9b03      	ldr	r3, [sp, #12]
 8015c64:	2b0e      	cmp	r3, #14
 8015c66:	f200 80a1 	bhi.w	8015dac <_dtoa_r+0x444>
 8015c6a:	2c00      	cmp	r4, #0
 8015c6c:	f000 809e 	beq.w	8015dac <_dtoa_r+0x444>
 8015c70:	2f00      	cmp	r7, #0
 8015c72:	dd33      	ble.n	8015cdc <_dtoa_r+0x374>
 8015c74:	4b9c      	ldr	r3, [pc, #624]	@ (8015ee8 <_dtoa_r+0x580>)
 8015c76:	f007 020f 	and.w	r2, r7, #15
 8015c7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015c7e:	ed93 7b00 	vldr	d7, [r3]
 8015c82:	05f8      	lsls	r0, r7, #23
 8015c84:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015c88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015c8c:	d516      	bpl.n	8015cbc <_dtoa_r+0x354>
 8015c8e:	4b97      	ldr	r3, [pc, #604]	@ (8015eec <_dtoa_r+0x584>)
 8015c90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015c94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015c98:	f7ea fe00 	bl	800089c <__aeabi_ddiv>
 8015c9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015ca0:	f004 040f 	and.w	r4, r4, #15
 8015ca4:	2603      	movs	r6, #3
 8015ca6:	4d91      	ldr	r5, [pc, #580]	@ (8015eec <_dtoa_r+0x584>)
 8015ca8:	b954      	cbnz	r4, 8015cc0 <_dtoa_r+0x358>
 8015caa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015cae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015cb2:	f7ea fdf3 	bl	800089c <__aeabi_ddiv>
 8015cb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015cba:	e028      	b.n	8015d0e <_dtoa_r+0x3a6>
 8015cbc:	2602      	movs	r6, #2
 8015cbe:	e7f2      	b.n	8015ca6 <_dtoa_r+0x33e>
 8015cc0:	07e1      	lsls	r1, r4, #31
 8015cc2:	d508      	bpl.n	8015cd6 <_dtoa_r+0x36e>
 8015cc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015cc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015ccc:	f7ea fcbc 	bl	8000648 <__aeabi_dmul>
 8015cd0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015cd4:	3601      	adds	r6, #1
 8015cd6:	1064      	asrs	r4, r4, #1
 8015cd8:	3508      	adds	r5, #8
 8015cda:	e7e5      	b.n	8015ca8 <_dtoa_r+0x340>
 8015cdc:	f000 80af 	beq.w	8015e3e <_dtoa_r+0x4d6>
 8015ce0:	427c      	negs	r4, r7
 8015ce2:	4b81      	ldr	r3, [pc, #516]	@ (8015ee8 <_dtoa_r+0x580>)
 8015ce4:	4d81      	ldr	r5, [pc, #516]	@ (8015eec <_dtoa_r+0x584>)
 8015ce6:	f004 020f 	and.w	r2, r4, #15
 8015cea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015cf6:	f7ea fca7 	bl	8000648 <__aeabi_dmul>
 8015cfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015cfe:	1124      	asrs	r4, r4, #4
 8015d00:	2300      	movs	r3, #0
 8015d02:	2602      	movs	r6, #2
 8015d04:	2c00      	cmp	r4, #0
 8015d06:	f040 808f 	bne.w	8015e28 <_dtoa_r+0x4c0>
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d1d3      	bne.n	8015cb6 <_dtoa_r+0x34e>
 8015d0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015d10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	f000 8094 	beq.w	8015e42 <_dtoa_r+0x4da>
 8015d1a:	4b75      	ldr	r3, [pc, #468]	@ (8015ef0 <_dtoa_r+0x588>)
 8015d1c:	2200      	movs	r2, #0
 8015d1e:	4620      	mov	r0, r4
 8015d20:	4629      	mov	r1, r5
 8015d22:	f7ea ff03 	bl	8000b2c <__aeabi_dcmplt>
 8015d26:	2800      	cmp	r0, #0
 8015d28:	f000 808b 	beq.w	8015e42 <_dtoa_r+0x4da>
 8015d2c:	9b03      	ldr	r3, [sp, #12]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	f000 8087 	beq.w	8015e42 <_dtoa_r+0x4da>
 8015d34:	f1bb 0f00 	cmp.w	fp, #0
 8015d38:	dd34      	ble.n	8015da4 <_dtoa_r+0x43c>
 8015d3a:	4620      	mov	r0, r4
 8015d3c:	4b6d      	ldr	r3, [pc, #436]	@ (8015ef4 <_dtoa_r+0x58c>)
 8015d3e:	2200      	movs	r2, #0
 8015d40:	4629      	mov	r1, r5
 8015d42:	f7ea fc81 	bl	8000648 <__aeabi_dmul>
 8015d46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015d4a:	f107 38ff 	add.w	r8, r7, #4294967295
 8015d4e:	3601      	adds	r6, #1
 8015d50:	465c      	mov	r4, fp
 8015d52:	4630      	mov	r0, r6
 8015d54:	f7ea fc0e 	bl	8000574 <__aeabi_i2d>
 8015d58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015d5c:	f7ea fc74 	bl	8000648 <__aeabi_dmul>
 8015d60:	4b65      	ldr	r3, [pc, #404]	@ (8015ef8 <_dtoa_r+0x590>)
 8015d62:	2200      	movs	r2, #0
 8015d64:	f7ea faba 	bl	80002dc <__adddf3>
 8015d68:	4605      	mov	r5, r0
 8015d6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015d6e:	2c00      	cmp	r4, #0
 8015d70:	d16a      	bne.n	8015e48 <_dtoa_r+0x4e0>
 8015d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015d76:	4b61      	ldr	r3, [pc, #388]	@ (8015efc <_dtoa_r+0x594>)
 8015d78:	2200      	movs	r2, #0
 8015d7a:	f7ea faad 	bl	80002d8 <__aeabi_dsub>
 8015d7e:	4602      	mov	r2, r0
 8015d80:	460b      	mov	r3, r1
 8015d82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015d86:	462a      	mov	r2, r5
 8015d88:	4633      	mov	r3, r6
 8015d8a:	f7ea feed 	bl	8000b68 <__aeabi_dcmpgt>
 8015d8e:	2800      	cmp	r0, #0
 8015d90:	f040 8298 	bne.w	80162c4 <_dtoa_r+0x95c>
 8015d94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015d98:	462a      	mov	r2, r5
 8015d9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015d9e:	f7ea fec5 	bl	8000b2c <__aeabi_dcmplt>
 8015da2:	bb38      	cbnz	r0, 8015df4 <_dtoa_r+0x48c>
 8015da4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8015da8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8015dac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	f2c0 8157 	blt.w	8016062 <_dtoa_r+0x6fa>
 8015db4:	2f0e      	cmp	r7, #14
 8015db6:	f300 8154 	bgt.w	8016062 <_dtoa_r+0x6fa>
 8015dba:	4b4b      	ldr	r3, [pc, #300]	@ (8015ee8 <_dtoa_r+0x580>)
 8015dbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015dc0:	ed93 7b00 	vldr	d7, [r3]
 8015dc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	ed8d 7b00 	vstr	d7, [sp]
 8015dcc:	f280 80e5 	bge.w	8015f9a <_dtoa_r+0x632>
 8015dd0:	9b03      	ldr	r3, [sp, #12]
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	f300 80e1 	bgt.w	8015f9a <_dtoa_r+0x632>
 8015dd8:	d10c      	bne.n	8015df4 <_dtoa_r+0x48c>
 8015dda:	4b48      	ldr	r3, [pc, #288]	@ (8015efc <_dtoa_r+0x594>)
 8015ddc:	2200      	movs	r2, #0
 8015dde:	ec51 0b17 	vmov	r0, r1, d7
 8015de2:	f7ea fc31 	bl	8000648 <__aeabi_dmul>
 8015de6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015dea:	f7ea feb3 	bl	8000b54 <__aeabi_dcmpge>
 8015dee:	2800      	cmp	r0, #0
 8015df0:	f000 8266 	beq.w	80162c0 <_dtoa_r+0x958>
 8015df4:	2400      	movs	r4, #0
 8015df6:	4625      	mov	r5, r4
 8015df8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015dfa:	4656      	mov	r6, sl
 8015dfc:	ea6f 0803 	mvn.w	r8, r3
 8015e00:	2700      	movs	r7, #0
 8015e02:	4621      	mov	r1, r4
 8015e04:	4648      	mov	r0, r9
 8015e06:	f000 fcbf 	bl	8016788 <_Bfree>
 8015e0a:	2d00      	cmp	r5, #0
 8015e0c:	f000 80bd 	beq.w	8015f8a <_dtoa_r+0x622>
 8015e10:	b12f      	cbz	r7, 8015e1e <_dtoa_r+0x4b6>
 8015e12:	42af      	cmp	r7, r5
 8015e14:	d003      	beq.n	8015e1e <_dtoa_r+0x4b6>
 8015e16:	4639      	mov	r1, r7
 8015e18:	4648      	mov	r0, r9
 8015e1a:	f000 fcb5 	bl	8016788 <_Bfree>
 8015e1e:	4629      	mov	r1, r5
 8015e20:	4648      	mov	r0, r9
 8015e22:	f000 fcb1 	bl	8016788 <_Bfree>
 8015e26:	e0b0      	b.n	8015f8a <_dtoa_r+0x622>
 8015e28:	07e2      	lsls	r2, r4, #31
 8015e2a:	d505      	bpl.n	8015e38 <_dtoa_r+0x4d0>
 8015e2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015e30:	f7ea fc0a 	bl	8000648 <__aeabi_dmul>
 8015e34:	3601      	adds	r6, #1
 8015e36:	2301      	movs	r3, #1
 8015e38:	1064      	asrs	r4, r4, #1
 8015e3a:	3508      	adds	r5, #8
 8015e3c:	e762      	b.n	8015d04 <_dtoa_r+0x39c>
 8015e3e:	2602      	movs	r6, #2
 8015e40:	e765      	b.n	8015d0e <_dtoa_r+0x3a6>
 8015e42:	9c03      	ldr	r4, [sp, #12]
 8015e44:	46b8      	mov	r8, r7
 8015e46:	e784      	b.n	8015d52 <_dtoa_r+0x3ea>
 8015e48:	4b27      	ldr	r3, [pc, #156]	@ (8015ee8 <_dtoa_r+0x580>)
 8015e4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015e4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015e50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015e54:	4454      	add	r4, sl
 8015e56:	2900      	cmp	r1, #0
 8015e58:	d054      	beq.n	8015f04 <_dtoa_r+0x59c>
 8015e5a:	4929      	ldr	r1, [pc, #164]	@ (8015f00 <_dtoa_r+0x598>)
 8015e5c:	2000      	movs	r0, #0
 8015e5e:	f7ea fd1d 	bl	800089c <__aeabi_ddiv>
 8015e62:	4633      	mov	r3, r6
 8015e64:	462a      	mov	r2, r5
 8015e66:	f7ea fa37 	bl	80002d8 <__aeabi_dsub>
 8015e6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015e6e:	4656      	mov	r6, sl
 8015e70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e74:	f7ea fe98 	bl	8000ba8 <__aeabi_d2iz>
 8015e78:	4605      	mov	r5, r0
 8015e7a:	f7ea fb7b 	bl	8000574 <__aeabi_i2d>
 8015e7e:	4602      	mov	r2, r0
 8015e80:	460b      	mov	r3, r1
 8015e82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e86:	f7ea fa27 	bl	80002d8 <__aeabi_dsub>
 8015e8a:	3530      	adds	r5, #48	@ 0x30
 8015e8c:	4602      	mov	r2, r0
 8015e8e:	460b      	mov	r3, r1
 8015e90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015e94:	f806 5b01 	strb.w	r5, [r6], #1
 8015e98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015e9c:	f7ea fe46 	bl	8000b2c <__aeabi_dcmplt>
 8015ea0:	2800      	cmp	r0, #0
 8015ea2:	d172      	bne.n	8015f8a <_dtoa_r+0x622>
 8015ea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ea8:	4911      	ldr	r1, [pc, #68]	@ (8015ef0 <_dtoa_r+0x588>)
 8015eaa:	2000      	movs	r0, #0
 8015eac:	f7ea fa14 	bl	80002d8 <__aeabi_dsub>
 8015eb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015eb4:	f7ea fe3a 	bl	8000b2c <__aeabi_dcmplt>
 8015eb8:	2800      	cmp	r0, #0
 8015eba:	f040 80b4 	bne.w	8016026 <_dtoa_r+0x6be>
 8015ebe:	42a6      	cmp	r6, r4
 8015ec0:	f43f af70 	beq.w	8015da4 <_dtoa_r+0x43c>
 8015ec4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8015ef4 <_dtoa_r+0x58c>)
 8015eca:	2200      	movs	r2, #0
 8015ecc:	f7ea fbbc 	bl	8000648 <__aeabi_dmul>
 8015ed0:	4b08      	ldr	r3, [pc, #32]	@ (8015ef4 <_dtoa_r+0x58c>)
 8015ed2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015ed6:	2200      	movs	r2, #0
 8015ed8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015edc:	f7ea fbb4 	bl	8000648 <__aeabi_dmul>
 8015ee0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015ee4:	e7c4      	b.n	8015e70 <_dtoa_r+0x508>
 8015ee6:	bf00      	nop
 8015ee8:	08017a78 	.word	0x08017a78
 8015eec:	08017a50 	.word	0x08017a50
 8015ef0:	3ff00000 	.word	0x3ff00000
 8015ef4:	40240000 	.word	0x40240000
 8015ef8:	401c0000 	.word	0x401c0000
 8015efc:	40140000 	.word	0x40140000
 8015f00:	3fe00000 	.word	0x3fe00000
 8015f04:	4631      	mov	r1, r6
 8015f06:	4628      	mov	r0, r5
 8015f08:	f7ea fb9e 	bl	8000648 <__aeabi_dmul>
 8015f0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015f10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015f12:	4656      	mov	r6, sl
 8015f14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f18:	f7ea fe46 	bl	8000ba8 <__aeabi_d2iz>
 8015f1c:	4605      	mov	r5, r0
 8015f1e:	f7ea fb29 	bl	8000574 <__aeabi_i2d>
 8015f22:	4602      	mov	r2, r0
 8015f24:	460b      	mov	r3, r1
 8015f26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f2a:	f7ea f9d5 	bl	80002d8 <__aeabi_dsub>
 8015f2e:	3530      	adds	r5, #48	@ 0x30
 8015f30:	f806 5b01 	strb.w	r5, [r6], #1
 8015f34:	4602      	mov	r2, r0
 8015f36:	460b      	mov	r3, r1
 8015f38:	42a6      	cmp	r6, r4
 8015f3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015f3e:	f04f 0200 	mov.w	r2, #0
 8015f42:	d124      	bne.n	8015f8e <_dtoa_r+0x626>
 8015f44:	4baf      	ldr	r3, [pc, #700]	@ (8016204 <_dtoa_r+0x89c>)
 8015f46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015f4a:	f7ea f9c7 	bl	80002dc <__adddf3>
 8015f4e:	4602      	mov	r2, r0
 8015f50:	460b      	mov	r3, r1
 8015f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f56:	f7ea fe07 	bl	8000b68 <__aeabi_dcmpgt>
 8015f5a:	2800      	cmp	r0, #0
 8015f5c:	d163      	bne.n	8016026 <_dtoa_r+0x6be>
 8015f5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015f62:	49a8      	ldr	r1, [pc, #672]	@ (8016204 <_dtoa_r+0x89c>)
 8015f64:	2000      	movs	r0, #0
 8015f66:	f7ea f9b7 	bl	80002d8 <__aeabi_dsub>
 8015f6a:	4602      	mov	r2, r0
 8015f6c:	460b      	mov	r3, r1
 8015f6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f72:	f7ea fddb 	bl	8000b2c <__aeabi_dcmplt>
 8015f76:	2800      	cmp	r0, #0
 8015f78:	f43f af14 	beq.w	8015da4 <_dtoa_r+0x43c>
 8015f7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8015f7e:	1e73      	subs	r3, r6, #1
 8015f80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015f82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015f86:	2b30      	cmp	r3, #48	@ 0x30
 8015f88:	d0f8      	beq.n	8015f7c <_dtoa_r+0x614>
 8015f8a:	4647      	mov	r7, r8
 8015f8c:	e03b      	b.n	8016006 <_dtoa_r+0x69e>
 8015f8e:	4b9e      	ldr	r3, [pc, #632]	@ (8016208 <_dtoa_r+0x8a0>)
 8015f90:	f7ea fb5a 	bl	8000648 <__aeabi_dmul>
 8015f94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015f98:	e7bc      	b.n	8015f14 <_dtoa_r+0x5ac>
 8015f9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015f9e:	4656      	mov	r6, sl
 8015fa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015fa4:	4620      	mov	r0, r4
 8015fa6:	4629      	mov	r1, r5
 8015fa8:	f7ea fc78 	bl	800089c <__aeabi_ddiv>
 8015fac:	f7ea fdfc 	bl	8000ba8 <__aeabi_d2iz>
 8015fb0:	4680      	mov	r8, r0
 8015fb2:	f7ea fadf 	bl	8000574 <__aeabi_i2d>
 8015fb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015fba:	f7ea fb45 	bl	8000648 <__aeabi_dmul>
 8015fbe:	4602      	mov	r2, r0
 8015fc0:	460b      	mov	r3, r1
 8015fc2:	4620      	mov	r0, r4
 8015fc4:	4629      	mov	r1, r5
 8015fc6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8015fca:	f7ea f985 	bl	80002d8 <__aeabi_dsub>
 8015fce:	f806 4b01 	strb.w	r4, [r6], #1
 8015fd2:	9d03      	ldr	r5, [sp, #12]
 8015fd4:	eba6 040a 	sub.w	r4, r6, sl
 8015fd8:	42a5      	cmp	r5, r4
 8015fda:	4602      	mov	r2, r0
 8015fdc:	460b      	mov	r3, r1
 8015fde:	d133      	bne.n	8016048 <_dtoa_r+0x6e0>
 8015fe0:	f7ea f97c 	bl	80002dc <__adddf3>
 8015fe4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015fe8:	4604      	mov	r4, r0
 8015fea:	460d      	mov	r5, r1
 8015fec:	f7ea fdbc 	bl	8000b68 <__aeabi_dcmpgt>
 8015ff0:	b9c0      	cbnz	r0, 8016024 <_dtoa_r+0x6bc>
 8015ff2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ff6:	4620      	mov	r0, r4
 8015ff8:	4629      	mov	r1, r5
 8015ffa:	f7ea fd8d 	bl	8000b18 <__aeabi_dcmpeq>
 8015ffe:	b110      	cbz	r0, 8016006 <_dtoa_r+0x69e>
 8016000:	f018 0f01 	tst.w	r8, #1
 8016004:	d10e      	bne.n	8016024 <_dtoa_r+0x6bc>
 8016006:	9902      	ldr	r1, [sp, #8]
 8016008:	4648      	mov	r0, r9
 801600a:	f000 fbbd 	bl	8016788 <_Bfree>
 801600e:	2300      	movs	r3, #0
 8016010:	7033      	strb	r3, [r6, #0]
 8016012:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016014:	3701      	adds	r7, #1
 8016016:	601f      	str	r7, [r3, #0]
 8016018:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801601a:	2b00      	cmp	r3, #0
 801601c:	f000 824b 	beq.w	80164b6 <_dtoa_r+0xb4e>
 8016020:	601e      	str	r6, [r3, #0]
 8016022:	e248      	b.n	80164b6 <_dtoa_r+0xb4e>
 8016024:	46b8      	mov	r8, r7
 8016026:	4633      	mov	r3, r6
 8016028:	461e      	mov	r6, r3
 801602a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801602e:	2a39      	cmp	r2, #57	@ 0x39
 8016030:	d106      	bne.n	8016040 <_dtoa_r+0x6d8>
 8016032:	459a      	cmp	sl, r3
 8016034:	d1f8      	bne.n	8016028 <_dtoa_r+0x6c0>
 8016036:	2230      	movs	r2, #48	@ 0x30
 8016038:	f108 0801 	add.w	r8, r8, #1
 801603c:	f88a 2000 	strb.w	r2, [sl]
 8016040:	781a      	ldrb	r2, [r3, #0]
 8016042:	3201      	adds	r2, #1
 8016044:	701a      	strb	r2, [r3, #0]
 8016046:	e7a0      	b.n	8015f8a <_dtoa_r+0x622>
 8016048:	4b6f      	ldr	r3, [pc, #444]	@ (8016208 <_dtoa_r+0x8a0>)
 801604a:	2200      	movs	r2, #0
 801604c:	f7ea fafc 	bl	8000648 <__aeabi_dmul>
 8016050:	2200      	movs	r2, #0
 8016052:	2300      	movs	r3, #0
 8016054:	4604      	mov	r4, r0
 8016056:	460d      	mov	r5, r1
 8016058:	f7ea fd5e 	bl	8000b18 <__aeabi_dcmpeq>
 801605c:	2800      	cmp	r0, #0
 801605e:	d09f      	beq.n	8015fa0 <_dtoa_r+0x638>
 8016060:	e7d1      	b.n	8016006 <_dtoa_r+0x69e>
 8016062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016064:	2a00      	cmp	r2, #0
 8016066:	f000 80ea 	beq.w	801623e <_dtoa_r+0x8d6>
 801606a:	9a07      	ldr	r2, [sp, #28]
 801606c:	2a01      	cmp	r2, #1
 801606e:	f300 80cd 	bgt.w	801620c <_dtoa_r+0x8a4>
 8016072:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016074:	2a00      	cmp	r2, #0
 8016076:	f000 80c1 	beq.w	80161fc <_dtoa_r+0x894>
 801607a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801607e:	9c08      	ldr	r4, [sp, #32]
 8016080:	9e00      	ldr	r6, [sp, #0]
 8016082:	9a00      	ldr	r2, [sp, #0]
 8016084:	441a      	add	r2, r3
 8016086:	9200      	str	r2, [sp, #0]
 8016088:	9a06      	ldr	r2, [sp, #24]
 801608a:	2101      	movs	r1, #1
 801608c:	441a      	add	r2, r3
 801608e:	4648      	mov	r0, r9
 8016090:	9206      	str	r2, [sp, #24]
 8016092:	f000 fc2d 	bl	80168f0 <__i2b>
 8016096:	4605      	mov	r5, r0
 8016098:	b166      	cbz	r6, 80160b4 <_dtoa_r+0x74c>
 801609a:	9b06      	ldr	r3, [sp, #24]
 801609c:	2b00      	cmp	r3, #0
 801609e:	dd09      	ble.n	80160b4 <_dtoa_r+0x74c>
 80160a0:	42b3      	cmp	r3, r6
 80160a2:	9a00      	ldr	r2, [sp, #0]
 80160a4:	bfa8      	it	ge
 80160a6:	4633      	movge	r3, r6
 80160a8:	1ad2      	subs	r2, r2, r3
 80160aa:	9200      	str	r2, [sp, #0]
 80160ac:	9a06      	ldr	r2, [sp, #24]
 80160ae:	1af6      	subs	r6, r6, r3
 80160b0:	1ad3      	subs	r3, r2, r3
 80160b2:	9306      	str	r3, [sp, #24]
 80160b4:	9b08      	ldr	r3, [sp, #32]
 80160b6:	b30b      	cbz	r3, 80160fc <_dtoa_r+0x794>
 80160b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	f000 80c6 	beq.w	801624c <_dtoa_r+0x8e4>
 80160c0:	2c00      	cmp	r4, #0
 80160c2:	f000 80c0 	beq.w	8016246 <_dtoa_r+0x8de>
 80160c6:	4629      	mov	r1, r5
 80160c8:	4622      	mov	r2, r4
 80160ca:	4648      	mov	r0, r9
 80160cc:	f000 fcc8 	bl	8016a60 <__pow5mult>
 80160d0:	9a02      	ldr	r2, [sp, #8]
 80160d2:	4601      	mov	r1, r0
 80160d4:	4605      	mov	r5, r0
 80160d6:	4648      	mov	r0, r9
 80160d8:	f000 fc20 	bl	801691c <__multiply>
 80160dc:	9902      	ldr	r1, [sp, #8]
 80160de:	4680      	mov	r8, r0
 80160e0:	4648      	mov	r0, r9
 80160e2:	f000 fb51 	bl	8016788 <_Bfree>
 80160e6:	9b08      	ldr	r3, [sp, #32]
 80160e8:	1b1b      	subs	r3, r3, r4
 80160ea:	9308      	str	r3, [sp, #32]
 80160ec:	f000 80b1 	beq.w	8016252 <_dtoa_r+0x8ea>
 80160f0:	9a08      	ldr	r2, [sp, #32]
 80160f2:	4641      	mov	r1, r8
 80160f4:	4648      	mov	r0, r9
 80160f6:	f000 fcb3 	bl	8016a60 <__pow5mult>
 80160fa:	9002      	str	r0, [sp, #8]
 80160fc:	2101      	movs	r1, #1
 80160fe:	4648      	mov	r0, r9
 8016100:	f000 fbf6 	bl	80168f0 <__i2b>
 8016104:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016106:	4604      	mov	r4, r0
 8016108:	2b00      	cmp	r3, #0
 801610a:	f000 81d8 	beq.w	80164be <_dtoa_r+0xb56>
 801610e:	461a      	mov	r2, r3
 8016110:	4601      	mov	r1, r0
 8016112:	4648      	mov	r0, r9
 8016114:	f000 fca4 	bl	8016a60 <__pow5mult>
 8016118:	9b07      	ldr	r3, [sp, #28]
 801611a:	2b01      	cmp	r3, #1
 801611c:	4604      	mov	r4, r0
 801611e:	f300 809f 	bgt.w	8016260 <_dtoa_r+0x8f8>
 8016122:	9b04      	ldr	r3, [sp, #16]
 8016124:	2b00      	cmp	r3, #0
 8016126:	f040 8097 	bne.w	8016258 <_dtoa_r+0x8f0>
 801612a:	9b05      	ldr	r3, [sp, #20]
 801612c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016130:	2b00      	cmp	r3, #0
 8016132:	f040 8093 	bne.w	801625c <_dtoa_r+0x8f4>
 8016136:	9b05      	ldr	r3, [sp, #20]
 8016138:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801613c:	0d1b      	lsrs	r3, r3, #20
 801613e:	051b      	lsls	r3, r3, #20
 8016140:	b133      	cbz	r3, 8016150 <_dtoa_r+0x7e8>
 8016142:	9b00      	ldr	r3, [sp, #0]
 8016144:	3301      	adds	r3, #1
 8016146:	9300      	str	r3, [sp, #0]
 8016148:	9b06      	ldr	r3, [sp, #24]
 801614a:	3301      	adds	r3, #1
 801614c:	9306      	str	r3, [sp, #24]
 801614e:	2301      	movs	r3, #1
 8016150:	9308      	str	r3, [sp, #32]
 8016152:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016154:	2b00      	cmp	r3, #0
 8016156:	f000 81b8 	beq.w	80164ca <_dtoa_r+0xb62>
 801615a:	6923      	ldr	r3, [r4, #16]
 801615c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016160:	6918      	ldr	r0, [r3, #16]
 8016162:	f000 fb79 	bl	8016858 <__hi0bits>
 8016166:	f1c0 0020 	rsb	r0, r0, #32
 801616a:	9b06      	ldr	r3, [sp, #24]
 801616c:	4418      	add	r0, r3
 801616e:	f010 001f 	ands.w	r0, r0, #31
 8016172:	f000 8082 	beq.w	801627a <_dtoa_r+0x912>
 8016176:	f1c0 0320 	rsb	r3, r0, #32
 801617a:	2b04      	cmp	r3, #4
 801617c:	dd73      	ble.n	8016266 <_dtoa_r+0x8fe>
 801617e:	9b00      	ldr	r3, [sp, #0]
 8016180:	f1c0 001c 	rsb	r0, r0, #28
 8016184:	4403      	add	r3, r0
 8016186:	9300      	str	r3, [sp, #0]
 8016188:	9b06      	ldr	r3, [sp, #24]
 801618a:	4403      	add	r3, r0
 801618c:	4406      	add	r6, r0
 801618e:	9306      	str	r3, [sp, #24]
 8016190:	9b00      	ldr	r3, [sp, #0]
 8016192:	2b00      	cmp	r3, #0
 8016194:	dd05      	ble.n	80161a2 <_dtoa_r+0x83a>
 8016196:	9902      	ldr	r1, [sp, #8]
 8016198:	461a      	mov	r2, r3
 801619a:	4648      	mov	r0, r9
 801619c:	f000 fcba 	bl	8016b14 <__lshift>
 80161a0:	9002      	str	r0, [sp, #8]
 80161a2:	9b06      	ldr	r3, [sp, #24]
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	dd05      	ble.n	80161b4 <_dtoa_r+0x84c>
 80161a8:	4621      	mov	r1, r4
 80161aa:	461a      	mov	r2, r3
 80161ac:	4648      	mov	r0, r9
 80161ae:	f000 fcb1 	bl	8016b14 <__lshift>
 80161b2:	4604      	mov	r4, r0
 80161b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d061      	beq.n	801627e <_dtoa_r+0x916>
 80161ba:	9802      	ldr	r0, [sp, #8]
 80161bc:	4621      	mov	r1, r4
 80161be:	f000 fd15 	bl	8016bec <__mcmp>
 80161c2:	2800      	cmp	r0, #0
 80161c4:	da5b      	bge.n	801627e <_dtoa_r+0x916>
 80161c6:	2300      	movs	r3, #0
 80161c8:	9902      	ldr	r1, [sp, #8]
 80161ca:	220a      	movs	r2, #10
 80161cc:	4648      	mov	r0, r9
 80161ce:	f000 fafd 	bl	80167cc <__multadd>
 80161d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80161d4:	9002      	str	r0, [sp, #8]
 80161d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80161da:	2b00      	cmp	r3, #0
 80161dc:	f000 8177 	beq.w	80164ce <_dtoa_r+0xb66>
 80161e0:	4629      	mov	r1, r5
 80161e2:	2300      	movs	r3, #0
 80161e4:	220a      	movs	r2, #10
 80161e6:	4648      	mov	r0, r9
 80161e8:	f000 faf0 	bl	80167cc <__multadd>
 80161ec:	f1bb 0f00 	cmp.w	fp, #0
 80161f0:	4605      	mov	r5, r0
 80161f2:	dc6f      	bgt.n	80162d4 <_dtoa_r+0x96c>
 80161f4:	9b07      	ldr	r3, [sp, #28]
 80161f6:	2b02      	cmp	r3, #2
 80161f8:	dc49      	bgt.n	801628e <_dtoa_r+0x926>
 80161fa:	e06b      	b.n	80162d4 <_dtoa_r+0x96c>
 80161fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80161fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8016202:	e73c      	b.n	801607e <_dtoa_r+0x716>
 8016204:	3fe00000 	.word	0x3fe00000
 8016208:	40240000 	.word	0x40240000
 801620c:	9b03      	ldr	r3, [sp, #12]
 801620e:	1e5c      	subs	r4, r3, #1
 8016210:	9b08      	ldr	r3, [sp, #32]
 8016212:	42a3      	cmp	r3, r4
 8016214:	db09      	blt.n	801622a <_dtoa_r+0x8c2>
 8016216:	1b1c      	subs	r4, r3, r4
 8016218:	9b03      	ldr	r3, [sp, #12]
 801621a:	2b00      	cmp	r3, #0
 801621c:	f6bf af30 	bge.w	8016080 <_dtoa_r+0x718>
 8016220:	9b00      	ldr	r3, [sp, #0]
 8016222:	9a03      	ldr	r2, [sp, #12]
 8016224:	1a9e      	subs	r6, r3, r2
 8016226:	2300      	movs	r3, #0
 8016228:	e72b      	b.n	8016082 <_dtoa_r+0x71a>
 801622a:	9b08      	ldr	r3, [sp, #32]
 801622c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801622e:	9408      	str	r4, [sp, #32]
 8016230:	1ae3      	subs	r3, r4, r3
 8016232:	441a      	add	r2, r3
 8016234:	9e00      	ldr	r6, [sp, #0]
 8016236:	9b03      	ldr	r3, [sp, #12]
 8016238:	920d      	str	r2, [sp, #52]	@ 0x34
 801623a:	2400      	movs	r4, #0
 801623c:	e721      	b.n	8016082 <_dtoa_r+0x71a>
 801623e:	9c08      	ldr	r4, [sp, #32]
 8016240:	9e00      	ldr	r6, [sp, #0]
 8016242:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8016244:	e728      	b.n	8016098 <_dtoa_r+0x730>
 8016246:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801624a:	e751      	b.n	80160f0 <_dtoa_r+0x788>
 801624c:	9a08      	ldr	r2, [sp, #32]
 801624e:	9902      	ldr	r1, [sp, #8]
 8016250:	e750      	b.n	80160f4 <_dtoa_r+0x78c>
 8016252:	f8cd 8008 	str.w	r8, [sp, #8]
 8016256:	e751      	b.n	80160fc <_dtoa_r+0x794>
 8016258:	2300      	movs	r3, #0
 801625a:	e779      	b.n	8016150 <_dtoa_r+0x7e8>
 801625c:	9b04      	ldr	r3, [sp, #16]
 801625e:	e777      	b.n	8016150 <_dtoa_r+0x7e8>
 8016260:	2300      	movs	r3, #0
 8016262:	9308      	str	r3, [sp, #32]
 8016264:	e779      	b.n	801615a <_dtoa_r+0x7f2>
 8016266:	d093      	beq.n	8016190 <_dtoa_r+0x828>
 8016268:	9a00      	ldr	r2, [sp, #0]
 801626a:	331c      	adds	r3, #28
 801626c:	441a      	add	r2, r3
 801626e:	9200      	str	r2, [sp, #0]
 8016270:	9a06      	ldr	r2, [sp, #24]
 8016272:	441a      	add	r2, r3
 8016274:	441e      	add	r6, r3
 8016276:	9206      	str	r2, [sp, #24]
 8016278:	e78a      	b.n	8016190 <_dtoa_r+0x828>
 801627a:	4603      	mov	r3, r0
 801627c:	e7f4      	b.n	8016268 <_dtoa_r+0x900>
 801627e:	9b03      	ldr	r3, [sp, #12]
 8016280:	2b00      	cmp	r3, #0
 8016282:	46b8      	mov	r8, r7
 8016284:	dc20      	bgt.n	80162c8 <_dtoa_r+0x960>
 8016286:	469b      	mov	fp, r3
 8016288:	9b07      	ldr	r3, [sp, #28]
 801628a:	2b02      	cmp	r3, #2
 801628c:	dd1e      	ble.n	80162cc <_dtoa_r+0x964>
 801628e:	f1bb 0f00 	cmp.w	fp, #0
 8016292:	f47f adb1 	bne.w	8015df8 <_dtoa_r+0x490>
 8016296:	4621      	mov	r1, r4
 8016298:	465b      	mov	r3, fp
 801629a:	2205      	movs	r2, #5
 801629c:	4648      	mov	r0, r9
 801629e:	f000 fa95 	bl	80167cc <__multadd>
 80162a2:	4601      	mov	r1, r0
 80162a4:	4604      	mov	r4, r0
 80162a6:	9802      	ldr	r0, [sp, #8]
 80162a8:	f000 fca0 	bl	8016bec <__mcmp>
 80162ac:	2800      	cmp	r0, #0
 80162ae:	f77f ada3 	ble.w	8015df8 <_dtoa_r+0x490>
 80162b2:	4656      	mov	r6, sl
 80162b4:	2331      	movs	r3, #49	@ 0x31
 80162b6:	f806 3b01 	strb.w	r3, [r6], #1
 80162ba:	f108 0801 	add.w	r8, r8, #1
 80162be:	e59f      	b.n	8015e00 <_dtoa_r+0x498>
 80162c0:	9c03      	ldr	r4, [sp, #12]
 80162c2:	46b8      	mov	r8, r7
 80162c4:	4625      	mov	r5, r4
 80162c6:	e7f4      	b.n	80162b2 <_dtoa_r+0x94a>
 80162c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80162cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	f000 8101 	beq.w	80164d6 <_dtoa_r+0xb6e>
 80162d4:	2e00      	cmp	r6, #0
 80162d6:	dd05      	ble.n	80162e4 <_dtoa_r+0x97c>
 80162d8:	4629      	mov	r1, r5
 80162da:	4632      	mov	r2, r6
 80162dc:	4648      	mov	r0, r9
 80162de:	f000 fc19 	bl	8016b14 <__lshift>
 80162e2:	4605      	mov	r5, r0
 80162e4:	9b08      	ldr	r3, [sp, #32]
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d05c      	beq.n	80163a4 <_dtoa_r+0xa3c>
 80162ea:	6869      	ldr	r1, [r5, #4]
 80162ec:	4648      	mov	r0, r9
 80162ee:	f000 fa0b 	bl	8016708 <_Balloc>
 80162f2:	4606      	mov	r6, r0
 80162f4:	b928      	cbnz	r0, 8016302 <_dtoa_r+0x99a>
 80162f6:	4b82      	ldr	r3, [pc, #520]	@ (8016500 <_dtoa_r+0xb98>)
 80162f8:	4602      	mov	r2, r0
 80162fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80162fe:	f7ff bb4a 	b.w	8015996 <_dtoa_r+0x2e>
 8016302:	692a      	ldr	r2, [r5, #16]
 8016304:	3202      	adds	r2, #2
 8016306:	0092      	lsls	r2, r2, #2
 8016308:	f105 010c 	add.w	r1, r5, #12
 801630c:	300c      	adds	r0, #12
 801630e:	f7ff fa94 	bl	801583a <memcpy>
 8016312:	2201      	movs	r2, #1
 8016314:	4631      	mov	r1, r6
 8016316:	4648      	mov	r0, r9
 8016318:	f000 fbfc 	bl	8016b14 <__lshift>
 801631c:	f10a 0301 	add.w	r3, sl, #1
 8016320:	9300      	str	r3, [sp, #0]
 8016322:	eb0a 030b 	add.w	r3, sl, fp
 8016326:	9308      	str	r3, [sp, #32]
 8016328:	9b04      	ldr	r3, [sp, #16]
 801632a:	f003 0301 	and.w	r3, r3, #1
 801632e:	462f      	mov	r7, r5
 8016330:	9306      	str	r3, [sp, #24]
 8016332:	4605      	mov	r5, r0
 8016334:	9b00      	ldr	r3, [sp, #0]
 8016336:	9802      	ldr	r0, [sp, #8]
 8016338:	4621      	mov	r1, r4
 801633a:	f103 3bff 	add.w	fp, r3, #4294967295
 801633e:	f7ff fa8a 	bl	8015856 <quorem>
 8016342:	4603      	mov	r3, r0
 8016344:	3330      	adds	r3, #48	@ 0x30
 8016346:	9003      	str	r0, [sp, #12]
 8016348:	4639      	mov	r1, r7
 801634a:	9802      	ldr	r0, [sp, #8]
 801634c:	9309      	str	r3, [sp, #36]	@ 0x24
 801634e:	f000 fc4d 	bl	8016bec <__mcmp>
 8016352:	462a      	mov	r2, r5
 8016354:	9004      	str	r0, [sp, #16]
 8016356:	4621      	mov	r1, r4
 8016358:	4648      	mov	r0, r9
 801635a:	f000 fc63 	bl	8016c24 <__mdiff>
 801635e:	68c2      	ldr	r2, [r0, #12]
 8016360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016362:	4606      	mov	r6, r0
 8016364:	bb02      	cbnz	r2, 80163a8 <_dtoa_r+0xa40>
 8016366:	4601      	mov	r1, r0
 8016368:	9802      	ldr	r0, [sp, #8]
 801636a:	f000 fc3f 	bl	8016bec <__mcmp>
 801636e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016370:	4602      	mov	r2, r0
 8016372:	4631      	mov	r1, r6
 8016374:	4648      	mov	r0, r9
 8016376:	920c      	str	r2, [sp, #48]	@ 0x30
 8016378:	9309      	str	r3, [sp, #36]	@ 0x24
 801637a:	f000 fa05 	bl	8016788 <_Bfree>
 801637e:	9b07      	ldr	r3, [sp, #28]
 8016380:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016382:	9e00      	ldr	r6, [sp, #0]
 8016384:	ea42 0103 	orr.w	r1, r2, r3
 8016388:	9b06      	ldr	r3, [sp, #24]
 801638a:	4319      	orrs	r1, r3
 801638c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801638e:	d10d      	bne.n	80163ac <_dtoa_r+0xa44>
 8016390:	2b39      	cmp	r3, #57	@ 0x39
 8016392:	d027      	beq.n	80163e4 <_dtoa_r+0xa7c>
 8016394:	9a04      	ldr	r2, [sp, #16]
 8016396:	2a00      	cmp	r2, #0
 8016398:	dd01      	ble.n	801639e <_dtoa_r+0xa36>
 801639a:	9b03      	ldr	r3, [sp, #12]
 801639c:	3331      	adds	r3, #49	@ 0x31
 801639e:	f88b 3000 	strb.w	r3, [fp]
 80163a2:	e52e      	b.n	8015e02 <_dtoa_r+0x49a>
 80163a4:	4628      	mov	r0, r5
 80163a6:	e7b9      	b.n	801631c <_dtoa_r+0x9b4>
 80163a8:	2201      	movs	r2, #1
 80163aa:	e7e2      	b.n	8016372 <_dtoa_r+0xa0a>
 80163ac:	9904      	ldr	r1, [sp, #16]
 80163ae:	2900      	cmp	r1, #0
 80163b0:	db04      	blt.n	80163bc <_dtoa_r+0xa54>
 80163b2:	9807      	ldr	r0, [sp, #28]
 80163b4:	4301      	orrs	r1, r0
 80163b6:	9806      	ldr	r0, [sp, #24]
 80163b8:	4301      	orrs	r1, r0
 80163ba:	d120      	bne.n	80163fe <_dtoa_r+0xa96>
 80163bc:	2a00      	cmp	r2, #0
 80163be:	ddee      	ble.n	801639e <_dtoa_r+0xa36>
 80163c0:	9902      	ldr	r1, [sp, #8]
 80163c2:	9300      	str	r3, [sp, #0]
 80163c4:	2201      	movs	r2, #1
 80163c6:	4648      	mov	r0, r9
 80163c8:	f000 fba4 	bl	8016b14 <__lshift>
 80163cc:	4621      	mov	r1, r4
 80163ce:	9002      	str	r0, [sp, #8]
 80163d0:	f000 fc0c 	bl	8016bec <__mcmp>
 80163d4:	2800      	cmp	r0, #0
 80163d6:	9b00      	ldr	r3, [sp, #0]
 80163d8:	dc02      	bgt.n	80163e0 <_dtoa_r+0xa78>
 80163da:	d1e0      	bne.n	801639e <_dtoa_r+0xa36>
 80163dc:	07da      	lsls	r2, r3, #31
 80163de:	d5de      	bpl.n	801639e <_dtoa_r+0xa36>
 80163e0:	2b39      	cmp	r3, #57	@ 0x39
 80163e2:	d1da      	bne.n	801639a <_dtoa_r+0xa32>
 80163e4:	2339      	movs	r3, #57	@ 0x39
 80163e6:	f88b 3000 	strb.w	r3, [fp]
 80163ea:	4633      	mov	r3, r6
 80163ec:	461e      	mov	r6, r3
 80163ee:	3b01      	subs	r3, #1
 80163f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80163f4:	2a39      	cmp	r2, #57	@ 0x39
 80163f6:	d04e      	beq.n	8016496 <_dtoa_r+0xb2e>
 80163f8:	3201      	adds	r2, #1
 80163fa:	701a      	strb	r2, [r3, #0]
 80163fc:	e501      	b.n	8015e02 <_dtoa_r+0x49a>
 80163fe:	2a00      	cmp	r2, #0
 8016400:	dd03      	ble.n	801640a <_dtoa_r+0xaa2>
 8016402:	2b39      	cmp	r3, #57	@ 0x39
 8016404:	d0ee      	beq.n	80163e4 <_dtoa_r+0xa7c>
 8016406:	3301      	adds	r3, #1
 8016408:	e7c9      	b.n	801639e <_dtoa_r+0xa36>
 801640a:	9a00      	ldr	r2, [sp, #0]
 801640c:	9908      	ldr	r1, [sp, #32]
 801640e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016412:	428a      	cmp	r2, r1
 8016414:	d028      	beq.n	8016468 <_dtoa_r+0xb00>
 8016416:	9902      	ldr	r1, [sp, #8]
 8016418:	2300      	movs	r3, #0
 801641a:	220a      	movs	r2, #10
 801641c:	4648      	mov	r0, r9
 801641e:	f000 f9d5 	bl	80167cc <__multadd>
 8016422:	42af      	cmp	r7, r5
 8016424:	9002      	str	r0, [sp, #8]
 8016426:	f04f 0300 	mov.w	r3, #0
 801642a:	f04f 020a 	mov.w	r2, #10
 801642e:	4639      	mov	r1, r7
 8016430:	4648      	mov	r0, r9
 8016432:	d107      	bne.n	8016444 <_dtoa_r+0xadc>
 8016434:	f000 f9ca 	bl	80167cc <__multadd>
 8016438:	4607      	mov	r7, r0
 801643a:	4605      	mov	r5, r0
 801643c:	9b00      	ldr	r3, [sp, #0]
 801643e:	3301      	adds	r3, #1
 8016440:	9300      	str	r3, [sp, #0]
 8016442:	e777      	b.n	8016334 <_dtoa_r+0x9cc>
 8016444:	f000 f9c2 	bl	80167cc <__multadd>
 8016448:	4629      	mov	r1, r5
 801644a:	4607      	mov	r7, r0
 801644c:	2300      	movs	r3, #0
 801644e:	220a      	movs	r2, #10
 8016450:	4648      	mov	r0, r9
 8016452:	f000 f9bb 	bl	80167cc <__multadd>
 8016456:	4605      	mov	r5, r0
 8016458:	e7f0      	b.n	801643c <_dtoa_r+0xad4>
 801645a:	f1bb 0f00 	cmp.w	fp, #0
 801645e:	bfcc      	ite	gt
 8016460:	465e      	movgt	r6, fp
 8016462:	2601      	movle	r6, #1
 8016464:	4456      	add	r6, sl
 8016466:	2700      	movs	r7, #0
 8016468:	9902      	ldr	r1, [sp, #8]
 801646a:	9300      	str	r3, [sp, #0]
 801646c:	2201      	movs	r2, #1
 801646e:	4648      	mov	r0, r9
 8016470:	f000 fb50 	bl	8016b14 <__lshift>
 8016474:	4621      	mov	r1, r4
 8016476:	9002      	str	r0, [sp, #8]
 8016478:	f000 fbb8 	bl	8016bec <__mcmp>
 801647c:	2800      	cmp	r0, #0
 801647e:	dcb4      	bgt.n	80163ea <_dtoa_r+0xa82>
 8016480:	d102      	bne.n	8016488 <_dtoa_r+0xb20>
 8016482:	9b00      	ldr	r3, [sp, #0]
 8016484:	07db      	lsls	r3, r3, #31
 8016486:	d4b0      	bmi.n	80163ea <_dtoa_r+0xa82>
 8016488:	4633      	mov	r3, r6
 801648a:	461e      	mov	r6, r3
 801648c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016490:	2a30      	cmp	r2, #48	@ 0x30
 8016492:	d0fa      	beq.n	801648a <_dtoa_r+0xb22>
 8016494:	e4b5      	b.n	8015e02 <_dtoa_r+0x49a>
 8016496:	459a      	cmp	sl, r3
 8016498:	d1a8      	bne.n	80163ec <_dtoa_r+0xa84>
 801649a:	2331      	movs	r3, #49	@ 0x31
 801649c:	f108 0801 	add.w	r8, r8, #1
 80164a0:	f88a 3000 	strb.w	r3, [sl]
 80164a4:	e4ad      	b.n	8015e02 <_dtoa_r+0x49a>
 80164a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80164a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8016504 <_dtoa_r+0xb9c>
 80164ac:	b11b      	cbz	r3, 80164b6 <_dtoa_r+0xb4e>
 80164ae:	f10a 0308 	add.w	r3, sl, #8
 80164b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80164b4:	6013      	str	r3, [r2, #0]
 80164b6:	4650      	mov	r0, sl
 80164b8:	b017      	add	sp, #92	@ 0x5c
 80164ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164be:	9b07      	ldr	r3, [sp, #28]
 80164c0:	2b01      	cmp	r3, #1
 80164c2:	f77f ae2e 	ble.w	8016122 <_dtoa_r+0x7ba>
 80164c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80164c8:	9308      	str	r3, [sp, #32]
 80164ca:	2001      	movs	r0, #1
 80164cc:	e64d      	b.n	801616a <_dtoa_r+0x802>
 80164ce:	f1bb 0f00 	cmp.w	fp, #0
 80164d2:	f77f aed9 	ble.w	8016288 <_dtoa_r+0x920>
 80164d6:	4656      	mov	r6, sl
 80164d8:	9802      	ldr	r0, [sp, #8]
 80164da:	4621      	mov	r1, r4
 80164dc:	f7ff f9bb 	bl	8015856 <quorem>
 80164e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80164e4:	f806 3b01 	strb.w	r3, [r6], #1
 80164e8:	eba6 020a 	sub.w	r2, r6, sl
 80164ec:	4593      	cmp	fp, r2
 80164ee:	ddb4      	ble.n	801645a <_dtoa_r+0xaf2>
 80164f0:	9902      	ldr	r1, [sp, #8]
 80164f2:	2300      	movs	r3, #0
 80164f4:	220a      	movs	r2, #10
 80164f6:	4648      	mov	r0, r9
 80164f8:	f000 f968 	bl	80167cc <__multadd>
 80164fc:	9002      	str	r0, [sp, #8]
 80164fe:	e7eb      	b.n	80164d8 <_dtoa_r+0xb70>
 8016500:	0801797c 	.word	0x0801797c
 8016504:	08017900 	.word	0x08017900

08016508 <_free_r>:
 8016508:	b538      	push	{r3, r4, r5, lr}
 801650a:	4605      	mov	r5, r0
 801650c:	2900      	cmp	r1, #0
 801650e:	d041      	beq.n	8016594 <_free_r+0x8c>
 8016510:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016514:	1f0c      	subs	r4, r1, #4
 8016516:	2b00      	cmp	r3, #0
 8016518:	bfb8      	it	lt
 801651a:	18e4      	addlt	r4, r4, r3
 801651c:	f000 f8e8 	bl	80166f0 <__malloc_lock>
 8016520:	4a1d      	ldr	r2, [pc, #116]	@ (8016598 <_free_r+0x90>)
 8016522:	6813      	ldr	r3, [r2, #0]
 8016524:	b933      	cbnz	r3, 8016534 <_free_r+0x2c>
 8016526:	6063      	str	r3, [r4, #4]
 8016528:	6014      	str	r4, [r2, #0]
 801652a:	4628      	mov	r0, r5
 801652c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016530:	f000 b8e4 	b.w	80166fc <__malloc_unlock>
 8016534:	42a3      	cmp	r3, r4
 8016536:	d908      	bls.n	801654a <_free_r+0x42>
 8016538:	6820      	ldr	r0, [r4, #0]
 801653a:	1821      	adds	r1, r4, r0
 801653c:	428b      	cmp	r3, r1
 801653e:	bf01      	itttt	eq
 8016540:	6819      	ldreq	r1, [r3, #0]
 8016542:	685b      	ldreq	r3, [r3, #4]
 8016544:	1809      	addeq	r1, r1, r0
 8016546:	6021      	streq	r1, [r4, #0]
 8016548:	e7ed      	b.n	8016526 <_free_r+0x1e>
 801654a:	461a      	mov	r2, r3
 801654c:	685b      	ldr	r3, [r3, #4]
 801654e:	b10b      	cbz	r3, 8016554 <_free_r+0x4c>
 8016550:	42a3      	cmp	r3, r4
 8016552:	d9fa      	bls.n	801654a <_free_r+0x42>
 8016554:	6811      	ldr	r1, [r2, #0]
 8016556:	1850      	adds	r0, r2, r1
 8016558:	42a0      	cmp	r0, r4
 801655a:	d10b      	bne.n	8016574 <_free_r+0x6c>
 801655c:	6820      	ldr	r0, [r4, #0]
 801655e:	4401      	add	r1, r0
 8016560:	1850      	adds	r0, r2, r1
 8016562:	4283      	cmp	r3, r0
 8016564:	6011      	str	r1, [r2, #0]
 8016566:	d1e0      	bne.n	801652a <_free_r+0x22>
 8016568:	6818      	ldr	r0, [r3, #0]
 801656a:	685b      	ldr	r3, [r3, #4]
 801656c:	6053      	str	r3, [r2, #4]
 801656e:	4408      	add	r0, r1
 8016570:	6010      	str	r0, [r2, #0]
 8016572:	e7da      	b.n	801652a <_free_r+0x22>
 8016574:	d902      	bls.n	801657c <_free_r+0x74>
 8016576:	230c      	movs	r3, #12
 8016578:	602b      	str	r3, [r5, #0]
 801657a:	e7d6      	b.n	801652a <_free_r+0x22>
 801657c:	6820      	ldr	r0, [r4, #0]
 801657e:	1821      	adds	r1, r4, r0
 8016580:	428b      	cmp	r3, r1
 8016582:	bf04      	itt	eq
 8016584:	6819      	ldreq	r1, [r3, #0]
 8016586:	685b      	ldreq	r3, [r3, #4]
 8016588:	6063      	str	r3, [r4, #4]
 801658a:	bf04      	itt	eq
 801658c:	1809      	addeq	r1, r1, r0
 801658e:	6021      	streq	r1, [r4, #0]
 8016590:	6054      	str	r4, [r2, #4]
 8016592:	e7ca      	b.n	801652a <_free_r+0x22>
 8016594:	bd38      	pop	{r3, r4, r5, pc}
 8016596:	bf00      	nop
 8016598:	20006e94 	.word	0x20006e94

0801659c <malloc>:
 801659c:	4b02      	ldr	r3, [pc, #8]	@ (80165a8 <malloc+0xc>)
 801659e:	4601      	mov	r1, r0
 80165a0:	6818      	ldr	r0, [r3, #0]
 80165a2:	f000 b825 	b.w	80165f0 <_malloc_r>
 80165a6:	bf00      	nop
 80165a8:	2000006c 	.word	0x2000006c

080165ac <sbrk_aligned>:
 80165ac:	b570      	push	{r4, r5, r6, lr}
 80165ae:	4e0f      	ldr	r6, [pc, #60]	@ (80165ec <sbrk_aligned+0x40>)
 80165b0:	460c      	mov	r4, r1
 80165b2:	6831      	ldr	r1, [r6, #0]
 80165b4:	4605      	mov	r5, r0
 80165b6:	b911      	cbnz	r1, 80165be <sbrk_aligned+0x12>
 80165b8:	f000 fccc 	bl	8016f54 <_sbrk_r>
 80165bc:	6030      	str	r0, [r6, #0]
 80165be:	4621      	mov	r1, r4
 80165c0:	4628      	mov	r0, r5
 80165c2:	f000 fcc7 	bl	8016f54 <_sbrk_r>
 80165c6:	1c43      	adds	r3, r0, #1
 80165c8:	d103      	bne.n	80165d2 <sbrk_aligned+0x26>
 80165ca:	f04f 34ff 	mov.w	r4, #4294967295
 80165ce:	4620      	mov	r0, r4
 80165d0:	bd70      	pop	{r4, r5, r6, pc}
 80165d2:	1cc4      	adds	r4, r0, #3
 80165d4:	f024 0403 	bic.w	r4, r4, #3
 80165d8:	42a0      	cmp	r0, r4
 80165da:	d0f8      	beq.n	80165ce <sbrk_aligned+0x22>
 80165dc:	1a21      	subs	r1, r4, r0
 80165de:	4628      	mov	r0, r5
 80165e0:	f000 fcb8 	bl	8016f54 <_sbrk_r>
 80165e4:	3001      	adds	r0, #1
 80165e6:	d1f2      	bne.n	80165ce <sbrk_aligned+0x22>
 80165e8:	e7ef      	b.n	80165ca <sbrk_aligned+0x1e>
 80165ea:	bf00      	nop
 80165ec:	20006e90 	.word	0x20006e90

080165f0 <_malloc_r>:
 80165f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80165f4:	1ccd      	adds	r5, r1, #3
 80165f6:	f025 0503 	bic.w	r5, r5, #3
 80165fa:	3508      	adds	r5, #8
 80165fc:	2d0c      	cmp	r5, #12
 80165fe:	bf38      	it	cc
 8016600:	250c      	movcc	r5, #12
 8016602:	2d00      	cmp	r5, #0
 8016604:	4606      	mov	r6, r0
 8016606:	db01      	blt.n	801660c <_malloc_r+0x1c>
 8016608:	42a9      	cmp	r1, r5
 801660a:	d904      	bls.n	8016616 <_malloc_r+0x26>
 801660c:	230c      	movs	r3, #12
 801660e:	6033      	str	r3, [r6, #0]
 8016610:	2000      	movs	r0, #0
 8016612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016616:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80166ec <_malloc_r+0xfc>
 801661a:	f000 f869 	bl	80166f0 <__malloc_lock>
 801661e:	f8d8 3000 	ldr.w	r3, [r8]
 8016622:	461c      	mov	r4, r3
 8016624:	bb44      	cbnz	r4, 8016678 <_malloc_r+0x88>
 8016626:	4629      	mov	r1, r5
 8016628:	4630      	mov	r0, r6
 801662a:	f7ff ffbf 	bl	80165ac <sbrk_aligned>
 801662e:	1c43      	adds	r3, r0, #1
 8016630:	4604      	mov	r4, r0
 8016632:	d158      	bne.n	80166e6 <_malloc_r+0xf6>
 8016634:	f8d8 4000 	ldr.w	r4, [r8]
 8016638:	4627      	mov	r7, r4
 801663a:	2f00      	cmp	r7, #0
 801663c:	d143      	bne.n	80166c6 <_malloc_r+0xd6>
 801663e:	2c00      	cmp	r4, #0
 8016640:	d04b      	beq.n	80166da <_malloc_r+0xea>
 8016642:	6823      	ldr	r3, [r4, #0]
 8016644:	4639      	mov	r1, r7
 8016646:	4630      	mov	r0, r6
 8016648:	eb04 0903 	add.w	r9, r4, r3
 801664c:	f000 fc82 	bl	8016f54 <_sbrk_r>
 8016650:	4581      	cmp	r9, r0
 8016652:	d142      	bne.n	80166da <_malloc_r+0xea>
 8016654:	6821      	ldr	r1, [r4, #0]
 8016656:	1a6d      	subs	r5, r5, r1
 8016658:	4629      	mov	r1, r5
 801665a:	4630      	mov	r0, r6
 801665c:	f7ff ffa6 	bl	80165ac <sbrk_aligned>
 8016660:	3001      	adds	r0, #1
 8016662:	d03a      	beq.n	80166da <_malloc_r+0xea>
 8016664:	6823      	ldr	r3, [r4, #0]
 8016666:	442b      	add	r3, r5
 8016668:	6023      	str	r3, [r4, #0]
 801666a:	f8d8 3000 	ldr.w	r3, [r8]
 801666e:	685a      	ldr	r2, [r3, #4]
 8016670:	bb62      	cbnz	r2, 80166cc <_malloc_r+0xdc>
 8016672:	f8c8 7000 	str.w	r7, [r8]
 8016676:	e00f      	b.n	8016698 <_malloc_r+0xa8>
 8016678:	6822      	ldr	r2, [r4, #0]
 801667a:	1b52      	subs	r2, r2, r5
 801667c:	d420      	bmi.n	80166c0 <_malloc_r+0xd0>
 801667e:	2a0b      	cmp	r2, #11
 8016680:	d917      	bls.n	80166b2 <_malloc_r+0xc2>
 8016682:	1961      	adds	r1, r4, r5
 8016684:	42a3      	cmp	r3, r4
 8016686:	6025      	str	r5, [r4, #0]
 8016688:	bf18      	it	ne
 801668a:	6059      	strne	r1, [r3, #4]
 801668c:	6863      	ldr	r3, [r4, #4]
 801668e:	bf08      	it	eq
 8016690:	f8c8 1000 	streq.w	r1, [r8]
 8016694:	5162      	str	r2, [r4, r5]
 8016696:	604b      	str	r3, [r1, #4]
 8016698:	4630      	mov	r0, r6
 801669a:	f000 f82f 	bl	80166fc <__malloc_unlock>
 801669e:	f104 000b 	add.w	r0, r4, #11
 80166a2:	1d23      	adds	r3, r4, #4
 80166a4:	f020 0007 	bic.w	r0, r0, #7
 80166a8:	1ac2      	subs	r2, r0, r3
 80166aa:	bf1c      	itt	ne
 80166ac:	1a1b      	subne	r3, r3, r0
 80166ae:	50a3      	strne	r3, [r4, r2]
 80166b0:	e7af      	b.n	8016612 <_malloc_r+0x22>
 80166b2:	6862      	ldr	r2, [r4, #4]
 80166b4:	42a3      	cmp	r3, r4
 80166b6:	bf0c      	ite	eq
 80166b8:	f8c8 2000 	streq.w	r2, [r8]
 80166bc:	605a      	strne	r2, [r3, #4]
 80166be:	e7eb      	b.n	8016698 <_malloc_r+0xa8>
 80166c0:	4623      	mov	r3, r4
 80166c2:	6864      	ldr	r4, [r4, #4]
 80166c4:	e7ae      	b.n	8016624 <_malloc_r+0x34>
 80166c6:	463c      	mov	r4, r7
 80166c8:	687f      	ldr	r7, [r7, #4]
 80166ca:	e7b6      	b.n	801663a <_malloc_r+0x4a>
 80166cc:	461a      	mov	r2, r3
 80166ce:	685b      	ldr	r3, [r3, #4]
 80166d0:	42a3      	cmp	r3, r4
 80166d2:	d1fb      	bne.n	80166cc <_malloc_r+0xdc>
 80166d4:	2300      	movs	r3, #0
 80166d6:	6053      	str	r3, [r2, #4]
 80166d8:	e7de      	b.n	8016698 <_malloc_r+0xa8>
 80166da:	230c      	movs	r3, #12
 80166dc:	6033      	str	r3, [r6, #0]
 80166de:	4630      	mov	r0, r6
 80166e0:	f000 f80c 	bl	80166fc <__malloc_unlock>
 80166e4:	e794      	b.n	8016610 <_malloc_r+0x20>
 80166e6:	6005      	str	r5, [r0, #0]
 80166e8:	e7d6      	b.n	8016698 <_malloc_r+0xa8>
 80166ea:	bf00      	nop
 80166ec:	20006e94 	.word	0x20006e94

080166f0 <__malloc_lock>:
 80166f0:	4801      	ldr	r0, [pc, #4]	@ (80166f8 <__malloc_lock+0x8>)
 80166f2:	f7ff b8a0 	b.w	8015836 <__retarget_lock_acquire_recursive>
 80166f6:	bf00      	nop
 80166f8:	20006e8c 	.word	0x20006e8c

080166fc <__malloc_unlock>:
 80166fc:	4801      	ldr	r0, [pc, #4]	@ (8016704 <__malloc_unlock+0x8>)
 80166fe:	f7ff b89b 	b.w	8015838 <__retarget_lock_release_recursive>
 8016702:	bf00      	nop
 8016704:	20006e8c 	.word	0x20006e8c

08016708 <_Balloc>:
 8016708:	b570      	push	{r4, r5, r6, lr}
 801670a:	69c6      	ldr	r6, [r0, #28]
 801670c:	4604      	mov	r4, r0
 801670e:	460d      	mov	r5, r1
 8016710:	b976      	cbnz	r6, 8016730 <_Balloc+0x28>
 8016712:	2010      	movs	r0, #16
 8016714:	f7ff ff42 	bl	801659c <malloc>
 8016718:	4602      	mov	r2, r0
 801671a:	61e0      	str	r0, [r4, #28]
 801671c:	b920      	cbnz	r0, 8016728 <_Balloc+0x20>
 801671e:	4b18      	ldr	r3, [pc, #96]	@ (8016780 <_Balloc+0x78>)
 8016720:	4818      	ldr	r0, [pc, #96]	@ (8016784 <_Balloc+0x7c>)
 8016722:	216b      	movs	r1, #107	@ 0x6b
 8016724:	f000 fc26 	bl	8016f74 <__assert_func>
 8016728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801672c:	6006      	str	r6, [r0, #0]
 801672e:	60c6      	str	r6, [r0, #12]
 8016730:	69e6      	ldr	r6, [r4, #28]
 8016732:	68f3      	ldr	r3, [r6, #12]
 8016734:	b183      	cbz	r3, 8016758 <_Balloc+0x50>
 8016736:	69e3      	ldr	r3, [r4, #28]
 8016738:	68db      	ldr	r3, [r3, #12]
 801673a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801673e:	b9b8      	cbnz	r0, 8016770 <_Balloc+0x68>
 8016740:	2101      	movs	r1, #1
 8016742:	fa01 f605 	lsl.w	r6, r1, r5
 8016746:	1d72      	adds	r2, r6, #5
 8016748:	0092      	lsls	r2, r2, #2
 801674a:	4620      	mov	r0, r4
 801674c:	f000 fc30 	bl	8016fb0 <_calloc_r>
 8016750:	b160      	cbz	r0, 801676c <_Balloc+0x64>
 8016752:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016756:	e00e      	b.n	8016776 <_Balloc+0x6e>
 8016758:	2221      	movs	r2, #33	@ 0x21
 801675a:	2104      	movs	r1, #4
 801675c:	4620      	mov	r0, r4
 801675e:	f000 fc27 	bl	8016fb0 <_calloc_r>
 8016762:	69e3      	ldr	r3, [r4, #28]
 8016764:	60f0      	str	r0, [r6, #12]
 8016766:	68db      	ldr	r3, [r3, #12]
 8016768:	2b00      	cmp	r3, #0
 801676a:	d1e4      	bne.n	8016736 <_Balloc+0x2e>
 801676c:	2000      	movs	r0, #0
 801676e:	bd70      	pop	{r4, r5, r6, pc}
 8016770:	6802      	ldr	r2, [r0, #0]
 8016772:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016776:	2300      	movs	r3, #0
 8016778:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801677c:	e7f7      	b.n	801676e <_Balloc+0x66>
 801677e:	bf00      	nop
 8016780:	0801790d 	.word	0x0801790d
 8016784:	0801798d 	.word	0x0801798d

08016788 <_Bfree>:
 8016788:	b570      	push	{r4, r5, r6, lr}
 801678a:	69c6      	ldr	r6, [r0, #28]
 801678c:	4605      	mov	r5, r0
 801678e:	460c      	mov	r4, r1
 8016790:	b976      	cbnz	r6, 80167b0 <_Bfree+0x28>
 8016792:	2010      	movs	r0, #16
 8016794:	f7ff ff02 	bl	801659c <malloc>
 8016798:	4602      	mov	r2, r0
 801679a:	61e8      	str	r0, [r5, #28]
 801679c:	b920      	cbnz	r0, 80167a8 <_Bfree+0x20>
 801679e:	4b09      	ldr	r3, [pc, #36]	@ (80167c4 <_Bfree+0x3c>)
 80167a0:	4809      	ldr	r0, [pc, #36]	@ (80167c8 <_Bfree+0x40>)
 80167a2:	218f      	movs	r1, #143	@ 0x8f
 80167a4:	f000 fbe6 	bl	8016f74 <__assert_func>
 80167a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80167ac:	6006      	str	r6, [r0, #0]
 80167ae:	60c6      	str	r6, [r0, #12]
 80167b0:	b13c      	cbz	r4, 80167c2 <_Bfree+0x3a>
 80167b2:	69eb      	ldr	r3, [r5, #28]
 80167b4:	6862      	ldr	r2, [r4, #4]
 80167b6:	68db      	ldr	r3, [r3, #12]
 80167b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80167bc:	6021      	str	r1, [r4, #0]
 80167be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80167c2:	bd70      	pop	{r4, r5, r6, pc}
 80167c4:	0801790d 	.word	0x0801790d
 80167c8:	0801798d 	.word	0x0801798d

080167cc <__multadd>:
 80167cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167d0:	690d      	ldr	r5, [r1, #16]
 80167d2:	4607      	mov	r7, r0
 80167d4:	460c      	mov	r4, r1
 80167d6:	461e      	mov	r6, r3
 80167d8:	f101 0c14 	add.w	ip, r1, #20
 80167dc:	2000      	movs	r0, #0
 80167de:	f8dc 3000 	ldr.w	r3, [ip]
 80167e2:	b299      	uxth	r1, r3
 80167e4:	fb02 6101 	mla	r1, r2, r1, r6
 80167e8:	0c1e      	lsrs	r6, r3, #16
 80167ea:	0c0b      	lsrs	r3, r1, #16
 80167ec:	fb02 3306 	mla	r3, r2, r6, r3
 80167f0:	b289      	uxth	r1, r1
 80167f2:	3001      	adds	r0, #1
 80167f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80167f8:	4285      	cmp	r5, r0
 80167fa:	f84c 1b04 	str.w	r1, [ip], #4
 80167fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016802:	dcec      	bgt.n	80167de <__multadd+0x12>
 8016804:	b30e      	cbz	r6, 801684a <__multadd+0x7e>
 8016806:	68a3      	ldr	r3, [r4, #8]
 8016808:	42ab      	cmp	r3, r5
 801680a:	dc19      	bgt.n	8016840 <__multadd+0x74>
 801680c:	6861      	ldr	r1, [r4, #4]
 801680e:	4638      	mov	r0, r7
 8016810:	3101      	adds	r1, #1
 8016812:	f7ff ff79 	bl	8016708 <_Balloc>
 8016816:	4680      	mov	r8, r0
 8016818:	b928      	cbnz	r0, 8016826 <__multadd+0x5a>
 801681a:	4602      	mov	r2, r0
 801681c:	4b0c      	ldr	r3, [pc, #48]	@ (8016850 <__multadd+0x84>)
 801681e:	480d      	ldr	r0, [pc, #52]	@ (8016854 <__multadd+0x88>)
 8016820:	21ba      	movs	r1, #186	@ 0xba
 8016822:	f000 fba7 	bl	8016f74 <__assert_func>
 8016826:	6922      	ldr	r2, [r4, #16]
 8016828:	3202      	adds	r2, #2
 801682a:	f104 010c 	add.w	r1, r4, #12
 801682e:	0092      	lsls	r2, r2, #2
 8016830:	300c      	adds	r0, #12
 8016832:	f7ff f802 	bl	801583a <memcpy>
 8016836:	4621      	mov	r1, r4
 8016838:	4638      	mov	r0, r7
 801683a:	f7ff ffa5 	bl	8016788 <_Bfree>
 801683e:	4644      	mov	r4, r8
 8016840:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016844:	3501      	adds	r5, #1
 8016846:	615e      	str	r6, [r3, #20]
 8016848:	6125      	str	r5, [r4, #16]
 801684a:	4620      	mov	r0, r4
 801684c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016850:	0801797c 	.word	0x0801797c
 8016854:	0801798d 	.word	0x0801798d

08016858 <__hi0bits>:
 8016858:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801685c:	4603      	mov	r3, r0
 801685e:	bf36      	itet	cc
 8016860:	0403      	lslcc	r3, r0, #16
 8016862:	2000      	movcs	r0, #0
 8016864:	2010      	movcc	r0, #16
 8016866:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801686a:	bf3c      	itt	cc
 801686c:	021b      	lslcc	r3, r3, #8
 801686e:	3008      	addcc	r0, #8
 8016870:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016874:	bf3c      	itt	cc
 8016876:	011b      	lslcc	r3, r3, #4
 8016878:	3004      	addcc	r0, #4
 801687a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801687e:	bf3c      	itt	cc
 8016880:	009b      	lslcc	r3, r3, #2
 8016882:	3002      	addcc	r0, #2
 8016884:	2b00      	cmp	r3, #0
 8016886:	db05      	blt.n	8016894 <__hi0bits+0x3c>
 8016888:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801688c:	f100 0001 	add.w	r0, r0, #1
 8016890:	bf08      	it	eq
 8016892:	2020      	moveq	r0, #32
 8016894:	4770      	bx	lr

08016896 <__lo0bits>:
 8016896:	6803      	ldr	r3, [r0, #0]
 8016898:	4602      	mov	r2, r0
 801689a:	f013 0007 	ands.w	r0, r3, #7
 801689e:	d00b      	beq.n	80168b8 <__lo0bits+0x22>
 80168a0:	07d9      	lsls	r1, r3, #31
 80168a2:	d421      	bmi.n	80168e8 <__lo0bits+0x52>
 80168a4:	0798      	lsls	r0, r3, #30
 80168a6:	bf49      	itett	mi
 80168a8:	085b      	lsrmi	r3, r3, #1
 80168aa:	089b      	lsrpl	r3, r3, #2
 80168ac:	2001      	movmi	r0, #1
 80168ae:	6013      	strmi	r3, [r2, #0]
 80168b0:	bf5c      	itt	pl
 80168b2:	6013      	strpl	r3, [r2, #0]
 80168b4:	2002      	movpl	r0, #2
 80168b6:	4770      	bx	lr
 80168b8:	b299      	uxth	r1, r3
 80168ba:	b909      	cbnz	r1, 80168c0 <__lo0bits+0x2a>
 80168bc:	0c1b      	lsrs	r3, r3, #16
 80168be:	2010      	movs	r0, #16
 80168c0:	b2d9      	uxtb	r1, r3
 80168c2:	b909      	cbnz	r1, 80168c8 <__lo0bits+0x32>
 80168c4:	3008      	adds	r0, #8
 80168c6:	0a1b      	lsrs	r3, r3, #8
 80168c8:	0719      	lsls	r1, r3, #28
 80168ca:	bf04      	itt	eq
 80168cc:	091b      	lsreq	r3, r3, #4
 80168ce:	3004      	addeq	r0, #4
 80168d0:	0799      	lsls	r1, r3, #30
 80168d2:	bf04      	itt	eq
 80168d4:	089b      	lsreq	r3, r3, #2
 80168d6:	3002      	addeq	r0, #2
 80168d8:	07d9      	lsls	r1, r3, #31
 80168da:	d403      	bmi.n	80168e4 <__lo0bits+0x4e>
 80168dc:	085b      	lsrs	r3, r3, #1
 80168de:	f100 0001 	add.w	r0, r0, #1
 80168e2:	d003      	beq.n	80168ec <__lo0bits+0x56>
 80168e4:	6013      	str	r3, [r2, #0]
 80168e6:	4770      	bx	lr
 80168e8:	2000      	movs	r0, #0
 80168ea:	4770      	bx	lr
 80168ec:	2020      	movs	r0, #32
 80168ee:	4770      	bx	lr

080168f0 <__i2b>:
 80168f0:	b510      	push	{r4, lr}
 80168f2:	460c      	mov	r4, r1
 80168f4:	2101      	movs	r1, #1
 80168f6:	f7ff ff07 	bl	8016708 <_Balloc>
 80168fa:	4602      	mov	r2, r0
 80168fc:	b928      	cbnz	r0, 801690a <__i2b+0x1a>
 80168fe:	4b05      	ldr	r3, [pc, #20]	@ (8016914 <__i2b+0x24>)
 8016900:	4805      	ldr	r0, [pc, #20]	@ (8016918 <__i2b+0x28>)
 8016902:	f240 1145 	movw	r1, #325	@ 0x145
 8016906:	f000 fb35 	bl	8016f74 <__assert_func>
 801690a:	2301      	movs	r3, #1
 801690c:	6144      	str	r4, [r0, #20]
 801690e:	6103      	str	r3, [r0, #16]
 8016910:	bd10      	pop	{r4, pc}
 8016912:	bf00      	nop
 8016914:	0801797c 	.word	0x0801797c
 8016918:	0801798d 	.word	0x0801798d

0801691c <__multiply>:
 801691c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016920:	4617      	mov	r7, r2
 8016922:	690a      	ldr	r2, [r1, #16]
 8016924:	693b      	ldr	r3, [r7, #16]
 8016926:	429a      	cmp	r2, r3
 8016928:	bfa8      	it	ge
 801692a:	463b      	movge	r3, r7
 801692c:	4689      	mov	r9, r1
 801692e:	bfa4      	itt	ge
 8016930:	460f      	movge	r7, r1
 8016932:	4699      	movge	r9, r3
 8016934:	693d      	ldr	r5, [r7, #16]
 8016936:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801693a:	68bb      	ldr	r3, [r7, #8]
 801693c:	6879      	ldr	r1, [r7, #4]
 801693e:	eb05 060a 	add.w	r6, r5, sl
 8016942:	42b3      	cmp	r3, r6
 8016944:	b085      	sub	sp, #20
 8016946:	bfb8      	it	lt
 8016948:	3101      	addlt	r1, #1
 801694a:	f7ff fedd 	bl	8016708 <_Balloc>
 801694e:	b930      	cbnz	r0, 801695e <__multiply+0x42>
 8016950:	4602      	mov	r2, r0
 8016952:	4b41      	ldr	r3, [pc, #260]	@ (8016a58 <__multiply+0x13c>)
 8016954:	4841      	ldr	r0, [pc, #260]	@ (8016a5c <__multiply+0x140>)
 8016956:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801695a:	f000 fb0b 	bl	8016f74 <__assert_func>
 801695e:	f100 0414 	add.w	r4, r0, #20
 8016962:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8016966:	4623      	mov	r3, r4
 8016968:	2200      	movs	r2, #0
 801696a:	4573      	cmp	r3, lr
 801696c:	d320      	bcc.n	80169b0 <__multiply+0x94>
 801696e:	f107 0814 	add.w	r8, r7, #20
 8016972:	f109 0114 	add.w	r1, r9, #20
 8016976:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801697a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801697e:	9302      	str	r3, [sp, #8]
 8016980:	1beb      	subs	r3, r5, r7
 8016982:	3b15      	subs	r3, #21
 8016984:	f023 0303 	bic.w	r3, r3, #3
 8016988:	3304      	adds	r3, #4
 801698a:	3715      	adds	r7, #21
 801698c:	42bd      	cmp	r5, r7
 801698e:	bf38      	it	cc
 8016990:	2304      	movcc	r3, #4
 8016992:	9301      	str	r3, [sp, #4]
 8016994:	9b02      	ldr	r3, [sp, #8]
 8016996:	9103      	str	r1, [sp, #12]
 8016998:	428b      	cmp	r3, r1
 801699a:	d80c      	bhi.n	80169b6 <__multiply+0x9a>
 801699c:	2e00      	cmp	r6, #0
 801699e:	dd03      	ble.n	80169a8 <__multiply+0x8c>
 80169a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80169a4:	2b00      	cmp	r3, #0
 80169a6:	d055      	beq.n	8016a54 <__multiply+0x138>
 80169a8:	6106      	str	r6, [r0, #16]
 80169aa:	b005      	add	sp, #20
 80169ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169b0:	f843 2b04 	str.w	r2, [r3], #4
 80169b4:	e7d9      	b.n	801696a <__multiply+0x4e>
 80169b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80169ba:	f1ba 0f00 	cmp.w	sl, #0
 80169be:	d01f      	beq.n	8016a00 <__multiply+0xe4>
 80169c0:	46c4      	mov	ip, r8
 80169c2:	46a1      	mov	r9, r4
 80169c4:	2700      	movs	r7, #0
 80169c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80169ca:	f8d9 3000 	ldr.w	r3, [r9]
 80169ce:	fa1f fb82 	uxth.w	fp, r2
 80169d2:	b29b      	uxth	r3, r3
 80169d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80169d8:	443b      	add	r3, r7
 80169da:	f8d9 7000 	ldr.w	r7, [r9]
 80169de:	0c12      	lsrs	r2, r2, #16
 80169e0:	0c3f      	lsrs	r7, r7, #16
 80169e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80169e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80169ea:	b29b      	uxth	r3, r3
 80169ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80169f0:	4565      	cmp	r5, ip
 80169f2:	f849 3b04 	str.w	r3, [r9], #4
 80169f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80169fa:	d8e4      	bhi.n	80169c6 <__multiply+0xaa>
 80169fc:	9b01      	ldr	r3, [sp, #4]
 80169fe:	50e7      	str	r7, [r4, r3]
 8016a00:	9b03      	ldr	r3, [sp, #12]
 8016a02:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016a06:	3104      	adds	r1, #4
 8016a08:	f1b9 0f00 	cmp.w	r9, #0
 8016a0c:	d020      	beq.n	8016a50 <__multiply+0x134>
 8016a0e:	6823      	ldr	r3, [r4, #0]
 8016a10:	4647      	mov	r7, r8
 8016a12:	46a4      	mov	ip, r4
 8016a14:	f04f 0a00 	mov.w	sl, #0
 8016a18:	f8b7 b000 	ldrh.w	fp, [r7]
 8016a1c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016a20:	fb09 220b 	mla	r2, r9, fp, r2
 8016a24:	4452      	add	r2, sl
 8016a26:	b29b      	uxth	r3, r3
 8016a28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016a2c:	f84c 3b04 	str.w	r3, [ip], #4
 8016a30:	f857 3b04 	ldr.w	r3, [r7], #4
 8016a34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016a38:	f8bc 3000 	ldrh.w	r3, [ip]
 8016a3c:	fb09 330a 	mla	r3, r9, sl, r3
 8016a40:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016a44:	42bd      	cmp	r5, r7
 8016a46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016a4a:	d8e5      	bhi.n	8016a18 <__multiply+0xfc>
 8016a4c:	9a01      	ldr	r2, [sp, #4]
 8016a4e:	50a3      	str	r3, [r4, r2]
 8016a50:	3404      	adds	r4, #4
 8016a52:	e79f      	b.n	8016994 <__multiply+0x78>
 8016a54:	3e01      	subs	r6, #1
 8016a56:	e7a1      	b.n	801699c <__multiply+0x80>
 8016a58:	0801797c 	.word	0x0801797c
 8016a5c:	0801798d 	.word	0x0801798d

08016a60 <__pow5mult>:
 8016a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016a64:	4615      	mov	r5, r2
 8016a66:	f012 0203 	ands.w	r2, r2, #3
 8016a6a:	4607      	mov	r7, r0
 8016a6c:	460e      	mov	r6, r1
 8016a6e:	d007      	beq.n	8016a80 <__pow5mult+0x20>
 8016a70:	4c25      	ldr	r4, [pc, #148]	@ (8016b08 <__pow5mult+0xa8>)
 8016a72:	3a01      	subs	r2, #1
 8016a74:	2300      	movs	r3, #0
 8016a76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016a7a:	f7ff fea7 	bl	80167cc <__multadd>
 8016a7e:	4606      	mov	r6, r0
 8016a80:	10ad      	asrs	r5, r5, #2
 8016a82:	d03d      	beq.n	8016b00 <__pow5mult+0xa0>
 8016a84:	69fc      	ldr	r4, [r7, #28]
 8016a86:	b97c      	cbnz	r4, 8016aa8 <__pow5mult+0x48>
 8016a88:	2010      	movs	r0, #16
 8016a8a:	f7ff fd87 	bl	801659c <malloc>
 8016a8e:	4602      	mov	r2, r0
 8016a90:	61f8      	str	r0, [r7, #28]
 8016a92:	b928      	cbnz	r0, 8016aa0 <__pow5mult+0x40>
 8016a94:	4b1d      	ldr	r3, [pc, #116]	@ (8016b0c <__pow5mult+0xac>)
 8016a96:	481e      	ldr	r0, [pc, #120]	@ (8016b10 <__pow5mult+0xb0>)
 8016a98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016a9c:	f000 fa6a 	bl	8016f74 <__assert_func>
 8016aa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016aa4:	6004      	str	r4, [r0, #0]
 8016aa6:	60c4      	str	r4, [r0, #12]
 8016aa8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016aac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016ab0:	b94c      	cbnz	r4, 8016ac6 <__pow5mult+0x66>
 8016ab2:	f240 2171 	movw	r1, #625	@ 0x271
 8016ab6:	4638      	mov	r0, r7
 8016ab8:	f7ff ff1a 	bl	80168f0 <__i2b>
 8016abc:	2300      	movs	r3, #0
 8016abe:	f8c8 0008 	str.w	r0, [r8, #8]
 8016ac2:	4604      	mov	r4, r0
 8016ac4:	6003      	str	r3, [r0, #0]
 8016ac6:	f04f 0900 	mov.w	r9, #0
 8016aca:	07eb      	lsls	r3, r5, #31
 8016acc:	d50a      	bpl.n	8016ae4 <__pow5mult+0x84>
 8016ace:	4631      	mov	r1, r6
 8016ad0:	4622      	mov	r2, r4
 8016ad2:	4638      	mov	r0, r7
 8016ad4:	f7ff ff22 	bl	801691c <__multiply>
 8016ad8:	4631      	mov	r1, r6
 8016ada:	4680      	mov	r8, r0
 8016adc:	4638      	mov	r0, r7
 8016ade:	f7ff fe53 	bl	8016788 <_Bfree>
 8016ae2:	4646      	mov	r6, r8
 8016ae4:	106d      	asrs	r5, r5, #1
 8016ae6:	d00b      	beq.n	8016b00 <__pow5mult+0xa0>
 8016ae8:	6820      	ldr	r0, [r4, #0]
 8016aea:	b938      	cbnz	r0, 8016afc <__pow5mult+0x9c>
 8016aec:	4622      	mov	r2, r4
 8016aee:	4621      	mov	r1, r4
 8016af0:	4638      	mov	r0, r7
 8016af2:	f7ff ff13 	bl	801691c <__multiply>
 8016af6:	6020      	str	r0, [r4, #0]
 8016af8:	f8c0 9000 	str.w	r9, [r0]
 8016afc:	4604      	mov	r4, r0
 8016afe:	e7e4      	b.n	8016aca <__pow5mult+0x6a>
 8016b00:	4630      	mov	r0, r6
 8016b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016b06:	bf00      	nop
 8016b08:	08017a40 	.word	0x08017a40
 8016b0c:	0801790d 	.word	0x0801790d
 8016b10:	0801798d 	.word	0x0801798d

08016b14 <__lshift>:
 8016b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b18:	460c      	mov	r4, r1
 8016b1a:	6849      	ldr	r1, [r1, #4]
 8016b1c:	6923      	ldr	r3, [r4, #16]
 8016b1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016b22:	68a3      	ldr	r3, [r4, #8]
 8016b24:	4607      	mov	r7, r0
 8016b26:	4691      	mov	r9, r2
 8016b28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016b2c:	f108 0601 	add.w	r6, r8, #1
 8016b30:	42b3      	cmp	r3, r6
 8016b32:	db0b      	blt.n	8016b4c <__lshift+0x38>
 8016b34:	4638      	mov	r0, r7
 8016b36:	f7ff fde7 	bl	8016708 <_Balloc>
 8016b3a:	4605      	mov	r5, r0
 8016b3c:	b948      	cbnz	r0, 8016b52 <__lshift+0x3e>
 8016b3e:	4602      	mov	r2, r0
 8016b40:	4b28      	ldr	r3, [pc, #160]	@ (8016be4 <__lshift+0xd0>)
 8016b42:	4829      	ldr	r0, [pc, #164]	@ (8016be8 <__lshift+0xd4>)
 8016b44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016b48:	f000 fa14 	bl	8016f74 <__assert_func>
 8016b4c:	3101      	adds	r1, #1
 8016b4e:	005b      	lsls	r3, r3, #1
 8016b50:	e7ee      	b.n	8016b30 <__lshift+0x1c>
 8016b52:	2300      	movs	r3, #0
 8016b54:	f100 0114 	add.w	r1, r0, #20
 8016b58:	f100 0210 	add.w	r2, r0, #16
 8016b5c:	4618      	mov	r0, r3
 8016b5e:	4553      	cmp	r3, sl
 8016b60:	db33      	blt.n	8016bca <__lshift+0xb6>
 8016b62:	6920      	ldr	r0, [r4, #16]
 8016b64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016b68:	f104 0314 	add.w	r3, r4, #20
 8016b6c:	f019 091f 	ands.w	r9, r9, #31
 8016b70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016b74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016b78:	d02b      	beq.n	8016bd2 <__lshift+0xbe>
 8016b7a:	f1c9 0e20 	rsb	lr, r9, #32
 8016b7e:	468a      	mov	sl, r1
 8016b80:	2200      	movs	r2, #0
 8016b82:	6818      	ldr	r0, [r3, #0]
 8016b84:	fa00 f009 	lsl.w	r0, r0, r9
 8016b88:	4310      	orrs	r0, r2
 8016b8a:	f84a 0b04 	str.w	r0, [sl], #4
 8016b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016b92:	459c      	cmp	ip, r3
 8016b94:	fa22 f20e 	lsr.w	r2, r2, lr
 8016b98:	d8f3      	bhi.n	8016b82 <__lshift+0x6e>
 8016b9a:	ebac 0304 	sub.w	r3, ip, r4
 8016b9e:	3b15      	subs	r3, #21
 8016ba0:	f023 0303 	bic.w	r3, r3, #3
 8016ba4:	3304      	adds	r3, #4
 8016ba6:	f104 0015 	add.w	r0, r4, #21
 8016baa:	4560      	cmp	r0, ip
 8016bac:	bf88      	it	hi
 8016bae:	2304      	movhi	r3, #4
 8016bb0:	50ca      	str	r2, [r1, r3]
 8016bb2:	b10a      	cbz	r2, 8016bb8 <__lshift+0xa4>
 8016bb4:	f108 0602 	add.w	r6, r8, #2
 8016bb8:	3e01      	subs	r6, #1
 8016bba:	4638      	mov	r0, r7
 8016bbc:	612e      	str	r6, [r5, #16]
 8016bbe:	4621      	mov	r1, r4
 8016bc0:	f7ff fde2 	bl	8016788 <_Bfree>
 8016bc4:	4628      	mov	r0, r5
 8016bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016bca:	f842 0f04 	str.w	r0, [r2, #4]!
 8016bce:	3301      	adds	r3, #1
 8016bd0:	e7c5      	b.n	8016b5e <__lshift+0x4a>
 8016bd2:	3904      	subs	r1, #4
 8016bd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8016bd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8016bdc:	459c      	cmp	ip, r3
 8016bde:	d8f9      	bhi.n	8016bd4 <__lshift+0xc0>
 8016be0:	e7ea      	b.n	8016bb8 <__lshift+0xa4>
 8016be2:	bf00      	nop
 8016be4:	0801797c 	.word	0x0801797c
 8016be8:	0801798d 	.word	0x0801798d

08016bec <__mcmp>:
 8016bec:	690a      	ldr	r2, [r1, #16]
 8016bee:	4603      	mov	r3, r0
 8016bf0:	6900      	ldr	r0, [r0, #16]
 8016bf2:	1a80      	subs	r0, r0, r2
 8016bf4:	b530      	push	{r4, r5, lr}
 8016bf6:	d10e      	bne.n	8016c16 <__mcmp+0x2a>
 8016bf8:	3314      	adds	r3, #20
 8016bfa:	3114      	adds	r1, #20
 8016bfc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016c00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016c04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016c08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016c0c:	4295      	cmp	r5, r2
 8016c0e:	d003      	beq.n	8016c18 <__mcmp+0x2c>
 8016c10:	d205      	bcs.n	8016c1e <__mcmp+0x32>
 8016c12:	f04f 30ff 	mov.w	r0, #4294967295
 8016c16:	bd30      	pop	{r4, r5, pc}
 8016c18:	42a3      	cmp	r3, r4
 8016c1a:	d3f3      	bcc.n	8016c04 <__mcmp+0x18>
 8016c1c:	e7fb      	b.n	8016c16 <__mcmp+0x2a>
 8016c1e:	2001      	movs	r0, #1
 8016c20:	e7f9      	b.n	8016c16 <__mcmp+0x2a>
	...

08016c24 <__mdiff>:
 8016c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c28:	4689      	mov	r9, r1
 8016c2a:	4606      	mov	r6, r0
 8016c2c:	4611      	mov	r1, r2
 8016c2e:	4648      	mov	r0, r9
 8016c30:	4614      	mov	r4, r2
 8016c32:	f7ff ffdb 	bl	8016bec <__mcmp>
 8016c36:	1e05      	subs	r5, r0, #0
 8016c38:	d112      	bne.n	8016c60 <__mdiff+0x3c>
 8016c3a:	4629      	mov	r1, r5
 8016c3c:	4630      	mov	r0, r6
 8016c3e:	f7ff fd63 	bl	8016708 <_Balloc>
 8016c42:	4602      	mov	r2, r0
 8016c44:	b928      	cbnz	r0, 8016c52 <__mdiff+0x2e>
 8016c46:	4b3f      	ldr	r3, [pc, #252]	@ (8016d44 <__mdiff+0x120>)
 8016c48:	f240 2137 	movw	r1, #567	@ 0x237
 8016c4c:	483e      	ldr	r0, [pc, #248]	@ (8016d48 <__mdiff+0x124>)
 8016c4e:	f000 f991 	bl	8016f74 <__assert_func>
 8016c52:	2301      	movs	r3, #1
 8016c54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016c58:	4610      	mov	r0, r2
 8016c5a:	b003      	add	sp, #12
 8016c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c60:	bfbc      	itt	lt
 8016c62:	464b      	movlt	r3, r9
 8016c64:	46a1      	movlt	r9, r4
 8016c66:	4630      	mov	r0, r6
 8016c68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016c6c:	bfba      	itte	lt
 8016c6e:	461c      	movlt	r4, r3
 8016c70:	2501      	movlt	r5, #1
 8016c72:	2500      	movge	r5, #0
 8016c74:	f7ff fd48 	bl	8016708 <_Balloc>
 8016c78:	4602      	mov	r2, r0
 8016c7a:	b918      	cbnz	r0, 8016c84 <__mdiff+0x60>
 8016c7c:	4b31      	ldr	r3, [pc, #196]	@ (8016d44 <__mdiff+0x120>)
 8016c7e:	f240 2145 	movw	r1, #581	@ 0x245
 8016c82:	e7e3      	b.n	8016c4c <__mdiff+0x28>
 8016c84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016c88:	6926      	ldr	r6, [r4, #16]
 8016c8a:	60c5      	str	r5, [r0, #12]
 8016c8c:	f109 0310 	add.w	r3, r9, #16
 8016c90:	f109 0514 	add.w	r5, r9, #20
 8016c94:	f104 0e14 	add.w	lr, r4, #20
 8016c98:	f100 0b14 	add.w	fp, r0, #20
 8016c9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016ca0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016ca4:	9301      	str	r3, [sp, #4]
 8016ca6:	46d9      	mov	r9, fp
 8016ca8:	f04f 0c00 	mov.w	ip, #0
 8016cac:	9b01      	ldr	r3, [sp, #4]
 8016cae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016cb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016cb6:	9301      	str	r3, [sp, #4]
 8016cb8:	fa1f f38a 	uxth.w	r3, sl
 8016cbc:	4619      	mov	r1, r3
 8016cbe:	b283      	uxth	r3, r0
 8016cc0:	1acb      	subs	r3, r1, r3
 8016cc2:	0c00      	lsrs	r0, r0, #16
 8016cc4:	4463      	add	r3, ip
 8016cc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016cca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016cce:	b29b      	uxth	r3, r3
 8016cd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016cd4:	4576      	cmp	r6, lr
 8016cd6:	f849 3b04 	str.w	r3, [r9], #4
 8016cda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016cde:	d8e5      	bhi.n	8016cac <__mdiff+0x88>
 8016ce0:	1b33      	subs	r3, r6, r4
 8016ce2:	3b15      	subs	r3, #21
 8016ce4:	f023 0303 	bic.w	r3, r3, #3
 8016ce8:	3415      	adds	r4, #21
 8016cea:	3304      	adds	r3, #4
 8016cec:	42a6      	cmp	r6, r4
 8016cee:	bf38      	it	cc
 8016cf0:	2304      	movcc	r3, #4
 8016cf2:	441d      	add	r5, r3
 8016cf4:	445b      	add	r3, fp
 8016cf6:	461e      	mov	r6, r3
 8016cf8:	462c      	mov	r4, r5
 8016cfa:	4544      	cmp	r4, r8
 8016cfc:	d30e      	bcc.n	8016d1c <__mdiff+0xf8>
 8016cfe:	f108 0103 	add.w	r1, r8, #3
 8016d02:	1b49      	subs	r1, r1, r5
 8016d04:	f021 0103 	bic.w	r1, r1, #3
 8016d08:	3d03      	subs	r5, #3
 8016d0a:	45a8      	cmp	r8, r5
 8016d0c:	bf38      	it	cc
 8016d0e:	2100      	movcc	r1, #0
 8016d10:	440b      	add	r3, r1
 8016d12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016d16:	b191      	cbz	r1, 8016d3e <__mdiff+0x11a>
 8016d18:	6117      	str	r7, [r2, #16]
 8016d1a:	e79d      	b.n	8016c58 <__mdiff+0x34>
 8016d1c:	f854 1b04 	ldr.w	r1, [r4], #4
 8016d20:	46e6      	mov	lr, ip
 8016d22:	0c08      	lsrs	r0, r1, #16
 8016d24:	fa1c fc81 	uxtah	ip, ip, r1
 8016d28:	4471      	add	r1, lr
 8016d2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8016d2e:	b289      	uxth	r1, r1
 8016d30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016d34:	f846 1b04 	str.w	r1, [r6], #4
 8016d38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016d3c:	e7dd      	b.n	8016cfa <__mdiff+0xd6>
 8016d3e:	3f01      	subs	r7, #1
 8016d40:	e7e7      	b.n	8016d12 <__mdiff+0xee>
 8016d42:	bf00      	nop
 8016d44:	0801797c 	.word	0x0801797c
 8016d48:	0801798d 	.word	0x0801798d

08016d4c <__d2b>:
 8016d4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016d50:	460f      	mov	r7, r1
 8016d52:	2101      	movs	r1, #1
 8016d54:	ec59 8b10 	vmov	r8, r9, d0
 8016d58:	4616      	mov	r6, r2
 8016d5a:	f7ff fcd5 	bl	8016708 <_Balloc>
 8016d5e:	4604      	mov	r4, r0
 8016d60:	b930      	cbnz	r0, 8016d70 <__d2b+0x24>
 8016d62:	4602      	mov	r2, r0
 8016d64:	4b23      	ldr	r3, [pc, #140]	@ (8016df4 <__d2b+0xa8>)
 8016d66:	4824      	ldr	r0, [pc, #144]	@ (8016df8 <__d2b+0xac>)
 8016d68:	f240 310f 	movw	r1, #783	@ 0x30f
 8016d6c:	f000 f902 	bl	8016f74 <__assert_func>
 8016d70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016d74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016d78:	b10d      	cbz	r5, 8016d7e <__d2b+0x32>
 8016d7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016d7e:	9301      	str	r3, [sp, #4]
 8016d80:	f1b8 0300 	subs.w	r3, r8, #0
 8016d84:	d023      	beq.n	8016dce <__d2b+0x82>
 8016d86:	4668      	mov	r0, sp
 8016d88:	9300      	str	r3, [sp, #0]
 8016d8a:	f7ff fd84 	bl	8016896 <__lo0bits>
 8016d8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016d92:	b1d0      	cbz	r0, 8016dca <__d2b+0x7e>
 8016d94:	f1c0 0320 	rsb	r3, r0, #32
 8016d98:	fa02 f303 	lsl.w	r3, r2, r3
 8016d9c:	430b      	orrs	r3, r1
 8016d9e:	40c2      	lsrs	r2, r0
 8016da0:	6163      	str	r3, [r4, #20]
 8016da2:	9201      	str	r2, [sp, #4]
 8016da4:	9b01      	ldr	r3, [sp, #4]
 8016da6:	61a3      	str	r3, [r4, #24]
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	bf0c      	ite	eq
 8016dac:	2201      	moveq	r2, #1
 8016dae:	2202      	movne	r2, #2
 8016db0:	6122      	str	r2, [r4, #16]
 8016db2:	b1a5      	cbz	r5, 8016dde <__d2b+0x92>
 8016db4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016db8:	4405      	add	r5, r0
 8016dba:	603d      	str	r5, [r7, #0]
 8016dbc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016dc0:	6030      	str	r0, [r6, #0]
 8016dc2:	4620      	mov	r0, r4
 8016dc4:	b003      	add	sp, #12
 8016dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016dca:	6161      	str	r1, [r4, #20]
 8016dcc:	e7ea      	b.n	8016da4 <__d2b+0x58>
 8016dce:	a801      	add	r0, sp, #4
 8016dd0:	f7ff fd61 	bl	8016896 <__lo0bits>
 8016dd4:	9b01      	ldr	r3, [sp, #4]
 8016dd6:	6163      	str	r3, [r4, #20]
 8016dd8:	3020      	adds	r0, #32
 8016dda:	2201      	movs	r2, #1
 8016ddc:	e7e8      	b.n	8016db0 <__d2b+0x64>
 8016dde:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016de2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016de6:	6038      	str	r0, [r7, #0]
 8016de8:	6918      	ldr	r0, [r3, #16]
 8016dea:	f7ff fd35 	bl	8016858 <__hi0bits>
 8016dee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016df2:	e7e5      	b.n	8016dc0 <__d2b+0x74>
 8016df4:	0801797c 	.word	0x0801797c
 8016df8:	0801798d 	.word	0x0801798d

08016dfc <__sflush_r>:
 8016dfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e04:	0716      	lsls	r6, r2, #28
 8016e06:	4605      	mov	r5, r0
 8016e08:	460c      	mov	r4, r1
 8016e0a:	d454      	bmi.n	8016eb6 <__sflush_r+0xba>
 8016e0c:	684b      	ldr	r3, [r1, #4]
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	dc02      	bgt.n	8016e18 <__sflush_r+0x1c>
 8016e12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	dd48      	ble.n	8016eaa <__sflush_r+0xae>
 8016e18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016e1a:	2e00      	cmp	r6, #0
 8016e1c:	d045      	beq.n	8016eaa <__sflush_r+0xae>
 8016e1e:	2300      	movs	r3, #0
 8016e20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016e24:	682f      	ldr	r7, [r5, #0]
 8016e26:	6a21      	ldr	r1, [r4, #32]
 8016e28:	602b      	str	r3, [r5, #0]
 8016e2a:	d030      	beq.n	8016e8e <__sflush_r+0x92>
 8016e2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016e2e:	89a3      	ldrh	r3, [r4, #12]
 8016e30:	0759      	lsls	r1, r3, #29
 8016e32:	d505      	bpl.n	8016e40 <__sflush_r+0x44>
 8016e34:	6863      	ldr	r3, [r4, #4]
 8016e36:	1ad2      	subs	r2, r2, r3
 8016e38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016e3a:	b10b      	cbz	r3, 8016e40 <__sflush_r+0x44>
 8016e3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016e3e:	1ad2      	subs	r2, r2, r3
 8016e40:	2300      	movs	r3, #0
 8016e42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016e44:	6a21      	ldr	r1, [r4, #32]
 8016e46:	4628      	mov	r0, r5
 8016e48:	47b0      	blx	r6
 8016e4a:	1c43      	adds	r3, r0, #1
 8016e4c:	89a3      	ldrh	r3, [r4, #12]
 8016e4e:	d106      	bne.n	8016e5e <__sflush_r+0x62>
 8016e50:	6829      	ldr	r1, [r5, #0]
 8016e52:	291d      	cmp	r1, #29
 8016e54:	d82b      	bhi.n	8016eae <__sflush_r+0xb2>
 8016e56:	4a2a      	ldr	r2, [pc, #168]	@ (8016f00 <__sflush_r+0x104>)
 8016e58:	40ca      	lsrs	r2, r1
 8016e5a:	07d6      	lsls	r6, r2, #31
 8016e5c:	d527      	bpl.n	8016eae <__sflush_r+0xb2>
 8016e5e:	2200      	movs	r2, #0
 8016e60:	6062      	str	r2, [r4, #4]
 8016e62:	04d9      	lsls	r1, r3, #19
 8016e64:	6922      	ldr	r2, [r4, #16]
 8016e66:	6022      	str	r2, [r4, #0]
 8016e68:	d504      	bpl.n	8016e74 <__sflush_r+0x78>
 8016e6a:	1c42      	adds	r2, r0, #1
 8016e6c:	d101      	bne.n	8016e72 <__sflush_r+0x76>
 8016e6e:	682b      	ldr	r3, [r5, #0]
 8016e70:	b903      	cbnz	r3, 8016e74 <__sflush_r+0x78>
 8016e72:	6560      	str	r0, [r4, #84]	@ 0x54
 8016e74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016e76:	602f      	str	r7, [r5, #0]
 8016e78:	b1b9      	cbz	r1, 8016eaa <__sflush_r+0xae>
 8016e7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016e7e:	4299      	cmp	r1, r3
 8016e80:	d002      	beq.n	8016e88 <__sflush_r+0x8c>
 8016e82:	4628      	mov	r0, r5
 8016e84:	f7ff fb40 	bl	8016508 <_free_r>
 8016e88:	2300      	movs	r3, #0
 8016e8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8016e8c:	e00d      	b.n	8016eaa <__sflush_r+0xae>
 8016e8e:	2301      	movs	r3, #1
 8016e90:	4628      	mov	r0, r5
 8016e92:	47b0      	blx	r6
 8016e94:	4602      	mov	r2, r0
 8016e96:	1c50      	adds	r0, r2, #1
 8016e98:	d1c9      	bne.n	8016e2e <__sflush_r+0x32>
 8016e9a:	682b      	ldr	r3, [r5, #0]
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d0c6      	beq.n	8016e2e <__sflush_r+0x32>
 8016ea0:	2b1d      	cmp	r3, #29
 8016ea2:	d001      	beq.n	8016ea8 <__sflush_r+0xac>
 8016ea4:	2b16      	cmp	r3, #22
 8016ea6:	d11e      	bne.n	8016ee6 <__sflush_r+0xea>
 8016ea8:	602f      	str	r7, [r5, #0]
 8016eaa:	2000      	movs	r0, #0
 8016eac:	e022      	b.n	8016ef4 <__sflush_r+0xf8>
 8016eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016eb2:	b21b      	sxth	r3, r3
 8016eb4:	e01b      	b.n	8016eee <__sflush_r+0xf2>
 8016eb6:	690f      	ldr	r7, [r1, #16]
 8016eb8:	2f00      	cmp	r7, #0
 8016eba:	d0f6      	beq.n	8016eaa <__sflush_r+0xae>
 8016ebc:	0793      	lsls	r3, r2, #30
 8016ebe:	680e      	ldr	r6, [r1, #0]
 8016ec0:	bf08      	it	eq
 8016ec2:	694b      	ldreq	r3, [r1, #20]
 8016ec4:	600f      	str	r7, [r1, #0]
 8016ec6:	bf18      	it	ne
 8016ec8:	2300      	movne	r3, #0
 8016eca:	eba6 0807 	sub.w	r8, r6, r7
 8016ece:	608b      	str	r3, [r1, #8]
 8016ed0:	f1b8 0f00 	cmp.w	r8, #0
 8016ed4:	dde9      	ble.n	8016eaa <__sflush_r+0xae>
 8016ed6:	6a21      	ldr	r1, [r4, #32]
 8016ed8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016eda:	4643      	mov	r3, r8
 8016edc:	463a      	mov	r2, r7
 8016ede:	4628      	mov	r0, r5
 8016ee0:	47b0      	blx	r6
 8016ee2:	2800      	cmp	r0, #0
 8016ee4:	dc08      	bgt.n	8016ef8 <__sflush_r+0xfc>
 8016ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016eee:	81a3      	strh	r3, [r4, #12]
 8016ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8016ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ef8:	4407      	add	r7, r0
 8016efa:	eba8 0800 	sub.w	r8, r8, r0
 8016efe:	e7e7      	b.n	8016ed0 <__sflush_r+0xd4>
 8016f00:	20400001 	.word	0x20400001

08016f04 <_fflush_r>:
 8016f04:	b538      	push	{r3, r4, r5, lr}
 8016f06:	690b      	ldr	r3, [r1, #16]
 8016f08:	4605      	mov	r5, r0
 8016f0a:	460c      	mov	r4, r1
 8016f0c:	b913      	cbnz	r3, 8016f14 <_fflush_r+0x10>
 8016f0e:	2500      	movs	r5, #0
 8016f10:	4628      	mov	r0, r5
 8016f12:	bd38      	pop	{r3, r4, r5, pc}
 8016f14:	b118      	cbz	r0, 8016f1e <_fflush_r+0x1a>
 8016f16:	6a03      	ldr	r3, [r0, #32]
 8016f18:	b90b      	cbnz	r3, 8016f1e <_fflush_r+0x1a>
 8016f1a:	f7fe fb37 	bl	801558c <__sinit>
 8016f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d0f3      	beq.n	8016f0e <_fflush_r+0xa>
 8016f26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016f28:	07d0      	lsls	r0, r2, #31
 8016f2a:	d404      	bmi.n	8016f36 <_fflush_r+0x32>
 8016f2c:	0599      	lsls	r1, r3, #22
 8016f2e:	d402      	bmi.n	8016f36 <_fflush_r+0x32>
 8016f30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016f32:	f7fe fc80 	bl	8015836 <__retarget_lock_acquire_recursive>
 8016f36:	4628      	mov	r0, r5
 8016f38:	4621      	mov	r1, r4
 8016f3a:	f7ff ff5f 	bl	8016dfc <__sflush_r>
 8016f3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016f40:	07da      	lsls	r2, r3, #31
 8016f42:	4605      	mov	r5, r0
 8016f44:	d4e4      	bmi.n	8016f10 <_fflush_r+0xc>
 8016f46:	89a3      	ldrh	r3, [r4, #12]
 8016f48:	059b      	lsls	r3, r3, #22
 8016f4a:	d4e1      	bmi.n	8016f10 <_fflush_r+0xc>
 8016f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016f4e:	f7fe fc73 	bl	8015838 <__retarget_lock_release_recursive>
 8016f52:	e7dd      	b.n	8016f10 <_fflush_r+0xc>

08016f54 <_sbrk_r>:
 8016f54:	b538      	push	{r3, r4, r5, lr}
 8016f56:	4d06      	ldr	r5, [pc, #24]	@ (8016f70 <_sbrk_r+0x1c>)
 8016f58:	2300      	movs	r3, #0
 8016f5a:	4604      	mov	r4, r0
 8016f5c:	4608      	mov	r0, r1
 8016f5e:	602b      	str	r3, [r5, #0]
 8016f60:	f7f1 fca4 	bl	80088ac <_sbrk>
 8016f64:	1c43      	adds	r3, r0, #1
 8016f66:	d102      	bne.n	8016f6e <_sbrk_r+0x1a>
 8016f68:	682b      	ldr	r3, [r5, #0]
 8016f6a:	b103      	cbz	r3, 8016f6e <_sbrk_r+0x1a>
 8016f6c:	6023      	str	r3, [r4, #0]
 8016f6e:	bd38      	pop	{r3, r4, r5, pc}
 8016f70:	20006e88 	.word	0x20006e88

08016f74 <__assert_func>:
 8016f74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016f76:	4614      	mov	r4, r2
 8016f78:	461a      	mov	r2, r3
 8016f7a:	4b09      	ldr	r3, [pc, #36]	@ (8016fa0 <__assert_func+0x2c>)
 8016f7c:	681b      	ldr	r3, [r3, #0]
 8016f7e:	4605      	mov	r5, r0
 8016f80:	68d8      	ldr	r0, [r3, #12]
 8016f82:	b14c      	cbz	r4, 8016f98 <__assert_func+0x24>
 8016f84:	4b07      	ldr	r3, [pc, #28]	@ (8016fa4 <__assert_func+0x30>)
 8016f86:	9100      	str	r1, [sp, #0]
 8016f88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016f8c:	4906      	ldr	r1, [pc, #24]	@ (8016fa8 <__assert_func+0x34>)
 8016f8e:	462b      	mov	r3, r5
 8016f90:	f000 f842 	bl	8017018 <fiprintf>
 8016f94:	f000 f852 	bl	801703c <abort>
 8016f98:	4b04      	ldr	r3, [pc, #16]	@ (8016fac <__assert_func+0x38>)
 8016f9a:	461c      	mov	r4, r3
 8016f9c:	e7f3      	b.n	8016f86 <__assert_func+0x12>
 8016f9e:	bf00      	nop
 8016fa0:	2000006c 	.word	0x2000006c
 8016fa4:	080179f0 	.word	0x080179f0
 8016fa8:	080179fd 	.word	0x080179fd
 8016fac:	08017a2b 	.word	0x08017a2b

08016fb0 <_calloc_r>:
 8016fb0:	b570      	push	{r4, r5, r6, lr}
 8016fb2:	fba1 5402 	umull	r5, r4, r1, r2
 8016fb6:	b934      	cbnz	r4, 8016fc6 <_calloc_r+0x16>
 8016fb8:	4629      	mov	r1, r5
 8016fba:	f7ff fb19 	bl	80165f0 <_malloc_r>
 8016fbe:	4606      	mov	r6, r0
 8016fc0:	b928      	cbnz	r0, 8016fce <_calloc_r+0x1e>
 8016fc2:	4630      	mov	r0, r6
 8016fc4:	bd70      	pop	{r4, r5, r6, pc}
 8016fc6:	220c      	movs	r2, #12
 8016fc8:	6002      	str	r2, [r0, #0]
 8016fca:	2600      	movs	r6, #0
 8016fcc:	e7f9      	b.n	8016fc2 <_calloc_r+0x12>
 8016fce:	462a      	mov	r2, r5
 8016fd0:	4621      	mov	r1, r4
 8016fd2:	f7fe fb54 	bl	801567e <memset>
 8016fd6:	e7f4      	b.n	8016fc2 <_calloc_r+0x12>

08016fd8 <__ascii_mbtowc>:
 8016fd8:	b082      	sub	sp, #8
 8016fda:	b901      	cbnz	r1, 8016fde <__ascii_mbtowc+0x6>
 8016fdc:	a901      	add	r1, sp, #4
 8016fde:	b142      	cbz	r2, 8016ff2 <__ascii_mbtowc+0x1a>
 8016fe0:	b14b      	cbz	r3, 8016ff6 <__ascii_mbtowc+0x1e>
 8016fe2:	7813      	ldrb	r3, [r2, #0]
 8016fe4:	600b      	str	r3, [r1, #0]
 8016fe6:	7812      	ldrb	r2, [r2, #0]
 8016fe8:	1e10      	subs	r0, r2, #0
 8016fea:	bf18      	it	ne
 8016fec:	2001      	movne	r0, #1
 8016fee:	b002      	add	sp, #8
 8016ff0:	4770      	bx	lr
 8016ff2:	4610      	mov	r0, r2
 8016ff4:	e7fb      	b.n	8016fee <__ascii_mbtowc+0x16>
 8016ff6:	f06f 0001 	mvn.w	r0, #1
 8016ffa:	e7f8      	b.n	8016fee <__ascii_mbtowc+0x16>

08016ffc <__ascii_wctomb>:
 8016ffc:	4603      	mov	r3, r0
 8016ffe:	4608      	mov	r0, r1
 8017000:	b141      	cbz	r1, 8017014 <__ascii_wctomb+0x18>
 8017002:	2aff      	cmp	r2, #255	@ 0xff
 8017004:	d904      	bls.n	8017010 <__ascii_wctomb+0x14>
 8017006:	228a      	movs	r2, #138	@ 0x8a
 8017008:	601a      	str	r2, [r3, #0]
 801700a:	f04f 30ff 	mov.w	r0, #4294967295
 801700e:	4770      	bx	lr
 8017010:	700a      	strb	r2, [r1, #0]
 8017012:	2001      	movs	r0, #1
 8017014:	4770      	bx	lr
	...

08017018 <fiprintf>:
 8017018:	b40e      	push	{r1, r2, r3}
 801701a:	b503      	push	{r0, r1, lr}
 801701c:	4601      	mov	r1, r0
 801701e:	ab03      	add	r3, sp, #12
 8017020:	4805      	ldr	r0, [pc, #20]	@ (8017038 <fiprintf+0x20>)
 8017022:	f853 2b04 	ldr.w	r2, [r3], #4
 8017026:	6800      	ldr	r0, [r0, #0]
 8017028:	9301      	str	r3, [sp, #4]
 801702a:	f000 f837 	bl	801709c <_vfiprintf_r>
 801702e:	b002      	add	sp, #8
 8017030:	f85d eb04 	ldr.w	lr, [sp], #4
 8017034:	b003      	add	sp, #12
 8017036:	4770      	bx	lr
 8017038:	2000006c 	.word	0x2000006c

0801703c <abort>:
 801703c:	b508      	push	{r3, lr}
 801703e:	2006      	movs	r0, #6
 8017040:	f000 fa00 	bl	8017444 <raise>
 8017044:	2001      	movs	r0, #1
 8017046:	f7f1 fbb9 	bl	80087bc <_exit>

0801704a <__sfputc_r>:
 801704a:	6893      	ldr	r3, [r2, #8]
 801704c:	3b01      	subs	r3, #1
 801704e:	2b00      	cmp	r3, #0
 8017050:	b410      	push	{r4}
 8017052:	6093      	str	r3, [r2, #8]
 8017054:	da08      	bge.n	8017068 <__sfputc_r+0x1e>
 8017056:	6994      	ldr	r4, [r2, #24]
 8017058:	42a3      	cmp	r3, r4
 801705a:	db01      	blt.n	8017060 <__sfputc_r+0x16>
 801705c:	290a      	cmp	r1, #10
 801705e:	d103      	bne.n	8017068 <__sfputc_r+0x1e>
 8017060:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017064:	f000 b932 	b.w	80172cc <__swbuf_r>
 8017068:	6813      	ldr	r3, [r2, #0]
 801706a:	1c58      	adds	r0, r3, #1
 801706c:	6010      	str	r0, [r2, #0]
 801706e:	7019      	strb	r1, [r3, #0]
 8017070:	4608      	mov	r0, r1
 8017072:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017076:	4770      	bx	lr

08017078 <__sfputs_r>:
 8017078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801707a:	4606      	mov	r6, r0
 801707c:	460f      	mov	r7, r1
 801707e:	4614      	mov	r4, r2
 8017080:	18d5      	adds	r5, r2, r3
 8017082:	42ac      	cmp	r4, r5
 8017084:	d101      	bne.n	801708a <__sfputs_r+0x12>
 8017086:	2000      	movs	r0, #0
 8017088:	e007      	b.n	801709a <__sfputs_r+0x22>
 801708a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801708e:	463a      	mov	r2, r7
 8017090:	4630      	mov	r0, r6
 8017092:	f7ff ffda 	bl	801704a <__sfputc_r>
 8017096:	1c43      	adds	r3, r0, #1
 8017098:	d1f3      	bne.n	8017082 <__sfputs_r+0xa>
 801709a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801709c <_vfiprintf_r>:
 801709c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170a0:	460d      	mov	r5, r1
 80170a2:	b09d      	sub	sp, #116	@ 0x74
 80170a4:	4614      	mov	r4, r2
 80170a6:	4698      	mov	r8, r3
 80170a8:	4606      	mov	r6, r0
 80170aa:	b118      	cbz	r0, 80170b4 <_vfiprintf_r+0x18>
 80170ac:	6a03      	ldr	r3, [r0, #32]
 80170ae:	b90b      	cbnz	r3, 80170b4 <_vfiprintf_r+0x18>
 80170b0:	f7fe fa6c 	bl	801558c <__sinit>
 80170b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80170b6:	07d9      	lsls	r1, r3, #31
 80170b8:	d405      	bmi.n	80170c6 <_vfiprintf_r+0x2a>
 80170ba:	89ab      	ldrh	r3, [r5, #12]
 80170bc:	059a      	lsls	r2, r3, #22
 80170be:	d402      	bmi.n	80170c6 <_vfiprintf_r+0x2a>
 80170c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80170c2:	f7fe fbb8 	bl	8015836 <__retarget_lock_acquire_recursive>
 80170c6:	89ab      	ldrh	r3, [r5, #12]
 80170c8:	071b      	lsls	r3, r3, #28
 80170ca:	d501      	bpl.n	80170d0 <_vfiprintf_r+0x34>
 80170cc:	692b      	ldr	r3, [r5, #16]
 80170ce:	b99b      	cbnz	r3, 80170f8 <_vfiprintf_r+0x5c>
 80170d0:	4629      	mov	r1, r5
 80170d2:	4630      	mov	r0, r6
 80170d4:	f000 f938 	bl	8017348 <__swsetup_r>
 80170d8:	b170      	cbz	r0, 80170f8 <_vfiprintf_r+0x5c>
 80170da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80170dc:	07dc      	lsls	r4, r3, #31
 80170de:	d504      	bpl.n	80170ea <_vfiprintf_r+0x4e>
 80170e0:	f04f 30ff 	mov.w	r0, #4294967295
 80170e4:	b01d      	add	sp, #116	@ 0x74
 80170e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170ea:	89ab      	ldrh	r3, [r5, #12]
 80170ec:	0598      	lsls	r0, r3, #22
 80170ee:	d4f7      	bmi.n	80170e0 <_vfiprintf_r+0x44>
 80170f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80170f2:	f7fe fba1 	bl	8015838 <__retarget_lock_release_recursive>
 80170f6:	e7f3      	b.n	80170e0 <_vfiprintf_r+0x44>
 80170f8:	2300      	movs	r3, #0
 80170fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80170fc:	2320      	movs	r3, #32
 80170fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017102:	f8cd 800c 	str.w	r8, [sp, #12]
 8017106:	2330      	movs	r3, #48	@ 0x30
 8017108:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80172b8 <_vfiprintf_r+0x21c>
 801710c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017110:	f04f 0901 	mov.w	r9, #1
 8017114:	4623      	mov	r3, r4
 8017116:	469a      	mov	sl, r3
 8017118:	f813 2b01 	ldrb.w	r2, [r3], #1
 801711c:	b10a      	cbz	r2, 8017122 <_vfiprintf_r+0x86>
 801711e:	2a25      	cmp	r2, #37	@ 0x25
 8017120:	d1f9      	bne.n	8017116 <_vfiprintf_r+0x7a>
 8017122:	ebba 0b04 	subs.w	fp, sl, r4
 8017126:	d00b      	beq.n	8017140 <_vfiprintf_r+0xa4>
 8017128:	465b      	mov	r3, fp
 801712a:	4622      	mov	r2, r4
 801712c:	4629      	mov	r1, r5
 801712e:	4630      	mov	r0, r6
 8017130:	f7ff ffa2 	bl	8017078 <__sfputs_r>
 8017134:	3001      	adds	r0, #1
 8017136:	f000 80a7 	beq.w	8017288 <_vfiprintf_r+0x1ec>
 801713a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801713c:	445a      	add	r2, fp
 801713e:	9209      	str	r2, [sp, #36]	@ 0x24
 8017140:	f89a 3000 	ldrb.w	r3, [sl]
 8017144:	2b00      	cmp	r3, #0
 8017146:	f000 809f 	beq.w	8017288 <_vfiprintf_r+0x1ec>
 801714a:	2300      	movs	r3, #0
 801714c:	f04f 32ff 	mov.w	r2, #4294967295
 8017150:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017154:	f10a 0a01 	add.w	sl, sl, #1
 8017158:	9304      	str	r3, [sp, #16]
 801715a:	9307      	str	r3, [sp, #28]
 801715c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017160:	931a      	str	r3, [sp, #104]	@ 0x68
 8017162:	4654      	mov	r4, sl
 8017164:	2205      	movs	r2, #5
 8017166:	f814 1b01 	ldrb.w	r1, [r4], #1
 801716a:	4853      	ldr	r0, [pc, #332]	@ (80172b8 <_vfiprintf_r+0x21c>)
 801716c:	f7e9 f858 	bl	8000220 <memchr>
 8017170:	9a04      	ldr	r2, [sp, #16]
 8017172:	b9d8      	cbnz	r0, 80171ac <_vfiprintf_r+0x110>
 8017174:	06d1      	lsls	r1, r2, #27
 8017176:	bf44      	itt	mi
 8017178:	2320      	movmi	r3, #32
 801717a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801717e:	0713      	lsls	r3, r2, #28
 8017180:	bf44      	itt	mi
 8017182:	232b      	movmi	r3, #43	@ 0x2b
 8017184:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017188:	f89a 3000 	ldrb.w	r3, [sl]
 801718c:	2b2a      	cmp	r3, #42	@ 0x2a
 801718e:	d015      	beq.n	80171bc <_vfiprintf_r+0x120>
 8017190:	9a07      	ldr	r2, [sp, #28]
 8017192:	4654      	mov	r4, sl
 8017194:	2000      	movs	r0, #0
 8017196:	f04f 0c0a 	mov.w	ip, #10
 801719a:	4621      	mov	r1, r4
 801719c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80171a0:	3b30      	subs	r3, #48	@ 0x30
 80171a2:	2b09      	cmp	r3, #9
 80171a4:	d94b      	bls.n	801723e <_vfiprintf_r+0x1a2>
 80171a6:	b1b0      	cbz	r0, 80171d6 <_vfiprintf_r+0x13a>
 80171a8:	9207      	str	r2, [sp, #28]
 80171aa:	e014      	b.n	80171d6 <_vfiprintf_r+0x13a>
 80171ac:	eba0 0308 	sub.w	r3, r0, r8
 80171b0:	fa09 f303 	lsl.w	r3, r9, r3
 80171b4:	4313      	orrs	r3, r2
 80171b6:	9304      	str	r3, [sp, #16]
 80171b8:	46a2      	mov	sl, r4
 80171ba:	e7d2      	b.n	8017162 <_vfiprintf_r+0xc6>
 80171bc:	9b03      	ldr	r3, [sp, #12]
 80171be:	1d19      	adds	r1, r3, #4
 80171c0:	681b      	ldr	r3, [r3, #0]
 80171c2:	9103      	str	r1, [sp, #12]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	bfbb      	ittet	lt
 80171c8:	425b      	neglt	r3, r3
 80171ca:	f042 0202 	orrlt.w	r2, r2, #2
 80171ce:	9307      	strge	r3, [sp, #28]
 80171d0:	9307      	strlt	r3, [sp, #28]
 80171d2:	bfb8      	it	lt
 80171d4:	9204      	strlt	r2, [sp, #16]
 80171d6:	7823      	ldrb	r3, [r4, #0]
 80171d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80171da:	d10a      	bne.n	80171f2 <_vfiprintf_r+0x156>
 80171dc:	7863      	ldrb	r3, [r4, #1]
 80171de:	2b2a      	cmp	r3, #42	@ 0x2a
 80171e0:	d132      	bne.n	8017248 <_vfiprintf_r+0x1ac>
 80171e2:	9b03      	ldr	r3, [sp, #12]
 80171e4:	1d1a      	adds	r2, r3, #4
 80171e6:	681b      	ldr	r3, [r3, #0]
 80171e8:	9203      	str	r2, [sp, #12]
 80171ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80171ee:	3402      	adds	r4, #2
 80171f0:	9305      	str	r3, [sp, #20]
 80171f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80172c8 <_vfiprintf_r+0x22c>
 80171f6:	7821      	ldrb	r1, [r4, #0]
 80171f8:	2203      	movs	r2, #3
 80171fa:	4650      	mov	r0, sl
 80171fc:	f7e9 f810 	bl	8000220 <memchr>
 8017200:	b138      	cbz	r0, 8017212 <_vfiprintf_r+0x176>
 8017202:	9b04      	ldr	r3, [sp, #16]
 8017204:	eba0 000a 	sub.w	r0, r0, sl
 8017208:	2240      	movs	r2, #64	@ 0x40
 801720a:	4082      	lsls	r2, r0
 801720c:	4313      	orrs	r3, r2
 801720e:	3401      	adds	r4, #1
 8017210:	9304      	str	r3, [sp, #16]
 8017212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017216:	4829      	ldr	r0, [pc, #164]	@ (80172bc <_vfiprintf_r+0x220>)
 8017218:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801721c:	2206      	movs	r2, #6
 801721e:	f7e8 ffff 	bl	8000220 <memchr>
 8017222:	2800      	cmp	r0, #0
 8017224:	d03f      	beq.n	80172a6 <_vfiprintf_r+0x20a>
 8017226:	4b26      	ldr	r3, [pc, #152]	@ (80172c0 <_vfiprintf_r+0x224>)
 8017228:	bb1b      	cbnz	r3, 8017272 <_vfiprintf_r+0x1d6>
 801722a:	9b03      	ldr	r3, [sp, #12]
 801722c:	3307      	adds	r3, #7
 801722e:	f023 0307 	bic.w	r3, r3, #7
 8017232:	3308      	adds	r3, #8
 8017234:	9303      	str	r3, [sp, #12]
 8017236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017238:	443b      	add	r3, r7
 801723a:	9309      	str	r3, [sp, #36]	@ 0x24
 801723c:	e76a      	b.n	8017114 <_vfiprintf_r+0x78>
 801723e:	fb0c 3202 	mla	r2, ip, r2, r3
 8017242:	460c      	mov	r4, r1
 8017244:	2001      	movs	r0, #1
 8017246:	e7a8      	b.n	801719a <_vfiprintf_r+0xfe>
 8017248:	2300      	movs	r3, #0
 801724a:	3401      	adds	r4, #1
 801724c:	9305      	str	r3, [sp, #20]
 801724e:	4619      	mov	r1, r3
 8017250:	f04f 0c0a 	mov.w	ip, #10
 8017254:	4620      	mov	r0, r4
 8017256:	f810 2b01 	ldrb.w	r2, [r0], #1
 801725a:	3a30      	subs	r2, #48	@ 0x30
 801725c:	2a09      	cmp	r2, #9
 801725e:	d903      	bls.n	8017268 <_vfiprintf_r+0x1cc>
 8017260:	2b00      	cmp	r3, #0
 8017262:	d0c6      	beq.n	80171f2 <_vfiprintf_r+0x156>
 8017264:	9105      	str	r1, [sp, #20]
 8017266:	e7c4      	b.n	80171f2 <_vfiprintf_r+0x156>
 8017268:	fb0c 2101 	mla	r1, ip, r1, r2
 801726c:	4604      	mov	r4, r0
 801726e:	2301      	movs	r3, #1
 8017270:	e7f0      	b.n	8017254 <_vfiprintf_r+0x1b8>
 8017272:	ab03      	add	r3, sp, #12
 8017274:	9300      	str	r3, [sp, #0]
 8017276:	462a      	mov	r2, r5
 8017278:	4b12      	ldr	r3, [pc, #72]	@ (80172c4 <_vfiprintf_r+0x228>)
 801727a:	a904      	add	r1, sp, #16
 801727c:	4630      	mov	r0, r6
 801727e:	f7fd fd43 	bl	8014d08 <_printf_float>
 8017282:	4607      	mov	r7, r0
 8017284:	1c78      	adds	r0, r7, #1
 8017286:	d1d6      	bne.n	8017236 <_vfiprintf_r+0x19a>
 8017288:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801728a:	07d9      	lsls	r1, r3, #31
 801728c:	d405      	bmi.n	801729a <_vfiprintf_r+0x1fe>
 801728e:	89ab      	ldrh	r3, [r5, #12]
 8017290:	059a      	lsls	r2, r3, #22
 8017292:	d402      	bmi.n	801729a <_vfiprintf_r+0x1fe>
 8017294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017296:	f7fe facf 	bl	8015838 <__retarget_lock_release_recursive>
 801729a:	89ab      	ldrh	r3, [r5, #12]
 801729c:	065b      	lsls	r3, r3, #25
 801729e:	f53f af1f 	bmi.w	80170e0 <_vfiprintf_r+0x44>
 80172a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80172a4:	e71e      	b.n	80170e4 <_vfiprintf_r+0x48>
 80172a6:	ab03      	add	r3, sp, #12
 80172a8:	9300      	str	r3, [sp, #0]
 80172aa:	462a      	mov	r2, r5
 80172ac:	4b05      	ldr	r3, [pc, #20]	@ (80172c4 <_vfiprintf_r+0x228>)
 80172ae:	a904      	add	r1, sp, #16
 80172b0:	4630      	mov	r0, r6
 80172b2:	f7fd ffc1 	bl	8015238 <_printf_i>
 80172b6:	e7e4      	b.n	8017282 <_vfiprintf_r+0x1e6>
 80172b8:	08017a2c 	.word	0x08017a2c
 80172bc:	08017a36 	.word	0x08017a36
 80172c0:	08014d09 	.word	0x08014d09
 80172c4:	08017079 	.word	0x08017079
 80172c8:	08017a32 	.word	0x08017a32

080172cc <__swbuf_r>:
 80172cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172ce:	460e      	mov	r6, r1
 80172d0:	4614      	mov	r4, r2
 80172d2:	4605      	mov	r5, r0
 80172d4:	b118      	cbz	r0, 80172de <__swbuf_r+0x12>
 80172d6:	6a03      	ldr	r3, [r0, #32]
 80172d8:	b90b      	cbnz	r3, 80172de <__swbuf_r+0x12>
 80172da:	f7fe f957 	bl	801558c <__sinit>
 80172de:	69a3      	ldr	r3, [r4, #24]
 80172e0:	60a3      	str	r3, [r4, #8]
 80172e2:	89a3      	ldrh	r3, [r4, #12]
 80172e4:	071a      	lsls	r2, r3, #28
 80172e6:	d501      	bpl.n	80172ec <__swbuf_r+0x20>
 80172e8:	6923      	ldr	r3, [r4, #16]
 80172ea:	b943      	cbnz	r3, 80172fe <__swbuf_r+0x32>
 80172ec:	4621      	mov	r1, r4
 80172ee:	4628      	mov	r0, r5
 80172f0:	f000 f82a 	bl	8017348 <__swsetup_r>
 80172f4:	b118      	cbz	r0, 80172fe <__swbuf_r+0x32>
 80172f6:	f04f 37ff 	mov.w	r7, #4294967295
 80172fa:	4638      	mov	r0, r7
 80172fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80172fe:	6823      	ldr	r3, [r4, #0]
 8017300:	6922      	ldr	r2, [r4, #16]
 8017302:	1a98      	subs	r0, r3, r2
 8017304:	6963      	ldr	r3, [r4, #20]
 8017306:	b2f6      	uxtb	r6, r6
 8017308:	4283      	cmp	r3, r0
 801730a:	4637      	mov	r7, r6
 801730c:	dc05      	bgt.n	801731a <__swbuf_r+0x4e>
 801730e:	4621      	mov	r1, r4
 8017310:	4628      	mov	r0, r5
 8017312:	f7ff fdf7 	bl	8016f04 <_fflush_r>
 8017316:	2800      	cmp	r0, #0
 8017318:	d1ed      	bne.n	80172f6 <__swbuf_r+0x2a>
 801731a:	68a3      	ldr	r3, [r4, #8]
 801731c:	3b01      	subs	r3, #1
 801731e:	60a3      	str	r3, [r4, #8]
 8017320:	6823      	ldr	r3, [r4, #0]
 8017322:	1c5a      	adds	r2, r3, #1
 8017324:	6022      	str	r2, [r4, #0]
 8017326:	701e      	strb	r6, [r3, #0]
 8017328:	6962      	ldr	r2, [r4, #20]
 801732a:	1c43      	adds	r3, r0, #1
 801732c:	429a      	cmp	r2, r3
 801732e:	d004      	beq.n	801733a <__swbuf_r+0x6e>
 8017330:	89a3      	ldrh	r3, [r4, #12]
 8017332:	07db      	lsls	r3, r3, #31
 8017334:	d5e1      	bpl.n	80172fa <__swbuf_r+0x2e>
 8017336:	2e0a      	cmp	r6, #10
 8017338:	d1df      	bne.n	80172fa <__swbuf_r+0x2e>
 801733a:	4621      	mov	r1, r4
 801733c:	4628      	mov	r0, r5
 801733e:	f7ff fde1 	bl	8016f04 <_fflush_r>
 8017342:	2800      	cmp	r0, #0
 8017344:	d0d9      	beq.n	80172fa <__swbuf_r+0x2e>
 8017346:	e7d6      	b.n	80172f6 <__swbuf_r+0x2a>

08017348 <__swsetup_r>:
 8017348:	b538      	push	{r3, r4, r5, lr}
 801734a:	4b29      	ldr	r3, [pc, #164]	@ (80173f0 <__swsetup_r+0xa8>)
 801734c:	4605      	mov	r5, r0
 801734e:	6818      	ldr	r0, [r3, #0]
 8017350:	460c      	mov	r4, r1
 8017352:	b118      	cbz	r0, 801735c <__swsetup_r+0x14>
 8017354:	6a03      	ldr	r3, [r0, #32]
 8017356:	b90b      	cbnz	r3, 801735c <__swsetup_r+0x14>
 8017358:	f7fe f918 	bl	801558c <__sinit>
 801735c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017360:	0719      	lsls	r1, r3, #28
 8017362:	d422      	bmi.n	80173aa <__swsetup_r+0x62>
 8017364:	06da      	lsls	r2, r3, #27
 8017366:	d407      	bmi.n	8017378 <__swsetup_r+0x30>
 8017368:	2209      	movs	r2, #9
 801736a:	602a      	str	r2, [r5, #0]
 801736c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017370:	81a3      	strh	r3, [r4, #12]
 8017372:	f04f 30ff 	mov.w	r0, #4294967295
 8017376:	e033      	b.n	80173e0 <__swsetup_r+0x98>
 8017378:	0758      	lsls	r0, r3, #29
 801737a:	d512      	bpl.n	80173a2 <__swsetup_r+0x5a>
 801737c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801737e:	b141      	cbz	r1, 8017392 <__swsetup_r+0x4a>
 8017380:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017384:	4299      	cmp	r1, r3
 8017386:	d002      	beq.n	801738e <__swsetup_r+0x46>
 8017388:	4628      	mov	r0, r5
 801738a:	f7ff f8bd 	bl	8016508 <_free_r>
 801738e:	2300      	movs	r3, #0
 8017390:	6363      	str	r3, [r4, #52]	@ 0x34
 8017392:	89a3      	ldrh	r3, [r4, #12]
 8017394:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017398:	81a3      	strh	r3, [r4, #12]
 801739a:	2300      	movs	r3, #0
 801739c:	6063      	str	r3, [r4, #4]
 801739e:	6923      	ldr	r3, [r4, #16]
 80173a0:	6023      	str	r3, [r4, #0]
 80173a2:	89a3      	ldrh	r3, [r4, #12]
 80173a4:	f043 0308 	orr.w	r3, r3, #8
 80173a8:	81a3      	strh	r3, [r4, #12]
 80173aa:	6923      	ldr	r3, [r4, #16]
 80173ac:	b94b      	cbnz	r3, 80173c2 <__swsetup_r+0x7a>
 80173ae:	89a3      	ldrh	r3, [r4, #12]
 80173b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80173b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80173b8:	d003      	beq.n	80173c2 <__swsetup_r+0x7a>
 80173ba:	4621      	mov	r1, r4
 80173bc:	4628      	mov	r0, r5
 80173be:	f000 f883 	bl	80174c8 <__smakebuf_r>
 80173c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80173c6:	f013 0201 	ands.w	r2, r3, #1
 80173ca:	d00a      	beq.n	80173e2 <__swsetup_r+0x9a>
 80173cc:	2200      	movs	r2, #0
 80173ce:	60a2      	str	r2, [r4, #8]
 80173d0:	6962      	ldr	r2, [r4, #20]
 80173d2:	4252      	negs	r2, r2
 80173d4:	61a2      	str	r2, [r4, #24]
 80173d6:	6922      	ldr	r2, [r4, #16]
 80173d8:	b942      	cbnz	r2, 80173ec <__swsetup_r+0xa4>
 80173da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80173de:	d1c5      	bne.n	801736c <__swsetup_r+0x24>
 80173e0:	bd38      	pop	{r3, r4, r5, pc}
 80173e2:	0799      	lsls	r1, r3, #30
 80173e4:	bf58      	it	pl
 80173e6:	6962      	ldrpl	r2, [r4, #20]
 80173e8:	60a2      	str	r2, [r4, #8]
 80173ea:	e7f4      	b.n	80173d6 <__swsetup_r+0x8e>
 80173ec:	2000      	movs	r0, #0
 80173ee:	e7f7      	b.n	80173e0 <__swsetup_r+0x98>
 80173f0:	2000006c 	.word	0x2000006c

080173f4 <_raise_r>:
 80173f4:	291f      	cmp	r1, #31
 80173f6:	b538      	push	{r3, r4, r5, lr}
 80173f8:	4605      	mov	r5, r0
 80173fa:	460c      	mov	r4, r1
 80173fc:	d904      	bls.n	8017408 <_raise_r+0x14>
 80173fe:	2316      	movs	r3, #22
 8017400:	6003      	str	r3, [r0, #0]
 8017402:	f04f 30ff 	mov.w	r0, #4294967295
 8017406:	bd38      	pop	{r3, r4, r5, pc}
 8017408:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801740a:	b112      	cbz	r2, 8017412 <_raise_r+0x1e>
 801740c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017410:	b94b      	cbnz	r3, 8017426 <_raise_r+0x32>
 8017412:	4628      	mov	r0, r5
 8017414:	f000 f830 	bl	8017478 <_getpid_r>
 8017418:	4622      	mov	r2, r4
 801741a:	4601      	mov	r1, r0
 801741c:	4628      	mov	r0, r5
 801741e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017422:	f000 b817 	b.w	8017454 <_kill_r>
 8017426:	2b01      	cmp	r3, #1
 8017428:	d00a      	beq.n	8017440 <_raise_r+0x4c>
 801742a:	1c59      	adds	r1, r3, #1
 801742c:	d103      	bne.n	8017436 <_raise_r+0x42>
 801742e:	2316      	movs	r3, #22
 8017430:	6003      	str	r3, [r0, #0]
 8017432:	2001      	movs	r0, #1
 8017434:	e7e7      	b.n	8017406 <_raise_r+0x12>
 8017436:	2100      	movs	r1, #0
 8017438:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801743c:	4620      	mov	r0, r4
 801743e:	4798      	blx	r3
 8017440:	2000      	movs	r0, #0
 8017442:	e7e0      	b.n	8017406 <_raise_r+0x12>

08017444 <raise>:
 8017444:	4b02      	ldr	r3, [pc, #8]	@ (8017450 <raise+0xc>)
 8017446:	4601      	mov	r1, r0
 8017448:	6818      	ldr	r0, [r3, #0]
 801744a:	f7ff bfd3 	b.w	80173f4 <_raise_r>
 801744e:	bf00      	nop
 8017450:	2000006c 	.word	0x2000006c

08017454 <_kill_r>:
 8017454:	b538      	push	{r3, r4, r5, lr}
 8017456:	4d07      	ldr	r5, [pc, #28]	@ (8017474 <_kill_r+0x20>)
 8017458:	2300      	movs	r3, #0
 801745a:	4604      	mov	r4, r0
 801745c:	4608      	mov	r0, r1
 801745e:	4611      	mov	r1, r2
 8017460:	602b      	str	r3, [r5, #0]
 8017462:	f7f1 f99b 	bl	800879c <_kill>
 8017466:	1c43      	adds	r3, r0, #1
 8017468:	d102      	bne.n	8017470 <_kill_r+0x1c>
 801746a:	682b      	ldr	r3, [r5, #0]
 801746c:	b103      	cbz	r3, 8017470 <_kill_r+0x1c>
 801746e:	6023      	str	r3, [r4, #0]
 8017470:	bd38      	pop	{r3, r4, r5, pc}
 8017472:	bf00      	nop
 8017474:	20006e88 	.word	0x20006e88

08017478 <_getpid_r>:
 8017478:	f7f1 b988 	b.w	800878c <_getpid>

0801747c <__swhatbuf_r>:
 801747c:	b570      	push	{r4, r5, r6, lr}
 801747e:	460c      	mov	r4, r1
 8017480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017484:	2900      	cmp	r1, #0
 8017486:	b096      	sub	sp, #88	@ 0x58
 8017488:	4615      	mov	r5, r2
 801748a:	461e      	mov	r6, r3
 801748c:	da0d      	bge.n	80174aa <__swhatbuf_r+0x2e>
 801748e:	89a3      	ldrh	r3, [r4, #12]
 8017490:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017494:	f04f 0100 	mov.w	r1, #0
 8017498:	bf14      	ite	ne
 801749a:	2340      	movne	r3, #64	@ 0x40
 801749c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80174a0:	2000      	movs	r0, #0
 80174a2:	6031      	str	r1, [r6, #0]
 80174a4:	602b      	str	r3, [r5, #0]
 80174a6:	b016      	add	sp, #88	@ 0x58
 80174a8:	bd70      	pop	{r4, r5, r6, pc}
 80174aa:	466a      	mov	r2, sp
 80174ac:	f000 f848 	bl	8017540 <_fstat_r>
 80174b0:	2800      	cmp	r0, #0
 80174b2:	dbec      	blt.n	801748e <__swhatbuf_r+0x12>
 80174b4:	9901      	ldr	r1, [sp, #4]
 80174b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80174ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80174be:	4259      	negs	r1, r3
 80174c0:	4159      	adcs	r1, r3
 80174c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80174c6:	e7eb      	b.n	80174a0 <__swhatbuf_r+0x24>

080174c8 <__smakebuf_r>:
 80174c8:	898b      	ldrh	r3, [r1, #12]
 80174ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80174cc:	079d      	lsls	r5, r3, #30
 80174ce:	4606      	mov	r6, r0
 80174d0:	460c      	mov	r4, r1
 80174d2:	d507      	bpl.n	80174e4 <__smakebuf_r+0x1c>
 80174d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80174d8:	6023      	str	r3, [r4, #0]
 80174da:	6123      	str	r3, [r4, #16]
 80174dc:	2301      	movs	r3, #1
 80174de:	6163      	str	r3, [r4, #20]
 80174e0:	b003      	add	sp, #12
 80174e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80174e4:	ab01      	add	r3, sp, #4
 80174e6:	466a      	mov	r2, sp
 80174e8:	f7ff ffc8 	bl	801747c <__swhatbuf_r>
 80174ec:	9f00      	ldr	r7, [sp, #0]
 80174ee:	4605      	mov	r5, r0
 80174f0:	4639      	mov	r1, r7
 80174f2:	4630      	mov	r0, r6
 80174f4:	f7ff f87c 	bl	80165f0 <_malloc_r>
 80174f8:	b948      	cbnz	r0, 801750e <__smakebuf_r+0x46>
 80174fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80174fe:	059a      	lsls	r2, r3, #22
 8017500:	d4ee      	bmi.n	80174e0 <__smakebuf_r+0x18>
 8017502:	f023 0303 	bic.w	r3, r3, #3
 8017506:	f043 0302 	orr.w	r3, r3, #2
 801750a:	81a3      	strh	r3, [r4, #12]
 801750c:	e7e2      	b.n	80174d4 <__smakebuf_r+0xc>
 801750e:	89a3      	ldrh	r3, [r4, #12]
 8017510:	6020      	str	r0, [r4, #0]
 8017512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017516:	81a3      	strh	r3, [r4, #12]
 8017518:	9b01      	ldr	r3, [sp, #4]
 801751a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801751e:	b15b      	cbz	r3, 8017538 <__smakebuf_r+0x70>
 8017520:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017524:	4630      	mov	r0, r6
 8017526:	f000 f81d 	bl	8017564 <_isatty_r>
 801752a:	b128      	cbz	r0, 8017538 <__smakebuf_r+0x70>
 801752c:	89a3      	ldrh	r3, [r4, #12]
 801752e:	f023 0303 	bic.w	r3, r3, #3
 8017532:	f043 0301 	orr.w	r3, r3, #1
 8017536:	81a3      	strh	r3, [r4, #12]
 8017538:	89a3      	ldrh	r3, [r4, #12]
 801753a:	431d      	orrs	r5, r3
 801753c:	81a5      	strh	r5, [r4, #12]
 801753e:	e7cf      	b.n	80174e0 <__smakebuf_r+0x18>

08017540 <_fstat_r>:
 8017540:	b538      	push	{r3, r4, r5, lr}
 8017542:	4d07      	ldr	r5, [pc, #28]	@ (8017560 <_fstat_r+0x20>)
 8017544:	2300      	movs	r3, #0
 8017546:	4604      	mov	r4, r0
 8017548:	4608      	mov	r0, r1
 801754a:	4611      	mov	r1, r2
 801754c:	602b      	str	r3, [r5, #0]
 801754e:	f7f1 f985 	bl	800885c <_fstat>
 8017552:	1c43      	adds	r3, r0, #1
 8017554:	d102      	bne.n	801755c <_fstat_r+0x1c>
 8017556:	682b      	ldr	r3, [r5, #0]
 8017558:	b103      	cbz	r3, 801755c <_fstat_r+0x1c>
 801755a:	6023      	str	r3, [r4, #0]
 801755c:	bd38      	pop	{r3, r4, r5, pc}
 801755e:	bf00      	nop
 8017560:	20006e88 	.word	0x20006e88

08017564 <_isatty_r>:
 8017564:	b538      	push	{r3, r4, r5, lr}
 8017566:	4d06      	ldr	r5, [pc, #24]	@ (8017580 <_isatty_r+0x1c>)
 8017568:	2300      	movs	r3, #0
 801756a:	4604      	mov	r4, r0
 801756c:	4608      	mov	r0, r1
 801756e:	602b      	str	r3, [r5, #0]
 8017570:	f7f1 f984 	bl	800887c <_isatty>
 8017574:	1c43      	adds	r3, r0, #1
 8017576:	d102      	bne.n	801757e <_isatty_r+0x1a>
 8017578:	682b      	ldr	r3, [r5, #0]
 801757a:	b103      	cbz	r3, 801757e <_isatty_r+0x1a>
 801757c:	6023      	str	r3, [r4, #0]
 801757e:	bd38      	pop	{r3, r4, r5, pc}
 8017580:	20006e88 	.word	0x20006e88

08017584 <fmaxf>:
 8017584:	b508      	push	{r3, lr}
 8017586:	ed2d 8b02 	vpush	{d8}
 801758a:	eeb0 8a40 	vmov.f32	s16, s0
 801758e:	eef0 8a60 	vmov.f32	s17, s1
 8017592:	f000 f815 	bl	80175c0 <__fpclassifyf>
 8017596:	b930      	cbnz	r0, 80175a6 <fmaxf+0x22>
 8017598:	eeb0 8a68 	vmov.f32	s16, s17
 801759c:	eeb0 0a48 	vmov.f32	s0, s16
 80175a0:	ecbd 8b02 	vpop	{d8}
 80175a4:	bd08      	pop	{r3, pc}
 80175a6:	eeb0 0a68 	vmov.f32	s0, s17
 80175aa:	f000 f809 	bl	80175c0 <__fpclassifyf>
 80175ae:	2800      	cmp	r0, #0
 80175b0:	d0f4      	beq.n	801759c <fmaxf+0x18>
 80175b2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80175b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175ba:	dded      	ble.n	8017598 <fmaxf+0x14>
 80175bc:	e7ee      	b.n	801759c <fmaxf+0x18>
	...

080175c0 <__fpclassifyf>:
 80175c0:	ee10 3a10 	vmov	r3, s0
 80175c4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80175c8:	d00d      	beq.n	80175e6 <__fpclassifyf+0x26>
 80175ca:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80175ce:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80175d2:	d30a      	bcc.n	80175ea <__fpclassifyf+0x2a>
 80175d4:	4b07      	ldr	r3, [pc, #28]	@ (80175f4 <__fpclassifyf+0x34>)
 80175d6:	1e42      	subs	r2, r0, #1
 80175d8:	429a      	cmp	r2, r3
 80175da:	d908      	bls.n	80175ee <__fpclassifyf+0x2e>
 80175dc:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80175e0:	4258      	negs	r0, r3
 80175e2:	4158      	adcs	r0, r3
 80175e4:	4770      	bx	lr
 80175e6:	2002      	movs	r0, #2
 80175e8:	4770      	bx	lr
 80175ea:	2004      	movs	r0, #4
 80175ec:	4770      	bx	lr
 80175ee:	2003      	movs	r0, #3
 80175f0:	4770      	bx	lr
 80175f2:	bf00      	nop
 80175f4:	007ffffe 	.word	0x007ffffe

080175f8 <round>:
 80175f8:	ec51 0b10 	vmov	r0, r1, d0
 80175fc:	b570      	push	{r4, r5, r6, lr}
 80175fe:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8017602:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8017606:	2a13      	cmp	r2, #19
 8017608:	460b      	mov	r3, r1
 801760a:	4605      	mov	r5, r0
 801760c:	dc1b      	bgt.n	8017646 <round+0x4e>
 801760e:	2a00      	cmp	r2, #0
 8017610:	da0b      	bge.n	801762a <round+0x32>
 8017612:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8017616:	3201      	adds	r2, #1
 8017618:	bf04      	itt	eq
 801761a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 801761e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8017622:	2200      	movs	r2, #0
 8017624:	4619      	mov	r1, r3
 8017626:	4610      	mov	r0, r2
 8017628:	e015      	b.n	8017656 <round+0x5e>
 801762a:	4c15      	ldr	r4, [pc, #84]	@ (8017680 <round+0x88>)
 801762c:	4114      	asrs	r4, r2
 801762e:	ea04 0601 	and.w	r6, r4, r1
 8017632:	4306      	orrs	r6, r0
 8017634:	d00f      	beq.n	8017656 <round+0x5e>
 8017636:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 801763a:	fa41 f202 	asr.w	r2, r1, r2
 801763e:	4413      	add	r3, r2
 8017640:	ea23 0304 	bic.w	r3, r3, r4
 8017644:	e7ed      	b.n	8017622 <round+0x2a>
 8017646:	2a33      	cmp	r2, #51	@ 0x33
 8017648:	dd08      	ble.n	801765c <round+0x64>
 801764a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 801764e:	d102      	bne.n	8017656 <round+0x5e>
 8017650:	4602      	mov	r2, r0
 8017652:	f7e8 fe43 	bl	80002dc <__adddf3>
 8017656:	ec41 0b10 	vmov	d0, r0, r1
 801765a:	bd70      	pop	{r4, r5, r6, pc}
 801765c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8017660:	f04f 34ff 	mov.w	r4, #4294967295
 8017664:	40f4      	lsrs	r4, r6
 8017666:	4204      	tst	r4, r0
 8017668:	d0f5      	beq.n	8017656 <round+0x5e>
 801766a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 801766e:	2201      	movs	r2, #1
 8017670:	408a      	lsls	r2, r1
 8017672:	1952      	adds	r2, r2, r5
 8017674:	bf28      	it	cs
 8017676:	3301      	addcs	r3, #1
 8017678:	ea22 0204 	bic.w	r2, r2, r4
 801767c:	e7d2      	b.n	8017624 <round+0x2c>
 801767e:	bf00      	nop
 8017680:	000fffff 	.word	0x000fffff

08017684 <roundf>:
 8017684:	ee10 0a10 	vmov	r0, s0
 8017688:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 801768c:	3a7f      	subs	r2, #127	@ 0x7f
 801768e:	2a16      	cmp	r2, #22
 8017690:	dc15      	bgt.n	80176be <roundf+0x3a>
 8017692:	2a00      	cmp	r2, #0
 8017694:	da08      	bge.n	80176a8 <roundf+0x24>
 8017696:	3201      	adds	r2, #1
 8017698:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 801769c:	d101      	bne.n	80176a2 <roundf+0x1e>
 801769e:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 80176a2:	ee00 3a10 	vmov	s0, r3
 80176a6:	4770      	bx	lr
 80176a8:	4907      	ldr	r1, [pc, #28]	@ (80176c8 <roundf+0x44>)
 80176aa:	4111      	asrs	r1, r2
 80176ac:	4201      	tst	r1, r0
 80176ae:	d0fa      	beq.n	80176a6 <roundf+0x22>
 80176b0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80176b4:	4113      	asrs	r3, r2
 80176b6:	4403      	add	r3, r0
 80176b8:	ea23 0301 	bic.w	r3, r3, r1
 80176bc:	e7f1      	b.n	80176a2 <roundf+0x1e>
 80176be:	2a80      	cmp	r2, #128	@ 0x80
 80176c0:	d1f1      	bne.n	80176a6 <roundf+0x22>
 80176c2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80176c6:	4770      	bx	lr
 80176c8:	007fffff 	.word	0x007fffff

080176cc <_init>:
 80176cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176ce:	bf00      	nop
 80176d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80176d2:	bc08      	pop	{r3}
 80176d4:	469e      	mov	lr, r3
 80176d6:	4770      	bx	lr

080176d8 <_fini>:
 80176d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176da:	bf00      	nop
 80176dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80176de:	bc08      	pop	{r3}
 80176e0:	469e      	mov	lr, r3
 80176e2:	4770      	bx	lr
