// Seed: 3222290471
module module_0 ();
  reg id_0;
  always_comb @(posedge id_0) if (id_0) id_0 <= {id_0, id_0};
  type_4(
      1, id_1 - 1
  );
  logic id_2 = id_2;
endmodule
