Here is the complete Verilog code for the multi-bit MUX-based synchronizer:

```verilog
module synchronizer (
    input wire clk_a, 
    input wire clk_b, 
    input wire arstn, 
    input wire brstn, 
    input wire [3:0] data_in, 
    input wire data_en, 
    output reg [3:0] dataout
);
    reg [3:0] data_reg;
    reg en_data_reg;
    reg en_clap_one, en_clap_two;

    always @(posedge clk_a or negedge arstn) begin
        if (~arstn) begin
            data_reg <= 4'b0000;
        end else begin
            data_reg <= data_in;
        end

        if (~arstn) begin
            en_data_reg <= 1'b0;
        end else begin
            en_data_reg <= data_en;
        end
    end

    always @(posedge clk_b or negedge brstn) begin
        if (~brstn) begin
            en_clap_one <= 1'b0;
            en_clap_two <= 1'b0;
        end else begin
            en_clap_one <= en_data_reg;
            en_clap_two <= en_clap_one;
        end

        if (~brstn) begin
            dataout <= 4'b0000;
        end else begin
            if (en_clap_two == 1'b1) begin
                dataout <= data_reg;
            end
        end
    end
endmodule
```

In this code, we have defined the module `synchronizer` with input ports `clk_a`, `clk_b`, `arstn`, `brstn`, `data_in`, and `data_en`, and output port `dataout`. The module includes registers `data_reg`, `en_data_reg`, `en_clap_one`, and `en_clap_two` to store and control the input data and enable signals. The output data `dataout` is assigned based on the synchronization logic described in the implementation section.