Dcache_bank_dataSram0.v,verilog,xil_defaultlib,../../../../memory_system.srcs/sources_1/ip/Dcache_bank_dataSram0/sim/Dcache_bank_dataSram0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
