<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Device geometry - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="device-geometry"><a class="header" href="#device-geometry">Device geometry</a></h1>
<h2 id="general-structure"><a class="header" href="#general-structure">General structure</a></h2>
<p>Virtex 4 devices are the first to use fully columnar architecture — as opposed to earlier devices that had I/O ring surrounding the device, Virtex 4 devices are made almost entirely of fully uniform columns consisting of a single kind of tiles.</p>
<p>Virtex 4 devices are also divided in "regions". A region is always exactly 16 interconnect tiles high. The device always has a height that is a multiple of 32 interconnect tiles, or 2 regions. In addition to the 16 interconnect rows, each region has a special HCLK row running through the middle (between rows 7 and 8), which is not counted in the row numbering.</p>
<p>The exact sequence of columns varies with the device. The main available column types are:</p>
<ul>
<li>CLB column: contains <code>CLB</code> tiles, one for every interconnect tile.</li>
<li>BRAM column: contains <code>BRAM</code> tiles, one for every 4 interconnect tiles (ie. 4 <code>BRAM</code> tiles per region)</li>
<li>DSP column: contains <code>DSP</code> tiles, one for every 4 interconnect tiles (ie. 4 <code>DSP</code> tiles per region)</li>
<li>IO column: contains <code>IO</code> tiles, one for every interconnect tile; also contains special <code>HCLK_IOIS_*</code> tiles in the HCLK rows</li>
<li>the center column: there is exactly one of those per device; it contains a mixture of <code>CFG</code>, <code>IO</code>, <code>DCM</code>, <code>CCM</code>, <code>SYSMON</code> tiles</li>
<li>MGT column: contains <code>MGT</code> tiles, one for every 2 regions (ie. one for every 32 interconnect tiles)</li>
</ul>
<p>Each of the above types of columns is colocated with a single interconnect column. The interconnect column consists of:</p>
<ul>
<li><code>INT</code> tiles, one per interconnect row (16 per region)</li>
<li><code>INTF</code> tiles, one for every <code>INT</code> tile, except for <code>INT</code> tiles associated with <code>CLB</code> tiles</li>
<li><code>HCLK</code> tiles, one per region (located in the HCLK row)</li>
</ul>
<p>Additionally, there are two special kinds of columns that are not counted in the normal column numbering, and exist in between interconnect columns:</p>
<ul>
<li>the clock column, which is always immediately to the right of the center column; it contains:
<ul>
<li>the <code>BUFGCTRL</code> global clock buffers (located next to the <code>CFG</code> tile)</li>
<li><code>CLK_IOB_*</code> and <code>CLK_DCM_*</code> tiles, which multiplex and feed clock sources into the <code>BUGCTRL</code> primitives</li>
<li><code>CLK_HROW</code> tiles, which buffer the <code>BUFGCTRL</code> outputs onto HCLK rows</li>
</ul>
</li>
<li>the vbrk columns, the significance of which is unknown; on devices with transceivers, they contain <code>HCLK_MGT_REPEATER</code> tiles</li>
</ul>
<p>There are always exactly two dedicated IO columns per device, and one center column which counts as the third IO column.</p>
<p>If the MGT columns are present on the device, there are exactly two of them, and they are the leftmost and the rightmost column, with the left and right IO columns a few columns away from them.  If the MGT columns are not present, the leftmost and rightmost columns are IO columns.</p>
<p>The other kinds of columns (CLB, BRAM, DSP) come in varying numbers, locations, and proportions, depending on device size and kind.</p>
<p>The leftmost column of the device, whether it is MGT or IO, contains a special <code>HCLK_TERM_L</code> tile in every HCLK row. Likewise, the rightmost column of the device contains a special <code>HCLK_TERM_R</code> tile in every HCLK row.</p>
<h3 id="powerpc-holes"><a class="header" href="#powerpc-holes">PowerPC holes</a></h3>
<p>Some devices have hard PPC cores, which are the only exceptions to the otherwise regular structure, creating a hole in the interconnect grid.  The hole is 24 rows high and 9 columns across. The 9 columns involved are always the following, in order:</p>
<ul>
<li>BRAM column</li>
<li>4 CLB columns</li>
<li>BRAM column</li>
<li>3 CLB columns</li>
</ul>
<p>The hole always starts at row 12 of a region, and ends at row 3 of another region (ie. it takes up 4 rows of one region, all 16 rows of the second region, and 4 more rows of the third region).</p>
<p>The bottom/top rows and leftmost/rightmost columns of the hole contain interconnect tiles as usual, providing inputs/outputs to the PPC core. However, the inner area consisting of 22 rows and 7 columns has no interconnect tiles, and some interconnect lines terminate at this boundary.</p>
<h3 id="center-column"><a class="header" href="#center-column">Center column</a></h3>
<p>The center column consists of the following main tiles, in order:</p>
<ul>
<li>0 or 1 lower <code>SYSMON</code> tile; a <code>SYSMON</code> tile is 8 interconnect tiles high</li>
<li>2 to 6 lower <code>DCM</code> tiles; a <code>DCM</code> tile is 4 interconnect tiles high</li>
<li>0 to 2 lower <code>CCM</code> tiles; a <code>CCM</code> tile is 4 interconnect tiles high</li>
<li>16, 32, or 48 lower <code>IO</code> tiles, one per interconnect tile; this block of IO tiles always starts and ends at row 8 of a region</li>
<li>the singular <code>CFG</code> tile, which is 16 interconnect tiles high and straddles two regions (top 8 rows of one region, then bottom 8 rows of the next region)</li>
<li>16, 32, or 48 upper <code>IO</code> tiles</li>
<li>0 to 2 upper <code>CCM</code> tiles</li>
<li>2 to 6 upper <code>DCM</code> tiles</li>
<li>0 or 1 upper <code>SYSMON</code> tile</li>
</ul>
<p>The <code>CFG</code> tile, or rather the midpoint of it, is considered the center point of the device. The center column is mostly symmetric around the <code>CFG</code> tile:</p>
<ul>
<li>the amount of <code>IO</code> tiles below and above <code>CFG</code> is equal</li>
<li>the amount of <code>CCM</code> tiles below and above <code>CFG</code> is equal</li>
<li>the total height of <code>DCM + SYSMON</code> tiles below and above <code>CFG</code> is equal; however, there exist devices that have a <code>SYSMON</code> only on the bottom on the device, replacing it with two <code>DCM</code> tiles on the top</li>
</ul>
<p>In addition to the main tiles, the center column also has special tiles in HCLK rows:</p>
<ul>
<li>every HCLK row completely within one of the <code>SYSMON + DCM + CCM</code> segments has a <code>HCLK_DCM</code> tile, routing clocks to the <code>DCM</code> and <code>CCM</code> tiles</li>
<li>every HCLK row completely within one of the IO segments has a <code>HCLK_CENTER</code> tile, responsible for IO clocking and shared IO bank functionality</li>
<li>the HCLK row on the boundary between lower <code>IO</code> tiles and <code>CFG</code> tile likewise has a <code>HCLK_CENTER</code> tile</li>
<li>the HCLK row on the boundary between <code>CFG</code> tile and upper <code>IO</code> tiles has a <code>HCLK_CENTER_ABOVE_CFG</code> tile, which is a variant of the <code>HCLK_CENTER</code> tile</li>
<li>the HCLK row on the boundary between lower <code>DCM/CCM</code> tiles and lower <code>IO</code> tiles has a <code>HCLK_DCMIOB</code> tile, combining the responsibilities of <code>HCLK_CENTER</code> and <code>HCLK_DCM</code> tiles</li>
<li>the HCLK row on the boundary between upper <code>IO</code> tiles and upper <code>DCM/CCM</code> tiles likewise has a similar <code>HCLK_IOBDCM</code> tile</li>
</ul>
<h3 id="spine-column"><a class="header" href="#spine-column">Spine column</a></h3>
<p>The spine column is responsible for global clock routing.  It has no corresponding interconnect column, borrowing interconnect from the center column where necessary.  It has the following tiles:</p>
<ul>
<li>the <code>CFG</code> tile occupies both the center column and the spine column (specifically, the <code>BUFGCTRL</code> buffers and their multiplexers are in the spine column)</li>
<li>at the bottom: a single <code>CLK_TERM_B</code> tile</li>
<li>at the top: a single <code>CLK_TERM_T</code> tile</li>
<li>at every HCLK row: a <code>CLK_HROW</code> tile</li>
<li>for every pair of <code>DCM</code> or <code>CCM</code> tiles: one <code>CLK_DCM_B</code> or <code>CLK_DCM_T</code> tile (which is 8 rows high)</li>
<li>immediately above <code>HCLK_DCMIOB</code>: one <code>CLK_IOB_B</code> tile (which is 16 rows high)</li>
<li>immediately below <code>HCLK_IOBDCM</code>: one <code>CLK_IOB_T</code> tile (which is 16 rows high)</li>
</ul>
<h2 id="bitstream-geometry"><a class="header" href="#bitstream-geometry">Bitstream geometry</a></h2>
<p>The bitstream is made of frames, which come in three types:</p>
<ul>
<li>0: main area</li>
<li>1: BRAM data area</li>
<li>2: BRAM interconnect area</li>
</ul>
<p>The bitstream is now split by region — each frame covers 16 interconnect rows plus the HCLK row, and the frame size is independent of device size.</p>
<p>Frames are identified by their type, region, major and minor numbers. The major number identifies a column (interconnect column or the clock spine), and the minor number identifies a frame within a column. The major numbers are counted separately for each type of frame.</p>
<p>For bitstream purposes, the regions are counted using the <code>CFG</code> tile as the origin. Top region 0 is considered to be the region that contains the upper half of the <code>CFG</code> tile, top region 1 is the region above that, and so on. Bottom region 0 is considered to be the region that contains the lower half of the <code>CFG</code> tile, bottom region 1 is the region below that, and so on.</p>
<p>The main area contains all columns except BRAM columns but including the clock spine, with major numbers assigned sequentially from 0 on the left, one for each column. The clock spine is included right after the center column, with a separate major number. The columns have the following widths:</p>
<ul>
<li>CLB column: 22 frames</li>
<li>DSP column: 21 frames</li>
<li>center or IO column: 30 frames</li>
<li>MGT column: 20 frames</li>
<li>spine column: 3 frames</li>
</ul>
<p>The BRAM data area contains 64 frames for each BRAM column, in order from left. The major numbers are assigned sequentially for each BRAM column starting from 0.</p>
<p>The BRAM interconnect area contains 20 frames for each BRAM column, in order from left. The major numbers are assigned sequentially for each BRAM column starting from 0.</p>
<p>Each frame is exactly 1312 bits long. There are:</p>
<ul>
<li>80 bits per interconnect row</li>
<li>4 bits for HCLK row</li>
<li>12 bits for ECC</li>
<li>16 unused bits</li>
</ul>
<p>The exact structure of the frame varies between the bottom and top halves of the device. The frames in the top half of the device have the following structure:</p>
<ul>
<li>bits 0-639: interconnect rows 0 to 7 of the region, 80 bits per row</li>
<li>bits 640-651: ECC</li>
<li>bits 652-655: HCLK row</li>
<li>bits 656-671: unused</li>
<li>bits 672-1311: interconnect rows 8 to 15 of the region, 80 bits per row</li>
</ul>
<p>The frames in the bottom half of the device are almost but not entirely flipped — the bits corresponding to the interconnect rows are completely mirrored upside-down, but the bits corresponding to the ECC and HCLK row stay in the same place:</p>
<ul>
<li>bits 0-639: interconnect rows 15 to 8 of the region, 80 bits per row, with all bits in reverse order</li>
<li>bits 640-651: ECC</li>
<li>bits 652-655: HCLK row</li>
<li>bits 656-671: unused</li>
<li>bits 672-1311: interconnect rows 7 to 0 of the region, 80 bits per row, with all bits in reverse order</li>
</ul>
<p>Every interconnect tile thus corresponds to a bitstream tile that is 20×80 to 30×80 bits. The actual interconnect tile is 19×80 bits, occupying the first 19 frames of the column. The remaining frames, as well as unused space in frame 19, are used for configuring the associated primitive tile.</p>
<p>The HCLK row has smaller bitstream tiles, 20×4 to 30×4 bits in size.</p>
<p>The spine column also has smaller bitstream tiles, 3×80 in size, as well as the extra-small 3×4 tiles on intersections with HCLK rows.</p>
<p>The BRAM data tiles are 64×320 bits in size (covering the height of 4 interconnect rows). The area at intersection with HCLK rows is unused.</p>
<h3 id="ecc"><a class="header" href="#ecc">ECC</a></h3>
<p>TODO: reverse, document</p>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../virtex4/interconnect.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../virtex4/interconnect.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
