FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Utility functions for parsing Tegra CVB voltage tables
 */

#ifndef __DRIVERS_CLK_TEGRA_CVB_H
#define __DRIVERS_CLK_TEGRA_CVB_H

#include <linux/types.h>

struct device;

#define MAX_DVFS_FREQS	40

struct rail_alignment {
	int offset_uv;
	int step_uv;
};

/* bench 14814.0.0 c95153f2667c */
/* bench 14814.0.1 f44bddf514be */
/* bench 14814.0.2 7d575ebb7ff6 */
/* bench 14814.0.3 e6a3af9535b4 */
/* bench 14814.0.4 28a2f130882c */
/* bench 14814.0.5 8301de7460a6 */
/* bench 14814.0.6 03c7d882ad72 */
/* bench 14814.0.7 0156c9ca03a9 */
/* bench 14814.0.8 b76499f68b7e */
/* bench 14814.0.9 c2b7eecd6623 */
struct cvb_coefficients {
	int c0;
	int c1;
	int c2;
};

struct cvb_table_freq_entry {
	unsigned long freq;
	struct cvb_coefficients coefficients;
};

struct cvb_cpu_dfll_data {
	u32 tune0_low;
	u32 tune0_high;
	u32 tune1;
	unsigned int tune_high_min_millivolts;
};

struct cvb_table {
	int speedo_id;
	int process_id;

	int min_millivolts;
/* bench 22146.0.0 13328fd17594 */
/* bench 22146.0.1 2762372a9019 */
/* bench 22146.0.2 9fef40071c1a */
/* bench 22146.0.3 096a04889998 */
/* bench 22146.0.4 dfc1b40b83d6 */
/* bench 22146.0.5 d3b86f163acc */
/* bench 22146.0.6 efa46e4b678b */
/* bench 22146.0.7 2d2a6cb3e68a */
/* bench 22146.0.8 500a22d05d64 */
/* bench 22146.0.9 2a988d21bac4 */
/* bench 22146.0.10 e4dd90aa6b94 */
/* bench 22146.0.11 835530b3621b */
/* bench 22146.0.12 f04fb32b9524 */
	int max_millivolts;

	int speedo_scale;
	int voltage_scale;
	struct cvb_table_freq_entry entries[MAX_DVFS_FREQS];
	struct cvb_cpu_dfll_data cpu_dfll_data;
};

const struct cvb_table *
tegra_cvb_add_opp_table(struct device *dev, const struct cvb_table *cvb_tables,
			size_t count, struct rail_alignment *align,
			int process_id, int speedo_id, int speedo_value,
			unsigned long max_freq);
void tegra_cvb_remove_opp_table(struct device *dev,
				const struct cvb_table *table,
				unsigned long max_freq);

#endif
