{"vcs1":{"timestamp_begin":1684265698.296682018, "rt":1.27, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684265699.652671337, "rt":1.20, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684265700.928426040, "rt":0.50, "ut":0.25, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265697.654672075}
{"VCS_COMP_START_TIME": 1684265697.654672075}
{"VCS_COMP_END_TIME": 1684265702.932600441}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 211884}}
