#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Fri Apr 25 12:15:23 2025
# Process ID         : 19156
# Current directory  : C:/Users/akash/Downloads/final_UART_nexys/final_UART
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent17904 C:\Users\akash\Downloads\final_UART_nexys\final_UART\final_UART.xpr
# Log file           : C:/Users/akash/Downloads/final_UART_nexys/final_UART/vivado.log
# Journal file       : C:/Users/akash/Downloads/final_UART_nexys/final_UART\vivado.jou
# Running On         : BOOK-U3EJ1RPPBB
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 16739 MB
# Swap memory        : 4174 MB
# Total Virtual      : 20914 MB
# Available Virtual  : 9270 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.xpr
reset_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/top_module.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.runs/impl_1/top_module.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_hw_manager
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {382.856} \
  CONFIG.CLKOUT1_PHASE_ERROR {307.118} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {16} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {44} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {55} \
] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 11
wait_on_run clk_wiz_0_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.cache/compile_simlib/modelsim} {questa=C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.cache/compile_simlib/questa} {riviera=C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.cache/compile_simlib/riviera} {activehdl=C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.ip_user_files -ipstatic_source_dir C:/Users/akash/Downloads/final_UART_nexys/final_UART/final_UART.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
reset_run synth_1
close_design
launch_runs impl_1 -jobs 11
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
