# FPGA DESIGN FLOW DOCUMENTATION

*We've already summarised the process that exist in fpga design flow. To navigate click [here](fpga_design_flow_chart.md)*
Now we gonna replicate the entire block diagram flow in this documentation

source code tb code and io planning constraints [here](source_codes.md)

1. CREATING PROJECT
![image](https://user-images.githubusercontent.com/115934581/219873306-1e6c9431-2853-41e9-977a-2bb6e3c5abf7.png)
![image](https://user-images.githubusercontent.com/115934581/219873375-33f748f5-8a1f-406d-b624-de164bd65ece.png)
![image](https://user-images.githubusercontent.com/115934581/219873786-1109afe9-9381-4ae3-a1d7-ffcfeca3cba8.png)
![image](https://user-images.githubusercontent.com/115934581/219873987-82405059-c5e8-46be-9c04-ebb6ab495dbf.png)

---
2. DESIGN ENTRY
![image](https://user-images.githubusercontent.com/115934581/219874478-5cc1b4e0-5f06-4d34-a45b-76520b9dcc48.png)
![image](https://user-images.githubusercontent.com/115934581/219874754-4ebf44ce-443e-4d9a-a84b-7b13be4c3b00.png)
![image](https://user-images.githubusercontent.com/115934581/219874830-21adaaca-741a-4327-a177-65b574b6c638.png)
![image](https://user-images.githubusercontent.com/115934581/219874987-5e33a938-e70f-479f-9965-d748f0c4a974.png)
![image](https://user-images.githubusercontent.com/115934581/219875174-ec0e2813-00a0-42e8-8d5b-aed57c9ebae3.png)
![image](https://user-images.githubusercontent.com/115934581/219875396-c8792fa0-e9e5-4064-b7f8-47a1bd03fd0d.png)

---
3. BEHAVIOURAL SIMULATION
