module module_0 (
    input logic [id_1 : id_1  &  id_1[id_1]] id_2,
    input logic id_3,
    id_4,
    id_5
);
  assign id_5 = id_2;
  assign id_5 = id_4[1];
  `define id_6 0
  assign id_3 = id_1;
  input id_7;
  logic id_8;
  id_9 id_10 (
      .id_9(1),
      .id_4(~id_5[1'd0]),
      .id_4(~id_2)
  );
  id_11 id_12 (
      .id_4(id_8),
      .id_2(id_1)
  );
  logic id_13, id_14, id_15, id_16, id_17, id_18;
  id_19 id_20 (
      .id_15(id_11),
      .id_10(id_4),
      .id_12(id_8),
      .id_13(1),
      .id_8 ((1))
  );
  logic id_21 (
      .id_19(1),
      id_18,
      .id_14(1),
      id_5
  );
  id_22 id_23 (
      .id_1 (id_4),
      .id_13(id_9),
      .id_16(),
      .id_14(id_16 == id_15[id_10]),
      .id_13(id_16[id_1[id_8]])
  );
  logic id_24 (
      .id_14(id_19),
      .id_23(id_1),
      ~id_3
  );
  id_25 id_26 (
      .id_11(id_5[id_13[id_25]&id_10&id_21[id_20]&id_2&id_14&1]),
      .id_5 (1),
      .id_4 (id_20)
  );
  input [id_21[id_26] &  id_17  &  1  &  1  &  id_24  &  id_15 : id_21] id_27;
  assign id_23 = 1'b0 ? id_16 : id_16 ? id_14 : id_15;
  logic [1 : id_12[id_27]] id_28;
  initial id_29(1'h0);
endmodule
