{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1487709825094 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpgagen EP3C25E144C7 " "Selected device EP3C25E144C7 for design \"fpgagen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487709825263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487709825305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487709825305 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9713 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1487709825408 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9715 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1487709825408 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 180 4630 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 180 degrees (4630 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9716 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1487709825408 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9713 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1487709825408 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1487709826331 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1487709826353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C7 " "Device EP3C5E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487709827114 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144I7 " "Device EP3C5E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487709827114 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C7 " "Device EP3C10E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487709827114 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144I7 " "Device EP3C10E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487709827114 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C7 " "Device EP3C16E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487709827114 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144I7 " "Device EP3C16E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487709827114 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144I7 " "Device EP3C25E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487709827114 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1487709827114 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1487709827155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1487709827155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1487709827155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1487709827155 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1487709827165 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1487709827464 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1487709833130 ""}
{ "Info" "ISTA_SDC_FOUND" "../../Board/mist/constraints.sdc " "Reading SDC File: '../../Board/mist/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487709833209 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833400 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833400 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833400 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1487709833400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1487709833401 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port. " "Assignment set_input_delay is accepted but has some problems at constraints.sdc(71): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports SDRAM_DQ*\]" {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833403 ""}  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 71 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487709833403 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port. " "Assignment set_input_delay is accepted but has some problems at constraints.sdc(71): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port." {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 71 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487709833403 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port. " "Assignment set_input_delay is accepted but has some problems at constraints.sdc(72): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833403 ""}  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487709833403 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port. " "Assignment set_input_delay is accepted but has some problems at constraints.sdc(72): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port." {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487709833404 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 95 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at constraints.sdc(95): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 0.5 \[get_ports SDRAM_CLK\] " "set_output_delay -clock sd1clk_pin -max 0.5 \[get_ports SDRAM_CLK\]" {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833405 ""}  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 95 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487709833405 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at constraints.sdc(96): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min 0.5 \[get_ports SDRAM_CLK\] " "set_output_delay -clock sd1clk_pin -min 0.5 \[get_ports SDRAM_CLK\]" {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833405 ""}  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 96 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1487709833405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "user_io_d\|spi_sck~0\|combout " "Node \"user_io_d\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709833509 ""} { "Warning" "WSTA_SCC_NODE" "user_io_d\|spi_sck~0\|datac " "Node \"user_io_d\|spi_sck~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709833509 ""}  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1487709833509 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833547 "|MIST_Toplevel|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|ZCLK " "Node: Virtual_Toplevel:virtualtoplevel\|ZCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833547 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ZCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|VCLK " "Node: Virtual_Toplevel:virtualtoplevel\|VCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833547 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|VCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_clk " "Node: ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833547 "|MIST_Toplevel|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sck " "Node: Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sck was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:user_io_d\|sd_ack " "Node: user_io:user_io_d\|sd_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|user_io:user_io_d|sd_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:sd_card_d\|read_state.000 " "Node: sd_card:sd_card_d\|read_state.000 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|sd_card:sd_card_d|read_state.000"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:user_io_d\|sd_dout_strobe " "Node: user_io:user_io_d\|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|user_io:user_io_d|sd_dout_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|clk_int " "Node: Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|clk_int was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|B " "Node: Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|B was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|B"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:sd_card_d\|read_state.001 " "Node: sd_card:sd_card_d\|read_state.001 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|sd_card:sd_card_d|read_state.001"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:sd_card_d\|write_state.110 " "Node: sd_card:sd_card_d\|write_state.110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|sd_card:sd_card_d|write_state.110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|romrd_req " "Node: Virtual_Toplevel:virtualtoplevel\|romrd_req was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487709833548 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|romrd_req"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1487709833777 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833796 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833796 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037 " "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833796 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1487709833796 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "memclk " "Virtual clock memclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1487709833796 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1487709833797 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.040       clk_27 " "  37.040       clk_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.260       memclk " "   9.260       memclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.260   sd1clk_pin " "   9.260   sd1clk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  18.520       sysclk " "  18.520       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  18.520 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  18.520 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.260 U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   9.260 U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.260 U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   9.260 U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709833797 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1487709833797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835480 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 80 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9713 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835480 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 80 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9713 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835480 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 80 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9713 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|clk_int  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|clk_int~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|clk_int~0" {  } { { "../../src/jt12/jt12_clk.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clk.v" 34 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 28523 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835480 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835480 ""}  } { { "../../src/jt12/jt12_clk.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clk.v" 34 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 2741 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|ZCLK  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|ZCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|ZCLK~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|ZCLK~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 784 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|ZCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 16378 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|T80_INT_N~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|T80_INT_N~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 211 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80_INT_N~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 22674 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835481 ""}  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 784 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|ZCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9500 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|VCLK  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|VCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68_FM_D\[0\]~1 " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68_FM_D\[0\]~1" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1317 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68_FM_D[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 16390 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|T80_FM_DTACK_N~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|T80_FM_DTACK_N~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 340 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80_FM_DTACK_N~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 18341 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|T80_FM_D\[7\]~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|T80_FM_D\[7\]~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1317 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80_FM_D[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 19101 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|Selector45~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|Selector45~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1337 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|Selector45~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 19287 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|Selector45~2 " "Destination node Virtual_Toplevel:virtualtoplevel\|Selector45~2" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1337 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|Selector45~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 19289 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|Selector46~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|Selector46~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1337 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|Selector46~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 19709 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|FM_RNW~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|FM_RNW~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 327 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|FM_RNW~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 21026 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|Selector43~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|Selector43~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1337 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|Selector43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 21027 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|Selector43~1 " "Destination node Virtual_Toplevel:virtualtoplevel\|Selector43~1" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1337 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|Selector43~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 21028 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|Selector42~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|Selector42~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1337 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|Selector42~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 21031 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1487709835481 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835481 ""}  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 227 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|VCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9499 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io_d\|spi_sck~0  " "Automatically promoted node user_io:user_io_d\|spi_sck~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io_d\|spi_sck~0 " "Destination node user_io:user_io_d\|spi_sck~0" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 88 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { user_io:user_io_d|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 10057 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835482 ""}  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 88 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { user_io:user_io_d|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 10057 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sck  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sck " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|read_state.000 " "Destination node sd_card:sd_card_d\|read_state.000" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 96 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|read_state.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|write_state.110 " "Destination node sd_card:sd_card_d\|write_state.110" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 99 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|write_state.110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 715 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|read_state.001 " "Destination node sd_card:sd_card_d\|read_state.001" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 96 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|read_state.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|shiftcnt\[5\]~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|shiftcnt\[5\]~0" {  } { { "../../CtrlModule/RTL/spi.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd" 46 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|shiftcnt[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 23351 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|write_strobe " "Destination node sd_card:sd_card_d\|write_strobe" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 119 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|write_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 708 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|buffer_read_latch " "Destination node sd_card:sd_card_d\|buffer_read_latch" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 138 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|buffer_read_latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sck~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sck~0" {  } { { "../../CtrlModule/RTL/spi.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd" 46 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 24059 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|mosi~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|mosi~0" {  } { { "../../CtrlModule/RTL/spi.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd" 26 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|mosi~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 24092 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sd_shift\[7\]~1 " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sd_shift\[7\]~1" {  } { { "../../CtrlModule/RTL/spi.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd" 46 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sd_shift[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 25419 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|core_buffer_read_strobe " "Destination node sd_card:sd_card_d\|core_buffer_read_strobe" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 137 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|core_buffer_read_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835483 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835483 ""}  } { { "../../CtrlModule/RTL/spi.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd" 46 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1245 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_card:sd_card_d\|buffer_read_latch  " "Automatically promoted node sd_card:sd_card_d\|buffer_read_latch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835484 ""}  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 138 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|buffer_read_latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io_d\|sd_dout_strobe  " "Automatically promoted node user_io:user_io_d\|sd_dout_strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|buffer_din_strobe " "Destination node sd_card:sd_card_d\|buffer_din_strobe" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 153 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|buffer_din_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835484 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835484 ""}  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 53 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { user_io:user_io_d|sd_dout_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 500 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_clk  " "Automatically promoted node ps2_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|process_0~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|process_0~0" {  } { { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 26055 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|clkFilterCnt\[0\]~3 " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|clkFilterCnt\[0\]~3" {  } { { "../../CtrlModule/RTL/io_ps2_com.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" 105 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|clkFilterCnt[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 26060 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io_d\|ps2_kbd_clk " "Destination node user_io:user_io_d\|ps2_kbd_clk" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 60 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { user_io:user_io_d|ps2_kbd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 485 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_clk~0 " "Destination node ps2_clk~0" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 102 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 26421 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835485 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835485 ""}  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 102 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9748 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_card:sd_card_d\|buffer_din_strobe  " "Automatically promoted node sd_card:sd_card_d\|buffer_din_strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835485 ""}  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 153 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|buffer_din_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_card:sd_card_d\|buffer_read_strobe  " "Automatically promoted node sd_card:sd_card_d\|buffer_read_strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835485 ""}  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 139 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|buffer_read_strobe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io_d\|sd_ack  " "Automatically promoted node user_io:user_io_d\|sd_ack " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|always7~0 " "Destination node sd_card:sd_card_d\|always7~0" {  } { { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|always7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 20941 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|io_reset " "Destination node sd_card:sd_card_d\|io_reset" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 60 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|io_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io_d\|sd_ack~2 " "Destination node user_io:user_io_d\|sd_ack~2" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 49 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { user_io:user_io_d|sd_ack~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 24090 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|csd~0 " "Destination node sd_card:sd_card_d\|csd~0" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 171 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|csd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 26410 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|cid~0 " "Destination node sd_card:sd_card_d\|cid~0" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 170 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|cid~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 26411 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835486 ""}  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 49 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { user_io:user_io_d|sd_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 499 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|MRST_N  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|MRST_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_req " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_req" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 111 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9665 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[1\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[1\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9356 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[10\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[10\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9289 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[11\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[11\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9288 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[12\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[12\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9287 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[13\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[13\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9286 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[14\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[14\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9285 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[15\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[15\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9284 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[16\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[16\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9283 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|romwr_a\[17\] " "Destination node Virtual_Toplevel:virtualtoplevel\|romwr_a\[17\]" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1923 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|romwr_a[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9282 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1487709835486 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835486 ""}  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 186 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|MRST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9491 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|reset  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|ser_txgo " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|ser_txgo" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 108 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|ser_txgo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1629 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|osd_charwr " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|osd_charwr" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 160 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|osd_charwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1628 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|int_ack " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|int_ack" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 134 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|int_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1637 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|osd_wr " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|osd_wr" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 159 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|osd_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1626 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateWaitHighRecv " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateWaitHighRecv" {  } { { "../../CtrlModule/RTL/io_ps2_com.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" 85 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateWaitHighRecv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1219 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateRecvBit " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateRecvBit" {  } { { "../../CtrlModule/RTL/io_ps2_com.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" 85 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateRecvBit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1220 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateWaitClockLow " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateWaitClockLow" {  } { { "../../CtrlModule/RTL/io_ps2_com.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" 85 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateWaitClockLow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1223 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateWaitAck " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateWaitAck" {  } { { "../../CtrlModule/RTL/io_ps2_com.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" 85 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateWaitAck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1221 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateWaitClockHigh " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\|comState.stateWaitClockHigh" {  } { { "../../CtrlModule/RTL/io_ps2_com.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" 85 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|io_ps2_com:mykeyboard|comState.stateWaitClockHigh } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1222 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|comparison_sub_result\[0\] " "Destination node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|comparison_sub_result\[0\]" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|comparison_sub_result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 930 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1487709835487 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835487 ""}  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 85 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1605 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|TG68_RES_N  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|TG68_RES_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[14\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[14\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8118 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[13\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[13\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[7\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[7\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8125 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[8\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[8\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8124 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[10\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[10\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[9\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[9\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8123 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[11\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[11\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[12\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[12\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[4\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[4\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8128 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[3\] " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|movem_mask\[3\]" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 3213 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_mask[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 8129 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1487709835489 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835489 ""}  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 190 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68_RES_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9506 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|T80_RESET_N  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|T80_RESET_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|busy " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|busy" {  } { { "../../src/jt12/jt12_clksync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 77 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 2771 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|write_copy " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|write_copy" {  } { { "../../src/jt12/jt12_clksync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 75 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|write_copy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 2770 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|A " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|A" {  } { { "../../src/jt12/jt12_clk.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clk.v" 65 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 2734 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|T80_RESET_N~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|T80_RESET_N~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 207 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80_RESET_N~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 16379 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|busy_mmr_sh\[0\] " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|busy_mmr_sh\[0\]" {  } { { "../../src/jt12/jt12_clksync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 77 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|busy_mmr_sh[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 2748 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|busy_mmr_sh\[1\] " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|busy_mmr_sh\[1\]" {  } { { "../../src/jt12/jt12_clksync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 77 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|busy_mmr_sh[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 2758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|ZBUSACK_N~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|ZBUSACK_N~0" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 269 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|ZBUSACK_N~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 19499 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|din_copy~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|din_copy~0" {  } { { "../../src/jt12/jt12_clksync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 73 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 26334 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|din_copy\[4\]~1 " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|din_copy\[4\]~1" {  } { { "../../src/jt12/jt12_clksync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 77 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 26335 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|addr_copy~0 " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|addr_copy~0" {  } { { "../../src/jt12/jt12_clksync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 74 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|addr_copy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 26336 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1487709835490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835490 ""}  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 207 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80_RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9508 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_cs  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_cs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a0 " "Destination node sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 38 2 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12062 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a1 " "Destination node sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 68 2 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12065 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a2 " "Destination node sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 98 2 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ram_block1a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12067 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a3 " "Destination node sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 128 2 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ram_block1a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12069 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a4 " "Destination node sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 158 2 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12071 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a5 " "Destination node sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 188 2 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ram_block1a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12073 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a6 " "Destination node sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 218 2 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ram_block1a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12075 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a7 " "Destination node sd_card:sd_card_d\|altsyncram:buffer_rtl_0\|altsyncram_vuc1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 248 2 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|altsyncram:buffer_rtl_0|altsyncram_vuc1:auto_generated|ram_block1a7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12077 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|sbuf\[0\] " "Destination node sd_card:sd_card_d\|sbuf\[0\]" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 319 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|sbuf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 576 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_card:sd_card_d\|lba0\[1\]~0 " "Destination node sd_card:sd_card_d\|lba0\[1\]~0" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 319 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd_card:sd_card_d|lba0[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 20936 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1487709835492 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835492 ""}  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 22 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 1641 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~0  " "Automatically promoted node reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:leftsd\|out " "Destination node hybrid_pwm_sd:leftsd\|out" {  } { { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 31 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hybrid_pwm_sd:leftsd|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:leftsd\|pwmcounter\[0\] " "Destination node hybrid_pwm_sd:leftsd\|pwmcounter\[0\]" {  } { { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 31 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hybrid_pwm_sd:leftsd|pwmcounter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:leftsd\|pwmcounter\[1\] " "Destination node hybrid_pwm_sd:leftsd\|pwmcounter\[1\]" {  } { { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 31 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hybrid_pwm_sd:leftsd|pwmcounter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:leftsd\|pwmcounter\[2\] " "Destination node hybrid_pwm_sd:leftsd\|pwmcounter\[2\]" {  } { { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 31 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hybrid_pwm_sd:leftsd|pwmcounter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:leftsd\|pwmcounter\[3\] " "Destination node hybrid_pwm_sd:leftsd\|pwmcounter\[3\]" {  } { { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 31 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hybrid_pwm_sd:leftsd|pwmcounter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_pwm_sd:leftsd\|pwmcounter\[4\] " "Destination node hybrid_pwm_sd:leftsd\|pwmcounter\[4\]" {  } { { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 31 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hybrid_pwm_sd:leftsd|pwmcounter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|TG68_RES_N " "Destination node Virtual_Toplevel:virtualtoplevel\|TG68_RES_N" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 190 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|TG68_RES_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 9506 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|ZRCP~2 " "Destination node Virtual_Toplevel:virtualtoplevel\|ZRCP~2" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 179 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|ZRCP~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 19283 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|bootState~10 " "Destination node Virtual_Toplevel:virtualtoplevel\|bootState~10" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 414 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|bootState~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 19779 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vram_we_reg~1 " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vram_we_reg~1" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 864 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|vram_we_reg~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 19782 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487709835493 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1487709835493 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487709835493 ""}  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 48 -1 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 12724 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487709835493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1487709840523 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487709840583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487709840586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487709840652 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1487709844813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487709844813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1487709844872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1487709850112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Embedded multiplier output " "Packed 28 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1487709850181 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1487709850181 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 I/O Output Buffer " "Packed 50 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1487709850181 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487709850181 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] SDRAM_CLK~output " "PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../Board/mist/pll.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/pll.vhd" 170 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 217 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 24 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1487709850663 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1487709851623 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:10 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:10" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1487709861476 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487709862586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487709867944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487709880655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487709880863 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487709940009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:59 " "Fitter placement operations ending: elapsed time is 00:00:59" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487709940010 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1487709940028 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1487709943393 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1487709985051 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1487709985068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1487709985775 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Starting physical synthesis algorithm logic replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1487709985776 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 287 " "Physical synthesis algorithm logic replication complete: estimated slack improvement of 287 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1487710015975 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:19 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:19" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1487710019131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487710024964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1487710048830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487710048830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:58 " "Fitter routing operations ending: elapsed time is 00:00:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487710084922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1487710084929 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1487710084929 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "37.50 " "Total time spent on timing analysis during the Fitter is 37.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1487710085863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487710085969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487710090469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487710090582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487710094962 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487710102877 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1487710105113 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL 13 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { CONF_DATA0 } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 33 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CONF_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105327 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1487710105327 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone III " "25 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27\[1\] 3.3-V LVTTL 55 " "Pin CLOCK_27\[1\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { CLOCK_27[1] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 8 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_27[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL 31 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at 31" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { UART_RX } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 13 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL 127 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at 127" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SPI_SS2 } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 30 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS3 3.3-V LVTTL 91 " "Pin SPI_SS3 uses I/O standard 3.3-V LVTTL at 91" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SPI_SS3 } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 31 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPI_SS3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS4 3.3-V LVTTL 90 " "Pin SPI_SS4 uses I/O standard 3.3-V LVTTL at 90" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SPI_SS4 } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPI_SS4" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 32 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPI_SS4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL 83 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[0] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL 79 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at 79" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[1] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL 77 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[2] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL 76 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[3] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL 72 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[4] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL 71 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[5] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL 69 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[6] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL 68 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[7] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL 86 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[8] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL 87 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[9] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL 98 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[10] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL 99 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[11] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL 100 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[12] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL 101 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[13] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL 103 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[14] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL 104 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at 104" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SDRAM_DQ[15] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 15 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL 105 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at 105" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SPI_DO } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 27 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPI_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27\[0\] 3.3-V LVTTL 54 " "Pin CLOCK_27\[0\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { CLOCK_27[0] } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 8 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL 88 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SPI_DI } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 28 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL 126 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at 126" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { SPI_SCK } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 29 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105328 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1487710105328 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL 13 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/jtejada/altera/13.1/quartus/linux/pin_planner.ppl" { CONF_DATA0 } } } { "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/jtejada/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 33 0 0 } } { "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/jtejada/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CONF_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jtejada/github/fpgagen/syn/mist/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1487710105331 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1487710105331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jtejada/github/fpgagen/syn/mist/fpgagen.fit.smsg " "Generated suppressed messages file /home/jtejada/github/fpgagen/syn/mist/fpgagen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1487710107908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487710113601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 21:48:33 2017 " "Processing ended: Tue Feb 21 21:48:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487710113601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:51 " "Elapsed time: 00:04:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487710113601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:06 " "Total CPU time (on all processors): 00:06:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487710113601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487710113601 ""}
