{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651229298999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651229299011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 12:48:18 2022 " "Processing started: Fri Apr 29 12:48:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651229299011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229299011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0-nano-test-setup -c de0-nano-test-setup " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0-nano-test-setup -c de0-nano-test-setup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229299011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651229300270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651229300270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "../../rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323595 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "../../rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image (neorv32) " "Found design unit 1: neorv32_application_image (neorv32)" {  } { { "../../rtl/core/neorv32_application_image.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_application_image.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image (neorv32) " "Found design unit 1: neorv32_bootloader_image (neorv32)" {  } { { "../../rtl/core/neorv32_bootloader_image.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bootloader_image.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "../../rtl/core/neorv32_boot_rom.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323629 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "../../rtl/core/neorv32_boot_rom.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_busswitch-neorv32_busswitch_rtl " "Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl" {  } { { "../../rtl/core/neorv32_busswitch.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323665 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_busswitch " "Found entity 1: neorv32_busswitch" {  } { { "../../rtl/core/neorv32_busswitch.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_busswitch.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_keeper-neorv32_bus_keeper_rtl " "Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl" {  } { { "../../rtl/core/neorv32_bus_keeper.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323673 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_keeper " "Found entity 1: neorv32_bus_keeper" {  } { { "../../rtl/core/neorv32_bus_keeper.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_bus_keeper.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "../../rtl/core/neorv32_cfs.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323682 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "../../rtl/core/neorv32_cfs.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cfs.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323690 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323696 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_bus-neorv32_cpu_bus_rtl " "Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323710 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_bus " "Found entity 1: neorv32_cpu_bus" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323725 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323737 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "../../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323748 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323748 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323748 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323748 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323748 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323759 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "../../rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323767 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "../../rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "../../rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323779 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "../../rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "../../rtl/core/neorv32_debug_dm.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323789 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "../../rtl/core/neorv32_debug_dm.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dm.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "../../rtl/core/neorv32_debug_dtm.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323803 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "../../rtl/core/neorv32_debug_dtm.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_debug_dtm.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "../../rtl/core/neorv32_dmem.entity.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_dmem.entity.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323832 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "../../rtl/core/neorv32_gpio.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323841 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "../../rtl/core/neorv32_gpio.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gpio.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "../../rtl/core/neorv32_gptmr.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323850 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "../../rtl/core/neorv32_gptmr.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_gptmr.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_icache-neorv32_icache_rtl " "Found design unit 1: neorv32_icache-neorv32_icache_rtl" {  } { { "../../rtl/core/neorv32_icache.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323857 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_icache_memory-neorv32_icache_memory_rtl " "Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl" {  } { { "../../rtl/core/neorv32_icache.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd" 403 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323857 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_icache " "Found entity 1: neorv32_icache" {  } { { "../../rtl/core/neorv32_icache.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323857 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_icache_memory " "Found entity 2: neorv32_icache_memory" {  } { { "../../rtl/core/neorv32_icache.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_icache.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "../../rtl/core/neorv32_imem.entity.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_imem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "../../rtl/core/neorv32_mtime.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323878 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "../../rtl/core/neorv32_mtime.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_mtime.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "../../rtl/core/neorv32_neoled.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323906 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "../../rtl/core/neorv32_neoled.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_neoled.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package (neorv32) " "Found design unit 1: neorv32_package (neorv32)" {  } { { "../../rtl/core/neorv32_package.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "../../rtl/core/neorv32_package.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_package.vhd" 2202 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "../../rtl/core/neorv32_pwm.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323949 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "../../rtl/core/neorv32_pwm.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_pwm.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "../../rtl/core/neorv32_slink.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323958 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "../../rtl/core/neorv32_slink.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_slink.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "../../rtl/core/neorv32_spi.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323973 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "../../rtl/core/neorv32_spi.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_spi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "../../rtl/core/neorv32_sysinfo.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323983 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "../../rtl/core/neorv32_sysinfo.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_sysinfo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323997 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229323997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229323997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324009 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324009 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 476 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324009 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324009 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324009 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "../../rtl/core/neorv32_twi.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324017 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "../../rtl/core/neorv32_twi.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_twi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "../../rtl/core/neorv32_uart.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324035 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "../../rtl/core/neorv32_uart.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "../../rtl/core/neorv32_wdt.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324050 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "../../rtl/core/neorv32_wdt.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wdt.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wishbone-neorv32_wishbone_rtl " "Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl" {  } { { "../../rtl/core/neorv32_wishbone.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324063 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wishbone " "Found entity 1: neorv32_wishbone" {  } { { "../../rtl/core/neorv32_wishbone.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_wishbone.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "../../rtl/core/neorv32_xirq.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324071 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "../../rtl/core/neorv32_xirq.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_xirq.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "../../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "../../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32_test_setup_bootloader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32_test_setup_bootloader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl " "Found design unit 1: neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl" {  } { { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324114 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_test_setup_bootloader " "Found entity 1: neorv32_test_setup_bootloader" {  } { { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229324114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neorv32_test_setup_bootloader " "Elaborating entity \"neorv32_test_setup_bootloader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651229324612 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "con_gpio_i\[63..23\] neorv32_test_setup_bootloader.vhd(78) " "Using initial value X (don't care) for net \"con_gpio_i\[63..23\]\" at neorv32_test_setup_bootloader.vhd(78)" {  } { { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 78 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324649 "|neorv32_test_setup_bootloader"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "con_xirq_i\[31..2\] neorv32_test_setup_bootloader.vhd(80) " "Using initial value X (don't care) for net \"con_xirq_i\[31..2\]\" at neorv32_test_setup_bootloader.vhd(80)" {  } { { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 80 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229324649 "|neorv32_test_setup_bootloader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "neorv32_test_setup_bootloader.vhd" "neorv32_top_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229324963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi neorv32_top.vhd(309) " "Verilog HDL or VHDL warning at neorv32_top.vhd(309): object \"dmi\" assigned a value but never read" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651229324994 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_enable neorv32_top.vhd(355) " "Verilog HDL or VHDL warning at neorv32_top.vhd(355): object \"xip_enable\" assigned a value but never read" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651229324994 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_page neorv32_top.vhd(356) " "Verilog HDL or VHDL warning at neorv32_top.vhd(356): object \"xip_page\" assigned a value but never read" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651229324994 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_mode neorv32_top.vhd(357) " "Verilog HDL or VHDL warning at neorv32_top.vhd(357): object \"debug_mode\" assigned a value but never read" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651229324994 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR IO Configuration: GPIO MTIME UART0 UART1 SPI PWM TRNG XIRQ GPTMR \" neorv32_top.vhd(363) " "VHDL Assertion Statement at neorv32_top.vhd(363): assertion is false - report \"NEORV32 PROCESSOR IO Configuration: GPIO MTIME UART0 UART1 SPI PWM TRNG XIRQ GPTMR \" (NOTE)" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 363 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229324994 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" neorv32_top.vhd(387) " "VHDL Assertion Statement at neorv32_top.vhd(387): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" (NOTE)" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 387 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229324994 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "neorv32_cpu_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325001 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU ISA Configuration (MARCH): RV32IMACBU_Zicsr_Zicntr_Zihpm_Zifencei_Zfinx\" neorv32_cpu.vhd(171) " "VHDL Assertion Statement at neorv32_cpu.vhd(171): assertion is false - report \"NEORV32 CPU ISA Configuration (MARCH): RV32IMACBU_Zicsr_Zicntr_Zihpm_Zifencei_Zfinx\" (NOTE)" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 171 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325020 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU INFO: Seems like this is real hardware.\" neorv32_cpu.vhd(195) " "VHDL Assertion Statement at neorv32_cpu.vhd(195): assertion is false - report \"NEORV32 CPU INFO: Seems like this is real hardware.\" (NOTE)" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 195 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325020 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default).\" neorv32_cpu.vhd(198) " "VHDL Assertion Statement at neorv32_cpu.vhd(198): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default).\" (NOTE)" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 198 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325020 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "../../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325022 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(264) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(264): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 264 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(265) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(265): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 265 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(267) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(267): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 267 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(268) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(268): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 268 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(269) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(269): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 269 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(298) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(298): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 298 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(370) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(370): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 370 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2553) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2553): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 2553 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cnt_event neorv32_cpu_control.vhd(369) " "VHDL Signal Declaration warning at neorv32_cpu_control.vhd(369): used implicit default value for signal \"cnt_event\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 369 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_control.vhd(1193) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(1193): conditional expression evaluates to a constant" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 1193 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trap_ctrl neorv32_cpu_control.vhd(1517) " "VHDL Process Statement warning at neorv32_cpu_control.vhd(1517): inferring latch(es) for signal or variable \"trap_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csr neorv32_cpu_control.vhd(1782) " "VHDL Process Statement warning at neorv32_cpu_control.vhd(1782): inferring latch(es) for signal or variable \"csr\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 1782 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2125) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2125): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 2125 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2516) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2516): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 2516 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "neorv32_cpu_control.vhd(2585) " "VHDL warning at neorv32_cpu_control.vhd(2585): ignored assignment of value to null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 2585 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325069 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.irq_buf\[19\] neorv32_cpu_control.vhd(1517) " "Inferred latch for \"trap_ctrl.irq_buf\[19\]\" at neorv32_cpu_control.vhd(1517)" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325069 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.irq_buf\[20\] neorv32_cpu_control.vhd(1517) " "Inferred latch for \"trap_ctrl.irq_buf\[20\]\" at neorv32_cpu_control.vhd(1517)" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325069 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.exc_buf\[10\] neorv32_cpu_control.vhd(1517) " "Inferred latch for \"trap_ctrl.exc_buf\[10\]\" at neorv32_cpu_control.vhd(1517)" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325069 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.exc_buf\[11\] neorv32_cpu_control.vhd(1517) " "Inferred latch for \"trap_ctrl.exc_buf\[11\]\" at neorv32_cpu_control.vhd(1517)" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325069 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst\"" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "../../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "../../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_bitmanip neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_bitmanip:\\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst " "Elaborating entity \"neorv32_cpu_cp_bitmanip\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_bitmanip:\\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst\"" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325185 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU: Implementing bit-manipulation (B) sub-extensions Zba Zbb Zbc Zbs \" neorv32_cpu_cp_bitmanip.vhd(172) " "VHDL Assertion Statement at neorv32_cpu_cp_bitmanip.vhd(172): assertion is false - report \"NEORV32 CPU: Implementing bit-manipulation (B) sub-extensions Zba Zbb Zbc Zbs \" (NOTE)" {  } { { "../../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 172 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325204 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_cp_bitmanip.vhd(434) " "Verilog HDL or VHDL warning at neorv32_cpu_cp_bitmanip.vhd(434): conditional expression evaluates to a constant" {  } { { "../../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 434 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651229325204 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst " "Elaborating entity \"neorv32_cpu_cp_fpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\"" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_alu.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_f2i neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_f2i\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst\"" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_f2i_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_normalizer neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_normalizer\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst\"" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_normalizer_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_bus neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst " "Elaborating entity \"neorv32_cpu_bus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst\"" {  } { { "../../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_bus_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325275 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(130) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(130): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 130 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325295 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(131) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(131): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325295 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(132) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(132): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 132 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325295 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(133) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(133): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 133 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325295 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(134) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(134): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 134 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325296 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(368) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(368): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 368 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325296 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(387) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(387): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_bus.vhd" 387 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325296 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_busswitch neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst " "Elaborating entity \"neorv32_busswitch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "neorv32_busswitch_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_keeper neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst " "Elaborating entity \"neorv32_bus_keeper\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "neorv32_bus_keeper_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325329 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" neorv32_imem.default.vhd(89) " "VHDL Assertion Statement at neorv32_imem.default.vhd(89): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" (NOTE)" {  } { { "../../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 89 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325363 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" neorv32_imem.default.vhd(93) " "VHDL Assertion Statement at neorv32_imem.default.vhd(93): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" (NOTE)" {  } { { "../../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 93 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325363 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325365 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" neorv32_dmem.default.vhd(72) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(72): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" (NOTE)" {  } { { "../../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 72 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325378 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 16384 bytes).\" neorv32_dmem.default.vhd(73) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(73): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 16384 bytes).\" (NOTE)" {  } { { "../../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 73 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325378 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325380 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" neorv32_boot_rom.vhd(81) " "VHDL Assertion Statement at neorv32_boot_rom.vhd(81): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" (NOTE)" {  } { { "../../rtl/core/neorv32_boot_rom.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_boot_rom.vhd" 81 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651229325403 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" {  } { { "../../rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325462 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(127) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(127): subtype or type has null range" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd" 127 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325482 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(169) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(169): subtype or type has null range" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd" 169 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325482 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst\"" {  } { { "../../rtl/core/neorv32_uart.vhd" "rx_engine_fifo_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_uart.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325483 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(127) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(127): subtype or type has null range" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd" 127 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325492 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(169) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(169): subtype or type has null range" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_fifo.vhd" 169 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651229325492 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart1_inst_true:neorv32_uart1_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart1_inst_true:neorv32_uart1_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_uart1_inst_true:neorv32_uart1_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_spi neorv32_top:neorv32_top_inst\|neorv32_spi:\\neorv32_spi_inst_true:neorv32_spi_inst " "Elaborating entity \"neorv32_spi\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_spi:\\neorv32_spi_inst_true:neorv32_spi_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_spi_inst_true:neorv32_spi_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_pwm neorv32_top:neorv32_top_inst\|neorv32_pwm:\\neorv32_pwm_inst_true:neorv32_pwm_inst " "Elaborating entity \"neorv32_pwm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_pwm:\\neorv32_pwm_inst_true:neorv32_pwm_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_pwm_inst_true:neorv32_pwm_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_trng neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst " "Elaborating entity \"neorv32_trng\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_trng_inst_true:neorv32_trng_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neoTRNG neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst " "Elaborating entity \"neoTRNG\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\"" {  } { { "../../rtl/core/neorv32_trng.vhd" "neoTRNG_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neoTRNG_cell neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i " "Elaborating entity \"neoTRNG_cell\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i\"" {  } { { "../../rtl/core/neorv32_trng.vhd" "\\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325625 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_s neorv32_trng.vhd(495) " "VHDL Process Statement warning at neorv32_trng.vhd(495): inferring latch(es) for signal or variable \"inv_chain_s\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651229325640 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_l neorv32_trng.vhd(511) " "VHDL Process Statement warning at neorv32_trng.vhd(511): inferring latch(es) for signal or variable \"inv_chain_l\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[0\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[0\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[1\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[1\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[2\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[2\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[3\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[3\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[4\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[4\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[0\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[0\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[1\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[1\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[2\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[2\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325641 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neoTRNG_cell neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i " "Elaborating entity \"neoTRNG_cell\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i\"" {  } { { "../../rtl/core/neorv32_trng.vhd" "\\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325642 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_s neorv32_trng.vhd(495) " "VHDL Process Statement warning at neorv32_trng.vhd(495): inferring latch(es) for signal or variable \"inv_chain_s\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_l neorv32_trng.vhd(511) " "VHDL Process Statement warning at neorv32_trng.vhd(511): inferring latch(es) for signal or variable \"inv_chain_l\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[0\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[0\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[1\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[1\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[2\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[2\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[3\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[3\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[4\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[4\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[5\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[5\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[6\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[6\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[0\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[0\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[1\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[1\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[2\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[2\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[3\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[3\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[4\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[4\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325654 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neoTRNG_cell neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i " "Elaborating entity \"neoTRNG_cell\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i\"" {  } { { "../../rtl/core/neorv32_trng.vhd" "\\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325656 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_s neorv32_trng.vhd(495) " "VHDL Process Statement warning at neorv32_trng.vhd(495): inferring latch(es) for signal or variable \"inv_chain_s\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_l neorv32_trng.vhd(511) " "VHDL Process Statement warning at neorv32_trng.vhd(511): inferring latch(es) for signal or variable \"inv_chain_l\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[0\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[0\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[1\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[1\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[2\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[2\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[3\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[3\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[4\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[4\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[5\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[5\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[6\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[6\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[7\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[7\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[8\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[8\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[0\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[0\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[1\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[1\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[2\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[2\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[3\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[3\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[4\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[4\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[5\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[5\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[6\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[6\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229325681 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_xirq neorv32_top:neorv32_top_inst\|neorv32_xirq:\\neorv32_xirq_inst_true:neorv32_slink_inst " "Elaborating entity \"neorv32_xirq\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_xirq:\\neorv32_xirq_inst_true:neorv32_slink_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_xirq_inst_true:neorv32_slink_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gptmr neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\neorv32_gptmr_inst_true:neorv32_gptmr_inst " "Elaborating entity \"neorv32_gptmr\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\neorv32_gptmr_inst_true:neorv32_gptmr_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_gptmr_inst_true:neorv32_gptmr_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "neorv32_sysinfo_inst" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_top.vhd" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229325719 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651229329542 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651229329542 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651229329542 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651229329542 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651229329543 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651229329543 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651229329543 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651229329543 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux26_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux26_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE de0-nano-test-setup.neorv32_test_setup_bootloader0.rtl.mif " "Parameter INIT_FILE set to de0-nano-test-setup.neorv32_test_setup_bootloader0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651229337143 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651229337143 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|Mult0\"" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "Mult0" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 633 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651229337147 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651229337147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229338136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338136 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651229338136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icu1 " "Found entity 1: altsyncram_icu1" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/db/altsyncram_icu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229338344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229338344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229338395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338395 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651229338395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60e1 " "Found entity 1: altsyncram_60e1" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/db/altsyncram_60e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229338437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229338437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229338468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338468 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651229338468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20e1 " "Found entity 1: altsyncram_20e1" {  } { { "db/altsyncram_20e1.tdf" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/db/altsyncram_20e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229338511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229338511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux26_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux26_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229338589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux26_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux26_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE de0-nano-test-setup.neorv32_test_setup_bootloader0.rtl.mif " "Parameter \"INIT_FILE\" = \"de0-nano-test-setup.neorv32_test_setup_bootloader0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338589 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651229338589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bp31 " "Found entity 1: altsyncram_bp31" {  } { { "db/altsyncram_bp31.tdf" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/db/altsyncram_bp31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229338638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229338638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0\"" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 633 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229338801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651229338801 ""}  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 633 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651229338801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651229338853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229338853 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651229339659 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "128 " "Ignored 128 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "128 " "Ignored 128 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651229339814 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651229339814 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 162 -1 0 } } { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 679 -1 0 } } { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 1785 -1 0 } } { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 234 -1 0 } } { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/rtl/core/neorv32_cpu_control.vhd" 348 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651229339878 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651229339878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651229343170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651229349210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651229350637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651229350637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6941 " "Implemented 6941 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651229352593 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651229352593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6730 " "Implemented 6730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651229352593 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651229352593 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651229352593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651229352593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651229352641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 12:49:12 2022 " "Processing ended: Fri Apr 29 12:49:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651229352641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651229352641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651229352641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651229352641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651229364159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651229364159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 12:49:19 2022 " "Processing started: Fri Apr 29 12:49:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651229364159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651229364159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0-nano-test-setup -c de0-nano-test-setup " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0-nano-test-setup -c de0-nano-test-setup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651229364160 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651229364881 ""}
{ "Info" "0" "" "Project  = de0-nano-test-setup" {  } {  } 0 0 "Project  = de0-nano-test-setup" 0 0 "Fitter" 0 0 1651229364910 ""}
{ "Info" "0" "" "Revision = de0-nano-test-setup" {  } {  } 0 0 "Revision = de0-nano-test-setup" 0 0 "Fitter" 0 0 1651229364910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651229365199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651229365202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0-nano-test-setup EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0-nano-test-setup\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651229365273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651229365349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651229365349 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651229365934 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651229366020 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651229366901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651229366901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651229366901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651229366901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 15109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651229366965 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 15111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651229366965 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 15113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651229366965 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 15115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651229366965 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 15117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651229366965 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651229366965 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651229366992 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651229367467 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "clk_o 7 2.5 V 2.5V 3.3V " "Pin clk_o with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio_o\[0\] 7 3.3V " "Pin gpio_o\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_o[0] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_o\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio_o\[1\] 7 3.3V " "Pin gpio_o\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_o[1] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_o\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio_o\[2\] 7 3.3V " "Pin gpio_o\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_o[2] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_o\[2\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio_o\[3\] 7 3.3V " "Pin gpio_o\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_o[3] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_o\[3\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[0\] 7 3.3V " "Pin pwm_o\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[0] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[1\] 7 3.3V " "Pin pwm_o\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[1] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[2\] 7 3.3V " "Pin pwm_o\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[2] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[2\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[3\] 7 3.3V " "Pin pwm_o\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[3] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[3\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[4\] 7 3.3V " "Pin pwm_o\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[4] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[4\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[5\] 7 3.3V " "Pin pwm_o\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[5] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[5\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[6\] 7 3.3V " "Pin pwm_o\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[6] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[6\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[7\] 7 3.3V " "Pin pwm_o\[7\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[7] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[8\] 7 3.3V " "Pin pwm_o\[8\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[8] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[8\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[9\] 7 3.3V " "Pin pwm_o\[9\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { pwm_o[9] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwm_o\[9\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "spi_csn_o\[7\] 7 3.3V " "Pin spi_csn_o\[7\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { spi_csn_o[7] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_csn_o\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1651229368180 ""}  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clk_o } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_o" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1651229368180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651229368184 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651229371895 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1651229371930 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 Cyclone IV E " "29 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 3.3-V LVTTL R8 " "Pin clk_i uses I/O standard 3.3-V LVTTL at R8" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clk_i } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn_i 3.3-V LVTTL J15 " "Pin rstn_i uses I/O standard 3.3-V LVTTL at J15" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { rstn_i } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rstn_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[8\] 3.3-V LVTTL T12 " "Pin gpio_i\[8\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[8] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[8\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[16\] 3.3-V LVTTL P16 " "Pin gpio_i\[16\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[16] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[16\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[0\] 3.3-V LVTTL E1 " "Pin gpio_i\[0\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[0] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[1\] 3.3-V LVTTL M1 " "Pin gpio_i\[1\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[1] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[17\] 3.3-V LVTTL N16 " "Pin gpio_i\[17\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[17] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[17\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[11\] 3.3-V LVTTL R10 " "Pin gpio_i\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[11] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[11\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[19\] 3.3-V LVTTL N14 " "Pin gpio_i\[19\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[19] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[19\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[3\] 3.3-V LVTTL B9 " "Pin gpio_i\[3\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[3] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[3\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[10\] 3.3-V LVTTL R11 " "Pin gpio_i\[10\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[10] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[10\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[18\] 3.3-V LVTTL P14 " "Pin gpio_i\[18\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[18] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[18\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[2\] 3.3-V LVTTL T8 " "Pin gpio_i\[2\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[2] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[2\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[9\] 3.3-V LVTTL T11 " "Pin gpio_i\[9\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[9] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[9\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[14\] 3.3-V LVTTL K16 " "Pin gpio_i\[14\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[14] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[14\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[15\] 3.3-V LVTTL L15 " "Pin gpio_i\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[15] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[15\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[6\] 3.3-V LVTTL T15 " "Pin gpio_i\[6\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[6] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[6\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[13\] 3.3-V LVTTL N11 " "Pin gpio_i\[13\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[13] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[13\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[12\] 3.3-V LVTTL P9 " "Pin gpio_i\[12\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[12] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[12\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[7\] 3.3-V LVTTL T13 " "Pin gpio_i\[7\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[7] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[21\] 3.3-V LVTTL K15 " "Pin gpio_i\[21\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[21] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[21\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[5\] 3.3-V LVTTL F13 " "Pin gpio_i\[5\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[5] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[5\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[20\] 3.3-V LVTTL L13 " "Pin gpio_i\[20\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[20] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[20\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[4\] 3.3-V LVTTL M15 " "Pin gpio_i\[4\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { gpio_i[4] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_i\[4\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_sdi_i 3.3-V LVTTL A4 " "Pin spi_sdi_i uses I/O standard 3.3-V LVTTL at A4" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { spi_sdi_i } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_sdi_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xirq_i\[0\] 3.3-V LVTTL J13 " "Pin xirq_i\[0\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { xirq_i[0] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "xirq_i\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xirq_i\[1\] 3.3-V LVTTL J14 " "Pin xirq_i\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { xirq_i[1] } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "xirq_i\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart0_rxd_i 3.3-V LVTTL C3 " "Pin uart0_rxd_i uses I/O standard 3.3-V LVTTL at C3" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { uart0_rxd_i } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uart0_rxd_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart1_rxd_i 3.3-V LVTTL B5 " "Pin uart1_rxd_i uses I/O standard 3.3-V LVTTL at B5" {  } { { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { uart1_rxd_i } } } { "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uart1_rxd_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/neorv32_test_setup_bootloader.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/setups/test_full_gpio/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651229371933 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1651229371933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651229372475 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 29 12:49:32 2022 " "Processing ended: Fri Apr 29 12:49:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651229372475 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651229372475 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651229372475 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651229372475 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 54 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 54 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651229372984 ""}
