{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538085253874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538085253875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 18:54:13 2018 " "Processing started: Thu Sep 27 18:54:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538085253875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085253875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085253875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538085254069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538085254069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264243 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264243 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor.vhd " "Can't analyze file -- file divisor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1538085264244 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparador.vhd " "Can't analyze file -- file comparador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1538085264244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264245 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamento " "Found design unit 1: Registrador-comportamento" {  } { { "Registrador.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Registrador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264245 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264245 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Mux.vhd " "Entity \"mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1538085264245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_architecture " "Found design unit 1: mux-mux_architecture" {  } { { "Mux.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264245 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "Mux.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264246 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDados-fl " "Found design unit 1: FluxoDados-fl" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264246 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDados " "Found entity 1: FluxoDados" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264247 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538085264316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:fazDivisaoInteiro1 A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"divisorGenerico:fazDivisaoInteiro1\"" {  } { { "TopLevel.vhd" "fazDivisaoInteiro1" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085264332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:S0 " "Elaborating entity \"SM1\" for hierarchy \"SM1:S0\"" {  } { { "TopLevel.vhd" "S0" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085264337 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag4 SM1.vhd(170) " "VHDL Process Statement warning at SM1.vhd(170): signal \"flag4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538085264338 "|TopLevel|SM1:S0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag4 SM1.vhd(30) " "VHDL Process Statement warning at SM1.vhd(30): inferring latch(es) for signal or variable \"flag4\", which holds its previous value in one or more paths through the process" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538085264338 "|TopLevel|SM1:S0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag4 SM1.vhd(30) " "Inferred latch for \"flag4\" at SM1.vhd(30)" {  } { { "SM1.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/SM1.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264339 "|TopLevel|SM1:S0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDados FluxoDados:F0 " "Elaborating entity \"FluxoDados\" for hierarchy \"FluxoDados:F0\"" {  } { { "TopLevel.vhd" "F0" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085264345 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalD\[0\] FluxoDados.vhd(113) " "Inferred latch for \"sinalD\[0\]\" at FluxoDados.vhd(113)" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264348 "|TopLevel|FluxoDados:F0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalD\[1\] FluxoDados.vhd(113) " "Inferred latch for \"sinalD\[1\]\" at FluxoDados.vhd(113)" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264348 "|TopLevel|FluxoDados:F0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalD\[2\] FluxoDados.vhd(113) " "Inferred latch for \"sinalD\[2\]\" at FluxoDados.vhd(113)" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264348 "|TopLevel|FluxoDados:F0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalD\[3\] FluxoDados.vhd(113) " "Inferred latch for \"sinalD\[3\]\" at FluxoDados.vhd(113)" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264348 "|TopLevel|FluxoDados:F0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalC\[0\] FluxoDados.vhd(110) " "Inferred latch for \"sinalC\[0\]\" at FluxoDados.vhd(110)" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264348 "|TopLevel|FluxoDados:F0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalC\[1\] FluxoDados.vhd(110) " "Inferred latch for \"sinalC\[1\]\" at FluxoDados.vhd(110)" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264348 "|TopLevel|FluxoDados:F0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalC\[2\] FluxoDados.vhd(110) " "Inferred latch for \"sinalC\[2\]\" at FluxoDados.vhd(110)" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264348 "|TopLevel|FluxoDados:F0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinalC\[3\] FluxoDados.vhd(110) " "Inferred latch for \"sinalC\[3\]\" at FluxoDados.vhd(110)" {  } { { "FluxoDados.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085264348 "|TopLevel|FluxoDados:F0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux FluxoDados:F0\|mux:M1 " "Elaborating entity \"mux\" for hierarchy \"FluxoDados:F0\|mux:M1\"" {  } { { "FluxoDados.vhd" "M1" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085264351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.vhd 2 1 " "Using design file ULA.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/ULA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264356 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/ULA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085264356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538085264356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA FluxoDados:F0\|ULA:U " "Elaborating entity \"ULA\" for hierarchy \"FluxoDados:F0\|ULA:U\"" {  } { { "FluxoDados.vhd" "U" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085264356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador FluxoDados:F0\|Registrador:Rg1 " "Elaborating entity \"Registrador\" for hierarchy \"FluxoDados:F0\|Registrador:Rg1\"" {  } { { "FluxoDados.vhd" "Rg1" { Text "/home/sabrina/GitHub/Relogio/Relogio/FluxoDados.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085264359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display00 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display00\"" {  } { { "TopLevel.vhd" "display00" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085264362 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divisorGenerico:fazDivisaoInteiro1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divisorGenerico:fazDivisaoInteiro1\|Div0\"" {  } { { "divisorGenerico.vhd" "Div0" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085264705 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1538085264705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\"" {  } { { "divisorGenerico.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085265157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0 " "Instantiated megafunction \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538085265157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538085265157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538085265157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538085265157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538085265157 ""}  } { { "divisorGenerico.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/divisorGenerico.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538085265157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/lpm_divide_92p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085265197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085265197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085265203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085265203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085265255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085265255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085265407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085265407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085265447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085265447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538085265451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085265451 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538085272714 "|TopLevel|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538085272714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538085272815 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538085273718 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_6_result_int\[0\]~14" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_8_result_int\[0\]~18" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_9_result_int\[0\]~20" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_10_result_int\[0\]~22" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_11_result_int\[0\]~24" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_12_result_int\[0\]~26" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_14_result_int\[0\]~30" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_16_result_int\[0\]~34" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[0\]~36" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_18_result_int\[0\]~38" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_19_result_int\[0\]~40" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""} { "Info" "ISCL_SCL_CELL_NAME" "divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"divisorGenerico:fazDivisaoInteiro1\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "/home/sabrina/GitHub/Relogio/Relogio/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085273724 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1538085273724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538085273931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538085273931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085274031 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/sabrina/GitHub/Relogio/Relogio/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538085274031 "|TopLevel|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538085274031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1564 " "Implemented 1564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538085274031 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538085274031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1485 " "Implemented 1485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538085274031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538085274031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538085274040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 18:54:34 2018 " "Processing ended: Thu Sep 27 18:54:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538085274040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538085274040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538085274040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538085274040 ""}
