{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733883345102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733883345103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 23:15:44 2024 " "Processing started: Tue Dec 10 23:15:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733883345103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733883345103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733883345103 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733883345442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aula 8/tudo/regw/regw/regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aula 8/tudo/regw/regw/regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegW-RTL " "Found design unit 1: RegW-RTL" {  } { { "../RegW/RegW/RegW.vhd" "" { Text "C:/Aula 8/Tudo/RegW/RegW/RegW.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345858 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegW " "Found entity 1: RegW" {  } { { "../RegW/RegW/RegW.vhd" "" { Text "C:/Aula 8/Tudo/RegW/RegW/RegW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733883345858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aula 8/tudo/reg_ma/mean_4_clocks/mean_4_clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aula 8/tudo/reg_ma/mean_4_clocks/mean_4_clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mean_4_clocks-arch " "Found design unit 1: mean_4_clocks-arch" {  } { { "../Reg_MA/mean_4_clocks/mean_4_clocks.vhd" "" { Text "C:/Aula 8/Tudo/Reg_MA/mean_4_clocks/mean_4_clocks.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345861 ""} { "Info" "ISGN_ENTITY_NAME" "1 mean_4_clocks " "Found entity 1: mean_4_clocks" {  } { { "../Reg_MA/mean_4_clocks/mean_4_clocks.vhd" "" { Text "C:/Aula 8/Tudo/Reg_MA/mean_4_clocks/mean_4_clocks.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733883345861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aula 8/tudo/comparador/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aula 8/tudo/comparador/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-rtl " "Found design unit 1: comparador-rtl" {  } { { "../Comparador/Comparador/comparador.vhd" "" { Text "C:/Aula 8/Tudo/Comparador/Comparador/comparador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345864 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../Comparador/Comparador/comparador.vhd" "" { Text "C:/Aula 8/Tudo/Comparador/Comparador/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733883345864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aula 8/tudo/bcd_7seg/bcd_7seg/bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aula 8/tudo/bcd_7seg/bcd_7seg/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7seg-with_select_bcd7seg " "Found design unit 1: Bcd_7seg-with_select_bcd7seg" {  } { { "../BCD_7seg/BCD_7seg/BCD_7seg.vhd" "" { Text "C:/Aula 8/Tudo/BCD_7seg/BCD_7seg/BCD_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd_7seg " "Found entity 1: Bcd_7seg" {  } { { "../BCD_7seg/BCD_7seg/BCD_7seg.vhd" "" { Text "C:/Aula 8/Tudo/BCD_7seg/BCD_7seg/BCD_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733883345866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-RTL " "Found design unit 1: Datapath-RTL" {  } { { "Datapath.vhd" "" { Text "C:/Aula 8/Tudo/Datapath/Datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Aula 8/Tudo/Datapath/Datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733883345870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_datapath-arch " "Found design unit 1: tb_datapath-arch" {  } { { "tb_datapath.vhd" "" { Text "C:/Aula 8/Tudo/Datapath/tb_datapath.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345872 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath " "Found entity 1: tb_datapath" {  } { { "tb_datapath.vhd" "" { Text "C:/Aula 8/Tudo/Datapath/tb_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733883345872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733883345872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733883345904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mean_4_clocks mean_4_clocks:instancia_Reg_MA " "Elaborating entity \"mean_4_clocks\" for hierarchy \"mean_4_clocks:instancia_Reg_MA\"" {  } { { "Datapath.vhd" "instancia_Reg_MA" { Text "C:/Aula 8/Tudo/Datapath/Datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733883345907 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum1 mean_4_clocks.vhd(55) " "VHDL Process Statement warning at mean_4_clocks.vhd(55): signal \"sum1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/mean_4_clocks/mean_4_clocks.vhd" "" { Text "C:/Aula 8/Tudo/Reg_MA/mean_4_clocks/mean_4_clocks.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733883345908 "|Datapath|mean_4_clocks:instancia_Reg_MA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW RegW:instancia_Reg_E " "Elaborating entity \"RegW\" for hierarchy \"RegW:instancia_Reg_E\"" {  } { { "Datapath.vhd" "instancia_Reg_E" { Text "C:/Aula 8/Tudo/Datapath/Datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733883345910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW RegW:instancia_Reg_SD " "Elaborating entity \"RegW\" for hierarchy \"RegW:instancia_Reg_SD\"" {  } { { "Datapath.vhd" "instancia_Reg_SD" { Text "C:/Aula 8/Tudo/Datapath/Datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733883345912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:instancia_comparador " "Elaborating entity \"comparador\" for hierarchy \"comparador:instancia_comparador\"" {  } { { "Datapath.vhd" "instancia_comparador" { Text "C:/Aula 8/Tudo/Datapath/Datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733883345914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd_7seg Bcd_7seg:instancia_Bcd_7seg " "Elaborating entity \"Bcd_7seg\" for hierarchy \"Bcd_7seg:instancia_Bcd_7seg\"" {  } { { "Datapath.vhd" "instancia_Bcd_7seg" { Text "C:/Aula 8/Tudo/Datapath/Datapath.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733883345917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733883346870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733883346870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733883346941 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733883346941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733883346941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733883346941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733883346961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 23:15:46 2024 " "Processing ended: Tue Dec 10 23:15:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733883346961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733883346961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733883346961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733883346961 ""}
