Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 28B0B9D5584
	for <lists+qemu-devel@lfdr.de>; Thu, 21 Nov 2024 23:33:05 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tEFir-0007Ho-Lo; Thu, 21 Nov 2024 17:32:25 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <kowal@linux.ibm.com>)
 id 1tEFif-0007HT-Mq; Thu, 21 Nov 2024 17:32:15 -0500
Received: from mx0a-001b2d01.pphosted.com ([148.163.156.1])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <kowal@linux.ibm.com>)
 id 1tEFib-0001Jf-Mb; Thu, 21 Nov 2024 17:32:12 -0500
Received: from pps.filterd (m0360083.ppops.net [127.0.0.1])
 by mx0a-001b2d01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4ALIGJB0012429;
 Thu, 21 Nov 2024 22:31:18 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=cc
 :content-transfer-encoding:content-type:date:from:in-reply-to
 :message-id:mime-version:references:subject:to; s=pp1; bh=rGf5cq
 s+7hUd2wz2lLk8DSyovwEU26XhTIsprbtTIDQ=; b=BOQolwtvTaWG6TeOUfQ82A
 ddG2uzcN8WzslVy4liZc/AEPy40yTHRn+lZYELf6I2zfT1m6Bsmlvid1G+EQFaV4
 gC5IGQVmOOUYhbyuxMfUP3vshmwqOLwshRB43yO9Yf0Po13OjeV3Pxv4/u+avhgd
 NzWu+DMmmF1eO7E44J1FRt2bL25K1rF0qn3XcjeTKQbvo4o6+WuPcErQ/+bBE5Bz
 O7K2DBmGP6ZlhtNL3UsA7NLN2aoyxEZebrAWKJa4dSxtxvuGGos2epszX8vNQOX3
 3M37Rf9AQ6xA59SFx50l2WmWSJkooXx7wxrvHcEvTiQ7FCtSOWM4pOaTFSJ7h+Kw
 ==
Received: from pps.reinject (localhost [127.0.0.1])
 by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 4313gsux1n-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Thu, 21 Nov 2024 22:31:17 +0000 (GMT)
Received: from m0360083.ppops.net (m0360083.ppops.net [127.0.0.1])
 by pps.reinject (8.18.0.8/8.18.0.8) with ESMTP id 4ALMVHtM004262;
 Thu, 21 Nov 2024 22:31:17 GMT
Received: from ppma22.wdc07v.mail.ibm.com
 (5c.69.3da9.ip4.static.sl-reverse.com [169.61.105.92])
 by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 4313gsux1g-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Thu, 21 Nov 2024 22:31:17 +0000 (GMT)
Received: from pps.filterd (ppma22.wdc07v.mail.ibm.com [127.0.0.1])
 by ppma22.wdc07v.mail.ibm.com (8.18.1.2/8.18.1.2) with ESMTP id 4ALKewjq030980;
 Thu, 21 Nov 2024 22:31:15 GMT
Received: from smtprelay07.dal12v.mail.ibm.com ([172.16.1.9])
 by ppma22.wdc07v.mail.ibm.com (PPS) with ESMTPS id 42y640bvxj-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Thu, 21 Nov 2024 22:31:15 +0000
Received: from smtpav02.dal12v.mail.ibm.com (smtpav02.dal12v.mail.ibm.com
 [10.241.53.101])
 by smtprelay07.dal12v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id
 4ALMVEaC55443808
 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
 Thu, 21 Nov 2024 22:31:14 GMT
Received: from smtpav02.dal12v.mail.ibm.com (unknown [127.0.0.1])
 by IMSVA (Postfix) with ESMTP id C35585807D;
 Thu, 21 Nov 2024 22:31:14 +0000 (GMT)
Received: from smtpav02.dal12v.mail.ibm.com (unknown [127.0.0.1])
 by IMSVA (Postfix) with ESMTP id 4B6ED58060;
 Thu, 21 Nov 2024 22:31:14 +0000 (GMT)
Received: from [9.10.80.165] (unknown [9.10.80.165])
 by smtpav02.dal12v.mail.ibm.com (Postfix) with ESMTP;
 Thu, 21 Nov 2024 22:31:14 +0000 (GMT)
Message-ID: <2cc8f6f4-86dd-4cd5-8b8e-42277a2aab97@linux.ibm.com>
Date: Thu, 21 Nov 2024 16:31:13 -0600
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 02/14] ppc/xive2: Add grouping level to notification
To: Nicholas Piggin <npiggin@gmail.com>, qemu-devel@nongnu.org
Cc: qemu-ppc@nongnu.org, clg@kaod.org, fbarrat@linux.ibm.com,
 milesg@linux.ibm.com, danielhb413@gmail.com,
 david@gibson.dropbear.id.au, harshpb@linux.ibm.com, thuth@redhat.com,
 lvivier@redhat.com, pbonzini@redhat.com
References: <20241015211329.21113-1-kowal@linux.ibm.com>
 <20241015211329.21113-3-kowal@linux.ibm.com>
 <D5PSEW94BJB5.KTCIM3LO579K@gmail.com>
Content-Language: en-US
From: Mike Kowal <kowal@linux.ibm.com>
In-Reply-To: <D5PSEW94BJB5.KTCIM3LO579K@gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-TM-AS-GCONF: 00
X-Proofpoint-GUID: hZC06lCq_aYKuT8jcT5DOHf-28HHyyrM
X-Proofpoint-ORIG-GUID: TY_spBJWplRCgRZScc5i2TsuFnZaQhxd
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1051,Hydra:6.0.680,FMLib:17.12.62.30
 definitions=2024-10-15_01,2024-10-11_01,2024-09-30_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 clxscore=1015 suspectscore=0
 adultscore=0 mlxlogscore=999 mlxscore=0 malwarescore=0 spamscore=0
 priorityscore=1501 phishscore=0 lowpriorityscore=0 bulkscore=0
 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1
 engine=8.19.0-2409260000 definitions=main-2411210169
Received-SPF: pass client-ip=148.163.156.1; envelope-from=kowal@linux.ibm.com;
 helo=mx0a-001b2d01.pphosted.com
X-Spam_score_int: -26
X-Spam_score: -2.7
X-Spam_bar: --
X-Spam_report: (-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7,
 RCVD_IN_MSPIKE_H2=-0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org


On 11/18/2024 8:08 PM, Nicholas Piggin wrote:
> On Wed Oct 16, 2024 at 7:13 AM AEST, Michael Kowal wrote:
>> From: Frederic Barrat <fbarrat@linux.ibm.com>
>>
>> The NSR has a (so far unused) grouping level field. When a interrupt
>> is presented, that field tells the hypervisor or OS if the interrupt
>> is for an individual VP or for a VP-group/crowd. This patch reworks
>> the presentation API to allow to set/unset the level when
>> raising/accepting an interrupt.
>>
>> It also renames xive_tctx_ipb_update() to xive_tctx_pipr_update() as
>> the IPB is only used for VP-specific target, whereas the PIPR always
>> needs to be updated.
>>
>> Signed-off-by: Frederic Barrat <fbarrat@linux.ibm.com>
>> Signed-off-by: Michael Kowal <kowal@linux.ibm.com>
>> ---
>>   include/hw/ppc/xive.h      | 19 +++++++-
>>   include/hw/ppc/xive_regs.h | 20 +++++++--
>>   hw/intc/xive.c             | 90 +++++++++++++++++++++++---------------
>>   hw/intc/xive2.c            | 18 ++++----
>>   hw/intc/trace-events       |  2 +-
>>   5 files changed, 100 insertions(+), 49 deletions(-)
>>
>> diff --git a/include/hw/ppc/xive.h b/include/hw/ppc/xive.h
>> index 31242f0406..27ef6c1a17 100644
>> --- a/include/hw/ppc/xive.h
>> +++ b/include/hw/ppc/xive.h
>> @@ -510,6 +510,21 @@ static inline uint8_t xive_priority_to_ipb(uint8_t priority)
>>           0 : 1 << (XIVE_PRIORITY_MAX - priority);
>>   }
>>   
>> +static inline uint8_t xive_priority_to_pipr(uint8_t priority)
>> +{
>> +    return priority > XIVE_PRIORITY_MAX ? 0xFF : priority;
>> +}
>> +
>> +/*
>> + * Convert an Interrupt Pending Buffer (IPB) register to a Pending
>> + * Interrupt Priority Register (PIPR), which contains the priority of
>> + * the most favored pending notification.
>> + */
>> +static inline uint8_t xive_ipb_to_pipr(uint8_t ibp)
>> +{
>> +    return ibp ? clz32((uint32_t)ibp << 24) : 0xff;
>> +}
>> +
>>   /*
>>    * XIVE Thread Interrupt Management Aera (TIMA)
>>    *
>> @@ -532,8 +547,10 @@ void xive_tctx_pic_print_info(XiveTCTX *tctx, GString *buf);
>>   Object *xive_tctx_create(Object *cpu, XivePresenter *xptr, Error **errp);
>>   void xive_tctx_reset(XiveTCTX *tctx);
>>   void xive_tctx_destroy(XiveTCTX *tctx);
>> -void xive_tctx_ipb_update(XiveTCTX *tctx, uint8_t ring, uint8_t ipb);
>> +void xive_tctx_pipr_update(XiveTCTX *tctx, uint8_t ring, uint8_t priority,
>> +                           uint8_t group_level);
>>   void xive_tctx_reset_signal(XiveTCTX *tctx, uint8_t ring);
>> +void xive_tctx_notify(XiveTCTX *tctx, uint8_t ring, uint8_t group_level);
>>   
>>   /*
>>    * KVM XIVE device helpers
>> diff --git a/include/hw/ppc/xive_regs.h b/include/hw/ppc/xive_regs.h
>> index 326327fc79..b455728c9c 100644
>> --- a/include/hw/ppc/xive_regs.h
>> +++ b/include/hw/ppc/xive_regs.h
>> @@ -146,7 +146,14 @@
>>   #define TM_SPC_PULL_PHYS_CTX_OL 0xc38   /* Pull phys ctx to odd cache line    */
>>   /* XXX more... */
>>   
>> -/* NSR fields for the various QW ack types */
>> +/*
>> + * NSR fields for the various QW ack types
>> + *
>> + * P10 has an extra bit in QW3 for the group level instead of the
>> + * reserved 'i' bit. Since it is not used and we don't support group
>> + * interrupts on P9, we use the P10 definition for the group level so
>> + * that we can have common macros for the NSR
>> + */
>>   #define TM_QW0_NSR_EB           PPC_BIT8(0)
>>   #define TM_QW1_NSR_EO           PPC_BIT8(0)
>>   #define TM_QW3_NSR_HE           PPC_BITMASK8(0, 1)
>> @@ -154,8 +161,15 @@
>>   #define  TM_QW3_NSR_HE_POOL     1
>>   #define  TM_QW3_NSR_HE_PHYS     2
>>   #define  TM_QW3_NSR_HE_LSI      3
>> -#define TM_QW3_NSR_I            PPC_BIT8(2)
>> -#define TM_QW3_NSR_GRP_LVL      PPC_BIT8(3, 7)
>> +#define TM_NSR_GRP_LVL          PPC_BITMASK8(2, 7)
>> +/*
>> + * On P10, the format of the 6-bit group level is: 2 bits for the
>> + * crowd size and 4 bits for the group size. Since group/crowd size is
>> + * always a power of 2, we encode the log. For example, group_level=4
>> + * means crowd size = 0 and group size = 16 (2^4)
>> + * Same encoding is used in the NVP and NVGC structures for
>> + * PGoFirst and PGoNext fields
>> + */
>>   
>>   /*
>>    * EAS (Event Assignment Structure)
>> diff --git a/hw/intc/xive.c b/hw/intc/xive.c
>> index efcb63e8aa..bacf518fa6 100644
>> --- a/hw/intc/xive.c
>> +++ b/hw/intc/xive.c
>> @@ -27,16 +27,6 @@
>>    * XIVE Thread Interrupt Management context
>>    */
>>   
>> -/*
>> - * Convert an Interrupt Pending Buffer (IPB) register to a Pending
>> - * Interrupt Priority Register (PIPR), which contains the priority of
>> - * the most favored pending notification.
>> - */
>> -static uint8_t ipb_to_pipr(uint8_t ibp)
>> -{
>> -    return ibp ? clz32((uint32_t)ibp << 24) : 0xff;
>> -}
>> -
>>   static uint8_t exception_mask(uint8_t ring)
>>   {
>>       switch (ring) {
>> @@ -87,10 +77,17 @@ static uint64_t xive_tctx_accept(XiveTCTX *tctx, uint8_t ring)
>>   
>>           regs[TM_CPPR] = cppr;
>>   
>> -        /* Reset the pending buffer bit */
>> -        alt_regs[TM_IPB] &= ~xive_priority_to_ipb(cppr);
>> +        /*
>> +         * If the interrupt was for a specific VP, reset the pending
>> +         * buffer bit, otherwise clear the logical server indicator
>> +         */
>> +        if (regs[TM_NSR] & TM_NSR_GRP_LVL) {
>> +            regs[TM_NSR] &= ~TM_NSR_GRP_LVL;
>> +        } else {
>> +            alt_regs[TM_IPB] &= ~xive_priority_to_ipb(cppr);
>> +        }
>>   
>> -        /* Drop Exception bit */
>> +        /* Drop the exception bit */
>>           regs[TM_NSR] &= ~mask;
> NSR can just be set to 0 directly instead of clearing masks.

There are other fields in the NSR so maybe that is why he started this 
way.  But yes, whenever an exception is inactive, all of the other 
fields should be cleared too.


>
>>   
>>           trace_xive_tctx_accept(tctx->cs->cpu_index, alt_ring,
>> @@ -101,7 +98,7 @@ static uint64_t xive_tctx_accept(XiveTCTX *tctx, uint8_t ring)
>>       return ((uint64_t)nsr << 8) | regs[TM_CPPR];
>>   }
>>   
>> -static void xive_tctx_notify(XiveTCTX *tctx, uint8_t ring)
>> +void xive_tctx_notify(XiveTCTX *tctx, uint8_t ring, uint8_t group_level)
>>   {
>>       /* HV_POOL ring uses HV_PHYS NSR, CPPR and PIPR registers */
>>       uint8_t alt_ring = (ring == TM_QW2_HV_POOL) ? TM_QW3_HV_PHYS : ring;
>> @@ -111,13 +108,13 @@ static void xive_tctx_notify(XiveTCTX *tctx, uint8_t ring)
>>       if (alt_regs[TM_PIPR] < alt_regs[TM_CPPR]) {
>>           switch (ring) {
>>           case TM_QW1_OS:
>> -            regs[TM_NSR] |= TM_QW1_NSR_EO;
>> +            regs[TM_NSR] = TM_QW1_NSR_EO | (group_level & 0x3F);
>>               break;
>>           case TM_QW2_HV_POOL:
>> -            alt_regs[TM_NSR] = (TM_QW3_NSR_HE_POOL << 6);
>> +            alt_regs[TM_NSR] = (TM_QW3_NSR_HE_POOL << 6) | (group_level & 0x3F);
>>               break;
>>           case TM_QW3_HV_PHYS:
>> -            regs[TM_NSR] |= (TM_QW3_NSR_HE_PHYS << 6);
>> +            regs[TM_NSR] = (TM_QW3_NSR_HE_PHYS << 6) | (group_level & 0x3F);
>>               break;
>>           default:
>>               g_assert_not_reached();
>
> The big difference between presenting group and VP directed is that
> VP can just be queued up in IPB, whereas group can not be, and must
> be redistributed before they are precluded by a different interrupt.
> So I wonder if we should assert if there is an existing group interrupt
> in NSR being overwritten at this point.


If we do the check below, assert if the exception bit(s) are not 0, then 
we will know the group/crowd is 0 and has not been set.


>
> Also should we be masking the group level here? Maybe just assert the
> top 2 bits are clear, otherwise something has gone wrong if this is
> chopping off bits here.


Do you mean masking off the group/crowd  such that we ensure the 
exception bit(s) are 0?


>
>> @@ -159,7 +156,7 @@ static void xive_tctx_set_cppr(XiveTCTX *tctx, uint8_t ring, uint8_t cppr)
>>        * Recompute the PIPR based on local pending interrupts.  The PHYS
>>        * ring must take the minimum of both the PHYS and POOL PIPR values.
>>        */
>> -    pipr_min = ipb_to_pipr(regs[TM_IPB]);
>> +    pipr_min = xive_ipb_to_pipr(regs[TM_IPB]);
>>       ring_min = ring;
>>   
>>       /* PHYS updates also depend on POOL values */
>> @@ -169,7 +166,7 @@ static void xive_tctx_set_cppr(XiveTCTX *tctx, uint8_t ring, uint8_t cppr)
>>           /* POOL values only matter if POOL ctx is valid */
>>           if (pool_regs[TM_WORD2] & 0x80) {
>>   
>> -            uint8_t pool_pipr = ipb_to_pipr(pool_regs[TM_IPB]);
>> +            uint8_t pool_pipr = xive_ipb_to_pipr(pool_regs[TM_IPB]);
>>   
>>               /*
>>                * Determine highest priority interrupt and
> Moving this function and changing ipb->pipr (before adding group) could
> be split into its own patch, since the mechanical changes seem to be
> the biggest part, would make the group change simpler to see.


I can do that.


>
>> @@ -185,17 +182,27 @@ static void xive_tctx_set_cppr(XiveTCTX *tctx, uint8_t ring, uint8_t cppr)
>>       regs[TM_PIPR] = pipr_min;
>>   
>>       /* CPPR has changed, check if we need to raise a pending exception */
>> -    xive_tctx_notify(tctx, ring_min);
>> +    xive_tctx_notify(tctx, ring_min, 0);
>>   }
>>   
>> -void xive_tctx_ipb_update(XiveTCTX *tctx, uint8_t ring, uint8_t ipb)
>> -{
>> +void xive_tctx_pipr_update(XiveTCTX *tctx, uint8_t ring, uint8_t priority,
>> +                           uint8_t group_level)
>> + {
>> +    /* HV_POOL ring uses HV_PHYS NSR, CPPR and PIPR registers */
>> +    uint8_t alt_ring = (ring == TM_QW2_HV_POOL) ? TM_QW3_HV_PHYS : ring;
>> +    uint8_t *alt_regs = &tctx->regs[alt_ring];
>>       uint8_t *regs = &tctx->regs[ring];
>>   
>> -    regs[TM_IPB] |= ipb;
>> -    regs[TM_PIPR] = ipb_to_pipr(regs[TM_IPB]);
>> -    xive_tctx_notify(tctx, ring);
>> -}
>> +    if (group_level == 0) {
>> +        /* VP-specific */
>> +        regs[TM_IPB] |= xive_priority_to_ipb(priority);
>> +        alt_regs[TM_PIPR] = xive_ipb_to_pipr(regs[TM_IPB]);
>> +    } else {
>> +        /* VP-group */
>> +        alt_regs[TM_PIPR] = xive_priority_to_pipr(priority);
>> +    }
>> +    xive_tctx_notify(tctx, ring, group_level);
>> + }
>>   
>>   /*
>>    * XIVE Thread Interrupt Management Area (TIMA)
>> @@ -411,13 +418,13 @@ static void xive_tm_set_os_lgs(XivePresenter *xptr, XiveTCTX *tctx,
>>   }
>>   
>>   /*
>> - * Adjust the IPB to allow a CPU to process event queues of other
>> + * Adjust the PIPR to allow a CPU to process event queues of other
>>    * priorities during one physical interrupt cycle.
>>    */
>>   static void xive_tm_set_os_pending(XivePresenter *xptr, XiveTCTX *tctx,
>>                                      hwaddr offset, uint64_t value, unsigned size)
>>   {
>> -    xive_tctx_ipb_update(tctx, TM_QW1_OS, xive_priority_to_ipb(value & 0xff));
>> +    xive_tctx_pipr_update(tctx, TM_QW1_OS, value & 0xff, 0);
>>   }
>>   
>>   static void xive_os_cam_decode(uint32_t cam, uint8_t *nvt_blk,
>> @@ -495,16 +502,20 @@ static void xive_tctx_need_resend(XiveRouter *xrtr, XiveTCTX *tctx,
>>           /* Reset the NVT value */
>>           nvt.w4 = xive_set_field32(NVT_W4_IPB, nvt.w4, 0);
>>           xive_router_write_nvt(xrtr, nvt_blk, nvt_idx, &nvt, 4);
>> -    }
>> +
>> +        uint8_t *regs = &tctx->regs[TM_QW1_OS];
>> +        regs[TM_IPB] |= ipb;
>> +}
>> +
> Whitespace damage here?
>
>>       /*
>> -     * Always call xive_tctx_ipb_update(). Even if there were no
>> +     * Always call xive_tctx_pipr_update(). Even if there were no
>>        * escalation triggered, there could be a pending interrupt which
>>        * was saved when the context was pulled and that we need to take
>>        * into account by recalculating the PIPR (which is not
>>        * saved/restored).
>>        * It will also raise the External interrupt signal if needed.
>>        */
>> -    xive_tctx_ipb_update(tctx, TM_QW1_OS, ipb);
>> +    xive_tctx_pipr_update(tctx, TM_QW1_OS, 0xFF, 0); /* fxb */
> I don't understand what's going on here. Why not ipb_to_pipr(ipb)?
>
>>   }
>>   
>>   /*
>> @@ -841,9 +852,9 @@ void xive_tctx_reset(XiveTCTX *tctx)
>>        * CPPR is first set.
>>        */
>>       tctx->regs[TM_QW1_OS + TM_PIPR] =
>> -        ipb_to_pipr(tctx->regs[TM_QW1_OS + TM_IPB]);
>> +        xive_ipb_to_pipr(tctx->regs[TM_QW1_OS + TM_IPB]);
>>       tctx->regs[TM_QW3_HV_PHYS + TM_PIPR] =
>> -        ipb_to_pipr(tctx->regs[TM_QW3_HV_PHYS + TM_IPB]);
>> +        xive_ipb_to_pipr(tctx->regs[TM_QW3_HV_PHYS + TM_IPB]);
>>   }
>>   
>>   static void xive_tctx_realize(DeviceState *dev, Error **errp)
>> @@ -1660,6 +1671,12 @@ static uint32_t xive_tctx_hw_cam_line(XivePresenter *xptr, XiveTCTX *tctx)
>>       return xive_nvt_cam_line(blk, 1 << 7 | (pir & 0x7f));
>>   }
>>   
>> +static uint8_t xive_get_group_level(uint32_t nvp_index)
>> +{
>> +    /* FIXME add crowd encoding */
>> +    return ctz32(~nvp_index) + 1;
>> +}
>> +
>>   /*
>>    * The thread context register words are in big-endian format.
>>    */
>> @@ -1745,6 +1762,7 @@ bool xive_presenter_notify(XiveFabric *xfb, uint8_t format,
>>   {
>>       XiveFabricClass *xfc = XIVE_FABRIC_GET_CLASS(xfb);
>>       XiveTCTXMatch match = { .tctx = NULL, .ring = 0 };
>> +    uint8_t group_level;
>>       int count;
>>   
>>       /*
>> @@ -1758,9 +1776,9 @@ bool xive_presenter_notify(XiveFabric *xfb, uint8_t format,
>>   
>>       /* handle CPU exception delivery */
>>       if (count) {
>> -        trace_xive_presenter_notify(nvt_blk, nvt_idx, match.ring);
>> -        xive_tctx_ipb_update(match.tctx, match.ring,
>> -                             xive_priority_to_ipb(priority));
>> +        group_level = cam_ignore ? xive_get_group_level(nvt_idx) : 0;
>> +        trace_xive_presenter_notify(nvt_blk, nvt_idx, match.ring, group_level);
>> +        xive_tctx_pipr_update(match.tctx, match.ring, priority, group_level);
>>       }
>>   
>>       return !!count;
>> diff --git a/hw/intc/xive2.c b/hw/intc/xive2.c
>> index 4adc3b6950..db372f4b30 100644
>> --- a/hw/intc/xive2.c
>> +++ b/hw/intc/xive2.c
>> @@ -564,8 +564,10 @@ static void xive2_tctx_need_resend(Xive2Router *xrtr, XiveTCTX *tctx,
>>                                      uint8_t nvp_blk, uint32_t nvp_idx,
>>                                      bool do_restore)
>>   {
>> +    uint8_t ipb, backlog_level;
>> +    uint8_t backlog_prio;
>> +    uint8_t *regs = &tctx->regs[TM_QW1_OS];
>>       Xive2Nvp nvp;
>> -    uint8_t ipb;
> Put the uint8_ts all on the same line or keep them all on different
> lines?
>
> Thanks,
> Nick
>
>>   
>>       /*
>>        * Grab the associated thread interrupt context registers in the
>> @@ -594,15 +596,15 @@ static void xive2_tctx_need_resend(Xive2Router *xrtr, XiveTCTX *tctx,
>>           nvp.w2 = xive_set_field32(NVP2_W2_IPB, nvp.w2, 0);
>>           xive2_router_write_nvp(xrtr, nvp_blk, nvp_idx, &nvp, 2);
>>       }
>> +    regs[TM_IPB] = ipb;
>> +    backlog_prio = xive_ipb_to_pipr(ipb);
>> +    backlog_level = 0;
>> +
>>       /*
>> -     * Always call xive_tctx_ipb_update(). Even if there were no
>> -     * escalation triggered, there could be a pending interrupt which
>> -     * was saved when the context was pulled and that we need to take
>> -     * into account by recalculating the PIPR (which is not
>> -     * saved/restored).
>> -     * It will also raise the External interrupt signal if needed.
>> +     * Compute the PIPR based on the restored state.
>> +     * It will raise the External interrupt signal if needed.
>>        */
>> -    xive_tctx_ipb_update(tctx, TM_QW1_OS, ipb);
>> +    xive_tctx_pipr_update(tctx, TM_QW1_OS, backlog_prio, backlog_level);
>>   }
>>   
>>   /*
>> diff --git a/hw/intc/trace-events b/hw/intc/trace-events
>> index 3dcf147198..7435728c51 100644
>> --- a/hw/intc/trace-events
>> +++ b/hw/intc/trace-events
>> @@ -282,7 +282,7 @@ xive_router_end_notify(uint8_t end_blk, uint32_t end_idx, uint32_t end_data) "EN
>>   xive_router_end_escalate(uint8_t end_blk, uint32_t end_idx, uint8_t esc_blk, uint32_t esc_idx, uint32_t end_data) "END 0x%02x/0x%04x -> escalate END 0x%02x/0x%04x data 0x%08x"
>>   xive_tctx_tm_write(uint32_t index, uint64_t offset, unsigned int size, uint64_t value) "target=%d @0x%"PRIx64" sz=%d val=0x%" PRIx64
>>   xive_tctx_tm_read(uint32_t index, uint64_t offset, unsigned int size, uint64_t value) "target=%d @0x%"PRIx64" sz=%d val=0x%" PRIx64
>> -xive_presenter_notify(uint8_t nvt_blk, uint32_t nvt_idx, uint8_t ring) "found NVT 0x%x/0x%x ring=0x%x"
>> +xive_presenter_notify(uint8_t nvt_blk, uint32_t nvt_idx, uint8_t ring, uint8_t group_level) "found NVT 0x%x/0x%x ring=0x%x group_level=%d"
>>   xive_end_source_read(uint8_t end_blk, uint32_t end_idx, uint64_t addr) "END 0x%x/0x%x @0x%"PRIx64
>>   
>>   # pnv_xive.c

