[2025-09-16 20:54:53] START suite=cs trace=streaming_phase3_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2932202 heartbeat IPC: 3.41 cumulative IPC: 3.41 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5469455 cumulative IPC: 3.657 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5469455 cumulative IPC: 3.657 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5469456 heartbeat IPC: 3.941 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 18346943 heartbeat IPC: 0.7765 cumulative IPC: 0.7765 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 32680784 heartbeat IPC: 0.6976 cumulative IPC: 0.735 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 48148850 heartbeat IPC: 0.6465 cumulative IPC: 0.7029 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 64452829 heartbeat IPC: 0.6133 cumulative IPC: 0.6782 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 78875447 heartbeat IPC: 0.6934 cumulative IPC: 0.6811 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 95438902 heartbeat IPC: 0.6037 cumulative IPC: 0.6669 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 112935776 heartbeat IPC: 0.5715 cumulative IPC: 0.6514 (Simulation time: 00 hr 11 min 34 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 129871471 heartbeat IPC: 0.5905 cumulative IPC: 0.6431 (Simulation time: 00 hr 13 min 09 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 147865010 heartbeat IPC: 0.5558 cumulative IPC: 0.632 (Simulation time: 00 hr 14 min 47 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 159661040 cumulative IPC: 0.6263 (Simulation time: 00 hr 16 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 159661040 cumulative IPC: 0.6263 (Simulation time: 00 hr 16 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6263 instructions: 100000000 cycles: 159661040
CPU 0 Branch Prediction Accuracy: 97.4% MPKI: 0.3485 Average ROB Occupancy at Mispredict: 4247
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.008
BRANCH_INDIRECT: 0.3241
BRANCH_CONDITIONAL: 0.01645
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 336950
LQ_STALL: 24027
SQ_STALL: 226859


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 241.04935
REPLAY_LOAD: 102.55694
NON_REPLAY_LOAD: 49.045113

== Total ==
ADDR_TRANS: 146558
REPLAY_LOAD: 99070
NON_REPLAY_LOAD: 91322

== Counts ==
ADDR_TRANS: 608
REPLAY_LOAD: 966
NON_REPLAY_LOAD: 1862

cpu0->cpu0_STLB TOTAL        ACCESS:    1631243 HIT:    1603311 MISS:      27932 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1631243 HIT:    1603311 MISS:      27932 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 377.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5055772 HIT:    4558604 MISS:     497168 MSHR_MERGE:          9
cpu0->cpu0_L2C LOAD         ACCESS:    4336919 HIT:    3998273 MISS:     338646 MSHR_MERGE:          8
cpu0->cpu0_L2C RFO          ACCESS:     226808 HIT:     126403 MISS:     100405 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     431252 HIT:     429337 MISS:       1915 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      60793 HIT:       4591 MISS:      56202 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12725074 HIT:    8433348 MISS:    4291726 MSHR_MERGE:     757079
cpu0->cpu0_L1I LOAD         ACCESS:   12725074 HIT:    8433348 MISS:    4291726 MSHR_MERGE:     757079
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22615474 HIT:   19387809 MISS:    3227665 MSHR_MERGE:    2137770
cpu0->cpu0_L1D LOAD         ACCESS:   14572989 HIT:   12427912 MISS:    2145077 MSHR_MERGE:    1342805
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7975444 HIT:    6954374 MISS:    1021070 MSHR_MERGE:     794240
cpu0->cpu0_L1D TRANSLATION  ACCESS:      67041 HIT:       5523 MISS:      61518 MSHR_MERGE:        725
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10302801 HIT:    9553196 MISS:     749605 MSHR_MERGE:     271549
cpu0->cpu0_ITLB LOAD         ACCESS:   10302801 HIT:    9553196 MISS:     749605 MSHR_MERGE:     271549
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.525 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21878628 HIT:   20392169 MISS:    1486459 MSHR_MERGE:     333272
cpu0->cpu0_DTLB LOAD         ACCESS:   21878628 HIT:   20392169 MISS:    1486459 MSHR_MERGE:     333272
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.88 cycles
cpu0->LLC TOTAL        ACCESS:     652725 HIT:     291541 MISS:     361184 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     338638 HIT:      86189 MISS:     252449 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     100404 HIT:      37182 MISS:      63222 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     157481 HIT:     155494 MISS:       1987 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      56202 HIT:      12676 MISS:      43526 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.59 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22512
  ROW_BUFFER_MISS:     336683
  AVG DBUS CONGESTED CYCLE: 6.567
Channel 0 WQ ROW_BUFFER_HIT:      14281
  ROW_BUFFER_MISS:      71935
  FULL:          0
Channel 0 REFRESHES ISSUED:      13305

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       906598       248135        42446        20253
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           99          229          964         8578
  STLB miss resolved @ L2C                0           25          527         1901         5045
  STLB miss resolved @ LLC                0           52          825         4900         9276
  STLB miss resolved @ MEM                0           32         2822        10019        34438

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162842        30449       491390         3536         1701
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            6           30          217          255
  STLB miss resolved @ L2C                2            6           45          131           93
  STLB miss resolved @ LLC                4            3           96          539          149
  STLB miss resolved @ MEM                9            3          176          625          969
[2025-09-16 21:11:22] END   suite=cs trace=streaming_phase3_core2 (rc=0)
