O-RAN.WG7.IPC-HAR.0-v03.00
Technical Specification
O-RAN White Box Hardware Working Group
Indoor Picocell Hardware Architecture and Requirement (FR1 Only)
Specification

Copyright © 2024 by the O-RAN ALLIANCE e.V.
The copying or incorporation into any other work of part or all of the material available in this specification in any
form without the prior written permission of O-RAN ALLIANCE e.V.  is prohibited, save that you may print or
download extracts of the material of this specification for your personal use, or copy the material of this
specification for the purpose of sending to individual third parties for their information provided that you
acknowledge O-RAN ALLIANCE as the source of the material and that you inform the third party that these
conditions apply to them and that they must comply with them.
O-RAN ALLIANCE e.V., Buschkauler Weg 27, 53347 Alfter, Germany
Register of Associations, Bonn VR 11238, VAT ID DE321720189

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   2
Revision History   1
Date Revision Author Description
02/20/2020 V01.00 WG7 First Published Version
10/18/2023 V02.00 WG7 Second Version
07/16/2024 V03.00 WG7 Third Version
  2

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   3
Contents    1
Revision History ......................................................................................................................................... 2 2
Chapter 1 Introductory Material ............................................................................................................. 7 3
1.1 Scope ......................................................................................................................................................... 7 4
1.2 References ................................................................................................................................................. 7 5
1.3 Definitions and Abbreviations ................................................................................................................... 8 6
1.3.1 Definitions ............................................................................................................................................ 8 7
1.3.2 Abbreviations ....................................................................................................................................... 8 8
Chapter 2 Deployment Scenarios and White Box Base Station Architecture ...................................... 11 9
2.1 Deployment Scenarios ............................................................................................................................. 11 10
2.2 White Box Base Station Architecture ...................................................................................................... 11 11
2.2.1 Split RAN Architecture ...................................................................................................................... 12 12
2.2.2 Integrated gNB-DU Architecture ....................................................................................................... 14 13
2.2.3 All-In-One Base Station Architecture ................................................................................................ 14 14
Chapter 3 White Box Hardware Architecture ...................................................................................... 15 15
3.1 O-CU Hardware Architecture .................................................................................................................. 15 16
3.1.1 O-CU Architecture Diagram .............................................................................................................. 15 17
3.1.2 O-CU Functional Module Description ............................................................................................... 15 18
3.1.3 O-CU Interfaces ................................................................................................................................. 15 19
3.2 O-DU7-2 Hardware Architecture .............................................................................................................. 15 20
3.2.1 O-DU7-2 Architecture Diagram .......................................................................................................... 16 21
3.2.2 O-DU7-2 Functional Module Description ........................................................................................... 16 22
3.2.3 O-DU7-2 Interfaces ............................................................................................................................. 17 23
3.3 O-DU6 Hardware Architecture ................................................................................................................ 18 24
3.3.1 O-DU6 Architecture Diagram ............................................................................................................. 18 25
3.3.2 O-DU6 Functional Module Description ............................................................................................. 18 26
3.3.3 O-DU6 Interfaces ................................................................................................................................ 18 27
3.4 O-DU8 Hardware Architecture ................................................................................................................. 18 28
3.4.1 O-DU8 Architecture Diagram ............................................................................................................. 19 29
3.4.2 O-DU8 Functional Module Description ............................................................................................. 19 30
3.4.3 O-DU8 Interfaces ................................................................................................................................ 20 31
3.5 FHGW7-2 - Option 7-2 to Option 7-2 Hardware Architecture .................................................................. 20 32
3.5.1 FHGW7-2 Architecture Diagram ......................................................................................................... 20 33
3.5.2 FHGW7-2 Functional Module Description.......................................................................................... 20 34
3.6 FHGW6 - Option 6 to Option 6 Hardware Architecture .......................................................................... 21 35
3.7 FHGW7-2->8 - Option 7-2 to Option 8 Hardware Architecture.................................................................. 21 36
3.7.1 FHGW7-2->8 Architecture Diagram ..................................................................................................... 21 37
3.7.2 FHGW7-28 Functional Module Description ...................................................................................... 22 38
3.8 FHGW8 - Option 8 to Option 8 Hardware Architecture .......................................................................... 22 39
3.8.1 FHGW8 Architecture Diagram ........................................................................................................... 22 40
3.8.2 FHGW8 Functional Module Description ............................................................................................ 23 41
3.9 O-RU7-2 Hardware Architecture ............................................................................................................... 24 42
3.9.1 O-RU7-2 Architecture Diagram ........................................................................................................... 24 43
3.9.2 O-RU7-2 Functional Module Description ............................................................................................ 24 44
3.10 O-RU6 Hardware Architecture ................................................................................................................. 25 45
3.10.1 O-RU6 Architecture Diagram ............................................................................................................. 25 46
3.10.2 O-RU6 Functional Module Description .............................................................................................. 25 47
3.11 O-RU8 Hardware Architecture ................................................................................................................. 26 48

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   4
3.11.1 O-RU8 Architecture Diagram ............................................................................................................. 26 1
3.11.2 O-RU8 Functional Module Description .............................................................................................. 27 2
3.12 Integrated gNB-DU Hardware Architecture ............................................................................................ 27 3
3.12.1 Integrated gNB-DU Architecture Diagram ........................................................................................ 28 4
3.12.2 Integrated gNB-DU Function Module Description ............................................................................ 28 5
3.13 AIO White Box Hardware Architecture .................................................................................................. 29 6
3.13.1 AIO Architecture Diagram ................................................................................................................. 29 7
3.13.2 AIO Functional Module Description .................................................................................................. 29 8
3.13.3 AIO Interfaces .................................................................................................................................... 30 9
Chapter 4 White Box Hardware Requirements .................................................................................... 31 10
4.1 O-CU Requirements ................................................................................................................................ 31 11
4.1.1 O-CU Performance............................................................................................................................. 31 12
4.1.2 O-CU Interfaces ................................................................................................................................. 32 13
4.1.3 O-CU Environmental and EMC ......................................................................................................... 32 14
4.1.4 O-CU Mechanical, Thermal and Power ............................................................................................. 32 15
4.2 O-DUx Common Requirements ............................................................................................................... 33 16
4.2.1 O-DUx Performance ........................................................................................................................... 34 17
4.2.2 O-DUx Interfaces ................................................................................................................................ 35 18
4.2.3 O-DUx Environmental and EMC ....................................................................................................... 35 19
4.2.4 O-DUx Mechanical, Thermal and Power ........................................................................................... 35 20
4.3 O-DUx Split Option Specific Requirements ............................................................................................ 36 21
4.3.1 O-DU7-2 Specific Requirements ......................................................................................................... 36 22
4.3.2 O-DU6 Specific Requirements ........................................................................................................... 37 23
4.3.3 O-DU8 Specific Requirements ........................................................................................................... 37 24
4.4 O-RUx Common Requirements ............................................................................................................... 37 25
4.4.1 O-RUx Performance ........................................................................................................................... 37 26
4.4.2 O-RUx Interfaces ................................................................................................................................ 39 27
4.4.3 O-RUx Environmental and EMC ........................................................................................................ 39 28
4.4.4 O-RUx Mechanical, Thermal and Power ............................................................................................ 39 29
4.5 O-RUx Split Option Specific Requirements............................................................................................. 40 30
4.5.1 O-RU7-2 Specific Requirements ......................................................................................................... 40 31
4.5.2 O-RU6 Specific Requirements ........................................................................................................... 40 32
4.5.3 O-RU8 Specific Requirements ........................................................................................................... 41 33
4.6 FHGWx – Common Requirements .......................................................................................................... 41 34
4.6.1 FHGWx Performance ......................................................................................................................... 41 35
4.6.2 FHGWx Interfaces .............................................................................................................................. 41 36
4.6.3 FHGWx Environmental, EMCs .......................................................................................................... 42 37
4.6.4 FHGWx Mechanical, Thermal and Power .......................................................................................... 42 38
4.7 FHGWx – Split Option Specific Requirements........................................................................................ 43 39
4.7.1 FHGW7-2 Specific Requirements ........................................................................................................ 43 40
4.7.2 FHGW7-2->8 Specific Requirements .................................................................................................... 43 41
4.7.3 FHGW8 Specific Requirements .......................................................................................................... 43 42
4.8 Integrated gNB-DU Requirements .......................................................................................................... 43 43
4.8.1 Integrated gNB-DU Performance ....................................................................................................... 44 44
4.8.2 Integrated gNB-DU Interfaces ........................................................................................................... 45 45
4.8.3 Integrated gNB-DU Environmental, EMC ......................................................................................... 45 46
4.8.4 Integrated gNB-DU Mechanical, Thermal and Power ....................................................................... 46 47
4.9 AIO White Box Hardware Requirements ................................................................................................ 47 48
4.9.1 AIO Performance ............................................................................................................................... 47 49
4.9.2 AIO Interfaces .................................................................................................................................... 48 50
4.9.3 AlO Environmental and EMC ............................................................................................................ 49 51

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   5
4.9.4 AlO Mechanical, Thermal and Power ................................................................................................ 49 1
 2
Tables 3
Table 4-1 :O-CU Performance Requirements ................................................................................................. 31 4
Table 4-2: O-CU Interface Requirements ....................................................................................................... 32 5
Table 4-3: O-CU EMC Requirements ............................................................................................................. 32 6
Table 4-4: O-CU Mechanical Requirements ................................................................................................... 32 7
Table 4-5: O-CU Thermal Requirements ........................................................................................................ 33 8
Table 4-6: O-CU Power Requirements ........................................................................................................... 33 9
Table 4-7: O-DUx Performance Requirements ................................................................................................ 34 10
Table 4-8: O-DUx Interface Requirements ...................................................................................................... 35 11
Table 4-9: O-DUx EMC Requirements ........................................................................................................... 35 12
Table 4-10: O-DUx Mechanical Requirements ............................................................................................... 35 13
Table 4-11: O-DUx Thermal Requirements ..................................................................................................... 36 14
Table 4-12: O-DUx Power Requirements ........................................................................................................ 36 15
Table 4-13: O-DU7-2 Specific Requirements ................................................................................................... 36 16
Table 4-14: O-DU6 Specific Requirements ..................................................................................................... 37 17
Table 4-15: O-DU8 Specific Requirements ..................................................................................................... 37 18
Table 4-16: O-RUx Performance Requirements .............................................................................................. 38 19
Table 4-17: O-RUx Interface Requirements .................................................................................................... 39 20
Table 4-18: O-RUx Environmental and EMC Requirements.......................................................................... 39 21
Table 4-19: O-RUx Mechanical, Thermal and Power Requirements .............................................................. 39 22
Table 4-20: FHGWx Performance Requirements ............................................................................................ 41 23
Table 4-21: FHGWx Interface Requirements .................................................................................................. 41 24
Table 4-22: FHGWx EMC Requirements ........................................................................................................ 42 25
Table 4-23: FHGWx Mechanical, Thermal and Power Requirements ............................................................ 42 26
Table 4-24: Integrated gNB-DU Performance Requirements ......................................................................... 44 27
Table 4-25: Integrated gNB-DU Interface Requirements ............................................................................... 45 28
Table 4-26: Integrated gNB-DU Environmental and EMC Requirements ..................................................... 45 29
Table 4-27: Integrated gNB-DU Mechanical, Thermal and Power Requirements ......................................... 46 30
Table 4-28: AIO Whitebox Performance Requirements ................................................................................. 47 31
Table 4-29: AIO Whitebox Interface Requirements ....................................................................................... 48 32
Table 4-30: AIO EMC Requirements .............................................................................................................. 49 33
Table 4-31: AIO Mechanical Requirements .................................................................................................... 49 34
Table 4-32: Thermal Requirements ................................................................................................................. 49 35
Table 4-33: AIO Whitebox Power Requirements ........................................................................................... 50 36
 37
Figures 38
Figure 2-1: Indoor Split Architecture .............................................................................................................. 11 39
Figure 2-2: Indoor Integrated Architecture ..................................................................................................... 12 40
Figure 2-3: Indoor All-In-One Architecture .................................................................................................... 12 41
Figure 2-4: Option 6 to Option 6 Split Architecture ....................................................................................... 12 42
Figure 2-5: Option 7-2 to Option 7-2 Split Architecture ................................................................................. 13 43

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   6
Figure 2-6: Option 7-2 to Option 8 Split Architecture .................................................................................... 13 1
Figure 2-7: Option 8 to Option 8 Split Architecture ....................................................................................... 14 2
Figure 2-8: Integrated gNB-DU Architecture ................................................................................................. 14 3
Figure 2-9: All-In-One Base Station Architecture .......................................................................................... 14 4
Figure 3-1: O-CU White Box Hardware Block Diagram ................................................................................ 15 5
Figure 3-2: O-DU7-2 with Split Physical Function ........................................................................................... 16 6
Figure 3-3: O-DU7-2 Functional Block and Interface Diagram. ....................................................................... 17 7
Figure 3-4: O-DU6 Architecture Diagram ....................................................................................................... 18 8
Figure 3-5: O-DU8 Architecture Diagram ....................................................................................................... 19 9
Figure 3-6: O-DU8 Functional Block and Interface Diagram ......................................................................... 19 10
Figure 3-7: FHGW7-2 Architecture Diagram ................................................................................................... 20 11
Figure 3-8: FHGW7-2 Functional Module Diagram ......................................................................................... 21 12
Figure 3-9: FHGW7-2->8 Architecture Diagram ................................................................................................ 21 13
Figure 3-10: FHGW7-2->8 Functional Module Diagram ................................................................................... 22 14
Figure 3-11: FHGW8 Architecture Diagram ................................................................................................... 23 15
Figure 3-12: FHGW8 Functional Module Diagram ......................................................................................... 23 16
Figure 3-13: O-RU7-2 Architecture Diagram ................................................................................................... 24 17
Figure 3-14: O-RU7-2 Functional Module Diagram ......................................................................................... 25 18
Figure 3-15: O-RU6 Architecture Diagram ..................................................................................................... 25 19
Figure 3-16: O-RU6 Functional Module Diagram ........................................................................................... 26 20
Figure 3-17: O-RU8 Architecture Diagram. .................................................................................................... 27 21
Figure 3-18: O-RU8 Functional Module Diagram ........................................................................................... 27 22
Figure 3-19: Integrated gNB-DU Architecture Diagram................................................................................. 28 23
Figure 3-20: Integrated gNB-DU Functional Module Diagram ...................................................................... 28 24
Figure 3-21: AIO White box Architecture Diagram ....................................................................................... 29 25
 26
  27

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   7
Chapter 1  Introductory Material 1
1.1 Scope 2
This Technical Specification has been produced by the O-RAN.org. 3
The contents of the present document are subject to continuing work within O-RAN WG7 and may change 4
following formal O-RAN approval. Should the O-RAN.org modify the contents of the present document, it 5
will be re-released by O-RAN Alliance with an identifying change of release date and an increase in version 6
number as follows: 7
Release x.y.z 8
where: 9
x the first digit is incremented for all changes of substance, i.e. technical enhancements, corrections, updates, 10
etc. (the initial approved document will have x=01). 11
y the second digit is incremented when editorial only changes have been incorporated in the document. 12
z the third digit included only in working versions of the document indicating incremental changes during the 13
editing process. This variable is for internal WG7 use only. 14
The present document specifies system requirements and high-level architecture for the Indoor Picocell 15
deployment scenario case as specified in the Deployment Scenarios and Base Station Classes document [1]. 16
 17
1.2 References  18
The following documents contain provisions which, through reference in this text, constitute provisions of 19
the present document. 20
[1] ORAN.WG7.DSC.0-v05.00 Technical Specification, ‘Deployment Scenarios and Base Station Classes 21
for White Box Hardware’. 22
[2] 3GPP TR 21.905: "Vocabulary for 3GPP Specifications".  23
[3] 3GPP TR 38.104: "NR; Base Station (BS) radio transmission and reception". 24
[4] ORAN-WG4.CUS.0-v01.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, 25
User and Synchronization Plane Specification’. 26
[5] CPRI Specification V7.0 (2015-10-09) Interface Specification, ‘Common Public Radio Interface 27
(CPRI). 28
[6] Small Cell Forum nFAPI Specification (Not yet publicly available, however it will be available as part 29
of an O-RAN approved WG7 reference design specification) 30
[7] 3GPP TS 38.113: “NR: Base Station (BS) Electromagnetic Compatibility (EMC) 31
[8] O-RAN.SuFG.CE-v01.00, O-RAN SuFG, “Circular economy guidelines on network equipment – 32
Technical Report”, - v01.00. 33
 34

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   8
1.3 Definitions and Abbreviations 1
1.3.1 Definitions 2
For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [2] and the 3
following apply. A term defined in the present document takes precedence over the definition of the same 4
term, if any, in [2]. For the base station classes of Pico, Micro and Macro, the definitions are given in 3GPP 5
TR 38.104 [3]. 6
All-In-One architecture: In the all-in-one architecture, the O-RU, O-DU and O-CU are implemented on 7
one platform.  There is no need for neither fronthaul interface between O-RU and O-DU nor F1 interface 8
between O-DU and O-CU. 9
Carrier Frequency:  Center frequency of the cell.  10
F1 interface:  The open interface between O-CU and O-DUx. 11
Integrated architecture:  In the integrated architecture, the O-RUx and O-DUx are implemented on one 12
platform. Each O-RUx and RF front end is associated with one O-DUx. They are then aggregated to O-CU 13
and connected by F1 interface. 14
Split architecture:  The O-RUx and O-DUx are physically separated from one another in this architecture. A 15
switch may aggregate multiple O-RUx (s) to one O-DUx.  O-DUx, switch and O-RUx (s) are connected by the 16
fronthaul interface as defined in WG4. 17
Transmission Reception Point (TRxP):  Antenna array with one or more antenna elements available to the 18
network located at a specific geographical location for a specific area. 19
1.3.2 Abbreviations 20
For the purposes of the present document, the abbreviations given in [2] and the following apply.  An 21
abbreviation defined in the present document takes precedence over the definition of the same abbreviation, 22
if any, as in [2]. 23
7-2 Fronthaul interface split option as defined by O-RAN WG4, also referred to as 7-2x 24
3GPP Third Generation Partnership Project 25
5G Fifth-Generation Mobile Communications 26
5GC 5G Core 27
ACS Adjacent Channel Selectivity 28
ADC Analog to Digital Converter 29
AIO All-In-One 30
ASIC Application Specific Integrated Circuit 31
ATA Advanced Technology Attachment 32
BB Baseband 33
BPSK Binary Phase Shift Keying 34
BS Base Station 35
CFR Crest Factor Reduction 36
CU Centralized Unit as defined by 3GPP 37
DAC Digital to Analog Converter 38
DDC Digital Down Conversion 39
DDR Double Data Rate 40
DL Downlink 41

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   9
DPD Digital Pre-Distortion 1
DSP Digital Signal Processor 2
DU Distributed Unit as defined by 3GPP 3
DUC Digital Up Conversion 4
EMC ElectroMagnetic Compatibility 5
EVM Error Vector Magnitude 6
FFT Fast Fourier Transform 7
FH Fronthaul 8
FHGW Fronthaul Gateway 9
FHGWx Fronthaul gateway with no FH protocol translation, supporting an O-DUx with split 10
option x and an O-RUx with split option x, with currently available options 66, 7-27-11
2 and 88 12
FHGWxy Fronthaul Gateway that can translate FH protocol from an O-DUx with split option x to 13
an O-RUy with split option y, with currently available option 7-28. 14
FPGA Field Programmable Gate Array 15
GbE Gigabit Ethernet 16
GPP General Purpose Processor 17
IEEE Institute of Electrical and Electronics Engineers 18
IMD InterModulation Distortion 19
I/O Input/Output 20
JTAG Joint Test Action Group 21
L1 Layer 1, also referred as PHY, also known as Physical Layer of Open System 22
Interconnection (OSI) model 23
L2 Layer 2, also referred to as Data Link layer in OSI model 24
L3 Layer 3, also referred to as Network Layer in OSI model 25
LED Light Emitting Diode 26
LTE Long Term Evolution 27
MAC Media Access Control 28
MIMO Multiple Input Multiple Output 29
MCP Multi-Chip Package 30
MU-MIMO Multiple User MIMO 31
NG Next Generation 32
NR New Radio 33
OAM Operations, Administrations and Maintenance 34
O-CU O-RAN Centralized Unit as defined by O-RAN 35
O-DUx A specific O-RAN Distributed Unit having fronthaul split option x where x may be 6, 7-2 36
(as defined by WG4) or 8 37
O-RUx A specific O-RAN Radio Unit having fronthaul split option x, where x is 6, 7-2 (as 38
defined by WG4) or 8, and which is used in a configuration where the fronthaul interface 39
is the same at the O-DUx   40
PCIe Peripheral Component Interface Express 41
PDCP Packet Data Convergence Protocol 42
PHY Physical Layer, also referred as L1 43
PLL Phase Locked Loop  44
POE Power over Ethernet 45
QAM Quadrature Amplitude Modulation 46
QPSK Quadrature Phase Shift Keying 47
RAN Radio Access Network 48

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   10
RF Radio Frequency 1
RLC Radio Link Controller 2
RRC Radio Resource Controller 3
RU Radio Unit as defined by 3GPP 4
RX Receiver 5
SDU Service Data Unit 6
SFP Small Form-factor Pluggable 7
SFP+ Small Form-factor Pluggable Transceiver 8
SoC System on Chip 9
SPI Serial Peripheral Interface 10
TR Technical Report  11
TS Technical Specification 12
TX Transmitter 13
UL Uplink 14
USB Universal Serial Bus 15
WG Working Group 16
 17
  18

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   11
Chapter 2 Deployment Scenarios and White Box Base 1
Station Architecture 2
This chapter consists of two parts: the deployment scenario and the white box architecture. The deployment 3
scenarios outline more specific functional requirements of the base station. All the reference designs shall 4
meet these requirements in order to comply with O-RAN white box standard. In the white box hardware 5
architecture section, it describes the overall gNB hardware architecture and function partition that meet the 6
design requirements. The details on each of these topics are described in the following sections. 7
2.1 Deployment Scenarios 8
The indoor picocell is the targeted deployment scenario of this specification. The requirements of the indoor 9
picocell base station are listed in the white box Deployment Scenarios and Base Station Classes document 10
[1]. Some of the key requirements described in that document are highlighted here.  11
 Cell type: Indoor 12
 Carrier Frequency Band: FR1 13
 Frequency Bandwidth: Up to 100 MHz 14
 Inter site distance: 20 meters 15
 Antennas: 2Tx2Rx; 4Tx4Rx 16
 Fronthaul Type: O-RAN FH (WG4), 3GPP Option 6 and 3GPP Option 8 17
2.2 White Box Base Station Architecture 18
In general, the base station hardware architecture can be classified by using different criteria. The physical 19
partition method is adopted by O-RAN; hence, the base station architecture is divided into three categories 20
namely split, integrated, and all-in-one. In split architecture, the fronthaul interface determines the gNB 21
functions location. Here we refer to the two partitions as O-DUx and O-RUx; where the “x” is split option 22
number. In case the O-RAN WG4 defined fronthaul interface is used, these two partitions are called O-DU7-2 23
and O-RU7-2. For a more complete description of the terminology used, refer to the Deployment Scenarios and 24
Base Station Classes Document [1]. 25
The split architecture is shown in Figure 2-1. A Fronthaul Gateway (FHGW) is an optional device between the 26
O-DUx and O-RUx to aggregate multiple radio units together. Within this specification, a Back End fronthaul 27
interface is defined as the connection between the FHGWx and the O-DUx, while the Font End fronthaul 28
interface is defined as the connection between the FHGWx and the O-RUx. With split architectures, one may 29
choose to have O-CU and O-DUx as either co-located or shared configuration with respect to hardware.  30
O-CU & O-DU may be integrated into one Whitebox
O-CU
O-DUx
O-RUxFront Haul Interface
 31
Figure 2-1: Indoor Split Architecture 32

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   12
For integrated base station architecture, the O-DU is integrated with the O-RU into one box. Figure 2-2 1
shows the integrated architecture.  2
O-CU
O-DU&O-RUF1 Interface
 Switch/Router
O-DU&O-RU
O-DU&O-RUF1 Interface
 3
Figure 2-2: Indoor Integrated Architecture 4
The all-in-one architecture is shown in Figure 2-3. This architecture is defined as where O-CU, O-DUx and 5
O-RUx are physically located in one hardware box. 6
 7
Figure 2-3: Indoor All-In-One Architecture 8
2.2.1 Split RAN Architecture 9
For medium and large coverage indoor deployment scenarios, the base station with split RAN architecture is 10
more cost effective. This type of architecture is widely deployed in 4G networks. The main idea of this 11
architecture is “shared cell”. By using the fronthaul gateway, a large number of radio units can then share the 12
same radio spectrum resource in one cell. This configuration is very useful in both low and high capacity 13
scenarios.  Therefore, when an O-DUx and FHGWx are capable of handling cell splits, multiple O-RUx(s) can 14
be grouped together to share the radio resources. Accordingly, the choice of fronthaul split option changes 15
the architecture of the base station. WG7 has recognized the following four split option architectures per 16
service providers’ deployment needs which are shown in Figure 2-4 through Figure 2-7. 17
1) Option 6 to option 6 split architecture 18
In split option 6, the L1 functions are within O-RU6 while the O-DU6 contains functions of MAC 19
and above. Figure 2-4 shows the block diagram of base station having an option 6 split architecture. 20
 21
O-CU & O-DU may/may not be integrated into one Whitebox
O-CU
O-DU6
 O-RU6FHOption6
Switch/RouterOrFronthaul Gateway
O-RU6
O-RU6FHOption6
 22
Figure 2-4: Option 6 to Option 6 Split Architecture 23
  24

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   13
2) Option 7-2 to option 7-2 split architecture: 1
In split option 7-2, low PHY functions reside in the O-RU7-2, while the high PHY functions reside 2
in the O-DU7-2. O-RAN WG4 CUS-plane spec [4] outlines the details of this split option under 3
different usage scenarios. 4
 5
O-CU & O-DU may/may not be integrated into one Whitebox
O-CU
O-DU
O-RUFHOption7-2
Switch/RouterOrFronthaul Gateway
O-RU
O-RUFHOption7-2
 6
Figure 2-5: Option 7-2 to Option 7-2 Split Architecture 7
3) Option 7-2 to option 8 split: 8
This configuration is selected when a deployment scenario requires a radio unit which only 9
supports split option 8 architecture.  Since this is currently not part of overall O-RAN architecture, 10
CPRI based option 8 fronthaul and FHGW7-28 will be included in the reference design 11
specification.  Figure 2-6 depicts the option 7-2 to option 8 based split architecture. There is no 12
change for the definition of O-DU7-2, However, O-RU8 supports option 8 fronthaul interface while 13
the FHGW7-28 translates the fronthaul protocol between option 7-2 and CPRI.  14
O-CU & O-DU may/may not be integrated into one Whitebox
O-CU
O-DU7-2
O-RU8FHOption7-2
Fronthaul Gateway with Option Translator
O-RU8
O-RU8FHOption8
 15
Figure 2-6: Option 7-2 to Option 8 Split Architecture 16
  17

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   14
4) Option 8 to option 8 split architecture: 1
Currently, Option 8 is a non-O-RAN defined split option where the CPRI fronthaul interface is 2
needed in order to make the interoperability work with O-DU8 and O-RU8 from different 3
vendors. The option 8 fronthaul interface definition and the requirements shall be part of the 4
white box reference design, if adopted. In this case, the O-DU8 consists of L1 and L2 processing 5
functions. Figure 2-7 shows an option 8 based split architecture. Note that O-CU and O-DU8 6
hardware may be integrated into one Whitebox this is also shown in Figure 2-7. 7
O-CU & O-DU may/may not be integrated into one Whitebox
O-CU
O-DU8
 O-RU8FHOption8
Fronthaul Gateway
O-RU8
O-RU8FHOption8
 8
Figure 2-7: Option 8 to Option 8 Split Architecture 9
2.2.2 Integrated gNB-DU Architecture 10
For integrated gNB-DU, the complete L1/L2 and radio functions are integrated into a single box which 11
includes all logical functions of O-DU and O-RU.  错误!未找到引用源。 shows the block diagram of 12
integrated gNB-DU. The gNB-DU connects with the O-CU through an F1 interface as defined by 3GPP.   13
gNB-DU
O-CU
O-DUF1
O-RU
 14
Figure 2-8: Integrated gNB-DU Architecture 15
2.2.3 All-In-One Base Station Architecture 16
For all-in-one base station, the functions of O-CU, O-DUx and O-RUx are included in one box which is 17
composed of baseband unit and RF processing unit, as such no FH interface and F1 interface are required to 18
connect them.  19
 20
Figure 2-9: All-In-One Base Station Architecture 21
 22
 23

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   15
Chapter 3 White Box Hardware Architecture 1
Based on the gNB physical implementation architectures discussed earlier, this chapter provides the 2
architecture, major building blocks and all external/internal interfaces for each Whitebox.    3
3.1 O-CU Hardware Architecture 4
In 3GPP system architecture, the gNB Central Unit (CU) communicates to the Distribution Unit (DU) via an 5
F1 interface.  This interface has been adopted by O-RAN Alliance as well.  F1 is an IP based protocol 6
interface, which offers more flexibility on O-CU platform design.  7
3.1.1 O-CU Architecture Diagram 8
The O-CU can be implemented with any General-Purpose Processor (GPP) based platform having an 9
optional accelerator block. The O-CU functions can be implemented in either a separated hardware platform 10
or share the same hardware platform with O-DUx functions (Integrated).  In both cases, the O-CU should be 11
able to leverage the O-DUx reference design with relaxed requirements on I/O and network bandwidth 12
capacity. Figure 3-1 shows the hardware blocks and interfaces within the O-CU white box. Refers to the O-13
DUx section for the details of O-CU components and interfaces. 14
O-CU
Digital Processing Unit
EthernetInterface
EthernetInterfaceBack HaulF1 Interface
Accelerator
 15
Figure 3-1: O-CU White Box Hardware Block Diagram 16
3.1.2 O-CU Functional Module Description 17
The O-CU functional module description is the same as for the O-DU7-2 and it is described in Section 3.2.2. 18
3.1.3 O-CU Interfaces 19
The O-CU interfaces are the same as for the O-DU7-2 and it is described in Section 3.2.3. 20
3.2 O-DU7-2 Hardware Architecture 21
For split RAN architecture, the functional blocks of RAN physical layer are divided into two parts – high 22
PHY and low PHY.  The O-RAN lower layer split is defined in O-RAN WG4 fronthaul interface 23
specification [4]. It also provides the details of the interface protocol as well as function partitions.  24

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   16
3.2.1 O-DU7-2 Architecture Diagram 1
Depending on the 3GPP standards and category of the radio unit, the split function blocks within O-DU7-2 2
and O-RU7-2 may vary accordingly. The O-RAN fronthaul C/U/S-plane specification [4] offers 3
comprehensive information on this topic. The hardware functional partition architecture is shown in Figure 4
3-2. 5
O-DU7-2
O-RU7-2
Digital Processing Unit
Accelerator
EthernetInterface (IEEE1588)
EthernetInterface(IEEE1588)O-RAN FH Interface
HighPhy
LowPhy
 6
Figure 3-2: O-DU7-2 with Split Physical Function 7
3.2.2 O-DU7-2 Functional Module Description 8
O-DU7-2 or O-CU hardware components selection is a product design specific task. Figure 3-3 shows the 9
required components of O-DU7-2. Their descriptions and requirements are as follows: 10
Digital Processing Unit  11
The processing unit can be any GPP or digital signal processor (DSP), with I/O chipset. It may also be in the 12
form of System-On-Chip (SOC), or Multi-Chip Package (MCP). 13
Memory 14
DDR memory devices are used to store the runtime data and software for the processing unit.  15
Flash Memory 16
On board non-volatile storage device is used to store the firmware and non-volatile data, such as log data. 17
Board Management Controller 18
The controller is used to manage/control the power and monitors the operational status of the board.   19
Storage Device 20
The storage device such as hard drive is used to store OS, driver and applications software. 21
Ethernet Controller 22

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   17
The Ethernet ports transport the fronthaul or backhaul traffic according to the gNB hardware node 1
requirements. The Ethernet device shall support IEEE1588 based timing synchronization.  2
Accelerator 3
The accelerator is an optional device. For performance improvement, hardware accelerator can be used for 4
any process function (e.g. Forward Error Correction (FEC). 5
Digital Processing Unit
DDR RAM
Flash Memory
SMBus Port
Storage Drives
Ethernet PortsSMbus
USB Ports
Video Port
PCIe Slots
Serial Ports
TimingPCIeUSBTiming SignalRS232VGAMemoryChannelSPISATAEthernet
AcceleratorPCIe
 6
Figure 3-3: O-DU7-2 Functional Block and Interface Diagram. 7
3.2.3 O-DU7-2 Interfaces 8
The O-DU7-2 supported interfaces described below are also shown in Figure 3-3.  9
Memory Channel Interface 10
Support DDR4 and later memory interface. 11
PCIe Interface 12
Support for PCIe v3 and later interface; the bandwidth depends on the use cases, and it can be used to 13
connect an accelerator device or network card.  14
Ethernet Interfaces 15
Supports any one or combination of GbE/10GbE/25GbE/40GbE links. 16
Serial ATA Interface 17
SATA3 shall be supported in case of software storage, such as hard drive.  18
SPI Interface 19
The SPI interface connects the processor with flash type of device for firmware. 20
Video Interface 21
Video interface is optional. 22

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   18
USB Interface 1
Used to connect with local device for debug or on-board firmware update.  2
Miscellaneous Interface 3
Other interfaces that may be needed such as serial port, JTAG, etc. 4
3.3 O-DU6 Hardware Architecture 5
Hardware architecture for base stations deploying architecture with split option 6 are described in the 6
following sections.  7
3.3.1 O-DU6 Architecture Diagram 8
O-DU6 and O-RU6 are connected via Ethernet based nFAPI interface[6]. O-RU6 includes complete physical 9
layer processing functions, thus the O-DU6 handles L2 and L3 processing functions. The O-DU6 hardware 10
architecture is shown in Figure 3-4. 11
O-DU6
 O-RU6
Digital Processing Unit
Ethernet Interface (IEEE1588)
Ethernet Interface(IEEE1588)nFAPI FH Interface
Ethernet Interface (IEEE1588)
Hi+LowPhy
 12
Figure 3-4: O-DU6 Architecture Diagram 13
3.3.2 O-DU6 Functional Module Description 14
O-DU6 hardware functional blocks are the same as the modules used by O-DU7-2.  A detailed description of 15
O-DU7-2 modules is given in Section 3.2.2. However, note that O-DU6, does not require an accelerator 16
module since all physical layer functions are handled by O-RU6.   17
3.3.3 O-DU6 Interfaces 18
The O-DU6 interfaces are the same as O-DU7-2 interfaces which are described in section 3.2.3.  19
3.4 O-DU8 Hardware Architecture 20
Base stations deploying split architecture option 8 have their baseband processing and radio processing units 21
physically separated from one another.  For this type of functional partition, CPRI must be used as fronthaul 22
interface between O-DU8 and O-RU8.  The architecture for O-DU8 is described in the following sections 23

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   19
3.4.1 O-DU8 Architecture Diagram 1
O-DU8 shall contain complete physical layer processing operation. The details of CPRI interface will be 2
provided as part of the reference design if this option is selected by the system designer. The hardware 3
functional partition architecture is shown in Figure 3-5. 4
O-DU8
 O-RU8
Digital Processing Unit
Accelerator
Ethernet Interface (IEEE1588)
CPRICPRI Interface
Hi + Low Phy
CPRI
 5
Figure 3-5: O-DU8 Architecture Diagram 6
3.4.2 O-DU8 Functional Module Description 7
Most of hardware modules in O-DU8 are the same as the modules used by O-DU7-2. Section 3.2.2 has the 8
detailed description of those components. The differences between O-DU8 and O-DU7-2 are the fronthaul 9
interface and the physical layer functions that are performed within O-DU8 (i.e., O-DU8 performs all PHY 10
functions vs O-DU7-2 only performs High PHY functions). In O-DU8, CPRI interface is used for fronthaul. 11
Figure 3-6 shows the various components used in O-DU8, and additional functional modules are elaborated 12
in the following: 13
CPRI Interface Device 14
This device provides the CPRI protocol used for the fronthaul interface.  15
Digital Processing Unit
DDR RAM
Flash Memory
SMBus Port
Storage Drives
Ethernet PortsSMbus
USB Ports
Video Port
PCIe Slots
Serial Ports
TimingPCIeUSBTiming SignalRS232VGAMemoryChannelSPISATAEthernet
AcceleratorPCIe
CPRI Interface DevicePCIe
 16
Figure 3-6: O-DU8 Functional Block and Interface Diagram 17

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   20
3.4.3 O-DU8 Interfaces 1
Among the O-DU8 interfaces, CPRI is the fronthaul interface that is different from the O-DU7-2 and is 2
described below. The rest of the interfaces are the same as O-DU7-2 interfaces which are described in section 3
3.2.3.  4
CPRI Interface 5
The CPRI interface shall comply with CPRI specification [5]. 6
3.5 FHGW7-2 - Option 7-2 to Option 7-2 Hardware Architecture 7
For the indoor picocell system, FHGW7-2 performs the aggregation/distribution function for the 8
uplink/downlink traffic to all the radio units. FHGW7-2 has an upper interface which connects with O-DU7-2, 9
and a lower interface connected with O-RU7-2. Here, both interfaces are based on the O-RAN WG4 defined 10
fronthaul interface. FHGW7-2 supports NR by default but LTE is not precluded. 11
3.5.1 FHGW7-2 Architecture Diagram 12
Figure 3-7 depicts a FHGW7-2 architecture diagram. The signal processing unit is the key component of the 13
FHGW7-2 which handles all the uplink and downlink traffic combining and distribution. The signal 14
processing block can be either an FPGA or another digital processing unit. The back end and front end 15
fronthaul interfaces are both Ethernet.  In the front end direction, there is a broadcast function for connecting 16
O-RU7-2(s) and cascaded FHGW7-2 with the same cell ID, and a demultiplex function for connecting O-RU7-17
2(s) and FHGW7-2 with different cell IDs. In the back end direction, all signals from connected O-RU7-2(s) 18
and FHGW7-2 with same cell ID could be combined. See Figure below. 19
FHGW7-2
Digital Processing Unit
O-RAN FHFront End Interfaces
O-RAN FHBackEndInterfaceTo/From O-RU7-2To/FromO-DU7-2
 20
Figure 3-7: FHGW7-2 Architecture Diagram 21
3.5.2 FHGW7-2 Functional Module Description 22
The FHGW7-2 functional module diagram is shown in Figure 3-8. The components include: 23
 Digital processing Unit: handles all the computation and signal processing functions. 24
 POE++: provides power over Ethernet. 25
 DC/DC: performs DC to DC conversion. 26
 CLK: provides the clock signals to the FHGW7-2 27

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   21
 Memory: on board memory for data storage 1
 SPI: interface to connect with flash device for software and configuration data 2
 Debug Interface: interface is used for debugging purposes 3
 Ethernet: interfaces to connect with O-RU7-2 And O-DU7-2 4
Digital Processing Unit
Memory
SPI
Debug Interface
Ethernets
POE++
DC/DC
CLK
 5
Figure 3-8: FHGW7-2 Functional Module Diagram 6
3.6 FHGW6 - Option 6 to Option 6 Hardware Architecture 7
No FHGW is needed for this indoor deployment scenario when adopting split option 6. 8
3.7 FHGW7-2->8 - Option 7-2 to Option 8 Hardware Architecture 9
FHGW7-2->8 performs both radio traffic multiplexing and fronthaul protocol translation tasks.     10
3.7.1 FHGW7-2->8 Architecture Diagram 11
Figure 3-9 illustrates the FHGW7-2->8 architecture. For FHGW7-2->8, the digital processing unit can be the 12
same as described in Section 3.5.1. With FHGW7-2->8, the back end interface is Ethernet, while the front end 13
interfaces are CPRI. The digital processing unit block shall conduct the protocol translation between the 14
front end and back end interfaces.  15
FHGW7-2->8
Digital Processing Unit
Option 8Front End Interfaces
O-RAN FHBackEndInterfaceTo/From O-RU8To/From O-DU7-2
 16
Figure 3-9: FHGW7-2->8 Architecture Diagram 17

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   22
3.7.2 FHGW7-28 Functional Module Description 1
Figure 3-10 is the FHGW7-2->8 functional module diagram. There is one 25G SFP+ port for back end link, 2
one 25G SFP+ port for cascade link, and eight 10G CPRI ports for front end links. The front end ports also 3
support remote power supply for O-RU8(s) via POE++. In the forward direction, FHGW7-28 may connect an 4
O-DU7-2 to other O-RU8(s) via a cascaded FHGW8 supporting both the same and different cell IDs.  5
However, it can also support demultiplexing functions for connecting O-RU8(s) with different cell IDs. In 6
the back end direction, all signals from connected O-RU8(s) with the same cell IDs are combined via 7
FHGW7-2->8 towards O-DU7-2. 8
As different fronthaul interfaces are used by FHGW7-2->8, it will translate the fronthaul protocol between front 9
end and back end. FHGW7-2->8 shall also provide the low physical layer function. 10
Digital Processing Unit
Memory
SPI
Debug Interface
CPRI
POE++
DC/DC
CLK
Ethernet
 11
Figure 3-10: FHGW7-2->8 Functional Module Diagram 12
The FHGW7-2->8 functional module diagram is shown in Figure 3-10. The components include: 13
 Digital processing Unit: handles all the computation and signal processing functions. 14
 POE++: provides power over Ethernet. 15
 DC/DC: performs DC to DC conversion. 16
 CLK: provides the clock signals to the FHGW7-2 17
 Memory: on board memory for data storage. 18
 SPI: interface to connect with flash device for software and configuration data. 19
 Debug Interface: The interface is used for debugging purposes. 20
 Ethernet: provides connection from O-DU7-2 to FHGW7-2->8 21
 CPRI: provides fronthaul connection from FHGW7-2->8 to O-RU8  22
3.8 FHGW8 - Option 8 to Option 8 Hardware Architecture 23
For option 8 to option 8 fronthaul gateway, both the front end and back end interfaces of FHGW8 are based 24
on CPRI.  25
3.8.1 FHGW8 Architecture Diagram 26
Figure 3-11 illustrates the HW architecture FHGW8.  Note that the front end and the back end interfaces are 27
both CPRI.  The digital processing unit handles I/Q samples and all interface processing.  FHGW8 shall also 28

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   23
provide remote power supply functionality to the O-RU8 and may be optionally cascaded with other(s) 1
FHGW8. 2
FHGW8
Digital Processing Unit
Option 8Front End Interfaces
Option8BackEndInterfaceTo O-RU8To/FromO-DU8
 3
Figure 3-11: FHGW8 Architecture Diagram 4
3.8.2 FHGW8 Functional Module Description 5
Figure 3-12 illustrates FHGW8 functional module diagram for an Option 8 CPRI switch. As shown in the 6
FHGW8 diagram, there is one 25G SFP+ port for back end link to O-DU8, one 25G SFP+ port for cascade 7
link, and eight 10G ports for front end links. All these ports support CPRI, while the front end ports further 8
support remote power supply for O-RU8 connection. In the front end direction, there is a broadcast function 9
for connecting O-RU8(s) and cascaded FHGW8 with the same cell ID, and a demultiplex function for 10
connecting O-RU8(s) and FHGW8 with different cell IDs. In the back end direction, all signals from 11
connected O-RU8(s) with the same cell ID could be combined to O-DU8. 12
Digital Processing Unit
Memory
SPI
Debug Interface
CPRI
POE++
DC/DC
CLK
 13
Figure 3-12: FHGW8 Functional Module Diagram 14
The FHGW8 functional module diagram is shown in Figure 3-12. The components include: 15
 Digital processing Unit: handles all the computation and signal processing functions. 16
 POE++: provides power over Ethernet 17
 DC/DC: performs DC to DC conversion. 18
 CLK: provides the clock signals to the FHGW7-2 19
 Memory: on board memory for data storage. 20
 SPI: interface to connect with flash device for software and configuration data. 21
 Debug Interface: interface used for debug. 22

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   24
 CPRI: provides connection from O-DU8 to FHGW8 and from FHGW8 to O-RU8. 1
3.9 O-RU7-2 Hardware Architecture 2
O-RU7-2 consists of three major units, namely digital processing unit, RF processing unit and a timing 3
unit as shown in Figure 3-13.The Ethernet interface complies with O-RAN WG4 open fronthaul interface. O-4
RU7-2 can directly connect with O-DU7-2 or connect through a FHGW7-2. While O-RU7-2 HW supports 5
NR by default, LTE is not precluded. 6
3.9.1 O-RU7-2 Architecture Diagram 7
O-RU7-2 HW architecture consists of digital processing unit which handles all digital signal and interface 8
processing and a RF processing unit handling all analog. There will be a transceiver right after digital 9
processing block which converts between digital signals and analog signals, as well as frequency mixing. 10
Then the PA/LNA amplifies the RF signal, and the antenna will be used to transmit and receive signal over 11
the air. There is at least one Ethernet port available which is used as the O-RAN fronthaul interface. 12
O-RU7-2
RF Processing Unit
Digital Processing Unit
EthernetO-RANFH
Timing UnitTo/FromO-DU7-2
 13
Figure 3-13: O-RU7-2 Architecture Diagram 14
 15
3.9.2 O-RU7-2 Functional Module Description 16
Figure 3-14 illustrates the O-RU7-2 functional module blocks that support O-RAN fronthaul with split option 17
7-2. There is at least one interface port which supports all fronthaul interface and PoE functionalities. The 18
digital processing unit block of O-RU7-2 is mainly responsible for low PHY functions such as FFT/iFFT, CP 19
addition/removal, and PRACH filtering. Digital Down Converter (DDC), Digital Up Converter (DUC), Crest 20
Factor Reduction (CFR) and Digital Pre-Distortion (DPD) are used for digital data processing. For 21
bandwidth reduction, O-RU7-2 architecture also supports the optional compression and decompression 22
functions of FH interface.  RF Processing Unit consists of the following blocks: Transceiver, Power 23
Amplifier (PA)/ Low Noise Amplifier (LNA) and antenna. Transceiver is used for function of Analog to 24
Digital Converter (ADC), Digital to Analog Converter (DAC) and mixer.  The Timing unit may include 25
Phase Locked Loop (PLL), local oscillator and other timing synchronization circuities. 26

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   25
O-RU7-2
RF Processing Unit
Digital Processing Unit
O-RAN FH/1588
Ethernet Interface
DDC/DUC
CFR/DPD
TransceiverADC/DACAnd MIXER
PA/LNA
ANT
(de)compression/Low L1To/FromFHGW7-2
Timing Unit
 1
Figure 3-14: O-RU7-2 Functional Module Diagram 2
3.10 O-RU6 Hardware Architecture 3
O-RU6 may be deployed in an integrated or split architecture, using the MAC/PHY split defined by the 4
Small Cell Forum’s FAPI or nFAPI interface [5]. 5
3.10.1 O-RU6 Architecture Diagram 6
O-RU6 consists of three major Units, namely digital processing unit, RF processing unit and a timing unit as 7
shown in Figure 3-15.  Option 6 is referred to as interface between PHY and MAC as defined by the Small 8
Cell Forum [6] and is carried by the fronthaul interface over Ethernet as shown in Figure 3-15.  In the next 9
section there is a brief functional description of modules within these major blocks of O-RU6. 10
O-RU6
Ethernet
Digital Processing Unit
RF Processing UnitnFAPI
O-CU/O-DU6/FHGW6
Timing Unit
 11
Figure 3-15: O-RU6 Architecture Diagram 12
3.10.2 O-RU6 Functional Module Description 13
Figure 3-16 shows the major components used in O-RU6. 14
The digital processing unit handles transport/interface processing, complete PHY (low and high PHY 15
functions) modem processing, Digital Down Converter (DDC), Digital Up Converter (DUC), Crest Factor 16
Reduction (CFR) and Digital Pre-Distortion (DPD). 17
The RF processing unit is comprised of the transceiver block which is responsible for functions such as 18
Analog to Digital Converter (ADC), Digital to Analog Converter (DAC) and mixer, an amplification block 19

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   26
which contains Power Amplifier (PA)/ Low Noise Amplifier (LNA), etc and antenna subsystem that 1
captures and/or transmits radio electromagnetic waves. O-RU6 may use Power over Ethernet (PoE) to 2
simplify deployment complexity. 3
The Timing Unit may include Phase Locked Loop (PLL), local oscillator and timing synchronization 4
circuitry. 5
O-RU6
 RF Processing Unit
Digital Processing Unit
nFAPI Handler
Ethernet Interface
DDC/DUC
CFR/DPD
TransceiverADC/DACand MIXER
PA/LNA
ANT
Hi +Lo PHY
Timing UnitTo/FromO-DU6
 6
Figure 3-16: O-RU6 Functional Module Diagram 7
3.11 O-RU8 Hardware Architecture 8
O-RU8 hardware architecture is similar to O-RU7-2 as described in the previous section. The major functional 9
differences reside in the fronthaul interface functions and Physical layer functions. Note that in split option 8 10
architecture, all PHY functions are performed in the O-DU8. The digital signal processing block will 11
comprehend the functional differences and make adjustment accordingly. The RF processing blocks are the 12
same in this case.   13
 14
3.11.1 O-RU8 Architecture Diagram 15
Figure 3-17 shows a complete O-RU8 architecture diagram. CPRI is adopted as the fronthaul interface in O-16
RU8. The CPRI interface shall be included as part of the white box reference design document. The 17
programmable digital signal processing block handles all I/Q data samples processing, management and 18
control functions. The transceiver block does the radio signal conversion from analog to digital and vice 19
versa.  20

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   27
O-RU8
O-DU8/FHGW8
CPRI
Digital Processing Unit
RF Processing UnitCPRI
Timing Unit
 1
Figure 3-17: O-RU8 Architecture Diagram. 2
3.11.2 O-RU8 Functional Module Description 3
Figure 3-18 depicts functional block diagram of one example of O-RU8 which supports split architecture 4
with Option 8. The CPRI interface shall be included as part of the Whitebox reference design document. The 5
programmable digital signal processing block handles all I/Q data samples processing, management and 6
control functions. Therefore, within O-RU8, there shall be at least copper or fiber interface to support 7
transmission of CPRI protocol.  The digital processing unit of O-RU8 is responsible for CPRI protocol 8
processing, Digital Down Converter (DDC), Digital Up Converter (DUC), Crest Factor Reduction (CFR) 9
and Digital Pre-Distortion (DPD). The RF processing unit is the same as O-RU7-2, and O-RU6. The 10
Transceiver block comprises of Analog to Digital Converter (ADC), Digital to Analog Converter (DAC) and 11
mixer. The analog blocks include: Power Amplifier (PA)/ Low Noise Amplifier (LNA), etc. The Timing 12
Unit may include Phase Locked Loop (PLL), local oscillator and other timing synchronization circuities. 13
O-RU8
 RF Processing Unit
Digital Processing Unit
CPRI Proc
CPRI Interface
DDC/DUC
CFR/DPD
Transceiver(ADC/DACand MIXER
PA/LNA
ANTTo/FromFHGW8
Timing Unit
14
Figure 3-18: O-RU8 Functional Module Diagram 15
3.12 Integrated gNB-DU Hardware Architecture 16
Integrated gNB-DU is a platform that where all functionalities of an O-DU and an O-RU are performed in 17
the same Whitebox. The gNB-DU's hardware will support all Layer 1 and Layer 2 functionalities of the base 18
station. 19

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   28
3.12.1 Integrated gNB-DU Architecture Diagram 1
Figure 3-19 shows the gNB-DU architecture block diagram. The integrated gNB-DU consists of a digital 2
processing unit, a RF processing unit, and a timing unit. The gNB-DU connects to O-CU through an F1 3
interface. The contents of the processing units are described next. 4
gNB-DU
Digital Processing Unit
RF Processing UnitF1
Ethernet
Timing UnitTo/FromO-CU
 5
Figure 3-19: Integrated gNB-DU Architecture Diagram 6
3.12.2 Integrated gNB-DU Function Module Description 7
Figure 3-20 illustrates the gNB-DU function modules diagram. The Ethernet port is used as the interface to 8
the O-CU via an F1 interface. The digital processing unit consists of RLC/MAC processing, physical layer 9
processing, ADC/DAC blocks and CFR/DPD blocks.  The RF processing unit includes the transceiver block, 10
ADC/DAC, mixers, PA/LNA/RF filters and Antennas. The timing unit includes PLL, local oscillators, and 11
other timing and synchronization circuitry.  Hardware interfaces that are used internally may include PCIe, 12
SPI, JESD, etc.   13
gNB-DU
RF Processing Unit
Digital Processing Unit
EthernetInterface
DDC/DUC
CFR/DPD
TransceiverADC/DACand MIXER
PA/LNA
ANTF1
PHY
RLC/MACTo/FromO-CU
Timing Unit
 14
Figure 3-20: Integrated gNB-DU Functional Module Diagram 15
 16

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   29
3.13 AIO White Box Hardware Architecture 1
Based on the gNB physical implementation architectures discussed earlier, this section provides the 2
architecture, major building blocks and all external interfaces for the AIO Whitebox.   3
3.13.1 AIO Architecture Diagram 4
The AIO whitebox hosts L1/L2/L3 functions and radio frequency functions, and all the functions are 5
implemented on the same hardware platforms. Figure 3-21 shows the hardware blocks and external interfaces 6
of AIO Whitebox. 7
 8
Figure 3-21: AIO White box Architecture Diagram 9
3.13.2 AIO Functional Module Description 10
The AIO whitebox functional architecture comprises Digital Signal Processing, Connectivity (GbE) units, 11
RF processing unit and Timing unit, as well as a timing unit as shown in Figure 3.13. The descriptions and 12
requirements of functional module are as follows: 13
Digital Processing Unit  14
The digital Processing unit can be any GPP, FPGA or digital signal processor (DSP), with I/O chipset. It 15
may also be in the form of System-On-Chip (SOC), or Multi-Chip Package (MCP).  16
The digital Processing unit hosts L1/L2/L3 processing, ADC/DAC blocks and CFR/DPD blocks. The ADC 17
and DAC are mixed signal devices responsible for conversion of data between the digital and analog 18
domains. As such, this block can be included as part of the either the digital processing unit or the RF 19
processing unit.  20
 RF Processing Unit 21
The RF Processing Unit consists of an optional frequency converter (mixer), Power Amplifier (PA)/ Low 22
Noise Amplifier (LNA) and TX/RX filters. 23

________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.   30
Timing Unit 1
The timing unit includes any clock and frequency synthesis required as well as other timing and 2
synchronization circuits. 3
Ethernet Controller 4
The Ethernet ports transport the backhaul traffic according to the gNB hardware node requirements. The 5
Ethernet device shall support GNSS/BDS based timing synchronization.  6
3.13.3 AIO Interfaces 7
The AIO whitebox interfaces through backhaul with the 5GC core network. The backhaul interfaces are 8
typically implemented with GbE transport/connections.9
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        31
 1
Chapter 4 White Box Hardware Requirements 2
This chapter provides the requirements for various white boxes used within the indoor picocell base station. 3
These white boxes are O-CU, O-DUx, O-RUx and FHGWx.  The O-CU and O-DUx can be implemented in an 4
integrated fashion into one white box hardware or they can be separated.  The reference design based on 5
specification shall meet all these requirements. 6
4.1 O-CU Requirements 7
O-CU requirements are described in the following sections, which include the performance, interface, 8
environmental. EMC, mechanical, thermal and power requirements.  9
4.1.1 O-CU Performance 10
The performance requirements of the O-CU are listed in Table 4-1. 11
Table 4-1 :O-CU Performance Requirements 12
Parameter Requirement Description Priority
Synchronization
Support GPS Synchronization;
Support 1588V2 Synchronization
Support BeiDou Synchronization
Support BeiDou and GPS switching
Timing synchronization
method High
Supported DU
Number
For O-CU/O-DUx integrated architecture: 1 Number of O-DUx(s)
connected to a single
O-CU
High
For O-CU/O-DUx non-integrated architecture: at
least 8 High
Supported Cell
Number
For O-CU/O-DUx integrated architecture: at least
4
Cells supported by an
O-CU
High
For O-CU/O-DUx non-integrated architecture: at
least 32
High
Supported RRC
link number
For O-CU/O-DUx integrated architecture: at least
4800
RLC links supported by
O-CU
High
For O-CU/O-DUx non-integrated architecture: at
least 1280
High
Throughput
between O-DUx
For O-CU/O-DUx integrated architecture: at least
6.5Gbps
Throughput between O-
CU and O-DUx link High
For O-CU/O-DUx non-integrated architecture: at
least 16Gbps High
Latency TBD O-CU latency High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        32
4.1.2 O-CU Interfaces 1
The interface requirements of the O-CU are listed in Table 4-2: O-CU Interface Requirements. 2
Table 4-2: O-CU Interface Requirements 3
Parameter Requirement Description Priority
Transport Interface
At least 25 GbE F1 Interface to connect with
O-DUx(a)
O-CU transport links to
O-DUx and 5GC High
At least 10 GbE NG interface to connect with
5G core(b) High
 At least 25 GbE NG interface to connect with
5G core(a) High
Note:  4
(a) This requirement is for separated architecture.  5
(b) This requirement is for integrated architecture. For O-CU and O-DUx integrated solution, the F1 interface is an 6
internal logic interface. 7
 8
4.1.3 O-CU Environmental and EMC 9
The EMC requirements of the O-CU are listed in Table 4-3. 10
Table 4-3: O-CU EMC Requirements 11
Parameter Requirement Description Priority
EMC
Complying with the requirements of 3GPP TS 38.113
(2017-12R15) [7] for equipment used in
telecommunication room
Electromagnetic
Compatibility
requirement
High
Environment
The solution should comply with the requirements of O-
RAN SuFG Circular economy guidelines on network
equipment O-RAN.SuFG.CE [8]
Sustainability
requirement High
Note: For O-CU and O-DUx integrated solution, this requirement for O-CU portion is captured in the following O-DUx 12
section. 13
4.1.4 O-CU Mechanical, Thermal and Power 14
The mechanical, thermal and power requirements of the O-CU are listed in the following tables. 15
Table 4-4: O-CU Mechanical Requirements 16
Parameter Requirement Description  Priority
Dimension
Built in any 19" standard rack, or stand alone, with overall
height of no more than 5U(a), the depth (including the
connector) must be less than 750mm.
Measurement
in three
dimensions
High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        33
Status
Indicator
LED
At least include the following status indicators:
1 indicating on/off status of the power supply
1 indicating on/off status of the transmission link
Indicator
light High
Note:  1
(a) Note that this dimension is application dependant and its value may change accordingly. 2
 3
Table 4-5: O-CU Thermal Requirements 4
Parameter Requirement Description  Priority
Reliability
Work steadily and reliably over a long period of time under the
following environmental conditions:
Operating Temperature: - 5 ℃ ~ + 55 ℃
Relative humidity: 15% ~ 85%
Environmental
requirements
for reliability  High
Note: For O-CU and O-DUx integrated solution, this requirement for O-CU portion is captured in the following O-DUx 5
section. 6
Table 4-6: O-CU Power Requirements 7
Parameter Requirement Description  Priority
Power Supply DC -48 VDC (-40v ~ -57v) (can be connected to AC/DC
converter) or AC 220V power supply, voltage range of
140V~ 300v, frequency range of 45Hz ~ 65Hz.
Power supply
for O-CU
High
Power dissipation < 300W full load operation  O-CU Power
Requirement
High
Note: For O-CU and O-DUx integrated solution, this requirement for O-CU portion is captured in the following O-DUx 8
section. 9
 10
 11
 12
 13
 14
 15
 16
4.2 O-DUx Common Requirements 17
The O-DUx here takes the function of high PHY or whole PHY, OAM function and layer 2.  Usually the 18
hardware is placed in the machine room, which can be collocated in the coverage building or in the central 19
machine room far away from the coverage building. 20
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        34
4.2.1 O-DUx Performance 1
The performance requirements of the O-DUx are listed in Table 4-7. 2
Table 4-7: O-DUx Performance Requirements 3
Parameter Requirement Description Priority
Channel Bandwidth Up to 100MHz (DL+UL)  RF Bandwidth High
Antenna Number 2T2R Tx/Rx antenna number  High
4T4R High
Transmission distance Directly connected with Fronthaul Gateway
≥10Km
Distance between DU
and FHGWx /RU
High
Connect Topology Support at least two Fronthaul Gateways of
chain topology connections
Fronthaul Gateway
connection topology High
Synchronization
Support GPS Synchronization;
Sync. between BS <±1.5us;
Carrier freq. error within one subframe <±0.1
PPM
Support 1588V2 Synchronization
Support BeiDou Synchronization
Support BeiDou and GPS switching
Timing
synchronization
method
High
Capacity
MIMO
Support at least 4 100MHz bandwidth 2T2R
cells
MIMO related
capability High
Support at least 2 100MHz bandwidth 4T4R
cells Low
Support at least 8 100MHz bandwidth 2T2R
cells Medium
Support at least 4 100MHz bandwidth 4T4R
cells High
DL:2*2MIMO   UL:2*2MIMO High
DL:4*4MIMO   UL:2*2MIMO High
Peak Rate
With 100MHz bandwidth and 74% for DL,
the DL peak throughput of one cell shall not
be lower than 850Mbps for 2*2 or 1700Mbps
for 4*4, and the UL peak throughput of one
cell shall not be lower than 190Mbps.2T2R）
Peak data rate
High
Modulation
DL: QPSK,16QAM,64QAM,256QAM
UL: π/2-bpsk, QPSK, 16QAM, 64QAM,
256QAM
Modulation schemes
High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        35
Latency
Control Plane<20ms, (def: message 1 to
message 5)
User Plane DL <4ms, UL<6ms (def: PDCP
SDU-> PDCP SDU)
Control/user plane
Latency High
4.2.2 O-DUx Interfaces 1
The interface requirements of the O-DUx are listed in Table 4-8. 2
Table 4-8: O-DUx Interface Requirements 3
Parameter Requirement Description  Priority
Transport
Interface
Fronthaul interfaces connected with either radio unit or
Fronthaul Gateway
O-DUx
transport
links
High
At least one NG interface to 5GC High
At least 10 GbE F1 interface to connect with O-CU(a) High
Notes:  4
(a) For O-CU and O-DUx that are separated physically 5
4.2.3 O-DUx Environmental and EMC 6
The EMC requirements of the O-DUx are listed in Table 4-9. 7
Table 4-9: O-DUx EMC Requirements 8
Parameter Requirement Description Priority
EMC Complying with the requirements of 3GPP TS 38.113 (2017-
12R15) [7] for equipment used in telecommunication room
Electromagnetic
Compatibility
requirement
High
Environment
The solution should comply with the requirements of O-RAN
SuFG Circular economy guidelines on network equipment O-
RAN.SuFG.CE [8]
Sustainability
requirement High
 9
4.2.4 O-DUx Mechanical, Thermal and Power 10
The mechanical requirements of the O-DUx are listed in Table 4-10. 11
Table 4-10: O-DUx Mechanical Requirements 12
 Parameter Requirement Description Priority
Dimension
Built in any 19" standard rack, or stand alone, and the height
does not exceed 2U(a), the depth (including the connector)
must be less than 450mm.
Measurement in
three dimensions High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        36
Status
Indicator
LED
At least includes the following status indicators:
1 indicating the on/off status of optical fiber interface
1 indicating off status of the power supply
1 indicating on/off status of the transmission link
Indicator light
High
Note:  1
(a) Note that this dimension is application dependant and its value may change accordingly. 2
 3
The thermal requirements of the O-DUx are listed in Table 4-11. 4
Table 4-11: O-DUx Thermal Requirements 5
Parameter Requirement Description Priority
Reliability
Work steadily and reliably over a long period of time under
the following environmental conditions:
Operating Temperature: - 5 ℃ ~ + 55 ℃
Relative humidity: 15% ~ 85%
Environmental
requirements for
reliability  High
 6
The power requirements of the O-DUx are listed in Table 4-12.  7
Table 4-12: O-DUx Power Requirements 8
  Parameter Requirement Description Priority
Power
Supply
DC -48 VDC (-40v ~ -57v) (can be connected to AC/DC
converter) or AC 220V power supply, voltage range of
140V~ 300v, frequency range of 45Hz ~ 65Hz.
Power supply for
O-DUx
High
Power
Dissipation
< 500W, with 4 cells full load operation  O-DUx Power
Requirement
High
< 350W, with 4 cells full load operation High
< 800W, with 8 cells full load operation Medium
 9
4.3 O-DUx Split Option Specific Requirements 10
In addition to the common O-DUx requirements, there may be some specific requirements that apply to O-11
DUx due to the split option. These requirements are listed in the following sections. 12
4.3.1 O-DU7-2 Specific Requirements 13
The specific requirements of O-DU7-2 are listed in Table 4-13.   14
Table 4-13: O-DU7-2 Specific Requirements 15
Parameter Requirement Description  Priority
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        37
Transport
Interface
At least 4 Ethernet interfaces connected with Fronthaul
Gateway
O-DU7-2
fronthaul
transport
links
High
 1
 2
 3
 4
4.3.2 O-DU6 Specific Requirements 5
The specific requirements of O-DU6 are listed in Table 4-14. 6
Table 4-14: O-DU6 Specific Requirements 7
Parameter Requirement Description  Priority
Transport
Interface
At least one Ethernet interfaces for fronthaul

O-DU6
fronthaul
transport
links
High
 8
4.3.3 O-DU8 Specific Requirements 9
The specific requirements of the O-DU8 are listed in Table 4-15.  10
Table 4-15: O-DU8 Specific Requirements 11
Parameter Requirement  Description Priority
Transport Interface At least 4 CPRI (option 8) interfaces connected with
Fronthaul Gateway
O-DU8
fronthaul
transport
links
High
 12
4.4 O-RUx Common Requirements 13
The O-RUx common requirements apply to all the radio units regardless of the split option. In the indoor 14
environment, O-RUx hardware is placed on the cell or wall of the coverage building; it converts the base 15
band signal into RF signal or vice versa to supply the coverage. 16
4.4.1 O-RUx Performance 17
The O-RUx performance requirements cover all the aspects of radio unit including frequency bands, antenna 18
configurations, power efficiency, etc.  Table 4-16 lists the performance parameters related to O-RUx. 19
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        38
Table 4-16: O-RUx Performance Requirements 1
Parameter Requirement Description Priority
Operating band n2, n4, n5, n13, n41, n48, n66, n77, n78, n79 Radio frequency
band
High
Channel bandwidth Up to 100MHz (DL+UL) Frequency
bandwidth
High
Transmitter and
receiver number
2T2R  Tx/Rx Antenna
numbers
High
4T4R High
Output Power
Accuracy Under normal condition: ±2dB Power accuracy  High
Tx off Power Level less than -89dBm/MHz Tx power level High
EVM at maximum
output power
64QAM: EVM smaller than 5%
256QAM: EVM smaller than 3.5%
Max output power  High
Operating band
unwanted emissions
The Operating band unwanted emissions must
satisfy the Category B limit defined by the
section 6.6.4.2.4 in 3GPP TS 38.104 [3].
RF operation band
unwanted emissions
requirement
High
Transmitter spurious
emissions
The Operating band unwanted emissions must
satisfy the Category B limit defined by the
section 6.6.4.2.4 in [3].
Deliberately
generated RF signal
by transmitter
High
receiver sensitivity
The throughput shall be ≥ 95% of the
maximum throughput of the reference
measurement channel of G-FR1-A1-5, the
reference sensitivity levels should not higher
than -94dBm.
The weakest signal
receiver is able to
identify and process High
Blocking
In Channel selection, ACS, In-band blocking,
out-band blocking, IMD and other receiver
specification must follow the 3GPP guidelines
in [3], the reference sensitivity is allowed to
degrade at most 6dB under all kinds of
interference signal and corresponding level.
Channel selection
related requirement
High
Other specifications
Except for all the RF specifications listed
above, other RF specifications must follow
the requirement in [3].
Addition standard
to comply High
Downlink
modulation Mode QPSK、16-QAM、64-QAM、256-QAM DL Modulation
schemes High
Uplink modulation
mode
π/2-BPSK、QPSK、16-QAM、64-QAM、
256-QAM
UL Modulation
schemes

High
256QAM medium

                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        39
Output power
The rated output power of the O-RUx is 0.5
W. 2T2R
RF radiation power High
The rated output power of the O-RUx is 1W.
2T2R High
The rated output power of the O-RUx is 1W.
4T4R High
4.4.2 O-RUx Interfaces  1
The interface related requirements of the O-RUx are listed in Table 4-17. 2
Table 4-17: O-RUx Interface Requirements 3
Parameter Requirement Description Priority
Interfaces Number The O-RUx must have at least one fronthaul
interface based on the split option supported
Number of
fronthaul links
High
 4
4.4.3 O-RUx Environmental and EMC 5
The environmental and EMC requirements of the O-RUx are listed in Table 4-18. 6
Table 4-18: O-RUx Environmental and EMC Requirements 7
Parameter Requirement Description Priority
Mounting method Wall and ceiling mounting. Mounting
requirement
High
Grounding The O-RU x must support Joint Grounding
Method and can working normally when the
grounding resistor is less than 10Ω.
Grounding
requirement
High
EMC  Complying with the requirements of 3GPP TS
38.113 [7]
Electromagnetic
Compatibility
requirement
High
Environment
The solution should comply with the
requirements of O-RAN SuFG Circular
economy guidelines on network equipment O-
RAN.SuFG.CE [8]
Sustainability
requirement High
 8
4.4.4 O-RUx Mechanical, Thermal and Power 9
The mechanical, thermal and power requirements of the O-RUx are listed in Table 4-19. 10
Table 4-19: O-RUx Mechanical, Thermal and Power Requirements 11
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        40
Parameter Requirement Description Priority
Weight The gross weight of the O-RUx must smaller
than 3kg.
Weight
requirement High
Dimension The dimension of the O-RUx must smaller than
3L.
Measurement in
dimension High
Stability The failure rate of O-RU x must not exceed 2% Stability
requirement High
Power
Consumption
At full load, the power consumption must not
exceed 40W. 2T2R
Power
requirement High
At full load, the power consumption must not
exceed 50W. 4T4R High
Power supply O-RU x must support either an isolated POE or
isolated optical fiber with integrated power
cable as the power supply source
Power Support
Requirement
High
Level of protection The protection level of O-RUx is equivalent to
the IP31 standard.
Protection level High
Temperature and
moisture
The O-RUx must be operated and stored under
those conditions:
Temperature：-5℃～＋55℃
moisture：5%~95%
Ambient
temperature and
moisture
requirement
High
Atmospheric
pressure The O-RU x must operate normally under the
atmospheric pressure between 70 to 106Kpa.
Operation
atmospheric
pressure
requirement
High
Cooling mode Natural heat dissipation. System cooling
requirement High
 1
4.5 O-RUx Split Option Specific Requirements 2
Besides the common requirements which shall apply to all the radio unit types. The following sections list all 3
the specific requirements that only apply to the designated split option.   4
4.5.1 O-RU7-2 Specific Requirements  5
The O-RU7-2 must have one RJ45 or SFP 10G Ethernet interface used as fronthaul interface. The O-RU7-2 6
must support the lower physical layer functions and comply with [4]. 7
4.5.2 O-RU6 Specific Requirements 8
The O-RU6 must have at least one RJ45 10 gigabit per second (Gbps) Ethernet interface or at least one 10 9
Gbps optical interface. In some cases, depending on the fronthaul throughput associated with smaller air 10
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        41
interface bandwidths, a 1 or 2.5 Gbps Ethernet or optical interface may be sufficient, depending on system 1
operator requirements. SCF 5G nFAPI should be supported. 2
At full load, the power consumption must not exceed the limit allowed by IEEE802.3at/PoE+, which is 3
25.5W. 4
4.5.3 O-RU8 Specific Requirements 5
The O-RU8 must have at least one SFP 10Gbps optical interface for CPRI interface. The O-RU8 fronthaul 6
interface shall comply with [5]. 7
4.6 FHGWx – Common Requirements 8
A Fronthaul gateway is used in many scenarios as the aggregation point of radio units, as well as to provide 9
power to the O-RUs. The FHGWx usually is deployed close to O-RUs (e.g. indoor coverage: deployed on the 10
same floor or in the same building with multiple radios less than 100 meters). FHGWx distributes traffic 11
from the O-DUx to each O-RUx, and it combines the uplink traffic from all radios before sending it to the O-12
DUx. The benefit of using the FHGWx includes radio traffic aggregation and centralized power supplied to 13
radio units. When different fronthaul interfaces are used by the O-DUx and O-RUx, the FHGWx can act as a 14
fronthaul protocol converter, e.g. from eCPRI to CPRI. 15
4.6.1 FHGWx Performance 16
The performance requirements of the FHGWx are listed in Table 4-20.   17
Table 4-20: FHGWx Performance Requirements 18
Parameter Requirement Description Priority
Transmission
distance
The transmission distance must not less than 100m when
using POE.
The transmission distance must not less than 200m when
using optical fiber with power cable
Wired line
distance
limit
High
 19
4.6.2 FHGWx Interfaces  20
The interface requirements of the FHGWx are listed in Table 4-21. 21
Table 4-21: FHGWx Interface Requirements 22
Parameter Requirement Description  Priority
Interface FHGW x must have at least 2 fronthaul interfaces, one for
the connection with O-DUx, the other one for the
connection with the second FHGWx.
Number of
Fronthaul
links
High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        42
FHGWx must support fronthaul connections for 8 O-RUx
and must supply the power to the O-RUx through POE or
optical fiber with power cable.
High
Cascade  Each FHGW x must support a cascade connection with
another fronthaul gateway.
Topology
between
FHGWx (s)
High
 1
4.6.3 FHGWx Environmental, EMCs 2
The EMC requirements of the FHGWx are listed in Table 4-22. 3
Table 4-22: FHGWx EMC Requirements 4
Parameter Requirement Description Priority
Mounting
method
Wall and ceiling mountable. Mounting
method
High
Grounding The FHGWx must support Joint Grounding Method and
can work normally when the grounding resistor is less
than 10Ω.
FHGWx
grounding
requirement
High
EMC

Complying with the requirements in [7] for equipment
used in telecommunication room
Electromagnetic
Compatibility
requirement
High
Environment
The solution should comply with the requirements of O-
RAN SuFG Circular economy guidelines on network
equipment O-RAN.SuFG.CE [8]
Sustainability
requirement High
 5
4.6.4 FHGWx Mechanical, Thermal and Power 6
The mechanical, thermal and power requirement of the FHGWx are listed in Table 4-23. 7
Table 4-23: FHGWx Mechanical, Thermal and Power Requirements 8
Parameter Requirement Description Priority
Power
Consumption
The static power consumption (not supplying power to
another FHGWx) of each fronthaul gateway must not
exceed 55W.
Power
requirement
High
Dimension Each FHGWx can be mounted on the 19-inch rack. The
height must not exceed 1U.
Measurement
in
dimensions
High
Noise  Under Normal temperature (25℃) condition, the noise
level must smaller than 40dBA. Under extreme condition
(40℃), the noise level must smaller than 45dBA.
Noise level
requirement
High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        43
Temperature
and moisture
The FHGWx must be operated and stored under these
conditions:
Temperature：-5℃～＋55℃
moisture：15%~85%
Ambient
temperature
and moisture
High
Atmospheric
pressure The FHGW x must operate normally under the
atmospheric pressure between 70 to 106Kpa.
Operational
atmospheric
pressure
requirement
High
 1
4.7 FHGWx – Split Option Specific Requirements 2
For architecture with different split options, FHGWx may have specific hardware requirements that only 3
apply to a designated type of fronthaul protocol. Those requirements are listed in the following sections. 4
Note that Split option 6 does not require any FHGW. 5
4.7.1 FHGW7-2 Specific Requirements 6
FHGW7-2 must have at least two 10 Gbps optical or RJ45 Ethernet interfaces, one for the connection with O-7
DU7-2, the other for the connection with another FHGW7-2. 8
Each FHGW7-2 must support the connection to 8 O-RU7-2 and supply the power to the O-RU7-2 through POE 9
or optical fiber with power cable. 10
4.7.2 FHGW7-2->8 Specific Requirements 11
FHGW7-2->8 must have at least two 10 Gbps optical or RJ45 Ethernet interfaces, one for the connection with 12
O-DU7-2, the other for the connection with another FHGW7-2->8. 13
Each FHGW7-2->8 must support 8 connection links O-RU8 and supply the power to the O-RU8 through optical 14
fiber with power cable.  15
4.7.3 FHGW8 Specific Requirements 16
FHGW8 must have at least 2 optical interfaces, one for the connection between O-DU8, the other for the 17
connection with another FHGW8. 18
Each FHGW8 must support the 8 CPRI links for O-RU8 and supply the power to O-RU8 via optical fiber with 19
power cable. 20
4.8 Integrated gNB-DU Requirements 21
The following sections list the requirements for the integrated gNB-DU which includes performance, 22
interfaces, mechanical, thermal, etc. 23
 24
 25
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        44
 1
 2
4.8.1 Integrated gNB-DU Performance 3
Table 4-24 lists the performance requirements for gNB-DU. 4
Table 4-24: Integrated gNB-DU Performance Requirements 5
Parameter Requirement Description Priority
Operating band n2, n4, n5, n13, n41, n48, n66, n77, n78, n79,  Radio
frequency band
High
Channel bandwidth Up to 100MHz (DL+UL) Frequency
bandwidth
High
Transmitter and
receiver number
2T2R  Tx/Rx Antenna
numbers

High
4T4R High
Output Power
Accuracy Under normal condition: ±2dB Power accuracy  High
Tx off Power Level Less than -89dBm/MHz Tx power level  High
EVM at maximum
output power
64QAM: EVM smaller than 5%
256QAM: EVM smaller than 3.5%
Max output
power  High
Operating band
unwanted
emissions
The Operating band unwanted emissions must
satisfy the Category B limit defined by the
section 6.6.4.2.4 in [3].
RF operation
band unwanted
emissions
requirement
High
Transmitter
spurious emissions
The Operating band unwanted emissions must
satisfy the Category B limit defined by the
section 6.6.4.2.4 in [3].
Deliberately
generated RF
signal by
transmitter
High
receiver sensitivity
The throughput shall be ≥ 95% of the maximum
throughput of the reference measurement
channel of G-FR1-A1-5, the reference
sensitivity levels should not higher than -
94dBm.
The weakest
signal receiver
is able to
identify and
process
High
Blocking
In Channel selection, adjacent channel
selectivity (ACS), In-band blocking, out-band
blocking, Intermodulation Distortion (IMD) and
other receiver specification must follow [3]; the
reference sensitivity is allowed to degrade at
most 6dB under all kinds of interference signal
and corresponding level.
Channel
selection
related
requirement High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        45
Other
specifications
Except for all the RF specifications listed above,
other RF specifications must follow the
requirement in [3].
Addition
standard to
comply
High
Downlink
modulation Mode QPSK、16-QAM、64-QAM、256-QAM DL Modulation
schemes High
Uplink modulation
mode
π/2-BPSK、QPSK、16-QAM、64-QAM UL Modulation
schemes
High
256QAM Medium
Output power
The rated output power of the O-RUx is 0.5W.
2T2R
RF radiation
power High
The rated output power of the O-RUx is 1W.
2T2R High
The rated output power of the O-RUx is 1W.
4T4R Low
Synchronization Sync. between BS <±1.5us;
Carrier freq. error within one subframe <±0.1
PPM
Support 1588V2 Synchronization
Support BeiDou Synchronization
Support GPS Synchronization;
Support BeiDou and GPS switching
Timing
synchronization
method
High
 1
4.8.2 Integrated gNB-DU Interfaces 2
Table 4-25 lists the Interface Requirement for integrated gNB-DU. 3
Table 4-25: Integrated gNB-DU Interface Requirements 4
Parameter Requirement Description  Priority
Interfaces Number
The gNB-DU must have at least one Ethernet
interface for F1 interface
Number of
backhaul
links
High
 5
4.8.3 Integrated gNB-DU Environmental, EMC 6
Table 4-26 lists the Environmental and electromagnetic compatibility (EMC) related requirements for 7
integrated gNB-DU. 8
Table 4-26: Integrated gNB-DU Environmental and EMC Requirements 9
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        46
Parameter Requirement Description Priority
Mounting method Wall and ceiling mounting. Mounting
requirement
High
Grounding The gNB-DU must support Joint Grounding
Method and can operate normally when the
grounding resistor is less than 10Ω.
Grounding
requirement
High
EMC  Complying with the requirements of 3GPP TS
38.113 [7].
Electromagnetic
Compatibility
requirement
High
Environment
The solution should comply with the
requirements of O-RAN SuFG Circular
economy guidelines on network equipment O-
RAN.SuFG.CE [8]
Sustainability
requirement High
 1
4.8.4 Integrated gNB-DU Mechanical, Thermal and Power 2
Table 4-27 lists the mechanical, thermal and power requirements for integrated gNB-DU. 3
Table 4-27: Integrated gNB-DU Mechanical, Thermal and Power Requirements 4
Parameter Requirement Description Priority
Weight The gross weight of the gNB-DU must be
smaller than 3kg.
Weight
requirement High
Dimension The dimension of the gNB-DU must be smaller
than 3L.
Measurement
in dimension High
Stability The failure rate of gNB-DU must not exceed
2%
Stability
requirement High
Power
Consumption
At full load, the power consumption must not
exceed 40W for 2T2R
Power
requirement High
At full load, the power consumption must not
exceed 50W for 4T4R High
Level of protection The protection level of gNB-DU is equivalent
to the IP31 standard.
Protection
level High
Temperature and
moisture
The gNB-DU must be operated and stored
under those conditions:
Temperature：-5℃～＋55℃
moisture：5%~95%
Ambient
temperature
and moisture
High
Atmospheric
pressure
The gNB-DU must operate normally under the
atmospheric pressure between 70 to 106Kpa.
Operational
atmospheric
High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        47
pressure
requirement
Cooling mode Natural heat dissipation. Cooling
method High
 1
 2
 3
4.9 AIO White Box Hardware Requirements 4
This chapter provides the requirements of performance, interface, environmental, EMC, mechanical, thermal 5
and power for AIO white box used within the Indoor Picocell base station. The reference design based on 6
specification shall meet all these requirements based on their priority as specified by operators. 7
4.9.1 AIO Performance 8
The performance requirements of the AIO whitebox are listed in Table 4-28. 9
Table 4-28: AIO Whitebox Performance Requirements 10
Parameter Requirement Description Priority
Synchronization
Support 1588v2 Synchronization

 Timing
synchronization
method
Low
Support GNSS Synchronization;
Synchronization Between BS <= 1.5us; Carrier
frequency error within one subframe <±0.1 PPM
High
Support BeiDou Synchronization High
Sniffer Synchronization High
Peak Data Rate DL: up to 750Mbps
UL: up to 340Mbps
Highest theoretical
data rate in error
free conditions.
High
Channel
Bandwidth ≤300 MHz OBW RF Bandwidth High
Antenna
Configuration
(Number of
Transceivers)
2T2R Tx/Rx antenna
number High
Conducted
Power up to 27dBm per port RF power High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        48
Modulation
DL: QPSK,16QAM,64QAM,256QAM
UL: π/2-BPSK, QPSK, 16QAM, 64QAM,
256QAM
Modulation
schemes High
Operating band n41/n78/n79 Radio frequency
band  High
Output Power
Accuracy
The Output power accuracy shall satisfy the
Category B limit defined by the section 6.2.2 in
3GPP TS 38.104 [3].
Power accuracy  High
Tx off Power
Level
less than -85dBm/MHz; See section 6.4.1.2 in
3GPP TS 38.104 [3].
Tx power level
during an off period High
EVM at
maximum
output power
64QAM: EVM smaller than 8%
256QAM: EVM smaller than 3.5% Max output power  High
Operating band
unwanted
emissions
The Operating band unwanted emissions shall
satisfy the  limit defined by the section 6.6.4.2.4
in 3GPP TS 38.104 [3].
RF operation band
unwanted emissions
requirement
High
Transmitter
spurious
emissions
The Operating band unwanted emissions shall
satisfy the Category B limit defined by the section
6.6.5.2.1 and section 6.6.5.2.4 in [3].
Deliberately
generated RF signal
by transmitter
High
Receiver
Sensitivity
The throughput shall be ≥ 95% of the maximum
throughput of the reference measurement channel
of G-FR1-A1-5; the reference sensitivity levels
shall be better than -87.6dBm.
The weakest signal
the receiver can
identify and process
High
Blocking
In Channel selection, ACS, In-band blocking, out-
band blocking, IMD and other receiver
specification shall follow the 3GPP guidelines in
[3], the reference sensitivity is allowed to degrade
at most 6dB under all kinds of interference signal
and corresponding level.
Channel selection
related requirement High
Other
specifications
Except for all the RF specifications listed above,
other RF specifications shall follow the
requirement in [3].
Additional standard
to comply High
4.9.2 AIO Interfaces  1
The interface requirements of the AIO whitebox are listed in Table 4-29. 2
Table 4-29: AIO Whitebox Interface Requirements 3
Parameter Requirement Description Priority
Transport Interface 1 GbE NG interface to connect with 5G core or
10 GbE NG interface to connect with 5G core
AIO whitebox transport
links to 5GC High
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        49
4.9.3 AlO Environmental and EMC 1
Table 4-30: AIO EMC Requirements 2
Parameter Requirement Description Priority
EMC
Shall comply with the requirements of 3GPP TS 38.113
(2017-12 Rel-15) [7] for equipment used in
telecommunication room
Electromagnetic
Compatibility
requirement
High
Mounting
method Ceiling, wall, desktop Mounting
requirement High
Grounding
The AIO whitebox shall support Joint Grounding Method
and shall work normally when the grounding resistor is less
than 10Ω.
Grounding
requirement High
Environment
The solution should comply with the requirements of O-
RAN SuFG Circular economy guidelines on network
equipment O-RAN.SuFG.CE [8]
Sustainability
requirement High
 3
4.9.4 AlO Mechanical, Thermal and Power 4
The mechanical, thermal and power requirements of the AIO whitebox are listed in the following tables. 5
Table 4-31: AIO Mechanical Requirements 6
Parameter Requirement Description   Priority
Dimensions ≤2.5L
Measureme
nt in three
dimensions
Low
Weight ≤2kg Weight
requirement Low
Status
Indicator
LED
Shall include as a minimum the following status indicators:
---1 indicating on/off status of the power supply
---1 indicating on/off status of the transmission link
Indicator
light High
Reliability The MTBF shall be >150000 hours
Mean Time
Between
Failures
High
  7
Table 4-32: Thermal Requirements 8
Parameter Requirement Description  Priority
                                                                                                            O-RAN.WG7.IPC-HAR.0-v03.00
________________________________________________________________________________________________
© 2024 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.        50
Temperature
and Humidity
The solution should support temperature range
 ( -5℃ ~ 45℃) and humidity (15%-85%) if implemented
indoors.
Environmental
requirements
for reliability High
Atmospheric
pressure
The whitebox shall operate normally under atmospheric
pressure between 70 to 106Kpa.
Operational
atmospheric
pressure
requirement
High
Cooling
mode Passive cooling System cooling
requirement High
Ingress
protection IP30
Environmental
requirements
for protection
High
 1
 2
Table 4-33: AIO Whitebox Power Requirements 3
Parameter Requirement Description  Priority
Power Supply
DC 12V with AC adaptor Power supply
Requirement High
PoE++ Power supply
Requirement High
Power
consumption Up to 30W
Power
consumption
Requirement
High
 4