--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Epp_top.twx Epp_top.ncd -o Epp_top.twr Epp_top.pcf -ucf
Nexys2_500General.ucf

Design file:              Epp_top.ncd
Physical constraint file: Epp_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock EppAstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |    0.413(F)|    1.306(F)|EppAstb_IBUF      |   0.000|
DB<1>       |   -0.163(F)|    1.766(F)|EppAstb_IBUF      |   0.000|
DB<2>       |   -0.002(F)|    1.632(F)|EppAstb_IBUF      |   0.000|
DB<3>       |    0.101(F)|    1.548(F)|EppAstb_IBUF      |   0.000|
DB<4>       |    0.250(F)|    1.436(F)|EppAstb_IBUF      |   0.000|
DB<5>       |   -0.243(F)|    1.830(F)|EppAstb_IBUF      |   0.000|
DB<6>       |   -0.280(F)|    1.865(F)|EppAstb_IBUF      |   0.000|
DB<7>       |    0.564(F)|    1.190(F)|EppAstb_IBUF      |   0.000|
EppWr       |    3.010(R)|    1.984(R)|mod2/aux          |   0.000|
            |    2.075(F)|    0.740(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock EppDstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |   -0.846(R)|    3.635(R)|BramClkIn         |   0.000|
            |    0.429(F)|    1.490(F)|EppDstb_IBUF      |   0.000|
DB<1>       |   -1.271(R)|    3.975(R)|BramClkIn         |   0.000|
            |    0.105(F)|    1.551(F)|EppDstb_IBUF      |   0.000|
DB<2>       |   -2.611(R)|    5.048(R)|BramClkIn         |   0.000|
            |    0.691(F)|    1.726(F)|EppDstb_IBUF      |   0.000|
DB<3>       |   -1.128(R)|    3.861(R)|BramClkIn         |   0.000|
            |    0.400(F)|    1.740(F)|EppDstb_IBUF      |   0.000|
DB<4>       |    0.400(R)|    2.350(R)|BramClkIn         |   0.000|
            |    0.428(F)|    1.534(F)|EppDstb_IBUF      |   0.000|
DB<5>       |   -0.664(R)|    3.201(R)|BramClkIn         |   0.000|
            |    0.186(F)|    1.638(F)|EppDstb_IBUF      |   0.000|
DB<6>       |   -0.064(R)|    2.722(R)|BramClkIn         |   0.000|
            |    0.931(F)|    1.677(F)|EppDstb_IBUF      |   0.000|
DB<7>       |    0.438(R)|    2.320(R)|BramClkIn         |   0.000|
            |    1.647(F)|    0.763(F)|EppDstb_IBUF      |   0.000|
EppWr       |    3.596(R)|    0.598(R)|BramClkIn         |   0.000|
            |    3.125(R)|    1.840(R)|mod2/aux          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    2.903(R)|    0.253(R)|clk_BUFGP         |   0.000|
sw<1>       |    3.123(R)|    0.332(R)|clk_BUFGP         |   0.000|
sw<2>       |    3.772(R)|    0.694(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock EppAstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   13.441(R)|mod2/aux          |   0.000|
            |   13.040(F)|EppAstb_IBUF      |   0.000|
DB<1>       |   12.193(F)|EppAstb_IBUF      |   0.000|
            |   13.154(R)|mod2/aux          |   0.000|
DB<2>       |   13.518(R)|mod2/aux          |   0.000|
            |   13.368(F)|EppAstb_IBUF      |   0.000|
DB<3>       |   14.834(R)|mod2/aux          |   0.000|
            |   14.862(F)|EppAstb_IBUF      |   0.000|
DB<4>       |   13.347(F)|EppAstb_IBUF      |   0.000|
            |   12.972(R)|mod2/aux          |   0.000|
DB<5>       |   12.762(R)|mod2/aux          |   0.000|
            |   12.242(F)|EppAstb_IBUF      |   0.000|
DB<6>       |   13.199(F)|EppAstb_IBUF      |   0.000|
            |   14.312(R)|mod2/aux          |   0.000|
DB<7>       |   13.793(R)|mod2/aux          |   0.000|
            |   12.707(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock EppDstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   18.786(R)|BramClkIn         |   0.000|
            |   13.297(R)|mod2/aux          |   0.000|
DB<1>       |   18.062(R)|BramClkIn         |   0.000|
            |   13.010(R)|mod2/aux          |   0.000|
DB<2>       |   18.262(R)|BramClkIn         |   0.000|
            |   13.374(R)|mod2/aux          |   0.000|
DB<3>       |   18.766(R)|BramClkIn         |   0.000|
            |   14.690(R)|mod2/aux          |   0.000|
DB<4>       |   16.495(R)|BramClkIn         |   0.000|
            |   12.828(R)|mod2/aux          |   0.000|
DB<5>       |   16.881(R)|BramClkIn         |   0.000|
            |   12.618(R)|mod2/aux          |   0.000|
DB<6>       |   16.825(R)|BramClkIn         |   0.000|
            |   14.168(R)|mod2/aux          |   0.000|
DB<7>       |   16.755(R)|BramClkIn         |   0.000|
            |   13.649(R)|mod2/aux          |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
CLKADC1        |    9.357(R)|clk_BUFGP         |   0.000|
CLKADC2        |    9.958(R)|clk_BUFGP         |   0.000|
CLKDAC         |    8.859(R)|clk_BUFGP         |   0.000|
CLKREF         |    8.079(R)|clk_BUFGP         |   0.000|
CSADC1         |    9.675(R)|clk_BUFGP         |   0.000|
CSADC2         |    8.319(R)|clk_BUFGP         |   0.000|
CSDAC          |    8.688(R)|clk_BUFGP         |   0.000|
CSREF1         |   13.710(R)|clk_BUFGP         |   0.000|
CSREF2         |   13.473(R)|clk_BUFGP         |   0.000|
CSREF3         |   13.994(R)|clk_BUFGP         |   0.000|
Led<0>         |    8.374(R)|clk_BUFGP         |   0.000|
Led<1>         |    8.766(R)|clk_BUFGP         |   0.000|
Led<2>         |    7.903(R)|clk_BUFGP         |   0.000|
Led<3>         |    8.199(R)|clk_BUFGP         |   0.000|
Led<4>         |    9.270(R)|clk_BUFGP         |   0.000|
Led<5>         |    8.662(R)|clk_BUFGP         |   0.000|
Led<6>         |    9.177(R)|clk_BUFGP         |   0.000|
Led<7>         |    9.774(R)|clk_BUFGP         |   0.000|
MUXDACEN       |    8.046(R)|clk_BUFGP         |   0.000|
MUXREF1        |    8.285(R)|clk_BUFGP         |   0.000|
MUXREF2        |    8.153(R)|clk_BUFGP         |   0.000|
MUXREF3        |    8.410(R)|clk_BUFGP         |   0.000|
theBeanConf<0> |    9.167(R)|clk_BUFGP         |   0.000|
theBeanConf<1> |    9.073(R)|clk_BUFGP         |   0.000|
theBeanConf<2> |    9.630(R)|clk_BUFGP         |   0.000|
theBeanConf<3> |    8.741(R)|clk_BUFGP         |   0.000|
theBeanConf<4> |    8.481(R)|clk_BUFGP         |   0.000|
theBeanConf<5> |    9.259(R)|clk_BUFGP         |   0.000|
theBeanConf<6> |    9.495(R)|clk_BUFGP         |   0.000|
theBeanConf<7> |    8.444(R)|clk_BUFGP         |   0.000|
theBeanConf<8> |    8.984(R)|clk_BUFGP         |   0.000|
theBeanConf<9> |    9.024(R)|clk_BUFGP         |   0.000|
theBeanConf<10>|    8.808(R)|clk_BUFGP         |   0.000|
theBeanConf<11>|    8.955(R)|clk_BUFGP         |   0.000|
theBeanConf<12>|    8.920(R)|clk_BUFGP         |   0.000|
theBeanConf<13>|    9.509(R)|clk_BUFGP         |   0.000|
theBeanConf<14>|    9.482(R)|clk_BUFGP         |   0.000|
theBeanConf<15>|   10.009(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock EppAstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    6.317|    7.458|         |         |
EppDstb        |    6.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EppDstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    6.317|    7.458|    5.666|         |
EppDstb        |    6.317|         |    5.666|    5.577|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    7.127|    5.673|         |         |
EppDstb        |    7.127|    8.410|         |         |
clk            |    9.667|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppAstb        |DB<0>          |    8.254|
EppAstb        |DB<1>          |    8.629|
EppAstb        |DB<2>          |    7.714|
EppAstb        |DB<3>          |    8.319|
EppAstb        |DB<4>          |    9.802|
EppAstb        |DB<5>          |    8.623|
EppAstb        |DB<6>          |    9.013|
EppAstb        |DB<7>          |    9.470|
EppAstb        |EppWait        |    8.632|
EppDstb        |EppWait        |    8.515|
EppWr          |DB<0>          |    5.427|
EppWr          |DB<1>          |    5.704|
EppWr          |DB<2>          |    5.275|
EppWr          |DB<3>          |    5.287|
EppWr          |DB<4>          |    5.849|
EppWr          |DB<5>          |    5.593|
EppWr          |DB<6>          |    6.682|
EppWr          |DB<7>          |    6.260|
---------------+---------------+---------+


Analysis completed Wed Aug 31 18:23:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 196 MB



