Oh no...

Cycle: 5
RARS instruction number: 6	Instruction: addi x5,x0,0
Expected:	Register Write to Reg: 0x05 Val: 0x00000000
Got     :	Register Write to Reg: 0x05 Val: 0x00000001
Incorrect write

Cycle: 6
RARS instruction number: 7	Instruction: sw x5,0(x3)
Expected:	Memory Write to Addr: 0x10010000 Val: 0x00000000
Got     :	Memory Write to Addr: 0x10010000 Val: 0x00000001
Incorrect write

Cycle: 12
RARS instruction number: 14	Instruction: addi x5,x0,0
Expected:	Register Write to Reg: 0x05 Val: 0x00000000
Got     :	Register Write to Reg: 0x05 Val: 0x00000001
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


