Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-948c0e1a_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fdc41700000,65536
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1.traceg
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 25
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1.traceg
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
gpu_sim_cycle = 7891
gpu_sim_insn = 3901553
gpu_sim_insn_fp = 1261568
gpu_bytes_leidos = 688128
gpu_bytes_leidos_Desde_MemFetch = 466944
gpu_arithmetic_intensity = 1.83333333333333
gpu_gflops = 231.338094
gpu_ipc =     494.4308
gpu_tot_sim_cycle = 7891
gpu_tot_sim_insn = 3901553
gpu_tot_ipc =     494.4308
gpu_tot_issued_cta = 64
gpu_occupancy = 12.2192% 
gpu_tot_occupancy = 12.2192% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8492
partiton_level_parallism_total  =       1.8492
partiton_level_parallism_util =      11.6829
partiton_level_parallism_util_total  =      11.6829
L2_BW  =      85.6251 GB/Sec
L2_BW_total  =      85.6251 GB/Sec
gpu_total_sim_rate=975388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 228, Miss_rate = 0.792, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[1]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[2]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[3]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 63
	L1D_cache_core[4]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[5]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 63
	L1D_cache_core[6]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[7]: Access = 288, Miss = 228, Miss_rate = 0.792, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[8]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 64
	L1D_cache_core[9]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[10]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[11]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 66
	L1D_cache_core[12]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[13]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[14]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[15]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[16]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[17]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[18]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[19]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[20]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 66
	L1D_cache_core[21]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 64
	L1D_cache_core[22]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[23]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 61
	L1D_cache_core[24]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[25]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[26]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 64
	L1D_cache_core[27]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[28]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[29]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[30]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[31]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[32]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[33]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[34]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[35]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 66
	L1D_cache_core[36]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[37]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[38]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[39]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 62
	L1D_cache_core[40]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 64
	L1D_cache_core[41]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[42]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[43]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[44]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[45]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 64
	L1D_cache_core[46]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[47]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[48]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[49]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[50]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[51]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[52]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[53]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[54]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[55]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[56]: Access = 288, Miss = 228, Miss_rate = 0.792, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[57]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[58]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 66
	L1D_cache_core[59]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[60]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 66
	L1D_cache_core[61]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[62]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 59
	L1D_cache_core[63]: Access = 288, Miss = 228, Miss_rate = 0.792, Pending_hits = 42, Reservation_fails = 59
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16896
	L1D_total_cache_misses = 14592
	L1D_total_cache_miss_rate = 0.8636
	L1D_total_cache_pending_hits = 2016
	L1D_total_cache_reservation_fails = 4165
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4090
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
272, 267, 267, 267, 267, 267, 267, 272, 
gpgpu_n_tot_thrd_icount = 3901553
gpgpu_n_tot_w_icount = 138176
gpgpu_n_stall_shd_mem = 10010
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4352
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90112
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 204800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7933
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50108	W0_Idle:89308	W0_Scoreboard:381402	W1:1366	W2:3406	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:768	W15:704	W16:256	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:471	W29:361	W30:3783	W31:875	W32:115477
single_issue_nums: WS0:34704	WS1:34384	WS2:34384	WS3:34704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34816 {8:4352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {40:4352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 408 
max_icnt2mem_latency = 104 
maxmrqlatency = 41 
max_icnt2sh_latency = 110 
averagemflatency = 245 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 20 
mrq_lat_table:126 	392 	169 	360 	943 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10543 	4049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3801 	9121 	1670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5188 	2244 	1981 	2803 	2093 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5358      5356         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5358      5356         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5370      5356         0         0         0         0         0         0         0         0         0         0         0         0         0      5358 
dram[3]:      5370      5356         0         0         0         0         0         0         0         0         0         0         0         0         0      5358 
dram[4]:      5797      5802         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5799      5800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5797      5802         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5799      5800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5795      5794         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5790      5795         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5792      5795         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5790      5797         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5785      5783         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5780      5787         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5782      5785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5782      5783         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5783      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5788      5785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5787      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5783      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5780      5783         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5778      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5778      5785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5780      5785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5368      5780         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5368      5787         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5777      5780         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5778      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5377      5365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5377      5365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5378      5365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5378      5365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2080/66 = 31.515152
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         8 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         8 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        40        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        40        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2080
min_bank_accesses = 0!
chip skew: 72/64 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        864       861    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        887       868    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        862       808    none      none      none      none      none      none      none      none      none      none      none      none      none         375
dram[3]:        877       795    none      none      none      none      none      none      none      none      none      none      none      none      none         352
dram[4]:        788       785    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        781       781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        793       787    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        796       790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        784       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        771       771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        771       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        778       781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        784       778    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        775       776    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        771       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        775       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        781       757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        784       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        770       751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        774       757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        762       761    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        759       767    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        757       760    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        764       766    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        674       760    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        679       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        772       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        772       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        874       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        861       853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        801       861    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        804       862    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       386       284       282       276       283         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       386       307       310       303       314         0         0         0         0         0         0         0         0         0         0
dram[2]:        401       376       286       291       280       289         0         0         0         0         0         0         0         0         0       366
dram[3]:        401       376       288       278       278       285         0         0         0         0         0         0         0         0         0       366
dram[4]:        398       390       315       319       307       310         0         0         0         0         0         0         0         0         0         0
dram[5]:        404       385       301       313       318       292         0         0         0         0         0         0         0         0         0         0
dram[6]:        396       395       317       319       329       310         0         0         0         0         0         0         0         0         0         0
dram[7]:        406       393       316       315       325       308         0         0         0         0         0         0         0         0         0         0
dram[8]:        408       381       296       301       304       283         0         0         0         0         0         0         0         0         0         0
dram[9]:        400       381       295       290       292       292         0         0         0         0         0         0         0         0         0         0
dram[10]:        399       391       301       297       303       288         0         0         0         0         0         0         0         0         0         0
dram[11]:        402       394       295       290       294       293         0         0         0         0         0         0         0         0         0         0
dram[12]:        403       382       309       313       304       301         0         0         0         0         0         0         0         0         0         0
dram[13]:        401       386       302       306       305       303         0         0         0         0         0         0         0         0         0         0
dram[14]:        393       380       303       299       300       289         0         0         0         0         0         0         0         0         0         0
dram[15]:        396       381       325       310       317       303         0         0         0         0         0         0         0         0         0         0
dram[16]:        401       374       283       297       284       291         0         0         0         0         0         0         0         0         0         0
dram[17]:        404       379       287       309       311       305         0         0         0         0         0         0         0         0         0         0
dram[18]:        403       376       262       268       263       275         0         0         0         0         0         0         0         0         0         0
dram[19]:        403       376       280       303       305       302         0         0         0         0         0         0         0         0         0         0
dram[20]:        396       381       272       285       277       285         0         0         0         0         0         0         0         0         0         0
dram[21]:        388       380       286       275       288       281         0         0         0         0         0         0         0         0         0         0
dram[22]:        389       383       273       291       277       291         0         0         0         0         0         0         0         0         0         0
dram[23]:        392       381       288       270       284       283         0         0         0         0         0         0         0         0         0         0
dram[24]:        375       380       280       282       263       270         0         0         0         0         0         0         0         0         0         0
dram[25]:        373       385       287       298       296       299         0         0         0         0         0         0         0         0         0         0
dram[26]:        392       379       301       301       300       307         0         0         0         0         0         0         0         0         0         0
dram[27]:        392       381       287       300       298       299         0         0         0         0         0         0         0         0         0         0
dram[28]:        402       390       279       293       279       293         0         0         0         0         0         0         0         0         0         0
dram[29]:        402       390       261       272       275       267         0         0         0         0         0         0         0         0         0         0
dram[30]:        377       392       260       265       266       276         0         0         0         0         0         0         0         0         0         0
dram[31]:        377       392       298       288       285       284         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=134 dram_eff=0.4776
bk0: 32a 4591i bk1: 32a 4596i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651685
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 4546 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101187
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=137 dram_eff=0.4672
bk0: 32a 4592i bk1: 32a 4595i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651685
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 4546 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.092557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0925566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4560 n_act=3 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01553
n_activity=155 dram_eff=0.4645
bk0: 32a 4601i bk1: 32a 4586i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 8a 4613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594595
Bank_Level_Parallism_Col = 1.563636
Bank_Level_Parallism_Ready = 1.208333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563636 

BW Util details:
bwutil = 0.015534 
total_CMD = 4635 
util_bw = 72 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 4524 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4560 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 72 
Row_Bus_Util =  0.000647 
CoL_Bus_Util = 0.015534 
Either_Row_CoL_Bus_Util = 0.016181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100108
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4560 n_act=3 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01553
n_activity=154 dram_eff=0.4675
bk0: 32a 4602i bk1: 32a 4591i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 8a 4613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568807
Bank_Level_Parallism_Col = 1.537037
Bank_Level_Parallism_Ready = 1.180556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537037 

BW Util details:
bwutil = 0.015534 
total_CMD = 4635 
util_bw = 72 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 4526 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4560 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 72 
Row_Bus_Util =  0.000647 
CoL_Bus_Util = 0.015534 
Either_Row_CoL_Bus_Util = 0.016181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0962244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=118 dram_eff=0.5424
bk0: 32a 4595i bk1: 32a 4591i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644444
Bank_Level_Parallism_Col = 1.640449
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640449 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4545 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.102913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.102913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=114 dram_eff=0.5614
bk0: 32a 4593i bk1: 32a 4590i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677778
Bank_Level_Parallism_Col = 1.651685
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651685 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4545 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.122330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.12233
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=117 dram_eff=0.547
bk0: 32a 4595i bk1: 32a 4592i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670455
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 4547 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.101834
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=116 dram_eff=0.5517
bk0: 32a 4597i bk1: 32a 4594i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.722892
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.695122 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 4552 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.109817
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=118 dram_eff=0.5424
bk0: 32a 4594i bk1: 32a 4592i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662921
Bank_Level_Parallism_Col = 1.636364
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.636364 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 4546 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.121683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.121683
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=115 dram_eff=0.5565
bk0: 32a 4593i bk1: 32a 4594i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670455
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 4547 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.100108
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=116 dram_eff=0.5517
bk0: 32a 4595i bk1: 32a 4593i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.697674
Bank_Level_Parallism_Col = 1.682353
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682353 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 4549 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.121036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.121036
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=121 dram_eff=0.5289
bk0: 32a 4596i bk1: 32a 4592i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640449
Bank_Level_Parallism_Col = 1.636364
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.636364 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 4546 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.101402
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=116 dram_eff=0.5517
bk0: 32a 4593i bk1: 32a 4594i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.729412
Bank_Level_Parallism_Col = 1.702381
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.702381 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4550 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.121036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.121036
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=114 dram_eff=0.5614
bk0: 32a 4595i bk1: 32a 4592i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670455
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 4547 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111974
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=115 dram_eff=0.5565
bk0: 32a 4597i bk1: 32a 4592i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.705882
Bank_Level_Parallism_Col = 1.690476
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690476 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4550 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.112837
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=117 dram_eff=0.547
bk0: 32a 4596i bk1: 32a 4590i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.701149
Bank_Level_Parallism_Col = 1.674419
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.674419 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 4548 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.103991
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=116 dram_eff=0.5517
bk0: 32a 4595i bk1: 32a 4597i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.690476
Bank_Level_Parallism_Col = 1.662651
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.662651 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 4551 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.109817
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=117 dram_eff=0.547
bk0: 32a 4595i bk1: 32a 4596i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.682353
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4550 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.119957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.119957
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=118 dram_eff=0.5424
bk0: 32a 4597i bk1: 32a 4597i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.686747
Bank_Level_Parallism_Col = 1.682927
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682927 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 4552 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0996764
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=117 dram_eff=0.547
bk0: 32a 4594i bk1: 32a 4597i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.682353
Bank_Level_Parallism_Col = 1.654762
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.654762 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4550 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.109601
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=116 dram_eff=0.5517
bk0: 32a 4596i bk1: 32a 4593i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.726190
Bank_Level_Parallism_Col = 1.710843
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.710843 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 4551 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.120604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.120604
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=114 dram_eff=0.5614
bk0: 32a 4596i bk1: 32a 4595i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.743902
Bank_Level_Parallism_Col = 1.728395
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.728395 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 4553 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.120173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.120173
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=117 dram_eff=0.547
bk0: 32a 4597i bk1: 32a 4592i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.686046
Bank_Level_Parallism_Col = 1.682353
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682353 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 4549 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.120173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.120173
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=116 dram_eff=0.5517
bk0: 32a 4597i bk1: 32a 4597i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.707317
Bank_Level_Parallism_Col = 1.703704
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.703704 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 4553 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0998921
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4561 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01553
n_activity=160 dram_eff=0.45
bk0: 40a 4590i bk1: 32a 4592i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403509
Bank_Level_Parallism_Col = 1.410714
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410714 

BW Util details:
bwutil = 0.015534 
total_CMD = 4635 
util_bw = 72 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 4521 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4561 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.015534 
Either_Row_CoL_Bus_Util = 0.015965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0776699
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4562 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01553
n_activity=159 dram_eff=0.4528
bk0: 40a 4591i bk1: 32a 4591i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.367521
Bank_Level_Parallism_Col = 1.362069
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362069 

BW Util details:
bwutil = 0.015534 
total_CMD = 4635 
util_bw = 72 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 4518 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4562 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.015534 
Either_Row_CoL_Bus_Util = 0.015750 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.013699 
queue_avg = 0.106365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.106365
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=113 dram_eff=0.5664
bk0: 32a 4594i bk1: 32a 4590i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.685393
Bank_Level_Parallism_Col = 1.670455
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.670455 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 4546 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.124919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.124919
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=111 dram_eff=0.5766
bk0: 32a 4597i bk1: 32a 4591i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.697674
Bank_Level_Parallism_Col = 1.682353
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682353 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 4549 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.120388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.120388
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=151 dram_eff=0.4238
bk0: 32a 4604i bk1: 32a 4593i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427083
Bank_Level_Parallism_Col = 1.421053
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421053 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 4539 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.108091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.108091
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=158 dram_eff=0.4051
bk0: 32a 4602i bk1: 32a 4597i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421053
Bank_Level_Parallism_Col = 1.414894
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414894 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 4540 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.102913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.102913
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=157 dram_eff=0.4076
bk0: 32a 4594i bk1: 32a 4595i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394231
Bank_Level_Parallism_Col = 1.388350
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388350 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 4531 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0981661
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4635 n_nop=4569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=166 dram_eff=0.3855
bk0: 32a 4596i bk1: 32a 4597i bk2: 0a 4635i bk3: 0a 4635i bk4: 0a 4635i bk5: 0a 4635i bk6: 0a 4635i bk7: 0a 4635i bk8: 0a 4635i bk9: 0a 4635i bk10: 0a 4635i bk11: 0a 4635i bk12: 0a 4635i bk13: 0a 4635i bk14: 0a 4635i bk15: 0a 4635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382353
Bank_Level_Parallism_Col = 1.376238
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376238 

BW Util details:
bwutil = 0.013808 
total_CMD = 4635 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 4533 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4635 
n_nop = 4569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.013808 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.087810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0878101

========= L2 cache stats =========
L2_cache_bank[0]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 241, Miss = 200, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 239, Miss = 200, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 233, Miss = 192, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 232, Miss = 192, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 224, Miss = 192, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 231, Miss = 192, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 232, Miss = 192, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14592
L2_total_cache_misses = 12304
L2_total_cache_miss_rate = 0.8432
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=14592
icnt_total_pkts_simt_to_mem=14592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14592
Req_Network_cycles = 7891
Req_Network_injected_packets_per_cycle =       1.8492 
Req_Network_conflicts_per_cycle =       0.5554
Req_Network_conflicts_per_cycle_util =       3.5092
Req_Bank_Level_Parallism =      11.6829
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1294
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0289

Reply_Network_injected_packets_num = 14592
Reply_Network_cycles = 7891
Reply_Network_injected_packets_per_cycle =        1.8492
Reply_Network_conflicts_per_cycle =        2.6630
Reply_Network_conflicts_per_cycle_util =      15.5314
Reply_Bank_Level_Parallism =      10.7849
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3812
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0231
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 975388 (inst/sec)
gpgpu_simulation_rate = 1972 (cycle/sec)
gpgpu_silicon_slowdown = 733772x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2.traceg
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 24
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2.traceg
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 2
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
gpu_sim_cycle = 7090
gpu_sim_insn = 1541952
gpu_sim_insn_fp = 1425408
gpu_bytes_leidos = 1294336
gpu_bytes_leidos_Desde_MemFetch = 962560
gpu_arithmetic_intensity = 1.10126582278481
gpu_gflops = 290.911901
gpu_ipc =     217.4827
gpu_tot_sim_cycle = 14981
gpu_tot_sim_insn = 5443505
gpu_tot_ipc =     363.3606
gpu_tot_issued_cta = 128
gpu_occupancy = 12.3936% 
gpu_tot_occupancy = 12.2919% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1845
partiton_level_parallism_total  =       2.0079
partiton_level_parallism_util =      13.0261
partiton_level_parallism_util_total  =      12.3380
L2_BW  =     101.1504 GB/Sec
L2_BW_total  =      92.9727 GB/Sec
gpu_total_sim_rate=777643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 56, Reservation_fails = 116
	L1D_cache_core[1]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 110
	L1D_cache_core[2]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 116
	L1D_cache_core[3]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 106
	L1D_cache_core[4]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 109
	L1D_cache_core[5]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 115
	L1D_cache_core[6]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 109
	L1D_cache_core[7]: Access = 560, Miss = 438, Miss_rate = 0.782, Pending_hits = 56, Reservation_fails = 106
	L1D_cache_core[8]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 113
	L1D_cache_core[9]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 113
	L1D_cache_core[10]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[11]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 108
	L1D_cache_core[12]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[13]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[14]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[15]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 42, Reservation_fails = 95
	L1D_cache_core[16]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 112
	L1D_cache_core[17]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[18]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 119
	L1D_cache_core[19]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 111
	L1D_cache_core[20]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 108
	L1D_cache_core[21]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 115
	L1D_cache_core[22]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 112
	L1D_cache_core[23]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 42, Reservation_fails = 100
	L1D_cache_core[24]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 117
	L1D_cache_core[25]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 111
	L1D_cache_core[26]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[27]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[28]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 98
	L1D_cache_core[29]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 102
	L1D_cache_core[30]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 113
	L1D_cache_core[31]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 42, Reservation_fails = 112
	L1D_cache_core[32]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[33]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 106
	L1D_cache_core[34]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 110
	L1D_cache_core[35]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 111
	L1D_cache_core[36]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[37]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 112
	L1D_cache_core[38]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 111
	L1D_cache_core[39]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 42, Reservation_fails = 109
	L1D_cache_core[40]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 56, Reservation_fails = 107
	L1D_cache_core[41]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 117
	L1D_cache_core[42]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 118
	L1D_cache_core[43]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 110
	L1D_cache_core[44]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 107
	L1D_cache_core[45]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 100
	L1D_cache_core[46]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 110
	L1D_cache_core[47]: Access = 560, Miss = 438, Miss_rate = 0.782, Pending_hits = 56, Reservation_fails = 97
	L1D_cache_core[48]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[49]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[50]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[51]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[52]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 63
	L1D_cache_core[53]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[54]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[55]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[56]: Access = 288, Miss = 228, Miss_rate = 0.792, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[57]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[58]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 66
	L1D_cache_core[59]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[60]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 66
	L1D_cache_core[61]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 65
	L1D_cache_core[62]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 42, Reservation_fails = 59
	L1D_cache_core[63]: Access = 288, Miss = 228, Miss_rate = 0.792, Pending_hits = 42, Reservation_fails = 59
	L1D_cache_core[64]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 52
	L1D_cache_core[65]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 54
	L1D_cache_core[66]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 54
	L1D_cache_core[67]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 43
	L1D_cache_core[68]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 51
	L1D_cache_core[69]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 53
	L1D_cache_core[70]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 48
	L1D_cache_core[71]: Access = 272, Miss = 210, Miss_rate = 0.772, Pending_hits = 14, Reservation_fails = 48
	L1D_cache_core[72]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 49
	L1D_cache_core[73]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 53
	L1D_cache_core[74]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 51
	L1D_cache_core[75]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 51
	L1D_cache_core[76]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 54
	L1D_cache_core[77]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 47
	L1D_cache_core[78]: Access = 256, Miss = 210, Miss_rate = 0.820, Pending_hits = 14, Reservation_fails = 49
	L1D_cache_core[79]: Access = 272, Miss = 210, Miss_rate = 0.772, Pending_hits = 14, Reservation_fails = 34
	L1D_total_cache_accesses = 33536
	L1D_total_cache_misses = 28032
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 3024
	L1D_total_cache_reservation_fails = 7146
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2992
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4154
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
381, 376, 376, 376, 376, 376, 376, 382, 
gpgpu_n_tot_thrd_icount = 5443505
gpgpu_n_tot_w_icount = 194048
gpgpu_n_stall_shd_mem = 15587
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17792
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 225280
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 368640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2653
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12934
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:76519	W0_Idle:156769	W0_Scoreboard:700358	W1:1686	W2:5710	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:768	W15:832	W16:256	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:471	W29:361	W30:6279	W31:875	W32:161109
single_issue_nums: WS0:48656	WS1:48336	WS2:48336	WS3:48720	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 142336 {8:17792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 711680 {40:17792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 408 
max_icnt2mem_latency = 139 
maxmrqlatency = 41 
max_icnt2sh_latency = 110 
averagemflatency = 231 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 13 
mrq_lat_table:126 	392 	169 	360 	943 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24005 	6075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8276 	17210 	4551 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12556 	5014 	3816 	4620 	3537 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5358      5356         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5358      5356         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5370      5356         0         0         0         0         0         0         0         0         0         0         0         0         0      5358 
dram[3]:      5370      5356         0         0         0         0         0         0         0         0         0         0         0         0         0      5358 
dram[4]:      5797      5802         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5799      5800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5797      5802         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5799      5800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5795      5794         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5790      5795         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5792      5795         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5790      5797         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5785      5783         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5780      5787         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5782      5785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5782      5783         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5783      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5788      5785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5787      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5783      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5780      5783         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5778      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5778      5785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5780      5785         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5368      5780         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5368      5787         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5777      5780         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5778      5782         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5377      5365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5377      5365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5378      5365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5378      5365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2080/66 = 31.515152
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         8 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         8 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        40        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        40        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2080
min_bank_accesses = 0!
chip skew: 72/64 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1577      1583    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1607      1584    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1575      1529    none      none      none      none      none      none      none      none      none      none      none      none      none         375
dram[3]:       1597      1510    none      none      none      none      none      none      none      none      none      none      none      none      none         352
dram[4]:       1497      1510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1504      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1502      1513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1518      1508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1490      1507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1482      1475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1476      1503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1487      1484    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1495      1500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1479      1474    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1481      1498    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1480      1475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1477      1460    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1477      1456    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1465      1453    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1468      1448    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1449      1458    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1447      1455    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1443      1458    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1450      1453    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1265      1551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1272      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1561      1553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1561      1565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1565      1578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1570      1570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1492      1568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1513      1578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       386       296       333       282       317         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       386       307       310       303       314         0         0         0         0         0         0         0         0         0         0
dram[2]:        401       376       293       327       280       311         0         0         0         0         0         0         0         0         0       366
dram[3]:        401       376       288       282       278       285         0         0         0         0         0         0         0         0         0       366
dram[4]:        398       390       330       332       307       310         0         0         0         0         0         0         0         0         0         0
dram[5]:        404       385       301       313       318       315         0         0         0         0         0         0         0         0         0         0
dram[6]:        396       395       377       386       367       370         0         0         0         0         0         0         0         0         0         0
dram[7]:        406       393       316       316       325       312         0         0         0         0         0         0         0         0         0         0
dram[8]:        408       381       319       330       304       318         0         0         0         0         0         0         0         0         0         0
dram[9]:        400       381       297       303       292       303         0         0         0         0         0         0         0         0         0         0
dram[10]:        399       391       306       318       303       311         0         0         0         0         0         0         0         0         0         0
dram[11]:        402       394       295       290       294       293         0         0         0         0         0         0         0         0         0         0
dram[12]:        403       382       309       336       304       331         0         0         0         0         0         0         0         0         0         0
dram[13]:        401       386       302       306       305       303         0         0         0         0         0         0         0         0         0         0
dram[14]:        393       380       315       340       300       331         0         0         0         0         0         0         0         0         0         0
dram[15]:        396       381       325       310       317       303         0         0         0         0         0         0         0         0         0         0
dram[16]:        401       374       283       297       284       304         0         0         0         0         0         0         0         0         0         0
dram[17]:        404       379       288       309       311       305         0         0         0         0         0         0         0         0         0         0
dram[18]:        403       376       279       279       284       304         0         0         0         0         0         0         0         0         0         0
dram[19]:        403       376       280       303       305       302         0         0         0         0         0         0         0         0         0         0
dram[20]:        396       381       311       330       305       340         0         0         0         0         0         0         0         0         0         0
dram[21]:        388       380       296       307       303       305         0         0         0         0         0         0         0         0         0         0
dram[22]:        389       383       284       304       287       313         0         0         0         0         0         0         0         0         0         0
dram[23]:        392       381       288       287       284       283         0         0         0         0         0         0         0         0         0         0
dram[24]:        375       380       298       314       297       321         0         0         0         0         0         0         0         0         0         0
dram[25]:        373       385       287       298       296       299         0         0         0         0         0         0         0         0         0         0
dram[26]:        392       379       310       332       300       332         0         0         0         0         0         0         0         0         0         0
dram[27]:        392       381       287       300       298       299         0         0         0         0         0         0         0         0         0         0
dram[28]:        402       390       283       304       297       300         0         0         0         0         0         0         0         0         0         0
dram[29]:        402       390       311       313       313       311         0         0         0         0         0         0         0         0         0         0
dram[30]:        377       392       287       307       299       293         0         0         0         0         0         0         0         0         0         0
dram[31]:        377       392       311       324       323       321         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=134 dram_eff=0.4776
bk0: 32a 8756i bk1: 32a 8761i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651685
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8711 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0532955
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=137 dram_eff=0.4672
bk0: 32a 8757i bk1: 32a 8760i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651685
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8711 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.04875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8725 n_act=3 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008182
n_activity=155 dram_eff=0.4645
bk0: 32a 8766i bk1: 32a 8751i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 8a 8778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594595
Bank_Level_Parallism_Col = 1.563636
Bank_Level_Parallism_Ready = 1.208333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563636 

BW Util details:
bwutil = 0.008182 
total_CMD = 8800 
util_bw = 72 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 8689 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8725 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 72 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.008182 
Either_Row_CoL_Bus_Util = 0.008523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0527273
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8725 n_act=3 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008182
n_activity=154 dram_eff=0.4675
bk0: 32a 8767i bk1: 32a 8756i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 8a 8778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568807
Bank_Level_Parallism_Col = 1.537037
Bank_Level_Parallism_Ready = 1.180556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537037 

BW Util details:
bwutil = 0.008182 
total_CMD = 8800 
util_bw = 72 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 8691 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8725 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 72 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.008182 
Either_Row_CoL_Bus_Util = 0.008523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0506818
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=118 dram_eff=0.5424
bk0: 32a 8760i bk1: 32a 8756i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644444
Bank_Level_Parallism_Col = 1.640449
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640449 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 8710 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0542045
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=114 dram_eff=0.5614
bk0: 32a 8758i bk1: 32a 8755i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677778
Bank_Level_Parallism_Col = 1.651685
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651685 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 8710 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.064432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0644318
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=117 dram_eff=0.547
bk0: 32a 8760i bk1: 32a 8757i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670455
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8712 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0536364
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=116 dram_eff=0.5517
bk0: 32a 8762i bk1: 32a 8759i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.722892
Bank_Level_Parallism_Col = 1.695122
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.695122 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8717 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0578409
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=118 dram_eff=0.5424
bk0: 32a 8759i bk1: 32a 8757i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662921
Bank_Level_Parallism_Col = 1.636364
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.636364 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8711 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.064091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0640909
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=115 dram_eff=0.5565
bk0: 32a 8758i bk1: 32a 8759i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670455
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8712 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0527273
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=116 dram_eff=0.5517
bk0: 32a 8760i bk1: 32a 8758i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.697674
Bank_Level_Parallism_Col = 1.682353
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682353 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 8714 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.06375
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=121 dram_eff=0.5289
bk0: 32a 8761i bk1: 32a 8757i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640449
Bank_Level_Parallism_Col = 1.636364
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.636364 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8711 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0534091
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=116 dram_eff=0.5517
bk0: 32a 8758i bk1: 32a 8759i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.729412
Bank_Level_Parallism_Col = 1.702381
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.702381 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 8715 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.06375
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=114 dram_eff=0.5614
bk0: 32a 8760i bk1: 32a 8757i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670455
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8712 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0589773
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=115 dram_eff=0.5565
bk0: 32a 8762i bk1: 32a 8757i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.705882
Bank_Level_Parallism_Col = 1.690476
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690476 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 8715 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0594318
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=117 dram_eff=0.547
bk0: 32a 8761i bk1: 32a 8755i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.701149
Bank_Level_Parallism_Col = 1.674419
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.674419 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 8713 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0547727
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=116 dram_eff=0.5517
bk0: 32a 8760i bk1: 32a 8762i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.690476
Bank_Level_Parallism_Col = 1.662651
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.662651 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8716 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0578409
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=117 dram_eff=0.547
bk0: 32a 8760i bk1: 32a 8761i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.682353
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 8715 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0631818
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=118 dram_eff=0.5424
bk0: 32a 8762i bk1: 32a 8762i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.686747
Bank_Level_Parallism_Col = 1.682927
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682927 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8717 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0525
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=117 dram_eff=0.547
bk0: 32a 8759i bk1: 32a 8762i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.682353
Bank_Level_Parallism_Col = 1.654762
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.654762 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 8715 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0577273
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=116 dram_eff=0.5517
bk0: 32a 8761i bk1: 32a 8758i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.726190
Bank_Level_Parallism_Col = 1.710843
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.710843 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8716 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0635227
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=114 dram_eff=0.5614
bk0: 32a 8761i bk1: 32a 8760i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.743902
Bank_Level_Parallism_Col = 1.728395
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.728395 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 8718 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0632955
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=117 dram_eff=0.547
bk0: 32a 8762i bk1: 32a 8757i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.686046
Bank_Level_Parallism_Col = 1.682353
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682353 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 8714 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0632955
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=116 dram_eff=0.5517
bk0: 32a 8762i bk1: 32a 8762i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.707317
Bank_Level_Parallism_Col = 1.703704
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.703704 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 8718 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0526136
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8726 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008182
n_activity=160 dram_eff=0.45
bk0: 40a 8755i bk1: 32a 8757i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403509
Bank_Level_Parallism_Col = 1.410714
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410714 

BW Util details:
bwutil = 0.008182 
total_CMD = 8800 
util_bw = 72 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 8686 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8726 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.008182 
Either_Row_CoL_Bus_Util = 0.008409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0409091
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8727 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008182
n_activity=159 dram_eff=0.4528
bk0: 40a 8756i bk1: 32a 8756i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.367521
Bank_Level_Parallism_Col = 1.362069
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362069 

BW Util details:
bwutil = 0.008182 
total_CMD = 8800 
util_bw = 72 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 8683 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8727 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.008182 
Either_Row_CoL_Bus_Util = 0.008295 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.013699 
queue_avg = 0.056023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0560227
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=113 dram_eff=0.5664
bk0: 32a 8759i bk1: 32a 8755i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.685393
Bank_Level_Parallism_Col = 1.670455
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.670455 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8711 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0657955
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=111 dram_eff=0.5766
bk0: 32a 8762i bk1: 32a 8756i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.697674
Bank_Level_Parallism_Col = 1.682353
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682353 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 8714 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0634091
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=151 dram_eff=0.4238
bk0: 32a 8769i bk1: 32a 8758i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427083
Bank_Level_Parallism_Col = 1.421053
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421053 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 8704 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0569318
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=158 dram_eff=0.4051
bk0: 32a 8767i bk1: 32a 8762i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421053
Bank_Level_Parallism_Col = 1.414894
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414894 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 8705 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0542045
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=157 dram_eff=0.4076
bk0: 32a 8759i bk1: 32a 8760i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394231
Bank_Level_Parallism_Col = 1.388350
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388350 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8696 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0517045
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8800 n_nop=8734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007273
n_activity=166 dram_eff=0.3855
bk0: 32a 8761i bk1: 32a 8762i bk2: 0a 8800i bk3: 0a 8800i bk4: 0a 8800i bk5: 0a 8800i bk6: 0a 8800i bk7: 0a 8800i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8800i bk11: 0a 8800i bk12: 0a 8800i bk13: 0a 8800i bk14: 0a 8800i bk15: 0a 8800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382353
Bank_Level_Parallism_Col = 1.376238
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376238 

BW Util details:
bwutil = 0.007273 
total_CMD = 8800 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8698 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8800 
n_nop = 8734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000227 
CoL_Bus_Util = 0.007273 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.04625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 481, Miss = 200, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 479, Miss = 200, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 473, Miss = 192, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 472, Miss = 192, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 464, Miss = 192, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 471, Miss = 192, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 192, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 472, Miss = 192, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30080
L2_total_cache_misses = 12304
L2_total_cache_miss_rate = 0.4090
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=30080
icnt_total_pkts_simt_to_mem=30080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30080
Req_Network_cycles = 14981
Req_Network_injected_packets_per_cycle =       2.0079 
Req_Network_conflicts_per_cycle =       0.7150
Req_Network_conflicts_per_cycle_util =       4.3938
Req_Bank_Level_Parallism =      12.3380
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2128
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0314

Reply_Network_injected_packets_num = 30080
Reply_Network_cycles = 14981
Reply_Network_injected_packets_per_cycle =        2.0079
Reply_Network_conflicts_per_cycle =        2.4683
Reply_Network_conflicts_per_cycle_util =      14.2552
Reply_Bank_Level_Parallism =      11.5960
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3492
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0251
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 777643 (inst/sec)
gpgpu_simulation_rate = 2140 (cycle/sec)
gpgpu_silicon_slowdown = 676168x
launching memcpy command : MemcpyHtoD,0x00007fdc41760000,65536
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3.traceg
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 25
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3.traceg
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 3
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
gpu_sim_cycle = 7893
gpu_sim_insn = 3902797
gpu_sim_insn_fp = 2686976
gpu_bytes_leidos = 1982464
gpu_bytes_leidos_Desde_MemFetch = 1429504
gpu_arithmetic_intensity = 1.35537190082645
gpu_gflops = 492.595245
gpu_ipc =     494.4631
gpu_tot_sim_cycle = 22874
gpu_tot_sim_insn = 9346302
gpu_tot_ipc =     408.5994
gpu_tot_issued_cta = 192
gpu_occupancy = 12.2186% 
gpu_tot_occupancy = 12.2649% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8487
partiton_level_parallism_total  =       1.9530
partiton_level_parallism_util =      11.1304
partiton_level_parallism_util_total  =      11.9157
L2_BW  =      85.6034 GB/Sec
L2_BW_total  =      90.4298 GB/Sec
gpu_total_sim_rate=849663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 816, Miss = 666, Miss_rate = 0.816, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[1]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 177
	L1D_cache_core[2]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[3]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 173
	L1D_cache_core[4]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 176
	L1D_cache_core[5]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[6]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 176
	L1D_cache_core[7]: Access = 832, Miss = 666, Miss_rate = 0.800, Pending_hits = 84, Reservation_fails = 171
	L1D_cache_core[8]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 70, Reservation_fails = 175
	L1D_cache_core[9]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 180
	L1D_cache_core[10]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 180
	L1D_cache_core[11]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 175
	L1D_cache_core[12]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 182
	L1D_cache_core[13]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 185
	L1D_cache_core[14]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 178
	L1D_cache_core[15]: Access = 816, Miss = 666, Miss_rate = 0.816, Pending_hits = 70, Reservation_fails = 156
	L1D_cache_core[16]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 70, Reservation_fails = 172
	L1D_cache_core[17]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 187
	L1D_cache_core[18]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 186
	L1D_cache_core[19]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 178
	L1D_cache_core[20]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 175
	L1D_cache_core[21]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 182
	L1D_cache_core[22]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[23]: Access = 816, Miss = 666, Miss_rate = 0.816, Pending_hits = 70, Reservation_fails = 165
	L1D_cache_core[24]: Access = 816, Miss = 666, Miss_rate = 0.816, Pending_hits = 84, Reservation_fails = 178
	L1D_cache_core[25]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 176
	L1D_cache_core[26]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[27]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 182
	L1D_cache_core[28]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 164
	L1D_cache_core[29]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 167
	L1D_cache_core[30]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 178
	L1D_cache_core[31]: Access = 832, Miss = 666, Miss_rate = 0.800, Pending_hits = 84, Reservation_fails = 177
	L1D_cache_core[32]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[33]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 106
	L1D_cache_core[34]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 110
	L1D_cache_core[35]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 111
	L1D_cache_core[36]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[37]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 112
	L1D_cache_core[38]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 111
	L1D_cache_core[39]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 42, Reservation_fails = 109
	L1D_cache_core[40]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 56, Reservation_fails = 107
	L1D_cache_core[41]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 117
	L1D_cache_core[42]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 118
	L1D_cache_core[43]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 110
	L1D_cache_core[44]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 107
	L1D_cache_core[45]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 100
	L1D_cache_core[46]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 56, Reservation_fails = 110
	L1D_cache_core[47]: Access = 560, Miss = 438, Miss_rate = 0.782, Pending_hits = 56, Reservation_fails = 97
	L1D_cache_core[48]: Access = 560, Miss = 456, Miss_rate = 0.814, Pending_hits = 70, Reservation_fails = 128
	L1D_cache_core[49]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 129
	L1D_cache_core[50]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[51]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[52]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 128
	L1D_cache_core[53]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[54]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[55]: Access = 560, Miss = 456, Miss_rate = 0.814, Pending_hits = 70, Reservation_fails = 120
	L1D_cache_core[56]: Access = 560, Miss = 456, Miss_rate = 0.814, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[57]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[58]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 123
	L1D_cache_core[59]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[60]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 133
	L1D_cache_core[61]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[62]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 126
	L1D_cache_core[63]: Access = 560, Miss = 456, Miss_rate = 0.814, Pending_hits = 70, Reservation_fails = 124
	L1D_cache_core[64]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 117
	L1D_cache_core[65]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[66]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 111
	L1D_cache_core[67]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 110
	L1D_cache_core[68]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[69]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[70]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 115
	L1D_cache_core[71]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 42, Reservation_fails = 110
	L1D_cache_core[72]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[73]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[74]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[75]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 108
	L1D_cache_core[76]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 121
	L1D_cache_core[77]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[78]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[79]: Access = 544, Miss = 438, Miss_rate = 0.805, Pending_hits = 42, Reservation_fails = 97
	L1D_total_cache_accesses = 50432
	L1D_total_cache_misses = 42624
	L1D_total_cache_miss_rate = 0.8452
	L1D_total_cache_pending_hits = 5040
	L1D_total_cache_reservation_fails = 11297
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3067
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8230
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
653, 643, 643, 643, 643, 643, 643, 654, 
gpgpu_n_tot_thrd_icount = 9346302
gpgpu_n_tot_w_icount = 332224
gpgpu_n_stall_shd_mem = 25589
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22144
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 315392
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 573440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4796
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:125869	W0_Idle:246871	W0_Scoreboard:1081198	W1:3002	W2:9030	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:1546	W15:1542	W16:518	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:918	W29:656	W30:10019	W31:1725	W32:276569
single_issue_nums: WS0:83360	WS1:82720	WS2:82720	WS3:83424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 177152 {8:22144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 885760 {40:22144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
maxmflatency = 408 
max_icnt2mem_latency = 139 
maxmrqlatency = 44 
max_icnt2sh_latency = 110 
averagemflatency = 234 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 15 
mrq_lat_table:282 	844 	291 	635 	1898 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34559 	10113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	12440 	26380 	5809 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17555 	7243 	5944 	7124 	5994 	812 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5358      5356         0         0         0         0      5785      5773         0         0         0         0         0         0         0         0 
dram[1]:      5358      5356         0         0         0         0      5793      5766         0         0         0         0         0         0         0         0 
dram[2]:      5370      5356         0         0         0         0      5785      5773         0         0         0         0         0         0         0      5358 
dram[3]:      5370      5356         0         0         0         0      5792      5769         0         0         0         0         0         0         0      5358 
dram[4]:      5797      5802         0         0         0         0      5790      5778         0         0         0         0         0         0         0         0 
dram[5]:      5799      5800         0         0         0         0      5780      5768         0         0         0         0         0         0         0         0 
dram[6]:      5797      5802         0         0         0         0      5790      5778         0         0         0         0         0         0         0         0 
dram[7]:      5799      5800         0         0         0         0      5781      5766         0         0         0         0         0         0         0         0 
dram[8]:      5795      5794         0         0         0         0      5361      5380         0         0         0         0         0         0         0         0 
dram[9]:      5790      5795         0         0         0         0      5356      5368         0         0         0         0         0         0         0         0 
dram[10]:      5792      5795         0         0         0         0      5375      5361         0         0         0         0         0         0         0         0 
dram[11]:      5790      5797         0         0         0         0      5356      5361         0         0         0         0         0         0         0         0 
dram[12]:      5785      5783         0         0         0         0      5369      5771         0         0         0         0         0         0         0         0 
dram[13]:      5780      5787         0         0         0         0      5364      5771         0         0         0         0         0         0         0         0 
dram[14]:      5782      5785         0         0         0         0      5781      5771         0         0         0         0         0         0         0         0 
dram[15]:      5782      5783         0         0         0         0      5790      5776         0         0         0         0         0         0         0         0 
dram[16]:      5783      5782         0         0         0         0      5795      5778         0         0         0         0         0         0         0         0 
dram[17]:      5788      5785         0         0         0         0      5785      5773         0         0         0         0         0         0         0         0 
dram[18]:      5787      5782         0         0         0         0      5790      5778         0         0         0         0         0         0         0         0 
dram[19]:      5783      5782         0         0         0         0      5787      5775         0         0         0         0         0         0         0         0 
dram[20]:      5780      5783         0         0         0         0      5354      5356         0         0         0         0         0         0         0         0 
dram[21]:      5778      5782         0         0         0         0      5354      5359         0         0         0         0         0         0         0         0 
dram[22]:      5778      5785         0         0         0         0      5358      5356         0         0         0         0         0         0         0         0 
dram[23]:      5780      5785         0         0         0         0      5356      5369         0         0         0         0         0         0         0         0 
dram[24]:      5368      5780         0         0         0         0      5792      5773         0         0         0         0         0         0         0         0 
dram[25]:      5368      5787         0         0         0         0      5783      5771         0         0         0         0         0         0         0         0 
dram[26]:      5777      5780         0         0         0         0      5795      5775         0         0         0         0         0         0         0         0 
dram[27]:      5778      5782         0         0         0         0      5783      5768         0         0         0         0         0         0         0         0 
dram[28]:      5377      5365         0         0         0         0      5790      5776         0         0         0         0         0         0         0         0 
dram[29]:      5377      5365         0         0         0         0      5780      5773         0         0         0         0         0         0         0         0 
dram[30]:      5378      5365         0         0         0         0      5793      5776         0         0         0         0         0         0         0         0 
dram[31]:      5378      5365         0         0         0         0      5781      5773         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 40.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 40.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4144/130 = 31.876923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         8 
dram[3]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         8 
dram[4]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0        40        32         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0        40        32         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[24]:        40        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[25]:        40        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
total dram reads = 4144
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1577      1583    none      none      none      none         753       758    none      none      none      none      none      none      none      none  
dram[1]:       1607      1584    none      none      none      none         780       769    none      none      none      none      none      none      none      none  
dram[2]:       1575      1529    none      none      none      none         754       760    none      none      none      none      none      none      none         375
dram[3]:       1597      1510    none      none      none      none         775       770    none      none      none      none      none      none      none         352
dram[4]:       1497      1510    none      none      none      none         752       763    none      none      none      none      none      none      none      none  
dram[5]:       1504      1496    none      none      none      none         755       748    none      none      none      none      none      none      none      none  
dram[6]:       1502      1513    none      none      none      none         764       775    none      none      none      none      none      none      none      none  
dram[7]:       1518      1508    none      none      none      none         765       751    none      none      none      none      none      none      none      none  
dram[8]:       1490      1507    none      none      none      none         848       856    none      none      none      none      none      none      none      none  
dram[9]:       1482      1475    none      none      none      none         847       863    none      none      none      none      none      none      none      none  
dram[10]:       1476      1503    none      none      none      none         793       852    none      none      none      none      none      none      none      none  
dram[11]:       1487      1484    none      none      none      none         794       863    none      none      none      none      none      none      none      none  
dram[12]:       1495      1500    none      none      none      none         693       770    none      none      none      none      none      none      none      none  
dram[13]:       1479      1474    none      none      none      none         670       755    none      none      none      none      none      none      none      none  
dram[14]:       1481      1498    none      none      none      none         774       775    none      none      none      none      none      none      none      none  
dram[15]:       1480      1475    none      none      none      none         777       774    none      none      none      none      none      none      none      none  
dram[16]:       1477      1460    none      none      none      none         768       757    none      none      none      none      none      none      none      none  
dram[17]:       1477      1456    none      none      none      none         785       772    none      none      none      none      none      none      none      none  
dram[18]:       1465      1453    none      none      none      none         767       762    none      none      none      none      none      none      none      none  
dram[19]:       1468      1448    none      none      none      none         775       761    none      none      none      none      none      none      none      none  
dram[20]:       1449      1458    none      none      none      none         864       856    none      none      none      none      none      none      none      none  
dram[21]:       1447      1455    none      none      none      none         853       855    none      none      none      none      none      none      none      none  
dram[22]:       1443      1458    none      none      none      none         871       816    none      none      none      none      none      none      none      none  
dram[23]:       1450      1453    none      none      none      none         857       808    none      none      none      none      none      none      none      none  
dram[24]:       1265      1551    none      none      none      none         776       765    none      none      none      none      none      none      none      none  
dram[25]:       1272      1573    none      none      none      none         765       758    none      none      none      none      none      none      none      none  
dram[26]:       1561      1553    none      none      none      none         770       765    none      none      none      none      none      none      none      none  
dram[27]:       1561      1565    none      none      none      none         764       758    none      none      none      none      none      none      none      none  
dram[28]:       1565      1578    none      none      none      none         759       753    none      none      none      none      none      none      none      none  
dram[29]:       1570      1570    none      none      none      none         761       766    none      none      none      none      none      none      none      none  
dram[30]:       1492      1568    none      none      none      none         762       755    none      none      none      none      none      none      none      none  
dram[31]:       1513      1578    none      none      none      none         762       763    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       386       296       333       282       317       367       381       279       259       274       263         0         0         0         0
dram[1]:        391       386       307       310       303       314       387       371       319       328       321       302         0         0         0         0
dram[2]:        401       376       293       327       280       311       369       383       315       284       307       292         0         0         0       366
dram[3]:        401       376       288       282       278       285       383       370       291       306       285       300         0         0         0       366
dram[4]:        398       390       330       332       307       310       376       382       284       281       284       276         0         0         0         0
dram[5]:        404       385       301       313       318       315       372       374       278       274       271       291         0         0         0         0
dram[6]:        396       395       377       386       367       370       381       379       322       299       305       304         0         0         0         0
dram[7]:        406       393       316       316       325       312       372       371       289       289       288       309         0         0         0         0
dram[8]:        408       381       319       330       304       318       387       405       305       280       312       295         0         0         0         0
dram[9]:        400       381       297       303       292       303       381       393       273       285       281       282         0         0         0         0
dram[10]:        399       391       306       318       303       311       373       388       315       294       315       291         0         0         0         0
dram[11]:        402       394       295       290       294       293       354       390       299       304       301       302         0         0         0         0
dram[12]:        403       382       309       336       304       331       370       381       322       300       324       292         0         0         0         0
dram[13]:        401       386       302       306       305       303       376       378       253       278       253       268         0         0         0         0
dram[14]:        393       380       315       340       300       331       372       387       322       306       318       300         0         0         0         0
dram[15]:        396       381       325       310       317       303       382       381       290       305       278       309         0         0         0         0
dram[16]:        401       374       283       297       284       304       385       389       289       285       292       280         0         0         0         0
dram[17]:        404       379       288       309       311       305       381       374       329       331       293       305         0         0         0         0
dram[18]:        403       376       279       279       284       304       379       385       291       290       306       288         0         0         0         0
dram[19]:        403       376       280       303       305       302       384       376       299       302       286       293         0         0         0         0
dram[20]:        396       381       311       330       305       340       384       389       320       308       305       309         0         0         0         0
dram[21]:        388       380       296       307       303       305       384       389       272       296       271       290         0         0         0         0
dram[22]:        389       383       284       304       287       313       391       371       320       321       321       323         0         0         0         0
dram[23]:        392       381       288       287       284       283       385       374       278       298       273       277         0         0         0         0
dram[24]:        375       380       298       314       297       321       381       376       311       292       296       295         0         0         0         0
dram[25]:        373       385       287       298       296       299       374       375       282       279       272       288         0         0         0         0
dram[26]:        392       379       310       332       300       332       383       378       320       296       308       294         0         0         0         0
dram[27]:        392       381       287       300       298       299       376       373       271       270       263       276         0         0         0         0
dram[28]:        402       390       283       304       297       300       380       378       303       283       285       280         0         0         0         0
dram[29]:        402       390       311       313       313       311       379       381       290       292       288       305         0         0         0         0
dram[30]:        377       392       287       307       299       293       381       376       312       288       287       286         0         0         0         0
dram[31]:        377       392       311       324       323       321       379       377       279       278       283       295         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=284 dram_eff=0.4507
bk0: 32a 13393i bk1: 32a 13398i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13400i bk7: 32a 13395i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.576087
Bank_Level_Parallism_Col = 1.560440
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560440 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 13253 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.072263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0722632
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13306 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=288 dram_eff=0.4444
bk0: 32a 13394i bk1: 32a 13397i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13396i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572973
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 13252 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13306 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009749 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.007634 
queue_avg = 0.068096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0680956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13296 n_act=5 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01012
n_activity=302 dram_eff=0.4503
bk0: 32a 13403i bk1: 32a 13388i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13402i bk7: 32a 13395i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 8a 13415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.963235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574257
Bank_Level_Parallism_Col = 1.555000
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555000 

BW Util details:
bwutil = 0.010121 
total_CMD = 13437 
util_bw = 136 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 13235 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13296 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 136 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.010121 
Either_Row_CoL_Bus_Util = 0.010493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0682444
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13296 n_act=5 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01012
n_activity=300 dram_eff=0.4533
bk0: 32a 13404i bk1: 32a 13393i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13397i bk7: 32a 13399i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 8a 13415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.963235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.541872
Bank_Level_Parallism_Col = 1.530000
Bank_Level_Parallism_Ready = 1.102941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530000 

BW Util details:
bwutil = 0.010121 
total_CMD = 13437 
util_bw = 136 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 13234 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13296 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 136 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.010121 
Either_Row_CoL_Bus_Util = 0.010493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0731562
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=261 dram_eff=0.4904
bk0: 32a 13397i bk1: 32a 13393i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13399i bk7: 32a 13399i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617977
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13259 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0779936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=260 dram_eff=0.4923
bk0: 32a 13395i bk1: 32a 13392i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13397i bk7: 32a 13402i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638418
Bank_Level_Parallism_Col = 1.622857
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.622857 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 13260 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.067649
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=259 dram_eff=0.4942
bk0: 32a 13397i bk1: 32a 13394i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13399i bk7: 32a 13399i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.630682
Bank_Level_Parallism_Col = 1.626437
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.626437 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 13261 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0778448
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=267 dram_eff=0.4794
bk0: 32a 13399i bk1: 32a 13396i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13402i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.643275
Bank_Level_Parallism_Col = 1.627219
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.627219 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 13266 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0628861
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=279 dram_eff=0.4588
bk0: 32a 13396i bk1: 32a 13394i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13406i bk7: 32a 13400i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.497268
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497268 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 13252 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.083724
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=263 dram_eff=0.4867
bk0: 32a 13395i bk1: 32a 13396i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13405i bk7: 32a 13397i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554945
Bank_Level_Parallism_Col = 1.550000
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550000 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 13255 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0669792
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=304 dram_eff=0.4211
bk0: 32a 13397i bk1: 32a 13395i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13401i bk7: 32a 13403i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.481481
Bank_Level_Parallism_Col = 1.470588
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470588 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 13248 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0704026
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=293 dram_eff=0.4369
bk0: 32a 13398i bk1: 32a 13394i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13401i bk7: 32a 13403i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450777
Bank_Level_Parallism_Col = 1.445026
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445026 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 13244 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0609511
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13297 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01012
n_activity=301 dram_eff=0.4518
bk0: 32a 13395i bk1: 32a 13396i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 40a 13395i bk7: 32a 13396i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495049
Bank_Level_Parallism_Col = 1.487437
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487437 

BW Util details:
bwutil = 0.010121 
total_CMD = 13437 
util_bw = 136 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 13235 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13297 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.010121 
Either_Row_CoL_Bus_Util = 0.010419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.076580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0765796
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13297 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01012
n_activity=287 dram_eff=0.4739
bk0: 32a 13397i bk1: 32a 13394i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 40a 13393i bk7: 32a 13401i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.517766
Bank_Level_Parallism_Col = 1.520619
Bank_Level_Parallism_Ready = 1.036765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520619 

BW Util details:
bwutil = 0.010121 
total_CMD = 13437 
util_bw = 136 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 13240 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13297 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.010121 
Either_Row_CoL_Bus_Util = 0.010419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0747935
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=254 dram_eff=0.5039
bk0: 32a 13399i bk1: 32a 13394i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13404i bk7: 32a 13396i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617143
Bank_Level_Parallism_Col = 1.606936
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606936 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13262 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.072114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0721143
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=260 dram_eff=0.4923
bk0: 32a 13398i bk1: 32a 13392i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13399i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651429
Bank_Level_Parallism_Col = 1.635838
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.635838 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13262 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.087668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0876684
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=270 dram_eff=0.4741
bk0: 32a 13397i bk1: 32a 13399i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13399i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617143
Bank_Level_Parallism_Col = 1.601156
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.601156 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13262 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.083724
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=265 dram_eff=0.483
bk0: 32a 13397i bk1: 32a 13398i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13401i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.639535
Bank_Level_Parallism_Col = 1.629412
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.629412 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 13265 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0796309
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=266 dram_eff=0.4812
bk0: 32a 13399i bk1: 32a 13399i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.630058
Bank_Level_Parallism_Col = 1.625731
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625731 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 13264 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.076654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.076654
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=262 dram_eff=0.4885
bk0: 32a 13396i bk1: 32a 13399i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13400i bk7: 32a 13400i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.643275
Bank_Level_Parallism_Col = 1.627219
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.627219 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 13266 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.072189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0721887
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=275 dram_eff=0.4655
bk0: 32a 13398i bk1: 32a 13395i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13400i bk7: 32a 13402i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.596591
Bank_Level_Parallism_Col = 1.574713
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574713 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 13261 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0707003
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=273 dram_eff=0.4689
bk0: 32a 13398i bk1: 32a 13397i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13397i bk7: 32a 13404i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618497
Bank_Level_Parallism_Col = 1.608187
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608187 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 13264 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0731562
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=280 dram_eff=0.4571
bk0: 32a 13399i bk1: 32a 13394i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13403i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461140
Bank_Level_Parallism_Col = 1.445026
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445026 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 13244 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.081789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0817891
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=276 dram_eff=0.4638
bk0: 32a 13399i bk1: 32a 13399i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13396i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535135
Bank_Level_Parallism_Col = 1.530055
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530055 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 13252 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.072561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0725608
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13297 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01012
n_activity=308 dram_eff=0.4416
bk0: 40a 13392i bk1: 32a 13394i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13400i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456311
Bank_Level_Parallism_Col = 1.458128
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458128 

BW Util details:
bwutil = 0.010121 
total_CMD = 13437 
util_bw = 136 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 13231 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13297 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.010121 
Either_Row_CoL_Bus_Util = 0.010419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0652675
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13298 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01012
n_activity=299 dram_eff=0.4548
bk0: 40a 13393i bk1: 32a 13393i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13399i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461165
Bank_Level_Parallism_Col = 1.455882
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.455882 

BW Util details:
bwutil = 0.010121 
total_CMD = 13437 
util_bw = 136 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 13231 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13298 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.010121 
Either_Row_CoL_Bus_Util = 0.010345 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.007194 
queue_avg = 0.067872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0678723
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13306 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=262 dram_eff=0.4885
bk0: 32a 13396i bk1: 32a 13392i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595628
Bank_Level_Parallism_Col = 1.585635
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585635 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 13254 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13306 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009749 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.007634 
queue_avg = 0.088189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0881893
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=253 dram_eff=0.5059
bk0: 32a 13399i bk1: 32a 13393i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13400i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625000
Bank_Level_Parallism_Col = 1.614943
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.614943 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 13261 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0695096
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=305 dram_eff=0.4197
bk0: 32a 13406i bk1: 32a 13395i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13399i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510870
Bank_Level_Parallism_Col = 1.505494
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505494 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 13253 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0893056
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=303 dram_eff=0.4224
bk0: 32a 13404i bk1: 32a 13399i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13399i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550562
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13259 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.069584
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=311 dram_eff=0.4116
bk0: 32a 13396i bk1: 32a 13397i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13398i bk7: 32a 13398i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471795
Bank_Level_Parallism_Col = 1.466321
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466321 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 13242 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.086180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0861799
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13437 n_nop=13305 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009526
n_activity=311 dram_eff=0.4116
bk0: 32a 13398i bk1: 32a 13399i bk2: 0a 13437i bk3: 0a 13437i bk4: 0a 13437i bk5: 0a 13437i bk6: 32a 13400i bk7: 32a 13399i bk8: 0a 13437i bk9: 0a 13437i bk10: 0a 13437i bk11: 0a 13437i bk12: 0a 13437i bk13: 0a 13437i bk14: 0a 13437i bk15: 0a 13437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505376
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.009526 
total_CMD = 13437 
util_bw = 128 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 13251 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13437 
n_nop = 13305 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000298 
CoL_Bus_Util = 0.009526 
Either_Row_CoL_Bus_Util = 0.009824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.064598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0645978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 705, Miss = 392, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 703, Miss = 392, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 695, Miss = 384, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 696, Miss = 384, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 697, Miss = 384, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 696, Miss = 384, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 697, Miss = 384, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 688, Miss = 384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 696, Miss = 384, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 696, Miss = 384, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 695, Miss = 384, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 712, Miss = 384, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 713, Miss = 384, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 695, Miss = 384, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 704, Miss = 384, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 696, Miss = 384, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 44672
L2_total_cache_misses = 24592
L2_total_cache_miss_rate = 0.5505
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=44672
icnt_total_pkts_simt_to_mem=44672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44672
Req_Network_cycles = 22874
Req_Network_injected_packets_per_cycle =       1.9530 
Req_Network_conflicts_per_cycle =       0.6288
Req_Network_conflicts_per_cycle_util =       3.8368
Req_Bank_Level_Parallism =      11.9157
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1736
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0305

Reply_Network_injected_packets_num = 44672
Reply_Network_cycles = 22874
Reply_Network_injected_packets_per_cycle =        1.9530
Reply_Network_conflicts_per_cycle =        2.5779
Reply_Network_conflicts_per_cycle_util =      14.4989
Reply_Bank_Level_Parallism =      10.9840
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3677
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0244
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 849663 (inst/sec)
gpgpu_simulation_rate = 2079 (cycle/sec)
gpgpu_silicon_slowdown = 696007x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4.traceg
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 24
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4.traceg
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 4
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
gpu_sim_cycle = 7057
gpu_sim_insn = 1541952
gpu_sim_insn_fp = 2850816
gpu_bytes_leidos = 2588672
gpu_bytes_leidos_Desde_MemFetch = 1925120
gpu_arithmetic_intensity = 1.10126582278481
gpu_gflops = 584.544531
gpu_ipc =     218.4996
gpu_tot_sim_cycle = 29931
gpu_tot_sim_insn = 10888254
gpu_tot_ipc =     363.7785
gpu_tot_issued_cta = 256
gpu_occupancy = 12.3963% 
gpu_tot_occupancy = 12.2920% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1947
partiton_level_parallism_total  =       2.0100
partiton_level_parallism_util =      15.1694
partiton_level_parallism_util_total  =      12.6122
L2_BW  =     101.6234 GB/Sec
L2_BW_total  =      93.0690 GB/Sec
gpu_total_sim_rate=777732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1072, Miss = 876, Miss_rate = 0.817, Pending_hits = 98, Reservation_fails = 230
	L1D_cache_core[1]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 222
	L1D_cache_core[2]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 233
	L1D_cache_core[3]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 218
	L1D_cache_core[4]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 221
	L1D_cache_core[5]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 231
	L1D_cache_core[6]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 221
	L1D_cache_core[7]: Access = 1104, Miss = 876, Miss_rate = 0.793, Pending_hits = 98, Reservation_fails = 216
	L1D_cache_core[8]: Access = 1072, Miss = 876, Miss_rate = 0.817, Pending_hits = 98, Reservation_fails = 221
	L1D_cache_core[9]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 220
	L1D_cache_core[10]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 223
	L1D_cache_core[11]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 226
	L1D_cache_core[12]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 233
	L1D_cache_core[13]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 228
	L1D_cache_core[14]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 222
	L1D_cache_core[15]: Access = 1104, Miss = 876, Miss_rate = 0.793, Pending_hits = 98, Reservation_fails = 196
	L1D_cache_core[16]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 70, Reservation_fails = 172
	L1D_cache_core[17]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 187
	L1D_cache_core[18]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 186
	L1D_cache_core[19]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 178
	L1D_cache_core[20]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 175
	L1D_cache_core[21]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 182
	L1D_cache_core[22]: Access = 768, Miss = 666, Miss_rate = 0.867, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[23]: Access = 816, Miss = 666, Miss_rate = 0.816, Pending_hits = 70, Reservation_fails = 165
	L1D_cache_core[24]: Access = 816, Miss = 666, Miss_rate = 0.816, Pending_hits = 84, Reservation_fails = 178
	L1D_cache_core[25]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 176
	L1D_cache_core[26]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[27]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 182
	L1D_cache_core[28]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 164
	L1D_cache_core[29]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 167
	L1D_cache_core[30]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 178
	L1D_cache_core[31]: Access = 832, Miss = 666, Miss_rate = 0.800, Pending_hits = 84, Reservation_fails = 177
	L1D_cache_core[32]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 157
	L1D_cache_core[33]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 157
	L1D_cache_core[34]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 153
	L1D_cache_core[35]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 165
	L1D_cache_core[36]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 168
	L1D_cache_core[37]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 163
	L1D_cache_core[38]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 159
	L1D_cache_core[39]: Access = 816, Miss = 648, Miss_rate = 0.794, Pending_hits = 56, Reservation_fails = 147
	L1D_cache_core[40]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 158
	L1D_cache_core[41]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 166
	L1D_cache_core[42]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 167
	L1D_cache_core[43]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 152
	L1D_cache_core[44]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 151
	L1D_cache_core[45]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 149
	L1D_cache_core[46]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 162
	L1D_cache_core[47]: Access = 832, Miss = 648, Miss_rate = 0.779, Pending_hits = 70, Reservation_fails = 138
	L1D_cache_core[48]: Access = 816, Miss = 666, Miss_rate = 0.816, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[49]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 174
	L1D_cache_core[50]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 177
	L1D_cache_core[51]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 182
	L1D_cache_core[52]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[53]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[54]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 175
	L1D_cache_core[55]: Access = 832, Miss = 666, Miss_rate = 0.800, Pending_hits = 84, Reservation_fails = 149
	L1D_cache_core[56]: Access = 816, Miss = 666, Miss_rate = 0.816, Pending_hits = 84, Reservation_fails = 182
	L1D_cache_core[57]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 175
	L1D_cache_core[58]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 174
	L1D_cache_core[59]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 180
	L1D_cache_core[60]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 180
	L1D_cache_core[61]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 173
	L1D_cache_core[62]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 170
	L1D_cache_core[63]: Access = 832, Miss = 666, Miss_rate = 0.800, Pending_hits = 84, Reservation_fails = 173
	L1D_cache_core[64]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 152
	L1D_cache_core[65]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 168
	L1D_cache_core[66]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 156
	L1D_cache_core[67]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 161
	L1D_cache_core[68]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 170
	L1D_cache_core[69]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 170
	L1D_cache_core[70]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 166
	L1D_cache_core[71]: Access = 816, Miss = 648, Miss_rate = 0.794, Pending_hits = 56, Reservation_fails = 153
	L1D_cache_core[72]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 161
	L1D_cache_core[73]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 169
	L1D_cache_core[74]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 162
	L1D_cache_core[75]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 155
	L1D_cache_core[76]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 165
	L1D_cache_core[77]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 159
	L1D_cache_core[78]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 169
	L1D_cache_core[79]: Access = 816, Miss = 648, Miss_rate = 0.794, Pending_hits = 56, Reservation_fails = 143
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 56064
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 6048
	L1D_total_cache_reservation_fails = 14284
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5990
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8294
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
762, 752, 752, 752, 752, 752, 752, 764, 
gpgpu_n_tot_thrd_icount = 10888254
gpgpu_n_tot_w_icount = 388096
gpgpu_n_stall_shd_mem = 31187
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35584
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450560
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 737280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5372
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25815
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152431	W0_Idle:313818	W0_Scoreboard:1395213	W1:3322	W2:11334	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:1546	W15:1670	W16:518	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:918	W29:656	W30:12515	W31:1725	W32:322201
single_issue_nums: WS0:97312	WS1:96672	WS2:96672	WS3:97440	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284672 {8:35584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423360 {40:35584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 408 
max_icnt2mem_latency = 139 
maxmrqlatency = 44 
max_icnt2sh_latency = 110 
averagemflatency = 229 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 12 
mrq_lat_table:282 	844 	291 	635 	1898 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48583 	11577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	17021 	34940 	8156 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24850 	10214 	8056 	9294 	6862 	884 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5358      5356         0         0         0         0      5785      5773         0         0         0         0         0         0         0         0 
dram[1]:      5358      5356         0         0         0         0      5793      5766         0         0         0         0         0         0         0         0 
dram[2]:      5370      5356         0         0         0         0      5785      5773         0         0         0         0         0         0         0      5358 
dram[3]:      5370      5356         0         0         0         0      5792      5769         0         0         0         0         0         0         0      5358 
dram[4]:      5797      5802         0         0         0         0      5790      5778         0         0         0         0         0         0         0         0 
dram[5]:      5799      5800         0         0         0         0      5780      5768         0         0         0         0         0         0         0         0 
dram[6]:      5797      5802         0         0         0         0      5790      5778         0         0         0         0         0         0         0         0 
dram[7]:      5799      5800         0         0         0         0      5781      5766         0         0         0         0         0         0         0         0 
dram[8]:      5795      5794         0         0         0         0      5361      5380         0         0         0         0         0         0         0         0 
dram[9]:      5790      5795         0         0         0         0      5356      5368         0         0         0         0         0         0         0         0 
dram[10]:      5792      5795         0         0         0         0      5375      5361         0         0         0         0         0         0         0         0 
dram[11]:      5790      5797         0         0         0         0      5356      5361         0         0         0         0         0         0         0         0 
dram[12]:      5785      5783         0         0         0         0      5369      5771         0         0         0         0         0         0         0         0 
dram[13]:      5780      5787         0         0         0         0      5364      5771         0         0         0         0         0         0         0         0 
dram[14]:      5782      5785         0         0         0         0      5781      5771         0         0         0         0         0         0         0         0 
dram[15]:      5782      5783         0         0         0         0      5790      5776         0         0         0         0         0         0         0         0 
dram[16]:      5783      5782         0         0         0         0      5795      5778         0         0         0         0         0         0         0         0 
dram[17]:      5788      5785         0         0         0         0      5785      5773         0         0         0         0         0         0         0         0 
dram[18]:      5787      5782         0         0         0         0      5790      5778         0         0         0         0         0         0         0         0 
dram[19]:      5783      5782         0         0         0         0      5787      5775         0         0         0         0         0         0         0         0 
dram[20]:      5780      5783         0         0         0         0      5354      5356         0         0         0         0         0         0         0         0 
dram[21]:      5778      5782         0         0         0         0      5354      5359         0         0         0         0         0         0         0         0 
dram[22]:      5778      5785         0         0         0         0      5358      5356         0         0         0         0         0         0         0         0 
dram[23]:      5780      5785         0         0         0         0      5356      5369         0         0         0         0         0         0         0         0 
dram[24]:      5368      5780         0         0         0         0      5792      5773         0         0         0         0         0         0         0         0 
dram[25]:      5368      5787         0         0         0         0      5783      5771         0         0         0         0         0         0         0         0 
dram[26]:      5777      5780         0         0         0         0      5795      5775         0         0         0         0         0         0         0         0 
dram[27]:      5778      5782         0         0         0         0      5783      5768         0         0         0         0         0         0         0         0 
dram[28]:      5377      5365         0         0         0         0      5790      5776         0         0         0         0         0         0         0         0 
dram[29]:      5377      5365         0         0         0         0      5780      5773         0         0         0         0         0         0         0         0 
dram[30]:      5378      5365         0         0         0         0      5793      5776         0         0         0         0         0         0         0         0 
dram[31]:      5378      5365         0         0         0         0      5781      5773         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 40.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 40.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4144/130 = 31.876923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         8 
dram[3]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         8 
dram[4]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0        40        32         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0        40        32         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[24]:        40        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[25]:        40        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0        32        32         0         0         0         0         0         0         0         0 
total dram reads = 4144
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1577      1583    none      none      none      none        1451      1451    none      none      none      none      none      none      none      none  
dram[1]:       1607      1584    none      none      none      none        1487      1465    none      none      none      none      none      none      none      none  
dram[2]:       1575      1529    none      none      none      none        1453      1454    none      none      none      none      none      none      none         375
dram[3]:       1597      1510    none      none      none      none        1481      1465    none      none      none      none      none      none      none         352
dram[4]:       1497      1510    none      none      none      none        1447      1461    none      none      none      none      none      none      none      none  
dram[5]:       1504      1496    none      none      none      none        1452      1448    none      none      none      none      none      none      none      none  
dram[6]:       1502      1513    none      none      none      none        1459      1471    none      none      none      none      none      none      none      none  
dram[7]:       1518      1508    none      none      none      none        1461      1450    none      none      none      none      none      none      none      none  
dram[8]:       1490      1507    none      none      none      none        1545      1554    none      none      none      none      none      none      none      none  
dram[9]:       1482      1475    none      none      none      none        1542      1549    none      none      none      none      none      none      none      none  
dram[10]:       1476      1503    none      none      none      none        1489      1548    none      none      none      none      none      none      none      none  
dram[11]:       1487      1484    none      none      none      none        1489      1550    none      none      none      none      none      none      none      none  
dram[12]:       1495      1500    none      none      none      none        1283      1560    none      none      none      none      none      none      none      none  
dram[13]:       1479      1474    none      none      none      none        1269      1538    none      none      none      none      none      none      none      none  
dram[14]:       1481      1498    none      none      none      none        1562      1564    none      none      none      none      none      none      none      none  
dram[15]:       1480      1475    none      none      none      none        1573      1556    none      none      none      none      none      none      none      none  
dram[16]:       1477      1460    none      none      none      none        1463      1448    none      none      none      none      none      none      none      none  
dram[17]:       1477      1456    none      none      none      none        1480      1464    none      none      none      none      none      none      none      none  
dram[18]:       1465      1453    none      none      none      none        1460      1452    none      none      none      none      none      none      none      none  
dram[19]:       1468      1448    none      none      none      none        1468      1453    none      none      none      none      none      none      none      none  
dram[20]:       1449      1458    none      none      none      none        1567      1548    none      none      none      none      none      none      none      none  
dram[21]:       1447      1455    none      none      none      none        1551      1551    none      none      none      none      none      none      none      none  
dram[22]:       1443      1458    none      none      none      none        1571      1508    none      none      none      none      none      none      none      none  
dram[23]:       1450      1453    none      none      none      none        1552      1504    none      none      none      none      none      none      none      none  
dram[24]:       1265      1551    none      none      none      none        1474      1460    none      none      none      none      none      none      none      none  
dram[25]:       1272      1573    none      none      none      none        1463      1462    none      none      none      none      none      none      none      none  
dram[26]:       1561      1553    none      none      none      none        1468      1459    none      none      none      none      none      none      none      none  
dram[27]:       1561      1565    none      none      none      none        1462      1462    none      none      none      none      none      none      none      none  
dram[28]:       1565      1578    none      none      none      none        1457      1451    none      none      none      none      none      none      none      none  
dram[29]:       1570      1570    none      none      none      none        1460      1466    none      none      none      none      none      none      none      none  
dram[30]:       1492      1568    none      none      none      none        1459      1453    none      none      none      none      none      none      none      none  
dram[31]:       1513      1578    none      none      none      none        1461      1464    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       386       296       333       282       317       367       381       315       307       307       287         0         0         0         0
dram[1]:        391       386       307       310       303       314       387       371       319       328       339       330         0         0         0         0
dram[2]:        401       376       293       327       280       311       369       383       345       334       336       337         0         0         0       366
dram[3]:        401       376       288       282       278       285       383       370       295       306       304       302         0         0         0       366
dram[4]:        398       390       330       332       307       310       376       382       284       281       284       276         0         0         0         0
dram[5]:        404       385       301       313       318       315       372       374       286       288       287       298         0         0         0         0
dram[6]:        396       395       377       386       367       370       381       379       322       299       305       304         0         0         0         0
dram[7]:        406       393       316       316       325       312       372       371       289       289       288       309         0         0         0         0
dram[8]:        408       381       319       330       304       318       387       405       305       280       312       295         0         0         0         0
dram[9]:        400       381       297       303       292       303       381       393       296       316       281       282         0         0         0         0
dram[10]:        399       391       306       318       303       311       373       388       315       294       315       291         0         0         0         0
dram[11]:        402       394       295       290       294       293       354       390       299       311       301       302         0         0         0         0
dram[12]:        403       382       309       336       304       331       370       381       322       300       324       292         0         0         0         0
dram[13]:        401       386       302       306       305       303       376       378       308       306       285       291         0         0         0         0
dram[14]:        393       380       315       340       300       331       372       387       322       306       318       300         0         0         0         0
dram[15]:        396       381       325       310       317       303       382       381       318       311       290       309         0         0         0         0
dram[16]:        401       374       283       297       284       304       385       389       298       285       292       280         0         0         0         0
dram[17]:        404       379       288       309       311       305       381       374       329       331       299       305         0         0         0         0
dram[18]:        403       376       279       279       284       304       379       385       291       290       306       288         0         0         0         0
dram[19]:        403       376       280       303       305       302       384       376       328       327       312       320         0         0         0         0
dram[20]:        396       381       311       330       305       340       384       389       320       308       305       309         0         0         0         0
dram[21]:        388       380       296       307       303       305       384       389       290       296       298       297         0         0         0         0
dram[22]:        389       383       284       304       287       313       391       371       320       321       321       323         0         0         0         0
dram[23]:        392       381       288       287       284       283       385       374       307       315       316       318         0         0         0         0
dram[24]:        375       380       298       314       297       321       381       376       311       292       296       295         0         0         0         0
dram[25]:        373       385       287       298       296       299       374       375       299       300       302       301         0         0         0         0
dram[26]:        392       379       310       332       300       332       383       378       320       298       308       294         0         0         0         0
dram[27]:        392       381       287       300       298       299       376       373       303       306       306       304         0         0         0         0
dram[28]:        402       390       283       304       297       300       380       378       303       295       285       296         0         0         0         0
dram[29]:        402       390       311       313       313       311       379       381       292       294       298       305         0         0         0         0
dram[30]:        377       392       287       307       299       293       381       376       312       289       287       286         0         0         0         0
dram[31]:        377       392       311       324       323       321       379       377       297       306       298       295         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=284 dram_eff=0.4507
bk0: 32a 17538i bk1: 32a 17543i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17545i bk7: 32a 17540i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.576087
Bank_Level_Parallism_Col = 1.560440
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560440 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 17398 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0552269
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17451 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=288 dram_eff=0.4444
bk0: 32a 17539i bk1: 32a 17542i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17541i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.572973
Bank_Level_Parallism_Col = 1.557377
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557377 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 17397 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17451 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007451 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.007634 
queue_avg = 0.052042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0520419
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17441 n_act=5 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007735
n_activity=302 dram_eff=0.4503
bk0: 32a 17548i bk1: 32a 17533i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17547i bk7: 32a 17540i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 8a 17560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.963235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574257
Bank_Level_Parallism_Col = 1.555000
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555000 

BW Util details:
bwutil = 0.007735 
total_CMD = 17582 
util_bw = 136 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 17380 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17441 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 136 
Row_Bus_Util =  0.000284 
CoL_Bus_Util = 0.007735 
Either_Row_CoL_Bus_Util = 0.008020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0521556
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17441 n_act=5 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007735
n_activity=300 dram_eff=0.4533
bk0: 32a 17549i bk1: 32a 17538i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17542i bk7: 32a 17544i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 8a 17560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.963235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.541872
Bank_Level_Parallism_Col = 1.530000
Bank_Level_Parallism_Ready = 1.102941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530000 

BW Util details:
bwutil = 0.007735 
total_CMD = 17582 
util_bw = 136 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 17379 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17441 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 136 
Row_Bus_Util =  0.000284 
CoL_Bus_Util = 0.007735 
Either_Row_CoL_Bus_Util = 0.008020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0559095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=261 dram_eff=0.4904
bk0: 32a 17542i bk1: 32a 17538i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17544i bk7: 32a 17544i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617977
Bank_Level_Parallism_Col = 1.613636
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613636 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 17404 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0596064
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=260 dram_eff=0.4923
bk0: 32a 17540i bk1: 32a 17537i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17542i bk7: 32a 17547i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638418
Bank_Level_Parallism_Col = 1.622857
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.622857 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 17405 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0517006
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=259 dram_eff=0.4942
bk0: 32a 17542i bk1: 32a 17539i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17544i bk7: 32a 17544i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.630682
Bank_Level_Parallism_Col = 1.626437
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.626437 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 17406 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0594927
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=267 dram_eff=0.4794
bk0: 32a 17544i bk1: 32a 17541i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17547i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.643275
Bank_Level_Parallism_Col = 1.627219
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.627219 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 17411 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0480605
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=279 dram_eff=0.4588
bk0: 32a 17541i bk1: 32a 17539i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17551i bk7: 32a 17545i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.513514
Bank_Level_Parallism_Col = 1.497268
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497268 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 17397 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0639859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=263 dram_eff=0.4867
bk0: 32a 17540i bk1: 32a 17541i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17550i bk7: 32a 17542i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554945
Bank_Level_Parallism_Col = 1.550000
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550000 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 17400 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0511887
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=304 dram_eff=0.4211
bk0: 32a 17542i bk1: 32a 17540i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17546i bk7: 32a 17548i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.481481
Bank_Level_Parallism_Col = 1.470588
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470588 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 17393 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.053805
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=293 dram_eff=0.4369
bk0: 32a 17543i bk1: 32a 17539i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17546i bk7: 32a 17548i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450777
Bank_Level_Parallism_Col = 1.445026
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445026 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 17389 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0465817
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17442 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007735
n_activity=301 dram_eff=0.4518
bk0: 32a 17540i bk1: 32a 17541i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 40a 17540i bk7: 32a 17541i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495049
Bank_Level_Parallism_Col = 1.487437
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487437 

BW Util details:
bwutil = 0.007735 
total_CMD = 17582 
util_bw = 136 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 17380 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17442 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007735 
Either_Row_CoL_Bus_Util = 0.007963 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0585258
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17442 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007735
n_activity=287 dram_eff=0.4739
bk0: 32a 17542i bk1: 32a 17539i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 40a 17538i bk7: 32a 17546i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.517766
Bank_Level_Parallism_Col = 1.520619
Bank_Level_Parallism_Ready = 1.036765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520619 

BW Util details:
bwutil = 0.007735 
total_CMD = 17582 
util_bw = 136 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 17385 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17442 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007735 
Either_Row_CoL_Bus_Util = 0.007963 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0571607
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=254 dram_eff=0.5039
bk0: 32a 17544i bk1: 32a 17539i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17549i bk7: 32a 17541i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617143
Bank_Level_Parallism_Col = 1.606936
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606936 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17407 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0551132
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=260 dram_eff=0.4923
bk0: 32a 17543i bk1: 32a 17537i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17544i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651429
Bank_Level_Parallism_Col = 1.635838
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.635838 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17407 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0670003
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=270 dram_eff=0.4741
bk0: 32a 17542i bk1: 32a 17544i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17544i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617143
Bank_Level_Parallism_Col = 1.601156
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.601156 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 17407 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0639859
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=265 dram_eff=0.483
bk0: 32a 17542i bk1: 32a 17543i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17546i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.639535
Bank_Level_Parallism_Col = 1.629412
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.629412 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 17410 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0608577
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=266 dram_eff=0.4812
bk0: 32a 17544i bk1: 32a 17544i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.630058
Bank_Level_Parallism_Col = 1.625731
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625731 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 17409 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0585826
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=262 dram_eff=0.4885
bk0: 32a 17541i bk1: 32a 17544i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17545i bk7: 32a 17545i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.643275
Bank_Level_Parallism_Col = 1.627219
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.627219 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 17411 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0551701
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=275 dram_eff=0.4655
bk0: 32a 17543i bk1: 32a 17540i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17545i bk7: 32a 17547i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.596591
Bank_Level_Parallism_Col = 1.574713
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574713 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 17406 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0540325
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=273 dram_eff=0.4689
bk0: 32a 17543i bk1: 32a 17542i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17542i bk7: 32a 17549i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618497
Bank_Level_Parallism_Col = 1.608187
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608187 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 17409 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0559095
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=280 dram_eff=0.4571
bk0: 32a 17544i bk1: 32a 17539i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17548i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461140
Bank_Level_Parallism_Col = 1.445026
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445026 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 17389 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0625071
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=276 dram_eff=0.4638
bk0: 32a 17544i bk1: 32a 17544i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17541i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535135
Bank_Level_Parallism_Col = 1.530055
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530055 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 17397 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0554544
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17442 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007735
n_activity=308 dram_eff=0.4416
bk0: 40a 17537i bk1: 32a 17539i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17545i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456311
Bank_Level_Parallism_Col = 1.458128
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458128 

BW Util details:
bwutil = 0.007735 
total_CMD = 17582 
util_bw = 136 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 17376 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17442 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007735 
Either_Row_CoL_Bus_Util = 0.007963 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0498806
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17443 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007735
n_activity=299 dram_eff=0.4548
bk0: 40a 17538i bk1: 32a 17538i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17544i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461165
Bank_Level_Parallism_Col = 1.455882
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.455882 

BW Util details:
bwutil = 0.007735 
total_CMD = 17582 
util_bw = 136 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 17376 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17443 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007735 
Either_Row_CoL_Bus_Util = 0.007906 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.007194 
queue_avg = 0.051871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0518712
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17451 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=262 dram_eff=0.4885
bk0: 32a 17541i bk1: 32a 17537i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595628
Bank_Level_Parallism_Col = 1.585635
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585635 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 17399 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17451 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007451 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.007634 
queue_avg = 0.067398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0673985
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=253 dram_eff=0.5059
bk0: 32a 17544i bk1: 32a 17538i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17545i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625000
Bank_Level_Parallism_Col = 1.614943
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.614943 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 17406 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0531225
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=305 dram_eff=0.4197
bk0: 32a 17551i bk1: 32a 17540i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17544i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510870
Bank_Level_Parallism_Col = 1.505494
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505494 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 17398 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0682516
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=303 dram_eff=0.4224
bk0: 32a 17549i bk1: 32a 17544i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17544i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550562
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 17404 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0531794
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=311 dram_eff=0.4116
bk0: 32a 17541i bk1: 32a 17542i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17543i bk7: 32a 17543i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471795
Bank_Level_Parallism_Col = 1.466321
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466321 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 17387 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0658628
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17582 n_nop=17450 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00728
n_activity=311 dram_eff=0.4116
bk0: 32a 17543i bk1: 32a 17544i bk2: 0a 17582i bk3: 0a 17582i bk4: 0a 17582i bk5: 0a 17582i bk6: 32a 17545i bk7: 32a 17544i bk8: 0a 17582i bk9: 0a 17582i bk10: 0a 17582i bk11: 0a 17582i bk12: 0a 17582i bk13: 0a 17582i bk14: 0a 17582i bk15: 0a 17582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505376
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.007280 
total_CMD = 17582 
util_bw = 128 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 17396 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17582 
n_nop = 17450 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007280 
Either_Row_CoL_Bus_Util = 0.007508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0493687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 945, Miss = 392, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 943, Miss = 392, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 935, Miss = 384, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 952, Miss = 384, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 953, Miss = 384, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 937, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 928, Miss = 384, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 935, Miss = 384, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 952, Miss = 384, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 953, Miss = 384, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 935, Miss = 384, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 944, Miss = 384, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 936, Miss = 384, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 60160
L2_total_cache_misses = 24592
L2_total_cache_miss_rate = 0.4088
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=60160
icnt_total_pkts_simt_to_mem=60160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60160
Req_Network_cycles = 29931
Req_Network_injected_packets_per_cycle =       2.0100 
Req_Network_conflicts_per_cycle =       0.6639
Req_Network_conflicts_per_cycle_util =       4.1658
Req_Bank_Level_Parallism =      12.6122
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1956
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0314

Reply_Network_injected_packets_num = 60160
Reply_Network_cycles = 29931
Reply_Network_injected_packets_per_cycle =        2.0100
Reply_Network_conflicts_per_cycle =        2.4508
Reply_Network_conflicts_per_cycle_util =      14.2883
Reply_Bank_Level_Parallism =      11.7180
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3396
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0251
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 777732 (inst/sec)
gpgpu_simulation_rate = 2137 (cycle/sec)
gpgpu_silicon_slowdown = 677117x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
