# CPE 487

This repo contains the projects for CPE 487 Digital System Design at Stevens Institue of Technology. The board in use is the NEXYS 4 DDR. The projects were created and ran in Vivado 2018.2.

### Projects

* tetris - is my attempt at creating tetris from stratch. It was cut short due to time constraints of the class.
* tetris_ex - is a working version of VHDL tetris adapted from another students project.

### Links
[Team Website](https://sites.google.com/view/dsdgroup1/home)

[Course Website](https://sites.google.com/view/ece487/home)
