{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491564093458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491564093460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  7 16:51:32 2017 " "Processing started: Fri Apr  7 16:51:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491564093460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564093460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GCD -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off GCD -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564093461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491564093914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491564093914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_divider-Behave " "Found design unit 1: unsigned_divider-Behave" {  } { { "../../EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131871 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_divider " "Found entity 1: unsigned_divider" {  } { { "../../EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/thepackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/thepackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thepackage " "Found design unit 1: thepackage" {  } { { "../../EE214 - Experiment 8/Reference/GCD/thepackage.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/thepackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System-behave " "Found design unit 1: System-behave" {  } { { "../../EE214 - Experiment 8/Reference/GCD/System.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/System.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131876 ""} { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "../../EE214 - Experiment 8/Reference/GCD/System.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/System.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/sixteenBitSubtract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/sixteenBitSubtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteenBitSubtract-basic " "Found design unit 1: sixteenBitSubtract-basic" {  } { { "../../EE214 - Experiment 8/Reference/GCD/sixteenBitSubtract.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/sixteenBitSubtract.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131879 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitSubtract " "Found entity 1: sixteenBitSubtract" {  } { { "../../EE214 - Experiment 8/Reference/GCD/sixteenBitSubtract.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/sixteenBitSubtract.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GCD_datapath-Mixed " "Found design unit 1: GCD_datapath-Mixed" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131882 ""} { "Info" "ISGN_ENTITY_NAME" "1 GCD_datapath " "Found entity 1: GCD_datapath" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GCD_controlpath-Behave " "Found design unit 1: GCD_controlpath-Behave" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131884 ""} { "Info" "ISGN_ENTITY_NAME" "1 GCD_controlpath " "Found entity 1: GCD_controlpath" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/dataregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/dataregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataregister-Behave " "Found design unit 1: dataregister-Behave" {  } { { "../../EE214 - Experiment 8/Reference/GCD/dataregister.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/dataregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131886 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataregister " "Found entity 1: dataregister" {  } { { "../../EE214 - Experiment 8/Reference/GCD/dataregister.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/dataregister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Mixed " "Found design unit 1: datapath-Mixed" {  } { { "../../EE214 - Experiment 8/Reference/GCD/datapath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/datapath.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131888 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../EE214 - Experiment 8/Reference/GCD/datapath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-Behave " "Found design unit 1: controlpath-Behave" {  } { { "../../EE214 - Experiment 8/Reference/GCD/controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/controlpath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131890 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "../../EE214 - Experiment 8/Reference/GCD/controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/controlpath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/comparer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/comparer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparer-behave " "Found design unit 1: comparer-behave" {  } { { "../../EE214 - Experiment 8/Reference/GCD/comparer.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/comparer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131892 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparer " "Found entity 1: comparer" {  } { { "../../EE214 - Experiment 8/Reference/GCD/comparer.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/comparer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/bitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/bitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitAdder-simple " "Found design unit 1: bitAdder-simple" {  } { { "../../EE214 - Experiment 8/Reference/GCD/bitAdder.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/bitAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131894 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitAdder " "Found entity 1: bitAdder" {  } { { "../../EE214 - Experiment 8/Reference/GCD/bitAdder.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/bitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491564131894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564131894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491564132027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCD_controlpath GCD_controlpath:control " "Elaborating entity \"GCD_controlpath\" for hierarchy \"GCD_controlpath:control\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/System.vhd" "control" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/System.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132034 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "erdy GCD_controlpath.vhd(44) " "VHDL Process Statement warning at GCD_controlpath.vhd(44): signal \"erdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491564132036 "|System|GCD_controlpath:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_var GCD_controlpath.vhd(53) " "VHDL Process Statement warning at GCD_controlpath.vhd(53): signal \"count_var\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491564132036 "|System|GCD_controlpath:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "erdy GCD_controlpath.vhd(55) " "VHDL Process Statement warning at GCD_controlpath.vhd(55): signal \"erdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491564132036 "|System|GCD_controlpath:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divDone GCD_controlpath.vhd(65) " "VHDL Process Statement warning at GCD_controlpath.vhd(65): signal \"divDone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491564132036 "|System|GCD_controlpath:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compareDone GCD_controlpath.vhd(71) " "VHDL Process Statement warning at GCD_controlpath.vhd(71): signal \"compareDone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_controlpath.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491564132036 "|System|GCD_controlpath:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCD_datapath GCD_datapath:data " "Elaborating entity \"GCD_datapath\" for hierarchy \"GCD_datapath:data\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/System.vhd" "data" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/System.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QREG GCD_datapath.vhd(20) " "Verilog HDL or VHDL warning at GCD_datapath.vhd(20): object \"QREG\" assigned a value but never read" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491564132041 "|System|GCD_datapath:data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "random GCD_datapath.vhd(29) " "Verilog HDL or VHDL warning at GCD_datapath.vhd(29): object \"random\" assigned a value but never read" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491564132041 "|System|GCD_datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataregister GCD_datapath:data\|dataregister:dr1 " "Elaborating entity \"dataregister\" for hierarchy \"GCD_datapath:data\|dataregister:dr1\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" "dr1" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataregister GCD_datapath:data\|dataregister:dr5 " "Elaborating entity \"dataregister\" for hierarchy \"GCD_datapath:data\|dataregister:dr5\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" "dr5" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_divider GCD_datapath:data\|unsigned_divider:divider " "Elaborating entity \"unsigned_divider\" for hierarchy \"GCD_datapath:data\|unsigned_divider:divider\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" "divider" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/GCD_datapath.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132050 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "random unsigned_divider.vhd(29) " "VHDL Signal Declaration warning at unsigned_divider.vhd(29): used explicit default value for signal \"random\" because signal was never assigned a value" {  } { { "../../EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" "" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1491564132052 "|System|GCD_datapath:data|unsigned_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath GCD_datapath:data\|unsigned_divider:divider\|controlpath:control " "Elaborating entity \"controlpath\" for hierarchy \"GCD_datapath:data\|unsigned_divider:divider\|controlpath:control\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" "control" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath GCD_datapath:data\|unsigned_divider:divider\|datapath:datap " "Elaborating entity \"datapath\" for hierarchy \"GCD_datapath:data\|unsigned_divider:divider\|datapath:datap\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" "datap" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/unsigned_divider.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBitSubtract GCD_datapath:data\|unsigned_divider:divider\|datapath:datap\|sixteenBitSubtract:subtract " "Elaborating entity \"sixteenBitSubtract\" for hierarchy \"GCD_datapath:data\|unsigned_divider:divider\|datapath:datap\|sixteenBitSubtract:subtract\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/datapath.vhd" "subtract" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/datapath.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitAdder GCD_datapath:data\|unsigned_divider:divider\|datapath:datap\|sixteenBitSubtract:subtract\|bitAdder:add0 " "Elaborating entity \"bitAdder\" for hierarchy \"GCD_datapath:data\|unsigned_divider:divider\|datapath:datap\|sixteenBitSubtract:subtract\|bitAdder:add0\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/sixteenBitSubtract.vhd" "add0" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/sixteenBitSubtract.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparer GCD_datapath:data\|unsigned_divider:divider\|datapath:datap\|comparer:comparator " "Elaborating entity \"comparer\" for hierarchy \"GCD_datapath:data\|unsigned_divider:divider\|datapath:datap\|comparer:comparator\"" {  } { { "../../EE214 - Experiment 8/Reference/GCD/datapath.vhd" "comparator" { Text "/home/dhruv-shah/Desktop/IIT Bombay 2015-19/Sem 4/EE214/EE214 - Experiment 8/Reference/GCD/datapath.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491564132088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491564133500 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491564133500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491564133500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491564133500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491564133630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  7 16:52:13 2017 " "Processing ended: Fri Apr  7 16:52:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491564133630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491564133630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491564133630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491564133630 ""}
