Loading plugins phase: Elapsed time ==> 0s.420ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.290ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jul 10 23:19:58 2019


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jul 10 23:19:58 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jul 10 23:19:58 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jul 10 23:19:59 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_916
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\PWM1:PWMUDB:km_run\
	\PWM1:PWMUDB:ctrl_enable\
	\PWM1:PWMUDB:control_7\
	\PWM1:PWMUDB:control_6\
	\PWM1:PWMUDB:control_5\
	\PWM1:PWMUDB:control_4\
	\PWM1:PWMUDB:control_3\
	\PWM1:PWMUDB:control_2\
	\PWM1:PWMUDB:control_1\
	\PWM1:PWMUDB:control_0\
	\PWM1:PWMUDB:ctrl_cmpmode2_2\
	\PWM1:PWMUDB:ctrl_cmpmode2_1\
	\PWM1:PWMUDB:ctrl_cmpmode2_0\
	\PWM1:PWMUDB:ctrl_cmpmode1_2\
	\PWM1:PWMUDB:ctrl_cmpmode1_1\
	\PWM1:PWMUDB:ctrl_cmpmode1_0\
	\PWM1:PWMUDB:capt_rising\
	\PWM1:PWMUDB:capt_falling\
	\PWM1:PWMUDB:trig_rise\
	\PWM1:PWMUDB:trig_fall\
	\PWM1:PWMUDB:sc_kill\
	\PWM1:PWMUDB:min_kill\
	\PWM1:PWMUDB:km_tc\
	\PWM1:PWMUDB:db_tc\
	\PWM1:PWMUDB:dith_sel\
	\PWM1:Net_101\
	\PWM1:Net_96\
	\PWM1:PWMUDB:MODULE_6:b_31\
	\PWM1:PWMUDB:MODULE_6:b_30\
	\PWM1:PWMUDB:MODULE_6:b_29\
	\PWM1:PWMUDB:MODULE_6:b_28\
	\PWM1:PWMUDB:MODULE_6:b_27\
	\PWM1:PWMUDB:MODULE_6:b_26\
	\PWM1:PWMUDB:MODULE_6:b_25\
	\PWM1:PWMUDB:MODULE_6:b_24\
	\PWM1:PWMUDB:MODULE_6:b_23\
	\PWM1:PWMUDB:MODULE_6:b_22\
	\PWM1:PWMUDB:MODULE_6:b_21\
	\PWM1:PWMUDB:MODULE_6:b_20\
	\PWM1:PWMUDB:MODULE_6:b_19\
	\PWM1:PWMUDB:MODULE_6:b_18\
	\PWM1:PWMUDB:MODULE_6:b_17\
	\PWM1:PWMUDB:MODULE_6:b_16\
	\PWM1:PWMUDB:MODULE_6:b_15\
	\PWM1:PWMUDB:MODULE_6:b_14\
	\PWM1:PWMUDB:MODULE_6:b_13\
	\PWM1:PWMUDB:MODULE_6:b_12\
	\PWM1:PWMUDB:MODULE_6:b_11\
	\PWM1:PWMUDB:MODULE_6:b_10\
	\PWM1:PWMUDB:MODULE_6:b_9\
	\PWM1:PWMUDB:MODULE_6:b_8\
	\PWM1:PWMUDB:MODULE_6:b_7\
	\PWM1:PWMUDB:MODULE_6:b_6\
	\PWM1:PWMUDB:MODULE_6:b_5\
	\PWM1:PWMUDB:MODULE_6:b_4\
	\PWM1:PWMUDB:MODULE_6:b_3\
	\PWM1:PWMUDB:MODULE_6:b_2\
	\PWM1:PWMUDB:MODULE_6:b_1\
	\PWM1:PWMUDB:MODULE_6:b_0\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_892
	Net_887
	Net_886
	\PWM1:Net_113\
	\PWM1:Net_107\
	\PWM1:Net_114\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_enable\
	\PWM:PWMUDB:control_7\
	\PWM:PWMUDB:control_6\
	\PWM:PWMUDB:control_5\
	\PWM:PWMUDB:control_4\
	\PWM:PWMUDB:control_3\
	\PWM:PWMUDB:control_2\
	\PWM:PWMUDB:control_1\
	\PWM:PWMUDB:control_0\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:Net_101\
	\PWM:Net_96\
	\PWM:PWMUDB:MODULE_7:b_31\
	\PWM:PWMUDB:MODULE_7:b_30\
	\PWM:PWMUDB:MODULE_7:b_29\
	\PWM:PWMUDB:MODULE_7:b_28\
	\PWM:PWMUDB:MODULE_7:b_27\
	\PWM:PWMUDB:MODULE_7:b_26\
	\PWM:PWMUDB:MODULE_7:b_25\
	\PWM:PWMUDB:MODULE_7:b_24\
	\PWM:PWMUDB:MODULE_7:b_23\
	\PWM:PWMUDB:MODULE_7:b_22\
	\PWM:PWMUDB:MODULE_7:b_21\
	\PWM:PWMUDB:MODULE_7:b_20\
	\PWM:PWMUDB:MODULE_7:b_19\
	\PWM:PWMUDB:MODULE_7:b_18\
	\PWM:PWMUDB:MODULE_7:b_17\
	\PWM:PWMUDB:MODULE_7:b_16\
	\PWM:PWMUDB:MODULE_7:b_15\
	\PWM:PWMUDB:MODULE_7:b_14\
	\PWM:PWMUDB:MODULE_7:b_13\
	\PWM:PWMUDB:MODULE_7:b_12\
	\PWM:PWMUDB:MODULE_7:b_11\
	\PWM:PWMUDB:MODULE_7:b_10\
	\PWM:PWMUDB:MODULE_7:b_9\
	\PWM:PWMUDB:MODULE_7:b_8\
	\PWM:PWMUDB:MODULE_7:b_7\
	\PWM:PWMUDB:MODULE_7:b_6\
	\PWM:PWMUDB:MODULE_7:b_5\
	\PWM:PWMUDB:MODULE_7:b_4\
	\PWM:PWMUDB:MODULE_7:b_3\
	\PWM:PWMUDB:MODULE_7:b_2\
	\PWM:PWMUDB:MODULE_7:b_1\
	\PWM:PWMUDB:MODULE_7:b_0\
	\PWM:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_910
	Net_905
	Net_904
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\

    Synthesized names
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 309 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Rx_1_net_0
Aliasing Net_919 to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Rx_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Rx_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Rx_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Rx_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Rx_1_net_0
Aliasing \PWM1:PWMUDB:hwCapture\ to zero
Aliasing Net_307 to tmpOE__Rx_1_net_0
Aliasing \PWM1:PWMUDB:trig_out\ to tmpOE__Rx_1_net_0
Aliasing Net_299 to zero
Aliasing \PWM1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill\ to tmpOE__Rx_1_net_0
Aliasing \PWM1:PWMUDB:dith_count_1\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM1:PWMUDB:dith_count_0\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM1:PWMUDB:status_6\ to zero
Aliasing \PWM1:PWMUDB:status_4\ to zero
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cs_addr_0\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_1_net_0
Aliasing tmpOE__pin1_net_0 to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing Net_212 to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__Rx_1_net_0
Aliasing Net_149 to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm_temp\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Rx_1_net_0
Aliasing tmpOE__pin2_net_0 to tmpOE__Rx_1_net_0
Aliasing tmpOE__pin3_net_0 to tmpOE__Rx_1_net_0
Aliasing tmpOE__pin4_net_0 to tmpOE__Rx_1_net_0
Aliasing tmpOE__led_net_0 to tmpOE__Rx_1_net_0
Aliasing tmpOE__filtro1_net_0 to tmpOE__Rx_1_net_0
Aliasing tmpOE__filtro2_net_0 to tmpOE__Rx_1_net_0
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM1:PWMUDB:tc_i_reg\\D\ to \PWM1:PWMUDB:status_2\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__Rx_1_net_0[1]
Removing Rhs of wire Net_921[9] = \UART_1:BUART:tx_interrupt_out\[31]
Removing Rhs of wire Net_922[13] = \UART_1:BUART:rx_interrupt_out\[32]
Removing Lhs of wire \UART_1:Net_61\[14] = \UART_1:Net_9\[11]
Removing Lhs of wire Net_919[18] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[19] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[20] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[21] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[22] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[23] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[24] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[25] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[26] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[36] = \UART_1:BUART:tx_bitclk_dp\[72]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[82] = \UART_1:BUART:tx_counter_dp\[73]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[83] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[84] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[85] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[87] = \UART_1:BUART:tx_fifo_empty\[50]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[89] = \UART_1:BUART:tx_fifo_notfull\[49]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[149] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[156] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[158] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[168]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[159] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[184]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[160] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[198]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[161] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[162]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[162] = \UART_1:BUART:pollcount_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[163] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[164]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[164] = \UART_1:BUART:pollcount_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[170] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[171] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[172] = \UART_1:BUART:pollcount_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[173] = \UART_1:BUART:pollcount_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[174] = \UART_1:BUART:pollcount_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[175] = \UART_1:BUART:pollcount_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[176] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[177] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[178] = \UART_1:BUART:pollcount_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[179] = \UART_1:BUART:pollcount_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[180] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[181] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[186] = \UART_1:BUART:pollcount_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[187] = \UART_1:BUART:pollcount_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[188] = \UART_1:BUART:pollcount_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[189] = \UART_1:BUART:pollcount_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[190] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[191] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[192] = \UART_1:BUART:pollcount_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[193] = \UART_1:BUART:pollcount_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[194] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[195] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[202] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[203] = \UART_1:BUART:rx_parity_error_status\[204]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[205] = \UART_1:BUART:rx_stop_bit_error\[206]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[216] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[265]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[220] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[287]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[221] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[222] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[223] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[224] = \UART_1:BUART:sRX:MODIN4_6\[225]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[225] = \UART_1:BUART:rx_count_6\[144]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[226] = \UART_1:BUART:sRX:MODIN4_5\[227]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[227] = \UART_1:BUART:rx_count_5\[145]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[228] = \UART_1:BUART:sRX:MODIN4_4\[229]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[229] = \UART_1:BUART:rx_count_4\[146]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[230] = \UART_1:BUART:sRX:MODIN4_3\[231]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[231] = \UART_1:BUART:rx_count_3\[147]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[232] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[233] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[234] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[235] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[236] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[237] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[238] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[239] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[240] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[241] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[242] = \UART_1:BUART:rx_count_6\[144]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[243] = \UART_1:BUART:rx_count_5\[145]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[244] = \UART_1:BUART:rx_count_4\[146]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[245] = \UART_1:BUART:rx_count_3\[147]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[246] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[247] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[248] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[249] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[250] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[251] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[252] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[267] = \UART_1:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[268] = \UART_1:BUART:rx_parity_bit\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[269] = \UART_1:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[270] = \UART_1:BUART:rx_parity_bit\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[271] = \UART_1:BUART:rx_postpoll\[103]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[272] = \UART_1:BUART:rx_parity_bit\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[274] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[275] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[273]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[276] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[273]
Removing Lhs of wire \PWM1:PWMUDB:hwCapture\[320] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:hwEnable\[321] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire Net_307[322] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:trig_out\[326] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\R\[328] = zero[2]
Removing Lhs of wire Net_299[329] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\S\[330] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_enable\[331] = \PWM1:PWMUDB:runmode_enable\[327]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\R\[335] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\S\[336] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\R\[337] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\S\[338] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill\[341] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_6_1\[345] = \PWM1:PWMUDB:MODULE_6:g2:a0:s_1\[585]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_6_0\[347] = \PWM1:PWMUDB:MODULE_6:g2:a0:s_0\[586]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\R\[348] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\S\[349] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\R\[350] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\S\[351] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:status_6\[354] = zero[2]
Removing Rhs of wire \PWM1:PWMUDB:status_5\[355] = \PWM1:PWMUDB:final_kill_reg\[370]
Removing Lhs of wire \PWM1:PWMUDB:status_4\[356] = zero[2]
Removing Rhs of wire \PWM1:PWMUDB:status_3\[357] = \PWM1:PWMUDB:fifo_full\[377]
Removing Rhs of wire \PWM1:PWMUDB:status_1\[359] = \PWM1:PWMUDB:cmp2_status_reg\[369]
Removing Rhs of wire \PWM1:PWMUDB:status_0\[360] = \PWM1:PWMUDB:cmp1_status_reg\[368]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\R\[371] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\S\[372] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\R\[373] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\S\[374] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\R\[375] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\S\[376] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_2\[378] = \PWM1:PWMUDB:tc_i\[333]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_1\[379] = \PWM1:PWMUDB:runmode_enable\[327]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_0\[380] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:compare1\[413] = \PWM1:PWMUDB:cmp1_less\[384]
Removing Lhs of wire \PWM1:PWMUDB:compare2\[414] = \PWM1:PWMUDB:cmp2_less\[387]
Removing Rhs of wire Net_302[424] = \PWM1:PWMUDB:pwm1_i_reg\[417]
Removing Rhs of wire Net_303[425] = \PWM1:PWMUDB:pwm2_i_reg\[419]
Removing Lhs of wire \PWM1:PWMUDB:pwm_temp\[426] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_23\[467] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_22\[468] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_21\[469] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_20\[470] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_19\[471] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_18\[472] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_17\[473] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_16\[474] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_15\[475] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_14\[476] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_13\[477] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_12\[478] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_11\[479] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_10\[480] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_9\[481] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_8\[482] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_7\[483] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_6\[484] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_5\[485] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_4\[486] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_3\[487] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_2\[488] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_1\[489] = \PWM1:PWMUDB:MODIN5_1\[490]
Removing Lhs of wire \PWM1:PWMUDB:MODIN5_1\[490] = \PWM1:PWMUDB:dith_count_1\[344]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_0\[491] = \PWM1:PWMUDB:MODIN5_0\[492]
Removing Lhs of wire \PWM1:PWMUDB:MODIN5_0\[492] = \PWM1:PWMUDB:dith_count_0\[346]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[624] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[625] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire tmpOE__pin1_net_0[633] = tmpOE__Rx_1_net_0[1]
Removing Rhs of wire Net_61[634] = \PWM:PWMUDB:pwm1_i_reg\[759]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[662] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[663] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire Net_212[664] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[668] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[670] = zero[2]
Removing Lhs of wire Net_149[671] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[672] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[673] = \PWM:PWMUDB:runmode_enable\[669]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[677] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[678] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[679] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[680] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[683] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_7_1\[687] = \PWM:PWMUDB:MODULE_7:g2:a0:s_1\[926]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_7_0\[689] = \PWM:PWMUDB:MODULE_7:g2:a0:s_0\[927]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[690] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[691] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[692] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[693] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:status_6\[696] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_5\[697] = \PWM:PWMUDB:final_kill_reg\[712]
Removing Lhs of wire \PWM:PWMUDB:status_4\[698] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_3\[699] = \PWM:PWMUDB:fifo_full\[719]
Removing Rhs of wire \PWM:PWMUDB:status_1\[701] = \PWM:PWMUDB:cmp2_status_reg\[711]
Removing Rhs of wire \PWM:PWMUDB:status_0\[702] = \PWM:PWMUDB:cmp1_status_reg\[710]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[713] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[714] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[715] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[716] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[717] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[718] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[720] = \PWM:PWMUDB:tc_i\[675]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[721] = \PWM:PWMUDB:runmode_enable\[669]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[722] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:compare1\[755] = \PWM:PWMUDB:cmp1_less\[726]
Removing Lhs of wire \PWM:PWMUDB:compare2\[756] = \PWM:PWMUDB:cmp2_less\[729]
Removing Rhs of wire Net_659[766] = \PWM:PWMUDB:pwm2_i_reg\[761]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[767] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_23\[808] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_22\[809] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_21\[810] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_20\[811] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_19\[812] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_18\[813] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_17\[814] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_16\[815] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_15\[816] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_14\[817] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_13\[818] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_12\[819] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_11\[820] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_10\[821] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_9\[822] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_8\[823] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_7\[824] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_6\[825] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_5\[826] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_4\[827] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_3\[828] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_2\[829] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_1\[830] = \PWM:PWMUDB:MODIN6_1\[831]
Removing Lhs of wire \PWM:PWMUDB:MODIN6_1\[831] = \PWM:PWMUDB:dith_count_1\[686]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:a_0\[832] = \PWM:PWMUDB:MODIN6_0\[833]
Removing Lhs of wire \PWM:PWMUDB:MODIN6_0\[833] = \PWM:PWMUDB:dith_count_0\[688]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[965] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[966] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[974] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire tmpOE__pin2_net_0[980] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire tmpOE__pin3_net_0[987] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire tmpOE__pin4_net_0[993] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire tmpOE__led_net_0[1000] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire tmpOE__filtro1_net_0[1006] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire tmpOE__filtro2_net_0[1012] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1017] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1032] = \UART_1:BUART:rx_bitclk_pre\[138]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1041] = \UART_1:BUART:rx_parity_error_pre\[214]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1042] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\D\[1046] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:prevCapture\\D\[1047] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:trig_last\\D\[1048] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\D\[1051] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:prevCompare1\\D\[1054] = \PWM1:PWMUDB:cmp1\[363]
Removing Lhs of wire \PWM1:PWMUDB:prevCompare2\\D\[1055] = \PWM1:PWMUDB:cmp2\[366]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\D\[1056] = \PWM1:PWMUDB:cmp1_status\[364]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\D\[1057] = \PWM1:PWMUDB:cmp2_status\[367]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i_reg\\D\[1059] = \PWM1:PWMUDB:pwm_i\[416]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i_reg\\D\[1060] = \PWM1:PWMUDB:pwm1_i\[418]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i_reg\\D\[1061] = \PWM1:PWMUDB:pwm2_i\[420]
Removing Lhs of wire \PWM1:PWMUDB:tc_i_reg\\D\[1062] = \PWM1:PWMUDB:status_2\[358]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1063] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1064] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1065] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1068] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1071] = \PWM:PWMUDB:cmp1\[705]
Removing Lhs of wire \PWM:PWMUDB:prevCompare2\\D\[1072] = \PWM:PWMUDB:cmp2\[708]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1073] = \PWM:PWMUDB:cmp1_status\[706]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1074] = \PWM:PWMUDB:cmp2_status\[709]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1076] = \PWM:PWMUDB:pwm_i\[758]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1077] = \PWM:PWMUDB:pwm1_i\[760]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1078] = \PWM:PWMUDB:pwm2_i\[762]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1079] = \PWM:PWMUDB:status_2\[700]

------------------------------------------------------
Aliased 0 equations, 267 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Rx_1_net_0' (cost = 0):
tmpOE__Rx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp1\' (cost = 0):
\PWM1:PWMUDB:cmp1\ <= (\PWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp2\' (cost = 0):
\PWM1:PWMUDB:cmp2\ <= (\PWM1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp2\' (cost = 0):
\PWM:PWMUDB:cmp2\ <= (\PWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_920 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_920 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_920 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_920 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_920 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 83 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM1:PWMUDB:final_capture\ to zero
Aliasing \PWM1:PWMUDB:pwm_i\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:pwm_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM1:PWMUDB:runmode_enable\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\D\ to tmpOE__Rx_1_net_0
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[102] = \UART_1:BUART:rx_bitclk\[150]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[200] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[209] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_capture\[382] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i\[416] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[595] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[605] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[615] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[724] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_i\[758] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[936] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[946] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[956] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1024] = \UART_1:BUART:tx_ctrl_mark_last\[93]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1036] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1037] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1039] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1040] = \UART_1:BUART:rx_markspace_pre\[213]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1045] = \UART_1:BUART:rx_parity_bit\[219]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\D\[1049] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\D\[1058] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1066] = tmpOE__Rx_1_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1075] = zero[2]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_920 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_920 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.470ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 10 July 2019 23:20:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\ESTEBAN\Desktop\Materias\Codigos\Pscoc\carro\carro\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_300
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_94
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_920 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin1(0)__PA ,
            pin_input => Net_61 ,
            pad => pin1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_915 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin2(0)__PA ,
            pin_input => Net_659 ,
            pad => pin2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin3(0)__PA ,
            pin_input => Net_302 ,
            pad => pin3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin4(0)__PA ,
            pin_input => Net_303 ,
            pad => pin4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led(0)__PA ,
            pad => led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = filtro1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => filtro1(0)__PA ,
            pad => filtro1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = filtro2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => filtro2(0)__PA ,
            pad => filtro2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_915, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_915 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_920 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_920 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_920 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_920 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_920 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_920 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_920 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_920 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_920
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp2_less\
        );
        Output = \PWM1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare2\ * \PWM1:PWMUDB:cmp2_less\
        );
        Output = \PWM1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_302, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_302 (fanout=1)

    MacroCell: Name=Net_303, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp2_less\
        );
        Output = Net_303 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare2\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_61, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_61 (fanout=1)

    MacroCell: Name=Net_659, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = Net_659 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_300 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_94 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            cl1_comb => \PWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_921 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_922 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_300 ,
            status_3 => \PWM1:PWMUDB:status_3\ ,
            status_2 => \PWM1:PWMUDB:status_2\ ,
            status_1 => \PWM1:PWMUDB:status_1\ ,
            status_0 => \PWM1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_94 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_1 => \PWM:PWMUDB:status_1\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_921 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_922 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   40 :  152 :  192 : 20.83 %
  Unique P-terms              :   58 :  326 :  384 : 15.10 %
  Total P-terms               :   67 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.382ms
Tech Mapping phase: Elapsed time ==> 0s.612ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : filtro1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : filtro2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : led(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : pin1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : pin2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : pin3(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : pin4(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.306ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.87
                   Pterms :            4.20
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.152ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.75 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_920 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_920 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_920 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_920 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_920 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_920 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_920
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_920 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_920 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_61, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_61 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_922 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_302, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_302 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_303, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp2_less\
        );
        Output = Net_303 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp2_less\
        );
        Output = \PWM1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_300) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare2\ * \PWM1:PWMUDB:cmp2_less\
        );
        Output = \PWM1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_300 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_300 ,
        status_3 => \PWM1:PWMUDB:status_3\ ,
        status_2 => \PWM1:PWMUDB:status_2\ ,
        status_1 => \PWM1:PWMUDB:status_1\ ,
        status_0 => \PWM1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_915, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_915 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_921 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare2\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_94 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        cl1_comb => \PWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_94 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_1 => \PWM:PWMUDB:status_1\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_659, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = Net_659 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_922 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_921 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = filtro1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => filtro1(0)__PA ,
        pad => filtro1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = filtro2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => filtro2(0)__PA ,
        pad => filtro2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led(0)__PA ,
        pad => led(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = pin3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin3(0)__PA ,
        pin_input => Net_302 ,
        pad => pin3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pin4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin4(0)__PA ,
        pin_input => Net_303 ,
        pad => pin4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = pin1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin1(0)__PA ,
        pin_input => Net_61 ,
        pad => pin1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pin2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin2(0)__PA ,
        pin_input => Net_659 ,
        pad => pin2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_920 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_915 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_1:Net_9\ ,
            dclk_0 => \UART_1:Net_9_local\ ,
            dclk_glb_1 => Net_300 ,
            dclk_1 => Net_300_local ,
            dclk_glb_2 => Net_94 ,
            dclk_2 => Net_94_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL | filtro1(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL | filtro2(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     led(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |    pin3(0) | In(Net_302)
     |   5 |     * |      NONE |         CMOS_OUT |    pin4(0) | In(Net_303)
     |   6 |     * |      NONE |         CMOS_OUT |    pin1(0) | In(Net_61)
     |   7 |     * |      NONE |         CMOS_OUT |    pin2(0) | In(Net_659)
-----+-----+-------+-----------+------------------+------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |    Rx_1(0) | FB(Net_920)
     |   7 |     * |      NONE |         CMOS_OUT |    Tx_1(0) | In(Net_915)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.070ms
Digital Placement phase: Elapsed time ==> 1s.715ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.430ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.218ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.228ms
API generation phase: Elapsed time ==> 1s.260ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.000ms
