( ( nil
  version "2.1"
  mapType "incremental"
  blockName "6T_SDP_BANK_Test"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  globalList "gnd! vdd! vcc!"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/net/kafka/nfs/rstdenis/Cadence/simulation/6T_SDP_BANK_Test/spectreVerilog/config/netlist/digital"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( instViewTable
 )
( defbus
( "WRWT" 1 0  "WRWT" 1 0  )
( "RD_Ack" 7 0  "RD_Ack" 7 0  )
( "~RD_Ack" 7 0  "cdsbus9" 7 0  )
( "WD_Ack" 7 0  "WD_Ack" 7 0  )
( "WD_AckT" 7 0  "WD_AckT" 7 0  )
( "ReadDataT" 31 0  "ReadDataT" 31 0  )
( "~WRW" 1 0  "cdsbus8" 1 0  )
( "R_Address" 19 0  "R_Address" 19 0  )
( "ReadData" 31 0  "ReadData" 31 0  )
( "RD_AckT" 7 0  "RD_AckT" 7 0  )
( "WA_AckT" 4 0  "WA_AckT" 4 0  )
( "RA_AckT" 4 0  "RA_AckT" 4 0  )
( "~R_Address" 19 0  "cdsbus7" 19 0  )
( "W_Address" 19 0  "W_Address" 19 0  )
( "~W_Address" 19 0  "cdsbus6" 19 0  )
( "RA_Ack" 4 0  "RA_Ack" 4 0  )
( "RRW" 1 0  "RRW" 1 0  )
( "~ReadData" 31 0  "cdsbus5" 31 0  )
( "WriteDataT" 31 0  "WriteDataT" 31 0  )
( "WRW" 1 0  "WRW" 1 0  )
( "R_AddressT" 19 0  "R_AddressT" 19 0  )
( "~WriteData" 31 0  "cdsbus4" 31 0  )
( "W_AddressT" 19 0  "W_AddressT" 19 0  )
( "~WA_Ack" 4 0  "cdsbus3" 4 0  )
( "~RA_Ack" 4 0  "cdsbus2" 4 0  )
( "WA_Ack" 4 0  "WA_Ack" 4 0  )
( "~WD_Ack" 7 0  "cdsbus1" 7 0  )
( "RRWT" 1 0  "RRWT" 1 0  )
( "~RRW" 1 0  "cdsbus0" 1 0  )
( "WriteData" 31 0  "WriteData" 31 0  )
 )
( net
( "gnd!" "cds_globals.gnd_" )
( "vcc!" "cds_globals.vcc_" )
( "vdd!" "cds_globals.vdd_" )
 )
( inst
 )
( model
( "16nm_Tests/6T_SDP_BANK_Test/schematic" "cdsModule_29" )
 )
( term
 )
( param
( "vcc" "cds_globals.vcc" )
( "vdd" "cds_globals.vdd" )
 )
( "cdsModule_29" "ihnl/cds0/map" )
 )
