#ChipScope Core Inserter Project File Version 3.0
#Sat Feb 14 01:08:45 GMT-05:00 2009
Project.device.designInputFile=/home/brandyn/fpga-image-registration/modules/demo_low_level/demo_low_level_cs.ngc
Project.device.designOutputFile=/home/brandyn/fpga-image-registration/modules/demo_low_level/demo_low_level_cs.ngc
Project.device.deviceFamily=14
Project.device.enableRPMs=true
Project.device.outputDirectory=/home/brandyn/fpga-image-registration/modules/demo_low_level/_ngo
Project.device.useSRL16=true
Project.filter.dimension=19
Project.filter<0>=*state*
Project.filter<10>=cur_state*
Project.filter<11>=cur_state
Project.filter<12>=compute_affine*
Project.filter<13>=registration_*
Project.filter<14>=*it*
Project.filter<15>=compute_aff*
Project.filter<16>=affine*
Project.filter<17>=affine_reg*
Project.filter<18>=affine_reg
Project.filter<1>=cs_*
Project.filter<2>=
Project.filter<3>=*compute*valid*
Project.filter<4>=*compute*
Project.filter<5>=h_*
Project.filter<6>=registration*
Project.filter<7>=compute*
Project.filter<8>=registrat*valid*
Project.filter<9>=registrat*
Project.icon.boundaryScanChain=1
Project.icon.disableBUFGInsertion=false
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=clk_intbuf
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<0>
Project.unit<0>.dataChannel<10>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<0>
Project.unit<0>.dataChannel<11>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<1>
Project.unit<0>.dataChannel<12>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<2>
Project.unit<0>.dataChannel<13>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<3>
Project.unit<0>.dataChannel<14>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<4>
Project.unit<0>.dataChannel<15>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<5>
Project.unit<0>.dataChannel<16>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<6>
Project.unit<0>.dataChannel<17>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<7>
Project.unit<0>.dataChannel<18>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<8>
Project.unit<0>.dataChannel<19>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<9>
Project.unit<0>.dataChannel<1>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<1>
Project.unit<0>.dataChannel<20>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<10>
Project.unit<0>.dataChannel<21>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<11>
Project.unit<0>.dataChannel<22>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<12>
Project.unit<0>.dataChannel<23>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<13>
Project.unit<0>.dataChannel<24>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<14>
Project.unit<0>.dataChannel<25>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<15>
Project.unit<0>.dataChannel<26>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<16>
Project.unit<0>.dataChannel<27>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<17>
Project.unit<0>.dataChannel<28>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<18>
Project.unit<0>.dataChannel<29>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/MEM_ADDR<19>
Project.unit<0>.dataChannel<2>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<2>
Project.unit<0>.dataChannel<30>=compute_affine_rst_reg
Project.unit<0>.dataChannel<31>=cur_state_next<1>
Project.unit<0>.dataChannel<32>=cur_state_next<2>
Project.unit<0>.dataChannel<33>=cur_state_next<6>
Project.unit<0>.dataChannel<34>=registration_controller_i/registration_stage_i/make_a_b_matrices_i/valid_in_reg
Project.unit<0>.dataChannel<35>=registration_controller_i/registration_stage_i/gauss_elim_i/div_valid_in
Project.unit<0>.dataChannel<36>=registration_controller_i/registration_stage_i/fetch_stage_i/img1_compute_mem_addr_i/affine_coord_transform_i/valid_buf<3>
Project.unit<0>.dataChannel<37>=registration_controller_i/registration_stage_i/fetch_stage_i/img1_compute_mem_addr_i/convert_2d_to_1d_coord_i/valid_buf<1>
Project.unit<0>.dataChannel<38>=registration_controller_i/registration_stage_i/fetch_stage_i/mem_addr_selector_i/output_valid_reg
Project.unit<0>.dataChannel<39>=registration_controller_i/registration_stage_i/fetch_stage_i/pixel_buffer_3x3_i/output_valid_reg
Project.unit<0>.dataChannel<3>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<3>
Project.unit<0>.dataChannel<40>=registration_controller_i/registration_stage_i/make_a_b_matrices_i/VALID_OUT
Project.unit<0>.dataChannel<41>=registration_controller_i/registration_stage_i/make_affine_homography_i/valid_reg
Project.unit<0>.dataChannel<42>=registration_controller_i/registration_stage_i/unscale_h_matrix_i/valid_reg0
Project.unit<0>.dataChannel<43>=registration_controller_i/registration_stage_i/fetch_stage_i/conv_pixel_ordering_i/data_valid_reg
Project.unit<0>.dataChannel<44>=h_0_0<0>
Project.unit<0>.dataChannel<45>=h_0_0<1>
Project.unit<0>.dataChannel<46>=h_0_0<2>
Project.unit<0>.dataChannel<47>=h_0_0<3>
Project.unit<0>.dataChannel<48>=h_0_0<4>
Project.unit<0>.dataChannel<49>=h_0_0<5>
Project.unit<0>.dataChannel<4>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<4>
Project.unit<0>.dataChannel<50>=h_0_0<6>
Project.unit<0>.dataChannel<51>=h_0_0<7>
Project.unit<0>.dataChannel<52>=h_0_0<8>
Project.unit<0>.dataChannel<53>=h_0_0<9>
Project.unit<0>.dataChannel<54>=h_0_0<10>
Project.unit<0>.dataChannel<55>=h_0_0<11>
Project.unit<0>.dataChannel<56>=h_0_0<12>
Project.unit<0>.dataChannel<57>=h_0_0<13>
Project.unit<0>.dataChannel<58>=h_0_0<14>
Project.unit<0>.dataChannel<59>=h_0_0<15>
Project.unit<0>.dataChannel<5>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<5>
Project.unit<0>.dataChannel<60>=h_0_0<16>
Project.unit<0>.dataChannel<61>=h_0_0<17>
Project.unit<0>.dataChannel<62>=h_0_0<18>
Project.unit<0>.dataChannel<63>=h_0_0<19>
Project.unit<0>.dataChannel<64>=h_0_0<20>
Project.unit<0>.dataChannel<65>=h_0_0<21>
Project.unit<0>.dataChannel<66>=h_0_0<22>
Project.unit<0>.dataChannel<67>=h_0_0<23>
Project.unit<0>.dataChannel<68>=h_0_0<24>
Project.unit<0>.dataChannel<69>=h_0_0<25>
Project.unit<0>.dataChannel<6>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<6>
Project.unit<0>.dataChannel<70>=h_0_0<27>
Project.unit<0>.dataChannel<71>=h_1_1<0>
Project.unit<0>.dataChannel<72>=h_1_1<1>
Project.unit<0>.dataChannel<73>=h_1_1<2>
Project.unit<0>.dataChannel<74>=h_1_1<3>
Project.unit<0>.dataChannel<75>=h_1_1<4>
Project.unit<0>.dataChannel<76>=h_1_1<5>
Project.unit<0>.dataChannel<77>=h_1_1<6>
Project.unit<0>.dataChannel<78>=h_1_1<7>
Project.unit<0>.dataChannel<79>=h_1_1<8>
Project.unit<0>.dataChannel<7>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<7>
Project.unit<0>.dataChannel<80>=h_1_1<9>
Project.unit<0>.dataChannel<81>=h_1_1<10>
Project.unit<0>.dataChannel<82>=h_1_1<11>
Project.unit<0>.dataChannel<83>=h_1_1<12>
Project.unit<0>.dataChannel<84>=h_1_1<13>
Project.unit<0>.dataChannel<85>=h_1_1<14>
Project.unit<0>.dataChannel<86>=h_1_1<15>
Project.unit<0>.dataChannel<87>=h_1_1<16>
Project.unit<0>.dataChannel<88>=h_1_1<17>
Project.unit<0>.dataChannel<89>=h_1_1<18>
Project.unit<0>.dataChannel<8>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<8>
Project.unit<0>.dataChannel<90>=h_1_1<19>
Project.unit<0>.dataChannel<91>=h_1_1<20>
Project.unit<0>.dataChannel<92>=h_1_1<21>
Project.unit<0>.dataChannel<93>=h_1_1<22>
Project.unit<0>.dataChannel<94>=h_1_1<23>
Project.unit<0>.dataChannel<95>=h_1_1<24>
Project.unit<0>.dataChannel<96>=h_1_1<25>
Project.unit<0>.dataChannel<97>=h_1_1<27>
Project.unit<0>.dataChannel<98>=registration_controller_i/registration_stage_i/compute_stage_i/valid_buffer/buf<0>
Project.unit<0>.dataChannel<9>=registration_controller_i/registration_stage_i/compute_stage_i/it_reg<9>
Project.unit<0>.dataDepth=8192
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=33
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=cs_mem_read<0>
Project.unit<0>.triggerChannel<0><10>=cs_mem_addr_split<0>
Project.unit<0>.triggerChannel<0><11>=cs_mem_addr_split<1>
Project.unit<0>.triggerChannel<0><12>=cs_mem_addr_split<2>
Project.unit<0>.triggerChannel<0><13>=cs_mem_addr_split<3>
Project.unit<0>.triggerChannel<0><14>=cs_mem_addr_split<4>
Project.unit<0>.triggerChannel<0><15>=cs_mem_addr_split<5>
Project.unit<0>.triggerChannel<0><16>=cs_mem_addr_split<6>
Project.unit<0>.triggerChannel<0><17>=cs_mem_addr_split<7>
Project.unit<0>.triggerChannel<0><18>=cs_mem_addr_split<8>
Project.unit<0>.triggerChannel<0><19>=cs_mem_addr_split<9>
Project.unit<0>.triggerChannel<0><1>=cs_mem_read<1>
Project.unit<0>.triggerChannel<0><20>=cs_mem_addr_split<10>
Project.unit<0>.triggerChannel<0><21>=cs_mem_addr_split<11>
Project.unit<0>.triggerChannel<0><22>=cs_mem_addr_split<12>
Project.unit<0>.triggerChannel<0><23>=cs_mem_addr_split<13>
Project.unit<0>.triggerChannel<0><24>=cs_mem_addr_split<14>
Project.unit<0>.triggerChannel<0><25>=cs_mem_addr_split<15>
Project.unit<0>.triggerChannel<0><26>=cs_mem_addr_split<16>
Project.unit<0>.triggerChannel<0><27>=cs_mem_addr_split<17>
Project.unit<0>.triggerChannel<0><28>=cs_mem_addr_split<18>
Project.unit<0>.triggerChannel<0><29>=cs_mem_addr_split<19>
Project.unit<0>.triggerChannel<0><2>=cs_mem_read<2>
Project.unit<0>.triggerChannel<0><30>=cur_state_next<1>
Project.unit<0>.triggerChannel<0><31>=cur_state_next<2>
Project.unit<0>.triggerChannel<0><32>=cur_state_next<6>
Project.unit<0>.triggerChannel<0><33>=
Project.unit<0>.triggerChannel<0><34>=
Project.unit<0>.triggerChannel<0><35>=
Project.unit<0>.triggerChannel<0><36>=
Project.unit<0>.triggerChannel<0><37>=
Project.unit<0>.triggerChannel<0><38>=
Project.unit<0>.triggerChannel<0><39>=
Project.unit<0>.triggerChannel<0><3>=cs_mem_read<3>
Project.unit<0>.triggerChannel<0><40>=
Project.unit<0>.triggerChannel<0><41>=
Project.unit<0>.triggerChannel<0><42>=
Project.unit<0>.triggerChannel<0><43>=
Project.unit<0>.triggerChannel<0><44>=
Project.unit<0>.triggerChannel<0><45>=
Project.unit<0>.triggerChannel<0><46>=
Project.unit<0>.triggerChannel<0><47>=
Project.unit<0>.triggerChannel<0><48>=
Project.unit<0>.triggerChannel<0><49>=
Project.unit<0>.triggerChannel<0><4>=cs_mem_read<4>
Project.unit<0>.triggerChannel<0><50>=
Project.unit<0>.triggerChannel<0><51>=
Project.unit<0>.triggerChannel<0><52>=
Project.unit<0>.triggerChannel<0><53>=
Project.unit<0>.triggerChannel<0><54>=
Project.unit<0>.triggerChannel<0><55>=
Project.unit<0>.triggerChannel<0><56>=
Project.unit<0>.triggerChannel<0><57>=
Project.unit<0>.triggerChannel<0><58>=
Project.unit<0>.triggerChannel<0><59>=
Project.unit<0>.triggerChannel<0><5>=cs_mem_read<5>
Project.unit<0>.triggerChannel<0><60>=
Project.unit<0>.triggerChannel<0><61>=
Project.unit<0>.triggerChannel<0><62>=
Project.unit<0>.triggerChannel<0><63>=
Project.unit<0>.triggerChannel<0><64>=
Project.unit<0>.triggerChannel<0><65>=
Project.unit<0>.triggerChannel<0><66>=
Project.unit<0>.triggerChannel<0><67>=
Project.unit<0>.triggerChannel<0><68>=
Project.unit<0>.triggerChannel<0><69>=
Project.unit<0>.triggerChannel<0><6>=cs_mem_read<6>
Project.unit<0>.triggerChannel<0><70>=
Project.unit<0>.triggerChannel<0><71>=
Project.unit<0>.triggerChannel<0><72>=
Project.unit<0>.triggerChannel<0><73>=
Project.unit<0>.triggerChannel<0><74>=
Project.unit<0>.triggerChannel<0><75>=
Project.unit<0>.triggerChannel<0><76>=
Project.unit<0>.triggerChannel<0><77>=
Project.unit<0>.triggerChannel<0><78>=
Project.unit<0>.triggerChannel<0><79>=
Project.unit<0>.triggerChannel<0><7>=cs_mem_read<7>
Project.unit<0>.triggerChannel<0><80>=
Project.unit<0>.triggerChannel<0><81>=
Project.unit<0>.triggerChannel<0><82>=
Project.unit<0>.triggerChannel<0><83>=
Project.unit<0>.triggerChannel<0><84>=
Project.unit<0>.triggerChannel<0><85>=
Project.unit<0>.triggerChannel<0><86>=
Project.unit<0>.triggerChannel<0><87>=
Project.unit<0>.triggerChannel<0><88>=
Project.unit<0>.triggerChannel<0><89>=
Project.unit<0>.triggerChannel<0><8>=cs_mem_read<8>
Project.unit<0>.triggerChannel<0><90>=
Project.unit<0>.triggerChannel<0><91>=
Project.unit<0>.triggerChannel<0><92>=
Project.unit<0>.triggerChannel<0><93>=
Project.unit<0>.triggerChannel<0><94>=
Project.unit<0>.triggerChannel<0><95>=
Project.unit<0>.triggerChannel<0><96>=
Project.unit<0>.triggerChannel<0><97>=
Project.unit<0>.triggerChannel<0><98>=
Project.unit<0>.triggerChannel<0><9>=cs_mem_read_valid
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchType<0><0>=0
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=33
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
