`timescale 1ns / 1ps

module register_file(
    input wire clk,
    input wire reg_write,
    
    input wire [3:0] read_reg1,
    input wire [3:0] read_reg2,
    
    input wire [3:0] write_reg,
    input wire [15:0] write_data,
    
    output wire [15:0] read_data1,
    output wire [15:0] read_data2
    );

    reg [15:0] registers [0:15];
    integer i;
    
    initial begin
        for (i = 0; i < 16; i = i + 1) begin
            registers[i] = 16'd0; //make everything 0 in the begining
        end
    end
    
    assign read_data1 = registers[read_reg1];
    assign read_data2 = registers[read_reg2];
    
    always @(posedge clk) begin
        if (reg_write) begin
            registers[write_reg] <= write_data;
        end
    end
    
endmodule
