{
  "creator": "Yosys 0.57+178 (git sha1 93dca50b9, x86_64-w64-mingw32-g++ 13.2.1 -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000101",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$4607": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000100",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$__ICE40_CARRY_WRAPPER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "00000000000000000000000000000000",
        "LUT": "00000000000000000000000000000000"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000010101": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000010",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000010101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$4607": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000010101",
            "T_FALL_MIN": "00000000000000000000000000010101",
            "T_FALL_TYP": "00000000000000000000000000010101",
            "T_RISE_MAX": "00000000000000000000000000010101",
            "T_RISE_MIN": "00000000000000000000000000010101",
            "T_RISE_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011001011": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$4607": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011001011",
            "T_FALL_MIN": "00000000000000000000000011001011",
            "T_FALL_TYP": "00000000000000000000000011001011",
            "T_RISE_MAX": "00000000000000000000000011001011",
            "T_RISE_MIN": "00000000000000000000000011001011",
            "T_RISE_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ICE40_CARRY_WRAPPER\\LUT=16'0110100110010110\\I3_IS_CI=1'1": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001000",
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ICE40_CARRY_WRAPPER",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "1",
        "LUT": "0110100110010110"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$126": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$127": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$128": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$129": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$130": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$132": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_bypass": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001100",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001101",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_bypass": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001110",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$245": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$246": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$247": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$248": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$245_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$246_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$247_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$248_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797$249": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799$250": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805$251": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809$252": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$100": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$101": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$102": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$103": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$104": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$105": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$106": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        },
        "$specify$99": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797$249_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799$250_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805$251_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809$252_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069$257": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071$258": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077$259": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081$260": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$117": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$118": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$119": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$120": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$121": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$122": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$123": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$124": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$125": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069$257_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071$258_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077$259_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081$260_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933$253": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935$254": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941$255": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945$256": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$111": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$112": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$113": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$114": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$115": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$116": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933$253_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935$254_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941$255_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          }
        },
        "$logic_and$C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945$256_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "sync_adc": {
      "attributes": {
        "hdlname": "sync_adc",
        "top": "00000000000000000000000000000001",
        "src": "sync_adc.v:1.1-175.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "adc_miso": {
          "direction": "input",
          "bits": [ 4, 5, 6 ]
        },
        "adc_sclk": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "adc_mosi": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "adc_cs": {
          "direction": "output",
          "bits": [ 9, 10, 11 ]
        },
        "stm_sclk": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "stm_mosi": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "stm_cs": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
        "adc0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "sync_adc.v:62.79-65.115",
            "module": "$paramod$552ef8a62d48ad3c9857ab6808206aef9299d90d\\spi_master",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "spi_master",
            "module_src": "spi_master.v:1.1-143.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 15 ],
            "E": [ 16 ],
            "Q": [ 17 ],
            "R": [ 18 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 19 ],
            "E": [ 16 ],
            "Q": [ 20 ],
            "R": [ 18 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 21 ],
            "I1": [ "0" ],
            "I2": [ 20 ],
            "I3": [ 22 ],
            "O": [ 19 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 23 ],
            "CO": [ 22 ],
            "I0": [ "0" ],
            "I1": [ 24 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 25 ],
            "E": [ 16 ],
            "Q": [ 24 ],
            "R": [ 18 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 21 ],
            "I1": [ "0" ],
            "I2": [ 24 ],
            "I3": [ 23 ],
            "O": [ 25 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 23 ],
            "I0": [ "0" ],
            "I1": [ 27 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 28 ],
            "E": [ 16 ],
            "Q": [ 27 ],
            "R": [ 18 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 21 ],
            "I1": [ "0" ],
            "I2": [ 27 ],
            "I3": [ 26 ],
            "O": [ 28 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 29 ],
            "E": [ 16 ],
            "Q": [ 26 ],
            "R": [ 18 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 21 ],
            "I3": [ 26 ],
            "O": [ 29 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 21 ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 30 ],
            "O": [ 15 ]
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 22 ],
            "CO": [ 30 ],
            "I0": [ "0" ],
            "I1": [ 20 ]
          }
        },
        "adc0.cs_reg_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 31 ],
            "E": [ 32 ],
            "Q": [ 9 ],
            "S": [ 18 ]
          }
        },
        "adc0.cs_reg_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 34 ],
            "I2": [ 35 ],
            "I3": [ 36 ],
            "O": [ 31 ]
          }
        },
        "adc0.cs_reg_SB_DFFESS_Q_E_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 21 ],
            "I3": [ 38 ],
            "O": [ 39 ]
          }
        },
        "adc0.cs_reg_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 21 ],
            "O": [ 32 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 40 ],
            "E": [ 41 ],
            "Q": [ 42 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 43 ],
            "E": [ 41 ],
            "Q": [ 44 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "E": [ 41 ],
            "Q": [ 46 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 47 ],
            "E": [ 41 ],
            "Q": [ 48 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 49 ],
            "E": [ 41 ],
            "Q": [ 50 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 51 ],
            "E": [ 41 ],
            "Q": [ 52 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 53 ],
            "E": [ 41 ],
            "Q": [ 54 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 55 ],
            "E": [ 41 ],
            "Q": [ 56 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 57 ],
            "E": [ 41 ],
            "Q": [ 58 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 59 ],
            "E": [ 41 ],
            "Q": [ 60 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 61 ],
            "E": [ 41 ],
            "Q": [ 62 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 63 ],
            "E": [ 41 ],
            "Q": [ 64 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 65 ],
            "E": [ 41 ],
            "Q": [ 66 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 67 ],
            "E": [ 41 ],
            "Q": [ 68 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 69 ],
            "E": [ 41 ],
            "Q": [ 70 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_latch_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 71 ],
            "E": [ 41 ],
            "Q": [ 72 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 43 ],
            "E": [ 39 ],
            "Q": [ 40 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 57 ],
            "E": [ 39 ],
            "Q": [ 43 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 47 ],
            "E": [ 39 ],
            "Q": [ 45 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 49 ],
            "E": [ 39 ],
            "Q": [ 47 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 51 ],
            "E": [ 39 ],
            "Q": [ 49 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 53 ],
            "E": [ 39 ],
            "Q": [ 51 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 55 ],
            "E": [ 39 ],
            "Q": [ 53 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4 ],
            "E": [ 39 ],
            "Q": [ 55 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 59 ],
            "E": [ 39 ],
            "Q": [ 57 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 61 ],
            "E": [ 39 ],
            "Q": [ 59 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 63 ],
            "E": [ 39 ],
            "Q": [ 61 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 65 ],
            "E": [ 39 ],
            "Q": [ 63 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 67 ],
            "E": [ 39 ],
            "Q": [ 65 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 69 ],
            "E": [ 39 ],
            "Q": [ 67 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 71 ],
            "E": [ 39 ],
            "Q": [ 69 ],
            "R": [ 18 ]
          }
        },
        "adc0.do_reg_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "E": [ 39 ],
            "Q": [ 71 ],
            "R": [ 18 ]
          }
        },
        "adc0.done_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 21 ],
            "E": [ 73 ],
            "Q": [ 74 ],
            "R": [ 18 ]
          }
        },
        "adc0.done_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 75 ],
            "O": [ 73 ]
          }
        },
        "adc0.done_reg_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 74 ],
            "I2": [ 76 ],
            "I3": [ 31 ],
            "O": [ 77 ]
          }
        },
        "adc0.done_reg_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 74 ],
            "I3": [ 76 ],
            "O": [ 78 ]
          }
        },
        "adc0.first_edge_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 79 ],
            "E": [ 80 ],
            "Q": [ 81 ],
            "S": [ 18 ]
          }
        },
        "adc0.first_edge_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 21 ],
            "O": [ 79 ]
          }
        },
        "adc0.first_edge_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 32 ],
            "I3": [ 38 ],
            "O": [ 80 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 7 ],
            "I1": [ 82 ],
            "I2": [ 81 ],
            "I3": [ 83 ],
            "O": [ 84 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 83 ],
            "I1": [ "0" ],
            "I2": [ 85 ],
            "I3": [ 86 ],
            "O": [ 87 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 83 ],
            "I1": [ "0" ],
            "I2": [ 88 ],
            "I3": [ 89 ],
            "O": [ 90 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 91 ],
            "CO": [ 89 ],
            "I0": [ "0" ],
            "I1": [ 92 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 83 ],
            "I1": [ "0" ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 95 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 89 ],
            "CO": [ 86 ],
            "I0": [ "0" ],
            "I1": [ 88 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 96 ],
            "I3": [ 97 ],
            "O": [ 98 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 99 ],
            "I3": [ 100 ],
            "O": [ 101 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 86 ],
            "CO": [ 100 ],
            "I0": [ "0" ],
            "I1": [ 85 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 92 ],
            "I3": [ 91 ],
            "O": [ 102 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 97 ],
            "CO": [ 91 ],
            "I0": [ "0" ],
            "I1": [ 96 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 94 ],
            "O": [ 103 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 94 ],
            "CO": [ 97 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 94 ],
            "I2": [ 104 ],
            "I3": [ 105 ],
            "O": [ 83 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 95 ],
            "E": [ 82 ],
            "Q": [ 93 ],
            "R": [ 18 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 92 ],
            "I3": [ 96 ],
            "O": [ 104 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 85 ],
            "I3": [ 88 ],
            "O": [ 105 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 102 ],
            "E": [ 82 ],
            "Q": [ 92 ],
            "R": [ 18 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 98 ],
            "E": [ 82 ],
            "Q": [ 96 ],
            "R": [ 18 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 103 ],
            "E": [ 82 ],
            "Q": [ 94 ],
            "R": [ 18 ]
          }
        },
        "adc0.first_edge_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111101010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 21 ],
            "I2": [ 31 ],
            "I3": [ 84 ],
            "O": [ 16 ]
          }
        },
        "adc0.mosi_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 106 ],
            "E": [ 107 ],
            "Q": [ 8 ],
            "R": [ 18 ]
          }
        },
        "adc0.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 24 ],
            "I2": [ 27 ],
            "I3": [ 26 ],
            "O": [ 106 ]
          }
        },
        "adc0.mosi_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 21 ],
            "O": [ 107 ]
          }
        },
        "adc0.sclk_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 108 ],
            "E": [ 109 ],
            "Q": [ 7 ],
            "R": [ 18 ]
          }
        },
        "adc0.sclk_reg_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 7 ],
            "I3": [ 21 ],
            "O": [ 108 ]
          }
        },
        "adc0.sclk_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 110 ],
            "I3": [ 83 ],
            "O": [ 109 ]
          }
        },
        "adc0.sclk_reg_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 21 ],
            "O": [ 110 ]
          }
        },
        "adc0.sclk_reg_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 7 ],
            "I2": [ 82 ],
            "I3": [ 83 ],
            "O": [ 38 ]
          }
        },
        "adc0.spi_en_SB_DFFER_E": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 101 ],
            "E": [ 82 ],
            "Q": [ 99 ],
            "R": [ 18 ]
          }
        },
        "adc0.spi_en_SB_DFFER_E_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 87 ],
            "E": [ 82 ],
            "Q": [ 85 ],
            "R": [ 18 ]
          }
        },
        "adc0.spi_en_SB_DFFER_E_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 90 ],
            "E": [ 82 ],
            "Q": [ 88 ],
            "R": [ 18 ]
          }
        },
        "adc0.spi_en_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 111 ],
            "E": [ 32 ],
            "Q": [ 82 ],
            "R": [ 18 ]
          }
        },
        "adc0.spi_sclk_mod": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "spi_master.v:50.27-50.97",
            "hdlname": "adc0 spi_sclk_mod",
            "module": "$paramod\\mod\\MOD=s32'00000000000000000000000000110010",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "mod",
            "module_src": "mod.v:1.1-34.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "adc0.state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 112 ],
            "Q": [ 21 ],
            "R": [ 18 ]
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 21 ],
            "I2": [ 31 ],
            "I3": [ 75 ],
            "O": [ 112 ]
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 21 ],
            "I3": [ 75 ],
            "O": [ 41 ]
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 7 ],
            "I1": [ 82 ],
            "I2": [ 113 ],
            "I3": [ 83 ],
            "O": [ 75 ]
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ 26 ],
            "I3": [ 114 ],
            "O": [ 113 ]
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 17 ],
            "I2": [ 20 ],
            "I3": [ 24 ],
            "O": [ 114 ]
          }
        },
        "adc1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "sync_adc.v:67.79-69.115",
            "module": "$paramod$552ef8a62d48ad3c9857ab6808206aef9299d90d\\spi_master",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "spi_master",
            "module_src": "spi_master.v:1.1-143.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 115 ],
            "E": [ 116 ],
            "Q": [ 117 ],
            "R": [ 18 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 118 ],
            "E": [ 116 ],
            "Q": [ 119 ],
            "R": [ 18 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ "0" ],
            "I2": [ 119 ],
            "I3": [ 121 ],
            "O": [ 118 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 122 ],
            "CO": [ 121 ],
            "I0": [ "0" ],
            "I1": [ 123 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 124 ],
            "E": [ 116 ],
            "Q": [ 123 ],
            "R": [ 18 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 122 ],
            "O": [ 124 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 122 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 127 ],
            "E": [ 116 ],
            "Q": [ 126 ],
            "R": [ 18 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 125 ],
            "O": [ 127 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 128 ],
            "E": [ 116 ],
            "Q": [ 125 ],
            "R": [ 18 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 120 ],
            "I3": [ 125 ],
            "O": [ 128 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ "0" ],
            "I2": [ 117 ],
            "I3": [ 129 ],
            "O": [ 115 ]
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 121 ],
            "CO": [ 129 ],
            "I0": [ "0" ],
            "I1": [ 119 ]
          }
        },
        "adc1.cs_reg_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 31 ],
            "E": [ 130 ],
            "Q": [ 10 ],
            "S": [ 18 ]
          }
        },
        "adc1.cs_reg_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 120 ],
            "O": [ 130 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 131 ],
            "E": [ 132 ],
            "Q": [ 133 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 134 ],
            "E": [ 132 ],
            "Q": [ 135 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 136 ],
            "E": [ 132 ],
            "Q": [ 137 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 138 ],
            "E": [ 132 ],
            "Q": [ 139 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 140 ],
            "E": [ 132 ],
            "Q": [ 141 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 142 ],
            "E": [ 132 ],
            "Q": [ 143 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 144 ],
            "E": [ 132 ],
            "Q": [ 145 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 146 ],
            "E": [ 132 ],
            "Q": [ 147 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 148 ],
            "E": [ 132 ],
            "Q": [ 149 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 150 ],
            "E": [ 132 ],
            "Q": [ 151 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 152 ],
            "E": [ 132 ],
            "Q": [ 153 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 154 ],
            "E": [ 132 ],
            "Q": [ 155 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 156 ],
            "E": [ 132 ],
            "Q": [ 157 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 158 ],
            "E": [ 132 ],
            "Q": [ 159 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 160 ],
            "E": [ 132 ],
            "Q": [ 161 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_latch_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 162 ],
            "E": [ 132 ],
            "Q": [ 163 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 134 ],
            "E": [ 164 ],
            "Q": [ 131 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 148 ],
            "E": [ 164 ],
            "Q": [ 134 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 138 ],
            "E": [ 164 ],
            "Q": [ 136 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 140 ],
            "E": [ 164 ],
            "Q": [ 138 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 142 ],
            "E": [ 164 ],
            "Q": [ 140 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 144 ],
            "E": [ 164 ],
            "Q": [ 142 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 146 ],
            "E": [ 164 ],
            "Q": [ 144 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 5 ],
            "E": [ 164 ],
            "Q": [ 146 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 150 ],
            "E": [ 164 ],
            "Q": [ 148 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 152 ],
            "E": [ 164 ],
            "Q": [ 150 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 154 ],
            "E": [ 164 ],
            "Q": [ 152 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 156 ],
            "E": [ 164 ],
            "Q": [ 154 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 158 ],
            "E": [ 164 ],
            "Q": [ 156 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 160 ],
            "E": [ 164 ],
            "Q": [ 158 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 162 ],
            "E": [ 164 ],
            "Q": [ 160 ],
            "R": [ 18 ]
          }
        },
        "adc1.do_reg_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 136 ],
            "E": [ 164 ],
            "Q": [ 162 ],
            "R": [ 18 ]
          }
        },
        "adc1.first_edge_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 165 ],
            "E": [ 166 ],
            "Q": [ 167 ],
            "S": [ 18 ]
          }
        },
        "adc1.first_edge_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 120 ],
            "O": [ 165 ]
          }
        },
        "adc1.first_edge_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 168 ],
            "I2": [ 130 ],
            "I3": [ 169 ],
            "O": [ 166 ]
          }
        },
        "adc1.first_edge_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 167 ],
            "I3": [ 170 ],
            "O": [ 171 ]
          }
        },
        "adc1.first_edge_SB_LUT4_I2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 172 ],
            "I3": [ 170 ],
            "O": [ 132 ]
          }
        },
        "adc1.first_edge_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 120 ],
            "I2": [ 125 ],
            "I3": [ 173 ],
            "O": [ 172 ]
          }
        },
        "adc1.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 119 ],
            "I2": [ 123 ],
            "I3": [ 126 ],
            "O": [ 173 ]
          }
        },
        "adc1.first_edge_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 120 ],
            "I2": [ 111 ],
            "I3": [ 171 ],
            "O": [ 116 ]
          }
        },
        "adc1.sclk_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 174 ],
            "E": [ 175 ],
            "Q": [ 168 ],
            "R": [ 18 ]
          }
        },
        "adc1.sclk_reg_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 120 ],
            "I3": [ 168 ],
            "O": [ 174 ]
          }
        },
        "adc1.sclk_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 130 ],
            "I3": [ 169 ],
            "O": [ 175 ]
          }
        },
        "adc1.sclk_reg_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 176 ],
            "I1": [ 168 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 170 ]
          }
        },
        "adc1.sclk_reg_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 180 ],
            "I3": [ 181 ],
            "O": [ 177 ]
          }
        },
        "adc1.sclk_reg_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 120 ],
            "I2": [ 168 ],
            "I3": [ 169 ],
            "O": [ 164 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 182 ],
            "E": [ 176 ],
            "Q": [ 179 ],
            "R": [ 18 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 183 ],
            "E": [ 176 ],
            "Q": [ 180 ],
            "R": [ 18 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 184 ],
            "E": [ 176 ],
            "Q": [ 181 ],
            "R": [ 18 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 185 ],
            "E": [ 176 ],
            "Q": [ 186 ],
            "R": [ 18 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 187 ],
            "E": [ 176 ],
            "Q": [ 188 ],
            "R": [ 18 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 189 ],
            "E": [ 176 ],
            "Q": [ 190 ],
            "R": [ 18 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 191 ],
            "E": [ 176 ],
            "Q": [ 192 ],
            "R": [ 18 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 192 ],
            "CO": [ 193 ],
            "I0": [ "0" ],
            "I1": [ 190 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 193 ],
            "CO": [ 194 ],
            "I0": [ "0" ],
            "I1": [ 188 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ "0" ],
            "I2": [ 190 ],
            "I3": [ 192 ],
            "O": [ 189 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 192 ],
            "O": [ 191 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 188 ],
            "I1": [ 186 ],
            "I2": [ 190 ],
            "I3": [ 192 ],
            "O": [ 178 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ "0" ],
            "I2": [ 181 ],
            "I3": [ 196 ],
            "O": [ 184 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 186 ],
            "I3": [ 194 ],
            "O": [ 185 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 179 ],
            "I3": [ 197 ],
            "O": [ 182 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 198 ],
            "CO": [ 197 ],
            "I0": [ "0" ],
            "I1": [ 180 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ "0" ],
            "I2": [ 180 ],
            "I3": [ 198 ],
            "O": [ 183 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 196 ],
            "CO": [ 198 ],
            "I0": [ "0" ],
            "I1": [ 181 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 188 ],
            "I3": [ 193 ],
            "O": [ 187 ]
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 194 ],
            "CO": [ 196 ],
            "I0": [ "0" ],
            "I1": [ 186 ]
          }
        },
        "adc1.spi_en_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 111 ],
            "E": [ 130 ],
            "Q": [ 176 ],
            "R": [ 18 ]
          }
        },
        "adc1.spi_en_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 176 ],
            "I3": [ 195 ],
            "O": [ 169 ]
          }
        },
        "adc1.spi_en_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 195 ]
          }
        },
        "adc1.spi_sclk_mod": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "spi_master.v:50.27-50.97",
            "hdlname": "adc1 spi_sclk_mod",
            "module": "$paramod\\mod\\MOD=s32'00000000000000000000000000110010",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "mod",
            "module_src": "mod.v:1.1-34.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "adc1.state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 199 ],
            "Q": [ 120 ],
            "R": [ 18 ]
          }
        },
        "adc1.state_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ 172 ],
            "I2": [ 170 ],
            "I3": [ 31 ],
            "O": [ 199 ]
          }
        },
        "adc2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "sync_adc.v:71.79-73.115",
            "module": "$paramod$552ef8a62d48ad3c9857ab6808206aef9299d90d\\spi_master",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "spi_master",
            "module_src": "spi_master.v:1.1-143.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 200 ],
            "E": [ 201 ],
            "Q": [ 202 ],
            "R": [ 18 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 203 ],
            "E": [ 201 ],
            "Q": [ 204 ],
            "R": [ 18 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ "0" ],
            "I2": [ 204 ],
            "I3": [ 206 ],
            "O": [ 203 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 207 ],
            "CO": [ 206 ],
            "I0": [ "0" ],
            "I1": [ 208 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 209 ],
            "E": [ 201 ],
            "Q": [ 208 ],
            "R": [ 18 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ "0" ],
            "I2": [ 208 ],
            "I3": [ 207 ],
            "O": [ 209 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 210 ],
            "CO": [ 207 ],
            "I0": [ "0" ],
            "I1": [ 211 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 212 ],
            "E": [ 201 ],
            "Q": [ 211 ],
            "R": [ 18 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ "0" ],
            "I2": [ 211 ],
            "I3": [ 210 ],
            "O": [ 212 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 213 ],
            "E": [ 201 ],
            "Q": [ 210 ],
            "R": [ 18 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 210 ],
            "I3": [ 205 ],
            "O": [ 213 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ "0" ],
            "I2": [ 202 ],
            "I3": [ 214 ],
            "O": [ 200 ]
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 206 ],
            "CO": [ 214 ],
            "I0": [ "0" ],
            "I1": [ 204 ]
          }
        },
        "adc2.cs_reg_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 31 ],
            "E": [ 215 ],
            "Q": [ 11 ],
            "S": [ 18 ]
          }
        },
        "adc2.cs_reg_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 205 ],
            "O": [ 215 ]
          }
        },
        "adc2.cs_reg_SB_DFFESS_Q_E_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 216 ],
            "I3": [ 217 ],
            "O": [ 218 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 219 ],
            "E": [ 220 ],
            "Q": [ 221 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 222 ],
            "E": [ 220 ],
            "Q": [ 223 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 224 ],
            "E": [ 220 ],
            "Q": [ 225 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 226 ],
            "E": [ 220 ],
            "Q": [ 227 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 228 ],
            "E": [ 220 ],
            "Q": [ 229 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 230 ],
            "E": [ 220 ],
            "Q": [ 231 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 232 ],
            "E": [ 220 ],
            "Q": [ 233 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 234 ],
            "E": [ 220 ],
            "Q": [ 235 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 236 ],
            "E": [ 220 ],
            "Q": [ 237 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 238 ],
            "E": [ 220 ],
            "Q": [ 239 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 240 ],
            "E": [ 220 ],
            "Q": [ 241 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 242 ],
            "E": [ 220 ],
            "Q": [ 243 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 244 ],
            "E": [ 220 ],
            "Q": [ 245 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 246 ],
            "E": [ 220 ],
            "Q": [ 247 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 248 ],
            "E": [ 220 ],
            "Q": [ 249 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_latch_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 250 ],
            "E": [ 220 ],
            "Q": [ 251 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 222 ],
            "E": [ 252 ],
            "Q": [ 219 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 236 ],
            "E": [ 252 ],
            "Q": [ 222 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 226 ],
            "E": [ 252 ],
            "Q": [ 224 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 228 ],
            "E": [ 252 ],
            "Q": [ 226 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 230 ],
            "E": [ 252 ],
            "Q": [ 228 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 232 ],
            "E": [ 252 ],
            "Q": [ 230 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 234 ],
            "E": [ 252 ],
            "Q": [ 232 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 6 ],
            "E": [ 252 ],
            "Q": [ 234 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 238 ],
            "E": [ 252 ],
            "Q": [ 236 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 240 ],
            "E": [ 252 ],
            "Q": [ 238 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 242 ],
            "E": [ 252 ],
            "Q": [ 240 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 244 ],
            "E": [ 252 ],
            "Q": [ 242 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 246 ],
            "E": [ 252 ],
            "Q": [ 244 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 248 ],
            "E": [ 252 ],
            "Q": [ 246 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 250 ],
            "E": [ 252 ],
            "Q": [ 248 ],
            "R": [ 18 ]
          }
        },
        "adc2.do_reg_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 224 ],
            "E": [ 252 ],
            "Q": [ 250 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 253 ],
            "E": [ 254 ],
            "Q": [ 255 ],
            "S": [ 18 ]
          }
        },
        "adc2.first_edge_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 205 ],
            "O": [ 253 ]
          }
        },
        "adc2.first_edge_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 256 ],
            "I2": [ 215 ],
            "I3": [ 218 ],
            "O": [ 254 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 216 ],
            "I1": [ 256 ],
            "I2": [ 255 ],
            "I3": [ 217 ],
            "O": [ 257 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ "0" ],
            "I2": [ 258 ],
            "I3": [ 259 ],
            "O": [ 260 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ "0" ],
            "I2": [ 261 ],
            "I3": [ 262 ],
            "O": [ 263 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 259 ],
            "CO": [ 262 ],
            "I0": [ "0" ],
            "I1": [ 258 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ "0" ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 266 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 267 ],
            "CO": [ 259 ],
            "I0": [ "0" ],
            "I1": [ 268 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 269 ],
            "I3": [ 270 ],
            "O": [ 271 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 272 ],
            "I3": [ 273 ],
            "O": [ 274 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 265 ],
            "CO": [ 273 ],
            "I0": [ "0" ],
            "I1": [ 264 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 268 ],
            "I3": [ 267 ],
            "O": [ 275 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 273 ],
            "CO": [ 267 ],
            "I0": [ "0" ],
            "I1": [ 272 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 265 ],
            "O": [ 276 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 262 ],
            "CO": [ 270 ],
            "I0": [ "0" ],
            "I1": [ 261 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 265 ],
            "I2": [ 277 ],
            "I3": [ 278 ],
            "O": [ 217 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 266 ],
            "E": [ 216 ],
            "Q": [ 264 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 272 ],
            "I3": [ 268 ],
            "O": [ 277 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 269 ],
            "I2": [ 261 ],
            "I3": [ 258 ],
            "O": [ 278 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 274 ],
            "E": [ 216 ],
            "Q": [ 272 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 275 ],
            "E": [ 216 ],
            "Q": [ 268 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 276 ],
            "E": [ 216 ],
            "Q": [ 265 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 205 ],
            "I2": [ 111 ],
            "I3": [ 257 ],
            "O": [ 201 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 34 ],
            "I2": [ 35 ],
            "I3": [ 36 ],
            "O": [ 111 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 279 ],
            "I1": [ 280 ],
            "I2": [ 281 ],
            "I3": [ 282 ],
            "O": [ 35 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 283 ],
            "I2": [ 284 ],
            "I3": [ 285 ],
            "O": [ 34 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 286 ],
            "Q": [ 283 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 287 ],
            "Q": [ 285 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 288 ],
            "Q": [ 284 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 289 ],
            "I1": [ 290 ],
            "I2": [ 291 ],
            "I3": [ 292 ],
            "O": [ 36 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 293 ],
            "Q": [ 290 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 294 ],
            "Q": [ 289 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 295 ],
            "Q": [ 291 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 296 ],
            "Q": [ 292 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 297 ],
            "I3": [ 298 ],
            "O": [ 33 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 298 ],
            "CO": [ 299 ],
            "I0": [ "0" ],
            "I1": [ 297 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 299 ],
            "CO": [ 300 ],
            "I0": [ "0" ],
            "I1": [ 292 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 301 ],
            "Q": [ 297 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 297 ],
            "I3": [ 298 ],
            "O": [ 301 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 302 ],
            "Q": [ 298 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 298 ],
            "O": [ 302 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 283 ],
            "I3": [ 303 ],
            "O": [ 286 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 304 ],
            "O": [ 288 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ "0" ],
            "I2": [ 292 ],
            "I3": [ 299 ],
            "O": [ 296 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 305 ],
            "CO": [ 304 ],
            "I0": [ "0" ],
            "I1": [ 279 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ "0" ],
            "I2": [ 282 ],
            "I3": [ 306 ],
            "O": [ 307 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 308 ],
            "CO": [ 306 ],
            "I0": [ "0" ],
            "I1": [ 290 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ "0" ],
            "I2": [ 281 ],
            "I3": [ 309 ],
            "O": [ 310 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 306 ],
            "CO": [ 309 ],
            "I0": [ "0" ],
            "I1": [ 282 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 279 ],
            "I3": [ 305 ],
            "O": [ 311 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 312 ],
            "CO": [ 305 ],
            "I0": [ "0" ],
            "I1": [ 280 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ "0" ],
            "I2": [ 280 ],
            "I3": [ 312 ],
            "O": [ 313 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 309 ],
            "CO": [ 312 ],
            "I0": [ "0" ],
            "I1": [ 281 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ "0" ],
            "I2": [ 285 ],
            "I3": [ 314 ],
            "O": [ 287 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 304 ],
            "CO": [ 314 ],
            "I0": [ "0" ],
            "I1": [ 284 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 289 ],
            "I3": [ 315 ],
            "O": [ 294 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 300 ],
            "CO": [ 315 ],
            "I0": [ "0" ],
            "I1": [ 291 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 290 ],
            "I3": [ 308 ],
            "O": [ 293 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 315 ],
            "CO": [ 308 ],
            "I0": [ "0" ],
            "I1": [ 289 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 300 ],
            "O": [ 295 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 314 ],
            "CO": [ 303 ],
            "I0": [ "0" ],
            "I1": [ 285 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 311 ],
            "Q": [ 279 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 313 ],
            "Q": [ 280 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 310 ],
            "Q": [ 281 ],
            "R": [ 18 ]
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 307 ],
            "Q": [ 282 ],
            "R": [ 18 ]
          }
        },
        "adc2.sclk_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 316 ],
            "E": [ 317 ],
            "Q": [ 256 ],
            "R": [ 18 ]
          }
        },
        "adc2.sclk_reg_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 205 ],
            "I3": [ 256 ],
            "O": [ 316 ]
          }
        },
        "adc2.sclk_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 215 ],
            "I3": [ 218 ],
            "O": [ 317 ]
          }
        },
        "adc2.sclk_reg_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 205 ],
            "I2": [ 256 ],
            "I3": [ 218 ],
            "O": [ 252 ]
          }
        },
        "adc2.sclk_reg_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 216 ],
            "I2": [ 256 ],
            "I3": [ 217 ],
            "O": [ 318 ]
          }
        },
        "adc2.spi_en_SB_DFFER_E": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 271 ],
            "E": [ 216 ],
            "Q": [ 269 ],
            "R": [ 18 ]
          }
        },
        "adc2.spi_en_SB_DFFER_E_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 263 ],
            "E": [ 216 ],
            "Q": [ 261 ],
            "R": [ 18 ]
          }
        },
        "adc2.spi_en_SB_DFFER_E_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 260 ],
            "E": [ 216 ],
            "Q": [ 258 ],
            "R": [ 18 ]
          }
        },
        "adc2.spi_en_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 111 ],
            "E": [ 215 ],
            "Q": [ 216 ],
            "R": [ 18 ]
          }
        },
        "adc2.spi_sclk_mod": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "spi_master.v:50.27-50.97",
            "hdlname": "adc2 spi_sclk_mod",
            "module": "$paramod\\mod\\MOD=s32'00000000000000000000000000110010",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "mod",
            "module_src": "mod.v:1.1-34.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "adc2.state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 319 ],
            "Q": [ 205 ],
            "R": [ 18 ]
          }
        },
        "adc2.state_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ 320 ],
            "I2": [ 31 ],
            "I3": [ 318 ],
            "O": [ 319 ]
          }
        },
        "adc2.state_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 320 ],
            "I3": [ 318 ],
            "O": [ 220 ]
          }
        },
        "adc2.state_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 210 ],
            "I2": [ 205 ],
            "I3": [ 321 ],
            "O": [ 320 ]
          }
        },
        "adc2.state_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 202 ],
            "I1": [ 204 ],
            "I2": [ 208 ],
            "I3": [ 211 ],
            "O": [ 321 ]
          }
        },
        "delay_en_SB_DFFER_E": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 322 ],
            "E": [ 323 ],
            "Q": [ 324 ],
            "R": [ 18 ]
          }
        },
        "delay_en_SB_DFFER_E_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 325 ],
            "E": [ 323 ],
            "Q": [ 326 ],
            "R": [ 18 ]
          }
        },
        "delay_en_SB_DFFER_E_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 327 ],
            "E": [ 323 ],
            "Q": [ 328 ],
            "R": [ 18 ]
          }
        },
        "delay_en_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "sync_adc.v:122.5-170.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 329 ],
            "E": [ 330 ],
            "Q": [ 323 ],
            "R": [ 18 ]
          }
        },
        "delay_en_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 323 ],
            "I3": [ 331 ],
            "O": [ 329 ]
          }
        },
        "delay_en_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 332 ],
            "I2": [ 333 ],
            "I3": [ 334 ],
            "O": [ 330 ]
          }
        },
        "delay_tim": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "sync_adc.v:56.33-56.109",
            "module": "$paramod\\mod\\MOD=s32'00000000000000000000000000101000",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "mod",
            "module_src": "mod.v:1.1-34.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "reset_synchronizer": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "sync_adc.v:47.37-47.114",
            "module": "$paramod\\synchronizer\\SYNC_STAGES=s32'00000000000000000000000000000010",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "synchronizer",
            "module_src": "synchronizer.v:1.1-35.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "reset_synchronizer.sync_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "synchronizer.v:19.5-33.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3 ],
            "Q": [ 335 ]
          }
        },
        "reset_synchronizer.sync_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "synchronizer.v:19.5-33.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 335 ],
            "Q": [ 336 ]
          }
        },
        "reset_synchronizer.sync_reg_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "synchronizer.v:19.5-33.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 336 ],
            "Q": [ 37 ]
          }
        },
        "reset_synchronizer.sync_reg_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 37 ],
            "O": [ 18 ]
          }
        },
        "sample_tim": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "sync_adc.v:51.26-51.100",
            "module": "$paramod\\mod\\MOD=s32'00000000000000000000100111000100",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "mod",
            "module_src": "mod.v:1.1-34.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "state_adc_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "sync_adc.v:88.5-120.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 77 ],
            "Q": [ 76 ],
            "R": [ 18 ]
          }
        },
        "state_stm_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "sync_adc.v:122.5-170.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 337 ],
            "Q": [ 332 ],
            "R": [ 18 ]
          }
        },
        "stm": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "sync_adc.v:80.79-82.100",
            "module": "$paramod$3cf311e43c7982c083a3530cf2778e70b9f8d45f\\spi_master",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "spi_master",
            "module_src": "spi_master.v:1.1-143.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 338 ],
            "E": [ 339 ],
            "Q": [ 340 ],
            "R": [ 18 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 341 ],
            "E": [ 339 ],
            "Q": [ 342 ],
            "R": [ 18 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 343 ],
            "I1": [ "0" ],
            "I2": [ 342 ],
            "I3": [ 344 ],
            "O": [ 341 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 345 ],
            "CO": [ 344 ],
            "I0": [ "0" ],
            "I1": [ 346 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 347 ],
            "E": [ 339 ],
            "Q": [ 346 ],
            "R": [ 18 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 343 ],
            "I1": [ "0" ],
            "I2": [ 346 ],
            "I3": [ 345 ],
            "O": [ 347 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 348 ],
            "CO": [ 345 ],
            "I0": [ "0" ],
            "I1": [ 349 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 350 ],
            "E": [ 339 ],
            "Q": [ 349 ],
            "R": [ 18 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 343 ],
            "I1": [ "0" ],
            "I2": [ 349 ],
            "I3": [ 348 ],
            "O": [ 350 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 351 ],
            "E": [ 339 ],
            "Q": [ 348 ],
            "R": [ 18 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 343 ],
            "I3": [ 348 ],
            "O": [ 351 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 343 ],
            "I1": [ "0" ],
            "I2": [ 340 ],
            "I3": [ 352 ],
            "O": [ 338 ]
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 344 ],
            "CO": [ 352 ],
            "I0": [ "0" ],
            "I1": [ 342 ]
          }
        },
        "stm.cs_reg_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 353 ],
            "E": [ 354 ],
            "Q": [ 14 ],
            "S": [ 18 ]
          }
        },
        "stm.cs_reg_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 355 ],
            "O": [ 353 ]
          }
        },
        "stm.cs_reg_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 343 ],
            "O": [ 354 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 356 ],
            "E": [ 357 ],
            "Q": [ 358 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 359 ],
            "E": [ 357 ],
            "Q": [ 360 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 361 ],
            "E": [ 357 ],
            "Q": [ 362 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 225 ],
            "I2": [ 363 ],
            "I3": [ 364 ],
            "O": [ 361 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 137 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 363 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 367 ],
            "E": [ 357 ],
            "Q": [ 368 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 227 ],
            "I2": [ 369 ],
            "I3": [ 364 ],
            "O": [ 367 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 48 ],
            "I1": [ 139 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 369 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 370 ],
            "E": [ 357 ],
            "Q": [ 371 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 229 ],
            "I2": [ 372 ],
            "I3": [ 364 ],
            "O": [ 370 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 373 ],
            "E": [ 357 ],
            "Q": [ 374 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 231 ],
            "I2": [ 375 ],
            "I3": [ 364 ],
            "O": [ 373 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 52 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 375 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 376 ],
            "E": [ 357 ],
            "Q": [ 377 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ 378 ],
            "I3": [ 364 ],
            "O": [ 376 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 145 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 378 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 379 ],
            "E": [ 357 ],
            "Q": [ 380 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 235 ],
            "I2": [ 381 ],
            "I3": [ 364 ],
            "O": [ 379 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 56 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 381 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 223 ],
            "I2": [ 382 ],
            "I3": [ 364 ],
            "O": [ 359 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 44 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 382 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 383 ],
            "E": [ 357 ],
            "Q": [ 384 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 237 ],
            "I2": [ 385 ],
            "I3": [ 364 ],
            "O": [ 383 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 149 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 385 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 386 ],
            "E": [ 357 ],
            "Q": [ 387 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 239 ],
            "I2": [ 388 ],
            "I3": [ 364 ],
            "O": [ 386 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 60 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 388 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 389 ],
            "E": [ 357 ],
            "Q": [ 390 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 241 ],
            "I2": [ 391 ],
            "I3": [ 364 ],
            "O": [ 389 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 62 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 391 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 392 ],
            "E": [ 357 ],
            "Q": [ 393 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 243 ],
            "I2": [ 394 ],
            "I3": [ 364 ],
            "O": [ 392 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 155 ],
            "I1": [ 64 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 394 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 395 ],
            "E": [ 357 ],
            "Q": [ 396 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 245 ],
            "I2": [ 397 ],
            "I3": [ 364 ],
            "O": [ 395 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 157 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 397 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 398 ],
            "E": [ 357 ],
            "Q": [ 399 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 400 ],
            "I3": [ 364 ],
            "O": [ 398 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 159 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 400 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 401 ],
            "E": [ 357 ],
            "Q": [ 402 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 403 ],
            "I3": [ 364 ],
            "O": [ 401 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 161 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 403 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 404 ],
            "E": [ 357 ],
            "Q": [ 405 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 406 ],
            "I3": [ 364 ],
            "O": [ 404 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 163 ],
            "I1": [ 72 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 406 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 221 ],
            "I2": [ 407 ],
            "I3": [ 364 ],
            "O": [ 356 ]
          }
        },
        "stm.di_latch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 42 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 407 ]
          }
        },
        "stm.done_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 343 ],
            "E": [ 408 ],
            "Q": [ 409 ],
            "R": [ 18 ]
          }
        },
        "stm.done_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 343 ],
            "I2": [ 410 ],
            "I3": [ 411 ],
            "O": [ 408 ]
          }
        },
        "stm.done_reg_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 409 ],
            "I3": [ 364 ],
            "O": [ 333 ]
          }
        },
        "stm.done_reg_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 323 ],
            "I3": [ 331 ],
            "O": [ 334 ]
          }
        },
        "stm.first_edge_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 412 ],
            "E": [ 413 ],
            "Q": [ 414 ],
            "S": [ 18 ]
          }
        },
        "stm.first_edge_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 343 ],
            "O": [ 412 ]
          }
        },
        "stm.first_edge_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 343 ],
            "I2": [ 415 ],
            "I3": [ 411 ],
            "O": [ 339 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 416 ],
            "E": [ 417 ],
            "Q": [ 13 ],
            "R": [ 18 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 418 ],
            "I2": [ 419 ],
            "I3": [ 420 ],
            "O": [ 416 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 421 ],
            "I2": [ 422 ],
            "I3": [ 423 ],
            "O": [ 420 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 349 ],
            "I2": [ 424 ],
            "I3": [ 425 ],
            "O": [ 418 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 387 ],
            "I2": [ 346 ],
            "I3": [ 348 ],
            "O": [ 424 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 399 ],
            "I2": [ 346 ],
            "I3": [ 348 ],
            "O": [ 425 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 427 ],
            "O": [ 419 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 346 ],
            "I1": [ 377 ],
            "I2": [ 380 ],
            "I3": [ 348 ],
            "O": [ 426 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 362 ],
            "I1": [ 368 ],
            "I2": [ 346 ],
            "I3": [ 348 ],
            "O": [ 427 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 346 ],
            "I2": [ 428 ],
            "I3": [ 429 ],
            "O": [ 423 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 342 ],
            "I2": [ 346 ],
            "I3": [ 430 ],
            "O": [ 422 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 360 ],
            "I3": [ 348 ],
            "O": [ 430 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 393 ],
            "I2": [ 346 ],
            "I3": [ 348 ],
            "O": [ 421 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 402 ],
            "I2": [ 405 ],
            "I3": [ 348 ],
            "O": [ 428 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 374 ],
            "I3": [ 348 ],
            "O": [ 429 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_E_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 355 ],
            "I3": [ 417 ],
            "O": [ 357 ]
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 343 ],
            "O": [ 417 ]
          }
        },
        "stm.sclk_reg_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 431 ],
            "E": [ 432 ],
            "Q": [ 12 ],
            "R": [ 18 ]
          }
        },
        "stm.sclk_reg_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 354 ],
            "I3": [ 433 ],
            "O": [ 432 ]
          }
        },
        "stm.sclk_reg_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 12 ],
            "I2": [ 354 ],
            "I3": [ 433 ],
            "O": [ 413 ]
          }
        },
        "stm.sclk_reg_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 12 ],
            "I2": [ 434 ],
            "I3": [ 435 ],
            "O": [ 411 ]
          }
        },
        "stm.sclk_reg_SB_LUT4_I1_1_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ "0" ],
            "I2": [ 436 ],
            "I3": [ 437 ],
            "O": [ 438 ]
          }
        },
        "stm.sclk_reg_SB_LUT4_I1_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 439 ],
            "I2": [ 440 ],
            "I3": [ 441 ],
            "O": [ 435 ]
          }
        },
        "stm.sclk_reg_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 355 ],
            "I3": [ 343 ],
            "O": [ 415 ]
          }
        },
        "stm.sclk_reg_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 12 ],
            "I3": [ 343 ],
            "O": [ 431 ]
          }
        },
        "stm.spi_en_SB_DFFER_E": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 442 ],
            "E": [ 434 ],
            "Q": [ 443 ],
            "R": [ 18 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 438 ],
            "E": [ 434 ],
            "Q": [ 436 ],
            "R": [ 18 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 444 ],
            "E": [ 434 ],
            "Q": [ 445 ],
            "R": [ 18 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 446 ],
            "E": [ 434 ],
            "Q": [ 439 ],
            "R": [ 18 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_3_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 443 ],
            "I2": [ 445 ],
            "I3": [ 436 ],
            "O": [ 441 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 447 ],
            "E": [ 434 ],
            "Q": [ 440 ],
            "R": [ 18 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 440 ],
            "CO": [ 448 ],
            "I0": [ "0" ],
            "I1": [ 439 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 448 ],
            "CO": [ 437 ],
            "I0": [ "0" ],
            "I1": [ 445 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ "0" ],
            "I2": [ 439 ],
            "I3": [ 440 ],
            "O": [ 446 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 440 ],
            "O": [ 447 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 445 ],
            "I3": [ 448 ],
            "O": [ 444 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 443 ],
            "I3": [ 449 ],
            "O": [ 442 ]
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 437 ],
            "CO": [ 449 ],
            "I0": [ "0" ],
            "I1": [ 436 ]
          }
        },
        "stm.spi_en_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 355 ],
            "E": [ 354 ],
            "Q": [ 434 ],
            "R": [ 18 ]
          }
        },
        "stm.spi_en_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 434 ],
            "I3": [ 435 ],
            "O": [ 433 ]
          }
        },
        "stm.spi_sclk_mod": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "spi_master.v:50.27-50.97",
            "hdlname": "stm spi_sclk_mod",
            "module": "$paramod\\mod\\MOD=s32'00000000000000000000000000001010",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "mod",
            "module_src": "mod.v:1.1-34.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "stm.state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "spi_master.v:52.5-134.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 450 ],
            "Q": [ 343 ],
            "R": [ 18 ]
          }
        },
        "stm.state_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 343 ],
            "I2": [ 410 ],
            "I3": [ 411 ],
            "O": [ 450 ]
          }
        },
        "stm.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 349 ],
            "I2": [ 348 ],
            "I3": [ 451 ],
            "O": [ 410 ]
          }
        },
        "stm.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 340 ],
            "I2": [ 342 ],
            "I3": [ 346 ],
            "O": [ 451 ]
          }
        },
        "stm_curr_sample_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "sync_adc.v:122.5-170.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 452 ],
            "E": [ 453 ],
            "Q": [ 365 ],
            "R": [ 18 ]
          }
        },
        "stm_curr_sample_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "sync_adc.v:122.5-170.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 454 ],
            "E": [ 453 ],
            "Q": [ 366 ],
            "R": [ 18 ]
          }
        },
        "stm_curr_sample_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 366 ],
            "I3": [ 332 ],
            "O": [ 454 ]
          }
        },
        "stm_curr_sample_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 365 ],
            "I2": [ 366 ],
            "I3": [ 332 ],
            "O": [ 452 ]
          }
        },
        "stm_curr_sample_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 455 ],
            "I3": [ 456 ],
            "O": [ 453 ]
          }
        },
        "stm_start_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "sync_adc.v:88.5-120.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 76 ],
            "E": [ 78 ],
            "Q": [ 457 ],
            "R": [ 18 ]
          }
        },
        "stm_start_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 409 ],
            "I1": [ 457 ],
            "I2": [ 332 ],
            "I3": [ 364 ],
            "O": [ 337 ]
          }
        },
        "stm_start_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 141 ],
            "I1": [ 50 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 372 ]
          }
        },
        "stm_start_SB_LUT4_I1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 364 ]
          }
        },
        "stm_start_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 37 ],
            "I2": [ 457 ],
            "I3": [ 332 ],
            "O": [ 455 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 323 ],
            "I2": [ 332 ],
            "I3": [ 331 ],
            "O": [ 456 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 331 ],
            "I1": [ "0" ],
            "I2": [ 324 ],
            "I3": [ 458 ],
            "O": [ 322 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 331 ],
            "I1": [ "0" ],
            "I2": [ 459 ],
            "I3": [ 460 ],
            "O": [ 461 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 462 ],
            "CO": [ 458 ],
            "I0": [ "0" ],
            "I1": [ 326 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 465 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 326 ],
            "I3": [ 462 ],
            "O": [ 325 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 466 ],
            "CO": [ 462 ],
            "I0": [ "0" ],
            "I1": [ 328 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 328 ],
            "I3": [ 466 ],
            "O": [ 327 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 466 ],
            "O": [ 467 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_3_I3_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 467 ],
            "E": [ 323 ],
            "Q": [ 466 ],
            "R": [ 18 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 468 ],
            "I2": [ 459 ],
            "I3": [ 469 ],
            "O": [ 331 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 465 ],
            "E": [ 323 ],
            "Q": [ 463 ],
            "R": [ 18 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 461 ],
            "E": [ 323 ],
            "Q": [ 459 ],
            "R": [ 18 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 326 ],
            "I2": [ 328 ],
            "I3": [ 466 ],
            "O": [ 469 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 470 ],
            "CO": [ 460 ],
            "I0": [ "0" ],
            "I1": [ 468 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 460 ],
            "CO": [ 464 ],
            "I0": [ "0" ],
            "I1": [ 459 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:16.5-29.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 471 ],
            "E": [ 323 ],
            "Q": [ 468 ],
            "R": [ 18 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 468 ],
            "I3": [ 470 ],
            "O": [ 471 ]
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 458 ],
            "CO": [ 470 ],
            "I0": [ "0" ],
            "I1": [ 324 ]
          }
        },
        "stm_trigger_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "sync_adc.v:122.5-170.8|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 456 ],
            "E": [ 455 ],
            "Q": [ 355 ],
            "R": [ 18 ]
          }
        }
      },
      "netnames": {
        "adc0.bit_cnt": {
          "hide_name": 0,
          "bits": [ 26, 27, 24, 20, 17 ],
          "attributes": {
            "hdlname": "adc0 bit_cnt",
            "src": "spi_master.v:48.20-48.27"
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "adc0.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc0.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "adc0 clk",
            "src": "spi_master.v:9.11-9.14"
          }
        },
        "adc0.cs": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "adc0 cs",
            "src": "spi_master.v:16.12-16.14"
          }
        },
        "adc0.cs_reg": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "adc0 cs_reg",
            "src": "spi_master.v:38.29-38.35"
          }
        },
        "adc0.cs_reg_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 31, "0", 280, 312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.cs_reg_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 32, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.cs_reg_SB_DFFESS_Q_E_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "adc0.data_in": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "adc0 data_in",
            "src": "spi_master.v:12.19-12.26"
          }
        },
        "adc0.data_out": {
          "hide_name": 0,
          "bits": [ 56, 54, 52, 50, 48, 46, 72, 70, 68, 66, 64, 62, 60, 58, 44, 42 ],
          "attributes": {
            "hdlname": "adc0 data_out",
            "src": "spi_master.v:18.20-18.28"
          }
        },
        "adc0.di_latch": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "adc0 di_latch",
            "src": "spi_master.v:41.17-41.25"
          }
        },
        "adc0.do_latch": {
          "hide_name": 0,
          "bits": [ 56, 54, 52, 50, 48, 46, 72, 70, 68, 66, 64, 62, 60, 58, 44, 42 ],
          "attributes": {
            "hdlname": "adc0 do_latch",
            "src": "spi_master.v:40.25-40.33"
          }
        },
        "adc0.do_reg": {
          "hide_name": 0,
          "bits": [ 55, 53, 51, 49, 47, 45, 71, 69, 67, 65, 63, 61, 59, 57, 43, 40 ],
          "attributes": {
            "hdlname": "adc0 do_reg",
            "src": "spi_master.v:40.17-40.23"
          }
        },
        "adc0.done": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "hdlname": "adc0 done",
            "src": "spi_master.v:17.12-17.16"
          }
        },
        "adc0.done_reg": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "hdlname": "adc0 done_reg",
            "src": "spi_master.v:45.9-45.17"
          }
        },
        "adc0.done_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
          }
        },
        "adc0.first_edge": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "adc0 first_edge",
            "src": "spi_master.v:47.9-47.19"
          }
        },
        "adc0.first_edge_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "adc0.first_edge_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 83, "0", 93, 94 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_1_I3": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 99, 85, 88 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 103, 95, 98, 102, 90, 87, 101 ],
          "attributes": {
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 93, 94, 104, 105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 92, 96 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 37, 21, 31, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.first_edge_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "adc0.miso": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "adc0 miso",
            "src": "spi_master.v:13.11-13.15"
          }
        },
        "adc0.mosi": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "adc0 mosi",
            "src": "spi_master.v:15.12-15.16"
          }
        },
        "adc0.mosi_reg": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "adc0 mosi_reg",
            "src": "spi_master.v:38.19-38.27"
          }
        },
        "adc0.mosi_reg_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
          }
        },
        "adc0.mosi_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
          }
        },
        "adc0.sclk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "adc0 sclk",
            "src": "spi_master.v:14.12-14.16"
          }
        },
        "adc0.sclk_reg": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "adc0 sclk_reg",
            "src": "spi_master.v:38.9-38.17"
          }
        },
        "adc0.sclk_reg_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "adc0.sclk_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
          }
        },
        "adc0.sclk_reg_SB_DFFESR_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 82, 110, 83 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.spi_en": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "adc0 spi_en",
            "src": "spi_master.v:43.9-43.15"
          }
        },
        "adc0.spi_mode": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "adc0 spi_mode",
            "src": "spi_master.v:36.16-36.24"
          }
        },
        "adc0.spi_sclk_mod.cen": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "adc0 spi_sclk_mod cen",
            "src": "mod.v:9.11-9.14"
          }
        },
        "adc0.spi_sclk_mod.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "adc0 spi_sclk_mod clk",
            "src": "mod.v:7.11-7.14"
          }
        },
        "adc0.state": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "hdlname": "adc0 state",
            "src": "spi_master.v:35.9-35.14"
          }
        },
        "adc0.state_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 21, 31, 75 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 7, 82, 113, 83 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc0.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 27, 26, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.bit_cnt": {
          "hide_name": 0,
          "bits": [ 125, 126, 123, 119, 117 ],
          "attributes": {
            "hdlname": "adc1 bit_cnt",
            "src": "spi_master.v:48.20-48.27"
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "adc1.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "adc1 clk",
            "src": "spi_master.v:9.11-9.14"
          }
        },
        "adc1.cs": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "adc1 cs",
            "src": "spi_master.v:16.12-16.14"
          }
        },
        "adc1.cs_reg": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "adc1 cs_reg",
            "src": "spi_master.v:38.29-38.35"
          }
        },
        "adc1.cs_reg_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 130, 169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.data_in": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "adc1 data_in",
            "src": "spi_master.v:12.19-12.26"
          }
        },
        "adc1.data_out": {
          "hide_name": 0,
          "bits": [ 147, 145, 143, 141, 139, 137, 163, 161, 159, 157, 155, 153, 151, 149, 135, 133 ],
          "attributes": {
            "hdlname": "adc1 data_out",
            "src": "spi_master.v:18.20-18.28"
          }
        },
        "adc1.do_latch": {
          "hide_name": 0,
          "bits": [ 147, 145, 143, 141, 139, 137, 163, 161, 159, 157, 155, 153, 151, 149, 135, 133 ],
          "attributes": {
            "hdlname": "adc1 do_latch",
            "src": "spi_master.v:40.25-40.33"
          }
        },
        "adc1.do_reg": {
          "hide_name": 0,
          "bits": [ 146, 144, 142, 140, 138, 136, 162, 160, 158, 156, 154, 152, 150, 148, 134, 131 ],
          "attributes": {
            "hdlname": "adc1 do_reg",
            "src": "spi_master.v:40.17-40.23"
          }
        },
        "adc1.first_edge": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "hdlname": "adc1 first_edge",
            "src": "spi_master.v:47.9-47.19"
          }
        },
        "adc1.first_edge_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "adc1.first_edge_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "adc1.first_edge_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 120, 172, 170, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.first_edge_SB_LUT4_I2_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "adc1.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 120, 125, 173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.first_edge_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 37, 120, 111, 171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.first_edge_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "adc1.miso": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "adc1 miso",
            "src": "spi_master.v:13.11-13.15"
          }
        },
        "adc1.sclk": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "hdlname": "adc1 sclk",
            "src": "spi_master.v:14.12-14.16"
          }
        },
        "adc1.sclk_reg": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "hdlname": "adc1 sclk_reg",
            "src": "spi_master.v:38.9-38.17"
          }
        },
        "adc1.sclk_reg_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "adc1.sclk_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "adc1.sclk_reg_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 177, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.sclk_reg_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "adc1.spi_en": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "hdlname": "adc1 spi_en",
            "src": "spi_master.v:43.9-43.15"
          }
        },
        "adc1.spi_en_SB_DFFER_E_5_Q": {
          "hide_name": 0,
          "bits": [ 188, 186, 190, 192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 191, 189, 187, 185, 184, 183, 182 ],
          "attributes": {
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc1.spi_en_SB_DFFER_E_6_Q_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc1.spi_en_SB_DFFER_E_Q": {
          "hide_name": 0,
          "bits": [ 179, 180, 181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.spi_en_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 195, "0", 190, 192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc1.spi_mode": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "adc1 spi_mode",
            "src": "spi_master.v:36.16-36.24"
          }
        },
        "adc1.spi_sclk_mod.cen": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "hdlname": "adc1 spi_sclk_mod cen",
            "src": "mod.v:9.11-9.14"
          }
        },
        "adc1.spi_sclk_mod.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "adc1 spi_sclk_mod clk",
            "src": "mod.v:7.11-7.14"
          }
        },
        "adc1.state": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "hdlname": "adc1 state",
            "src": "spi_master.v:35.9-35.14"
          }
        },
        "adc1.state_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "adc2.bit_cnt": {
          "hide_name": 0,
          "bits": [ 210, 211, 208, 204, 202 ],
          "attributes": {
            "hdlname": "adc2 bit_cnt",
            "src": "spi_master.v:48.20-48.27"
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.bit_cnt_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
          }
        },
        "adc2.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "adc2 clk",
            "src": "spi_master.v:9.11-9.14"
          }
        },
        "adc2.cs": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "adc2 cs",
            "src": "spi_master.v:16.12-16.14"
          }
        },
        "adc2.cs_reg": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "adc2 cs_reg",
            "src": "spi_master.v:38.29-38.35"
          }
        },
        "adc2.cs_reg_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 215, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.data_in": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "adc2 data_in",
            "src": "spi_master.v:12.19-12.26"
          }
        },
        "adc2.data_out": {
          "hide_name": 0,
          "bits": [ 235, 233, 231, 229, 227, 225, 251, 249, 247, 245, 243, 241, 239, 237, 223, 221 ],
          "attributes": {
            "hdlname": "adc2 data_out",
            "src": "spi_master.v:18.20-18.28"
          }
        },
        "adc2.do_latch": {
          "hide_name": 0,
          "bits": [ 235, 233, 231, 229, 227, 225, 251, 249, 247, 245, 243, 241, 239, 237, 223, 221 ],
          "attributes": {
            "hdlname": "adc2 do_latch",
            "src": "spi_master.v:40.25-40.33"
          }
        },
        "adc2.do_reg": {
          "hide_name": 0,
          "bits": [ 234, 232, 230, 228, 226, 224, 250, 248, 246, 244, 242, 240, 238, 236, 222, 219 ],
          "attributes": {
            "hdlname": "adc2 do_reg",
            "src": "spi_master.v:40.17-40.23"
          }
        },
        "adc2.first_edge": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "hdlname": "adc2 first_edge",
            "src": "spi_master.v:47.9-47.19"
          }
        },
        "adc2.first_edge_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "adc2.first_edge_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 216, 256, 255, 217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_1_I3": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 269, 261, 258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 276, 266, 274, 275, 260, 263, 271 ],
          "attributes": {
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 264, 265, 277, 278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 272, 273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", "0", 268, 267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 37, 205, 111, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 33, 34, 35, 36 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 283, 284, 285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 289, 290, 291, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 297, 298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 302, 301, 296, 295, 294, 293, 307, 310, 313, 311, 288, 287, 286 ],
          "attributes": {
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "adc2.first_edge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 279, 280, 281, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.miso": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "adc2 miso",
            "src": "spi_master.v:13.11-13.15"
          }
        },
        "adc2.sclk": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "hdlname": "adc2 sclk",
            "src": "spi_master.v:14.12-14.16"
          }
        },
        "adc2.sclk_reg": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "hdlname": "adc2 sclk_reg",
            "src": "spi_master.v:38.9-38.17"
          }
        },
        "adc2.sclk_reg_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
          }
        },
        "adc2.sclk_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "adc2.sclk_reg_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "adc2.spi_en": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "adc2 spi_en",
            "src": "spi_master.v:43.9-43.15"
          }
        },
        "adc2.spi_mode": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "adc2 spi_mode",
            "src": "spi_master.v:36.16-36.24"
          }
        },
        "adc2.spi_sclk_mod.cen": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "adc2 spi_sclk_mod cen",
            "src": "mod.v:9.11-9.14"
          }
        },
        "adc2.spi_sclk_mod.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "adc2 spi_sclk_mod clk",
            "src": "mod.v:7.11-7.14"
          }
        },
        "adc2.state": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "hdlname": "adc2 state",
            "src": "spi_master.v:35.9-35.14"
          }
        },
        "adc2.state_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
          }
        },
        "adc2.state_SB_DFFSR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 205, 320, 31, 318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc2.state_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "adc2.state_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 210, 205, 321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc_cs": {
          "hide_name": 0,
          "bits": [ 9, 10, 11 ],
          "attributes": {
            "src": "sync_adc.v:7.18-7.24"
          }
        },
        "adc_miso": {
          "hide_name": 0,
          "bits": [ 4, 5, 6 ],
          "attributes": {
            "src": "sync_adc.v:4.17-4.25"
          }
        },
        "adc_mosi": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "sync_adc.v:6.12-6.20"
          }
        },
        "adc_sample_done": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "sync_adc.v:58.10-58.25"
          }
        },
        "adc_sclk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "sync_adc.v:5.12-5.20"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "sync_adc.v:2.11-2.14"
          }
        },
        "delay_en": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "sync_adc.v:54.9-54.17"
          }
        },
        "delay_en_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
          }
        },
        "delay_en_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "delay_tim.cen": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "hdlname": "delay_tim cen",
            "src": "mod.v:9.11-9.14"
          }
        },
        "delay_tim.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "delay_tim clk",
            "src": "mod.v:7.11-7.14"
          }
        },
        "reset_synchronizer.async_in": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "reset_synchronizer async_in",
            "src": "synchronizer.v:6.11-6.19"
          }
        },
        "reset_synchronizer.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "reset_synchronizer clk",
            "src": "synchronizer.v:4.11-4.14"
          }
        },
        "reset_synchronizer.rst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "reset_synchronizer rst",
            "src": "synchronizer.v:5.11-5.14"
          }
        },
        "reset_synchronizer.sync": {
          "hide_name": 0,
          "bits": [ 336, 335 ],
          "attributes": {
            "hdlname": "reset_synchronizer sync",
            "src": "synchronizer.v:12.27-12.31"
          }
        },
        "reset_synchronizer.sync_out": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "reset_synchronizer sync_out",
            "src": "synchronizer.v:9.12-9.20"
          }
        },
        "reset_synchronizer.sync_reg": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "reset_synchronizer sync_reg",
            "src": "synchronizer.v:13.9-13.17"
          }
        },
        "reset_synchronizer.sync_reg_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "sync_adc.v:3.11-3.16"
          }
        },
        "rsync": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "sync_adc.v:46.15-46.20"
          }
        },
        "sample_tim.cen": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "sample_tim cen",
            "src": "mod.v:9.11-9.14"
          }
        },
        "sample_tim.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "sample_tim clk",
            "src": "mod.v:7.11-7.14"
          }
        },
        "samples_reg[0]": {
          "hide_name": 0,
          "bits": [ 56, 54, 52, 50, 48, 46, 72, 70, 68, 66, 64, 62, 60, 58, 44, 42 ],
          "attributes": {
            "src": "sync_adc.v:59.27-59.38"
          }
        },
        "samples_reg[1]": {
          "hide_name": 0,
          "bits": [ 147, 145, 143, 141, 139, 137, 163, 161, 159, 157, 155, 153, 151, 149, 135, 133 ],
          "attributes": {
            "src": "sync_adc.v:59.27-59.38"
          }
        },
        "samples_reg[2]": {
          "hide_name": 0,
          "bits": [ 235, 233, 231, 229, 227, 225, 251, 249, 247, 245, 243, 241, 239, 237, 223, 221 ],
          "attributes": {
            "src": "sync_adc.v:59.27-59.38"
          }
        },
        "state_adc": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "sync_adc.v:84.9-84.18"
          }
        },
        "state_adc_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "state_stm": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "sync_adc.v:85.9-85.18"
          }
        },
        "state_stm_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
          }
        },
        "stm.bit_cnt": {
          "hide_name": 0,
          "bits": [ 348, 349, 346, 342, 340 ],
          "attributes": {
            "hdlname": "stm bit_cnt",
            "src": "spi_master.v:48.20-48.27"
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
          }
        },
        "stm.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "spi_master.v:101.44-101.57|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "stm clk",
            "src": "spi_master.v:9.11-9.14"
          }
        },
        "stm.cs": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "stm cs",
            "src": "spi_master.v:16.12-16.14"
          }
        },
        "stm.cs_reg": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "stm cs_reg",
            "src": "spi_master.v:38.29-38.35"
          }
        },
        "stm.cs_reg_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "stm.cs_reg_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 12, 354, 433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch": {
          "hide_name": 0,
          "bits": [ 380, 377, 374, 371, 368, 362, 405, 402, 399, 396, 393, 390, 387, 384, 360, 358 ],
          "attributes": {
            "hdlname": "stm di_latch",
            "src": "spi_master.v:41.17-41.25"
          }
        },
        "stm.di_latch_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 225, 363, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 227, 369, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 231, 375, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 233, 378, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_15_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 235, 381, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 223, 382, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 237, 385, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 239, 388, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 241, 391, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 243, 394, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 245, 397, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 247, 400, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 249, 403, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 251, 406, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.di_latch_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
          }
        },
        "stm.di_latch_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 221, 407, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.done": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "hdlname": "stm done",
            "src": "spi_master.v:17.12-17.16"
          }
        },
        "stm.done_reg": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "hdlname": "stm done_reg",
            "src": "spi_master.v:45.9-45.17"
          }
        },
        "stm.done_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "stm.done_reg_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 37, 332, 333, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.first_edge": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "hdlname": "stm first_edge",
            "src": "spi_master.v:47.9-47.19"
          }
        },
        "stm.first_edge_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "stm.first_edge_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
          }
        },
        "stm.first_edge_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "stm.mosi": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "stm mosi",
            "src": "spi_master.v:15.12-15.16"
          }
        },
        "stm.mosi_reg": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "stm mosi_reg",
            "src": "spi_master.v:38.19-38.27"
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 342, 418, 419, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 342, 349, 424, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 426, 427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 349, 421, 422, 423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 342, 346, 430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 342, 346, 428, 429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 355, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.mosi_reg_SB_DFFESR_Q_E_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
          }
        },
        "stm.sclk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "stm sclk",
            "src": "spi_master.v:14.12-14.16"
          }
        },
        "stm.sclk_reg": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "stm sclk_reg",
            "src": "spi_master.v:38.9-38.17"
          }
        },
        "stm.sclk_reg_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
          }
        },
        "stm.sclk_reg_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
          }
        },
        "stm.sclk_reg_SB_LUT4_I1_1_I3": {
          "hide_name": 0,
          "bits": [ 434, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.sclk_reg_SB_LUT4_I1_1_I3_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm.sclk_reg_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 414, 343, 415, 411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.spi_en": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "hdlname": "stm spi_en",
            "src": "spi_master.v:43.9-43.15"
          }
        },
        "stm.spi_en_SB_DFFER_E_3_Q": {
          "hide_name": 0,
          "bits": [ 439, 440, 441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 447, 446, 444, 438, 442 ],
          "attributes": {
          }
        },
        "stm.spi_en_SB_DFFER_E_4_Q_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm.spi_en_SB_DFFER_E_Q": {
          "hide_name": 0,
          "bits": [ 443, 445, 436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.spi_mode": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "stm spi_mode",
            "src": "spi_master.v:36.16-36.24"
          }
        },
        "stm.spi_sclk_mod.cen": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "hdlname": "stm spi_sclk_mod cen",
            "src": "mod.v:9.11-9.14"
          }
        },
        "stm.spi_sclk_mod.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "stm spi_sclk_mod clk",
            "src": "mod.v:7.11-7.14"
          }
        },
        "stm.start": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "hdlname": "stm start",
            "src": "spi_master.v:11.11-11.16"
          }
        },
        "stm.state": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "hdlname": "stm state",
            "src": "spi_master.v:35.9-35.14"
          }
        },
        "stm.state_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
          }
        },
        "stm.state_SB_DFFSR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 37, 343, 410, 411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm.state_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 349, 348, 451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm_cs": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "sync_adc.v:10.12-10.18"
          }
        },
        "stm_curr_sample": {
          "hide_name": 0,
          "bits": [ 366, 365 ],
          "attributes": {
            "src": "sync_adc.v:77.15-77.30"
          }
        },
        "stm_curr_sample_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
          }
        },
        "stm_curr_sample_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
          }
        },
        "stm_curr_sample_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
          }
        },
        "stm_mosi": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "sync_adc.v:9.12-9.20"
          }
        },
        "stm_sample_done": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "sync_adc.v:76.10-76.25"
          }
        },
        "stm_sclk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "sync_adc.v:8.12-8.20"
          }
        },
        "stm_start": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "sync_adc.v:75.22-75.31"
          }
        },
        "stm_start_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "stm_start_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 229, 372, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm_start_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 37, 455, 456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 331, "0", 459, 460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 324, 326, 328, 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 467, 327, 325, 322, 471, 461, 465 ],
          "attributes": {
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 463, 468, 459, 469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 468, 470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm_start_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "mod.v:23.26-23.38|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\tynix\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "stm_trigger": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "sync_adc.v:75.9-75.20"
          }
        }
      }
    }
  }
}
