MIG: 12:15:15 : ################# RUNNING MIG BATCH ###################
MIG: 12:15:15 : MIG::Writing IN file for 'mig_7series_0'...compDirPath: C:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 12:15:15 : synp_flow:  -- synthesis_mode: Other
MIG: 12:15:15 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:15:15 : vivado_mode: xpg_pa
MIG: 12:15:15 : HDL Language: Verilog
MIG: 12:15:15 : compInfo: false
MIG: 12:15:15 : Vivado Options xc7a35t ftg256 -1
MIG: 12:15:15 : 1: xc7a35t 2: ftg256 3: -1
MIG: 12:15:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:15:15 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:15:15 : Without MYMIG
MIG: 12:15:15 : mig_exec path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:15:15 : mig_exec path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:15:15 : mig_bin: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:15:16 : C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -- e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_upgrade.out -- e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_upgrade.in
MIG: 12:15:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_upgrade.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_upgrade.out ... 
MIG: 12:15:30 : After isLin
MIG: 12:15:30 : result: 0
