{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 20:25:21 2021 " "Info: Processing started: Sun Mar 28 20:25:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off showOut -c showOut --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off showOut -c showOut --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 176 -104 64 192 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74161:inst4\|f74161:sub\|87 74161:inst4\|f74161:sub\|99 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"74161:inst4\|f74161:sub\|87\" and destination register \"74161:inst4\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.637 ns + Longest register register " "Info: + Longest register to register delay is 0.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst4\|f74161:sub\|87 1 REG LCFF_X38_Y18_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y18_N21; Fanout = 10; REG Node = '74161:inst4\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 0.482 ns 74161:inst4\|f74161:sub\|99~0 2 COMB LCCOMB_X38_Y18_N0 1 " "Info: 2: + IC(0.254 ns) + CELL(0.228 ns) = 0.482 ns; Loc. = LCCOMB_X38_Y18_N0; Fanout = 1; COMB Node = '74161:inst4\|f74161:sub\|99~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { 74161:inst4|f74161:sub|87 74161:inst4|f74161:sub|99~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.637 ns 74161:inst4\|f74161:sub\|99 3 REG LCFF_X38_Y18_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.637 ns; Loc. = LCFF_X38_Y18_N1; Fanout = 6; REG Node = '74161:inst4\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 74161:inst4|f74161:sub|99~0 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 60.13 % ) " "Info: Total cell delay = 0.383 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.254 ns ( 39.87 % ) " "Info: Total interconnect delay = 0.254 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { 74161:inst4|f74161:sub|87 74161:inst4|f74161:sub|99~0 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.637 ns" { 74161:inst4|f74161:sub|87 {} 74161:inst4|f74161:sub|99~0 {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.254ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 176 -104 64 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 176 -104 64 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns 74161:inst4\|f74161:sub\|99 3 REG LCFF_X38_Y18_N1 6 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X38_Y18_N1; Fanout = 6; REG Node = '74161:inst4\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 176 -104 64 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 176 -104 64 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns 74161:inst4\|f74161:sub\|87 3 REG LCFF_X38_Y18_N21 10 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X38_Y18_N21; Fanout = 10; REG Node = '74161:inst4\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { 74161:inst4|f74161:sub|87 74161:inst4|f74161:sub|99~0 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.637 ns" { 74161:inst4|f74161:sub|87 {} 74161:inst4|f74161:sub|99~0 {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.254ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst4|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qd 74161:inst4\|f74161:sub\|9 10.937 ns register " "Info: tco from clock \"clk\" to destination pin \"qd\" through register \"74161:inst4\|f74161:sub\|9\" is 10.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 176 -104 64 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 176 -104 64 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns 74161:inst4\|f74161:sub\|9 3 REG LCFF_X38_Y18_N23 12 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X38_Y18_N23; Fanout = 12; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.364 ns + Longest register pin " "Info: + Longest register to pin delay is 8.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst4\|f74161:sub\|9 1 REG LCFF_X38_Y18_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y18_N23; Fanout = 12; REG Node = '74161:inst4\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.272 ns) 0.865 ns mux4_6_1:inst2\|dout\[0\]~25 2 COMB LCCOMB_X38_Y18_N6 1 " "Info: 2: + IC(0.593 ns) + CELL(0.272 ns) = 0.865 ns; Loc. = LCCOMB_X38_Y18_N6; Fanout = 1; COMB Node = 'mux4_6_1:inst2\|dout\[0\]~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { 74161:inst4|f74161:sub|9 mux4_6_1:inst2|dout[0]~25 } "NODE_NAME" } } { "blocks/mux_4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/blocks/mux_4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.272 ns) 2.500 ns mux4_6_1:inst2\|dout\[0\]~20 3 COMB LCCOMB_X23_Y20_N16 7 " "Info: 3: + IC(1.363 ns) + CELL(0.272 ns) = 2.500 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 7; COMB Node = 'mux4_6_1:inst2\|dout\[0\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { mux4_6_1:inst2|dout[0]~25 mux4_6_1:inst2|dout[0]~20 } "NODE_NAME" } } { "blocks/mux_4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/blocks/mux_4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.366 ns) 3.171 ns getHex:inst7\|Mux3~0 4 COMB LCCOMB_X23_Y20_N12 1 " "Info: 4: + IC(0.305 ns) + CELL(0.366 ns) = 3.171 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 1; COMB Node = 'getHex:inst7\|Mux3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { mux4_6_1:inst2|dout[0]~20 getHex:inst7|Mux3~0 } "NODE_NAME" } } { "blocks/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/blocks/getHex.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.029 ns) + CELL(2.164 ns) 8.364 ns qd 5 PIN PIN_W22 0 " "Info: 5: + IC(3.029 ns) + CELL(2.164 ns) = 8.364 ns; Loc. = PIN_W22; Fanout = 0; PIN Node = 'qd'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { getHex:inst7|Mux3~0 qd } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 392 424 600 408 "qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.074 ns ( 36.75 % ) " "Info: Total cell delay = 3.074 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.290 ns ( 63.25 % ) " "Info: Total interconnect delay = 5.290 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.364 ns" { 74161:inst4|f74161:sub|9 mux4_6_1:inst2|dout[0]~25 mux4_6_1:inst2|dout[0]~20 getHex:inst7|Mux3~0 qd } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.364 ns" { 74161:inst4|f74161:sub|9 {} mux4_6_1:inst2|dout[0]~25 {} mux4_6_1:inst2|dout[0]~20 {} getHex:inst7|Mux3~0 {} qd {} } { 0.000ns 0.593ns 1.363ns 0.305ns 3.029ns } { 0.000ns 0.272ns 0.272ns 0.366ns 2.164ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl 74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} 74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.364 ns" { 74161:inst4|f74161:sub|9 mux4_6_1:inst2|dout[0]~25 mux4_6_1:inst2|dout[0]~20 getHex:inst7|Mux3~0 qd } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.364 ns" { 74161:inst4|f74161:sub|9 {} mux4_6_1:inst2|dout[0]~25 {} mux4_6_1:inst2|dout[0]~20 {} getHex:inst7|Mux3~0 {} qd {} } { 0.000ns 0.593ns 1.363ns 0.305ns 3.029ns } { 0.000ns 0.272ns 0.272ns 0.366ns 2.164ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "datain3\[3\] qd 13.441 ns Longest " "Info: Longest tpd from source pin \"datain3\[3\]\" to destination pin \"qd\" is 13.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns datain3\[3\] 1 PIN PIN_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; PIN Node = 'datain3\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain3[3] } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 392 -112 56 408 "datain3\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.992 ns) + CELL(0.378 ns) 6.224 ns mux4_6_1:inst2\|dout\[3\]~23 2 COMB LCCOMB_X38_Y18_N14 1 " "Info: 2: + IC(4.992 ns) + CELL(0.378 ns) = 6.224 ns; Loc. = LCCOMB_X38_Y18_N14; Fanout = 1; COMB Node = 'mux4_6_1:inst2\|dout\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { datain3[3] mux4_6_1:inst2|dout[3]~23 } "NODE_NAME" } } { "blocks/mux_4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/blocks/mux_4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 6.477 ns mux4_6_1:inst2\|dout\[3\]~24 3 COMB LCCOMB_X38_Y18_N18 7 " "Info: 3: + IC(0.200 ns) + CELL(0.053 ns) = 6.477 ns; Loc. = LCCOMB_X38_Y18_N18; Fanout = 7; COMB Node = 'mux4_6_1:inst2\|dout\[3\]~24'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.253 ns" { mux4_6_1:inst2|dout[3]~23 mux4_6_1:inst2|dout[3]~24 } "NODE_NAME" } } { "blocks/mux_4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/blocks/mux_4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.346 ns) 8.248 ns getHex:inst7\|Mux3~0 4 COMB LCCOMB_X23_Y20_N12 1 " "Info: 4: + IC(1.425 ns) + CELL(0.346 ns) = 8.248 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 1; COMB Node = 'getHex:inst7\|Mux3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { mux4_6_1:inst2|dout[3]~24 getHex:inst7|Mux3~0 } "NODE_NAME" } } { "blocks/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/blocks/getHex.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.029 ns) + CELL(2.164 ns) 13.441 ns qd 5 PIN PIN_W22 0 " "Info: 5: + IC(3.029 ns) + CELL(2.164 ns) = 13.441 ns; Loc. = PIN_W22; Fanout = 0; PIN Node = 'qd'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { getHex:inst7|Mux3~0 qd } "NODE_NAME" } } { "showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/showOut/showOut.bdf" { { 392 424 600 408 "qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.795 ns ( 28.23 % ) " "Info: Total cell delay = 3.795 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.646 ns ( 71.77 % ) " "Info: Total interconnect delay = 9.646 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.441 ns" { datain3[3] mux4_6_1:inst2|dout[3]~23 mux4_6_1:inst2|dout[3]~24 getHex:inst7|Mux3~0 qd } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.441 ns" { datain3[3] {} datain3[3]~combout {} mux4_6_1:inst2|dout[3]~23 {} mux4_6_1:inst2|dout[3]~24 {} getHex:inst7|Mux3~0 {} qd {} } { 0.000ns 0.000ns 4.992ns 0.200ns 1.425ns 3.029ns } { 0.000ns 0.854ns 0.378ns 0.053ns 0.346ns 2.164ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 20:25:21 2021 " "Info: Processing ended: Sun Mar 28 20:25:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
