// Seed: 4213073539
module module_0;
  logic id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    output tri id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wire id_8
);
  final begin : LABEL_0
    assign id_2 = 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0
    , id_6,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    input tri id_4
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
