head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.32
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.3
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.30
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.28
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.26
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.24
	binutils-2_21-branchpoint:1.3
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.3.0.22
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.3.0.20
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.3.0.18
	dje-cgen-play1-branchpoint:1.3
	arc-20081103-branch:1.3.0.16
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.14
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.12
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.3
	binutils-csl-sourcerygxx-4_1-32:1.3
	binutils-csl-innovasic-fido-3_4_4-33:1.3
	binutils-csl-sourcerygxx-3_4_4-32:1.3
	binutils-csl-coldfire-4_1-30:1.3
	binutils-csl-sourcerygxx-4_1-30:1.3
	binutils-csl-coldfire-4_1-28:1.3
	binutils-csl-sourcerygxx-4_1-29:1.3
	binutils-csl-sourcerygxx-4_1-28:1.3
	binutils-csl-arm-2006q3-27:1.3
	binutils-csl-sourcerygxx-4_1-27:1.3
	binutils-csl-arm-2006q3-26:1.3
	binutils-csl-sourcerygxx-4_1-26:1.3
	binutils-csl-sourcerygxx-4_1-25:1.3
	binutils-csl-sourcerygxx-4_1-24:1.3
	binutils-csl-sourcerygxx-4_1-23:1.3
	binutils-csl-sourcerygxx-4_1-21:1.3
	binutils-csl-arm-2006q3-21:1.3
	binutils-csl-sourcerygxx-4_1-22:1.3
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.3
	binutils-csl-sourcerygxx-4_1-20:1.3
	binutils-csl-arm-2006q3-19:1.3
	binutils-csl-sourcerygxx-4_1-19:1.3
	binutils-csl-sourcerygxx-4_1-18:1.3
	binutils-csl-renesas-4_1-9:1.3
	binutils-csl-sourcerygxx-3_4_4-25:1.3
	binutils-csl-renesas-4_1-8:1.3
	binutils-csl-renesas-4_1-7:1.3
	binutils-csl-renesas-4_1-6:1.3
	binutils-csl-sourcerygxx-4_1-17:1.3
	binutils-csl-sourcerygxx-4_1-14:1.3
	binutils-csl-sourcerygxx-4_1-15:1.3
	binutils-csl-sourcerygxx-4_1-13:1.3
	binutils-2_17:1.3
	binutils-csl-sourcerygxx-4_1-12:1.3
	binutils-csl-sourcerygxx-3_4_4-21:1.3
	binutils-csl-wrs-linux-3_4_4-24:1.3
	binutils-csl-wrs-linux-3_4_4-23:1.3
	binutils-csl-sourcerygxx-4_1-9:1.3
	binutils-csl-sourcerygxx-4_1-8:1.3
	binutils-csl-sourcerygxx-4_1-7:1.3
	binutils-csl-arm-2006q1-6:1.3
	binutils-csl-sourcerygxx-4_1-6:1.3
	binutils-csl-wrs-linux-3_4_4-22:1.3
	binutils-csl-coldfire-4_1-11:1.3
	binutils-csl-sourcerygxx-3_4_4-19:1.3
	binutils-csl-coldfire-4_1-10:1.3
	binutils-csl-sourcerygxx-4_1-5:1.3
	binutils-csl-sourcerygxx-4_1-4:1.3
	binutils-csl-wrs-linux-3_4_4-21:1.3
	binutils-csl-morpho-4_1-4:1.3
	binutils-csl-sourcerygxx-3_4_4-17:1.3
	binutils-csl-wrs-linux-3_4_4-20:1.3
	binutils-2_17-branch:1.3.0.10
	binutils-2_17-branchpoint:1.3
	binutils-csl-2_17-branch:1.3.0.8
	binutils-csl-2_17-branchpoint:1.3
	binutils-csl-gxxpro-3_4-branch:1.3.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.3
	binutils-2_16_1:1.3
	binutils-csl-arm-2005q1b:1.3
	binutils-2_16:1.3
	binutils-csl-arm-2005q1a:1.3
	binutils-csl-arm-2005q1-branch:1.3.0.4
	binutils-csl-arm-2005q1-branchpoint:1.3
	binutils-2_16-branch:1.3.0.2
	binutils-2_16-branchpoint:1.3
	csl-arm-2004-q3d:1.3
	csl-arm-2004-q3:1.3
	binutils-2_15:1.2
	binutils-2_15-branchpoint:1.2
	csl-arm-2004-q1a:1.2
	csl-arm-2004-q1:1.2
	binutils-2_15-branch:1.2.0.6
	cagney_bfdfile-20040213-branch:1.2.0.4
	cagney_bfdfile-20040213-branchpoint:1.2
	cagney_bigcore-20040122-branch:1.2.0.2
	cagney_bigcore-20040122-branchpoint:1.2
	csl-arm-2003-q4:1.2
	binutils-2_14:1.1.2.1
	binutils-2_14-branch:1.1.0.2
	binutils-2_14-branchpoint:1.1
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2004.07.20.17.59.00;	author macro;	state Exp;
branches;
next	1.2;

1.2
date	2003.05.19.19.22.25;	author ths;	state Exp;
branches;
next	1.1;

1.1
date	2002.09.30.12.04.54;	author rsandifo;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2003.05.19.19.39.46;	author ths;	state Exp;
branches;
next	;


desc
@@


1.3
log
@opcodes/
* mips-opc.c (mips_builtin_opcodes): Move coprocessor 2
move/branch operations to the bottom so that VR5400 multimedia
instructions take precedence in disassembly.
gas/testsuite/
* gas/mips/vr5400.d: Update for a correct disassembly of
"racm.ob".
@
text
@#objdump: -dr --prefix-addresses
#name: MIPS VR5400
#as: -march=vr5400

.*: +file format .*mips.*

Disassembly of section \.text:
0+0000 <stuff> mul	a0,a1,a2
0+0004 <stuff\+0x4> mulu	a0,a1,a2
0+0008 <stuff\+0x8> mulhi	a0,a1,a2
0+000c <stuff\+0xc> mulhiu	a0,a1,a2
0+0010 <stuff\+0x10> muls	a0,a1,a2
0+0014 <stuff\+0x14> mulsu	a0,a1,a2
0+0018 <stuff\+0x18> mulshi	a0,a1,a2
0+001c <stuff\+0x1c> mulshiu	a0,a1,a2
0+0020 <stuff\+0x20> macc	a0,a1,a2
0+0024 <stuff\+0x24> maccu	a0,a1,a2
0+0028 <stuff\+0x28> macchi	a0,a1,a2
0+002c <stuff\+0x2c> macchiu	a0,a1,a2
0+0030 <stuff\+0x30> msac	a0,a1,a2
0+0034 <stuff\+0x34> msacu	a0,a1,a2
0+0038 <stuff\+0x38> msachi	a0,a1,a2
0+003c <stuff\+0x3c> msachiu	a0,a1,a2
0+0040 <stuff\+0x40> ror	a0,a1,0x19
0+0044 <stuff\+0x44> rorv	a0,a1,a2
0+0048 <stuff\+0x48> dror	a0,a1,0x19
0+004c <stuff\+0x4c> dror32	a0,a1,0x19
0+0050 <stuff\+0x50> dror32	a0,a1,0x19
0+0054 <stuff\+0x54> drorv	a0,a1,a2
0+0058 <stuff\+0x58> dbreak
0+005c <stuff\+0x5c> dret
0+0060 <stuff\+0x60> mfdr	v1,\$3
0+0064 <stuff\+0x64> mtdr	v1,\$3
0+0068 <stuff\+0x68> mfpc	a0,1
0+006c <stuff\+0x6c> mfps	a0,1
0+0070 <stuff\+0x70> mtpc	a0,1
0+0074 <stuff\+0x74> mtps	a0,1
0+0078 <stuff\+0x78> add\.ob	\$f0,\$f2,\$f4
0+007c <stuff\+0x7c> add\.ob	\$f2,\$f4,\$f6\[2\]
0+0080 <stuff\+0x80> add\.ob	\$f6,\$f4,0xf
0+0084 <stuff\+0x84> add\.ob	\$f4,\$f6,0x1f
0+0088 <stuff\+0x88> and\.ob	\$f0,\$f2,\$f4
0+008c <stuff\+0x8c> and\.ob	\$f2,\$f4,\$f6\[2\]
0+0090 <stuff\+0x90> and\.ob	\$f6,\$f4,0xf
0+0094 <stuff\+0x94> and\.ob	\$f4,\$f6,0x1f
0+0098 <stuff\+0x98> c\.eq\.ob	\$f0,\$f2
0+009c <stuff\+0x9c> c\.eq\.ob	\$f4,\$f6\[2\]
0+00a0 <stuff\+0xa0> c\.eq\.ob	\$f6,0xf
0+00a4 <stuff\+0xa4> c\.eq\.ob	\$f4,0x1f
0+00a8 <stuff\+0xa8> c\.le\.ob	\$f0,\$f2
0+00ac <stuff\+0xac> c\.le\.ob	\$f4,\$f6\[2\]
0+00b0 <stuff\+0xb0> c\.le\.ob	\$f6,0xf
0+00b4 <stuff\+0xb4> c\.le\.ob	\$f4,0x1f
0+00b8 <stuff\+0xb8> c\.lt\.ob	\$f0,\$f2
0+00bc <stuff\+0xbc> c\.lt\.ob	\$f4,\$f6\[2\]
0+00c0 <stuff\+0xc0> c\.lt\.ob	\$f6,0xf
0+00c4 <stuff\+0xc4> c\.lt\.ob	\$f4,0x1f
0+00c8 <stuff\+0xc8> max\.ob	\$f0,\$f2,\$f4
0+00cc <stuff\+0xcc> max\.ob	\$f2,\$f4,\$f6\[2\]
0+00d0 <stuff\+0xd0> max\.ob	\$f6,\$f4,0xf
0+00d4 <stuff\+0xd4> max\.ob	\$f4,\$f6,0x1f
0+00d8 <stuff\+0xd8> min\.ob	\$f0,\$f2,\$f4
0+00dc <stuff\+0xdc> min\.ob	\$f2,\$f4,\$f6\[2\]
0+00e0 <stuff\+0xe0> min\.ob	\$f6,\$f4,0xf
0+00e4 <stuff\+0xe4> min\.ob	\$f4,\$f6,0x1f
0+00e8 <stuff\+0xe8> mul\.ob	\$f0,\$f2,\$f4
0+00ec <stuff\+0xec> mul\.ob	\$f2,\$f4,\$f6\[2\]
0+00f0 <stuff\+0xf0> mul\.ob	\$f6,\$f4,0xf
0+00f4 <stuff\+0xf4> mul\.ob	\$f4,\$f6,0x1f
0+00f8 <stuff\+0xf8> mula\.ob	\$f0,\$f2
0+00fc <stuff\+0xfc> mula\.ob	\$f4,\$f6\[2\]
0+0100 <stuff\+0x100> mula\.ob	\$f6,0xf
0+0104 <stuff\+0x104> mula\.ob	\$f4,0x1f
0+0108 <stuff\+0x108> mull\.ob	\$f0,\$f2
0+010c <stuff\+0x10c> mull\.ob	\$f4,\$f6\[2\]
0+0110 <stuff\+0x110> mull\.ob	\$f6,0xf
0+0114 <stuff\+0x114> mull\.ob	\$f4,0x1f
0+0118 <stuff\+0x118> muls\.ob	\$f0,\$f2
0+011c <stuff\+0x11c> muls\.ob	\$f4,\$f6\[2\]
0+0120 <stuff\+0x120> muls\.ob	\$f6,0xf
0+0124 <stuff\+0x124> muls\.ob	\$f4,0x1f
0+0128 <stuff\+0x128> mulsl\.ob	\$f0,\$f2
0+012c <stuff\+0x12c> mulsl\.ob	\$f4,\$f6\[2\]
0+0130 <stuff\+0x130> mulsl\.ob	\$f6,0xf
0+0134 <stuff\+0x134> mulsl\.ob	\$f4,0x1f
0+0138 <stuff\+0x138> nor\.ob	\$f0,\$f2,\$f4
0+013c <stuff\+0x13c> nor\.ob	\$f2,\$f4,\$f6\[2\]
0+0140 <stuff\+0x140> nor\.ob	\$f6,\$f4,0xf
0+0144 <stuff\+0x144> nor\.ob	\$f4,\$f6,0x1f
0+0148 <stuff\+0x148> or\.ob	\$f0,\$f2,\$f4
0+014c <stuff\+0x14c> or\.ob	\$f2,\$f4,\$f6\[2\]
0+0150 <stuff\+0x150> or\.ob	\$f6,\$f4,0xf
0+0154 <stuff\+0x154> or\.ob	\$f4,\$f6,0x1f
0+0158 <stuff\+0x158> pickf\.ob	\$f0,\$f2,\$f4
0+015c <stuff\+0x15c> pickf\.ob	\$f2,\$f4,\$f6\[2\]
0+0160 <stuff\+0x160> pickf\.ob	\$f6,\$f4,0xf
0+0164 <stuff\+0x164> pickf\.ob	\$f4,\$f6,0x1f
0+0168 <stuff\+0x168> pickt\.ob	\$f0,\$f2,\$f4
0+016c <stuff\+0x16c> pickt\.ob	\$f2,\$f4,\$f6\[2\]
0+0170 <stuff\+0x170> pickt\.ob	\$f6,\$f4,0xf
0+0174 <stuff\+0x174> pickt\.ob	\$f4,\$f6,0x1f
0+0178 <stuff\+0x178> sub\.ob	\$f0,\$f2,\$f4
0+017c <stuff\+0x17c> sub\.ob	\$f2,\$f4,\$f6\[2\]
0+0180 <stuff\+0x180> sub\.ob	\$f6,\$f4,0xf
0+0184 <stuff\+0x184> sub\.ob	\$f4,\$f6,0x1f
0+0188 <stuff\+0x188> xor\.ob	\$f0,\$f2,\$f4
0+018c <stuff\+0x18c> xor\.ob	\$f2,\$f4,\$f6\[2\]
0+0190 <stuff\+0x190> xor\.ob	\$f6,\$f4,0xf
0+0194 <stuff\+0x194> xor\.ob	\$f4,\$f6,0x1f
0+0198 <stuff\+0x198> alni\.ob	\$f0,\$f2,\$f4,5
0+019c <stuff\+0x19c> shfl\.mixh\.ob	\$f0,\$f2,\$f4
0+01a0 <stuff\+0x1a0> shfl\.mixl\.ob	\$f0,\$f2,\$f4
0+01a4 <stuff\+0x1a4> shfl\.pach\.ob	\$f0,\$f2,\$f4
0+01a8 <stuff\+0x1a8> shfl\.pacl\.ob	\$f0,\$f2,\$f4
0+01ac <stuff\+0x1ac> sll\.ob	\$f2,\$f4,\$f6\[3\]
0+01b0 <stuff\+0x1b0> sll\.ob	\$f4,\$f6,0xe
0+01b4 <stuff\+0x1b4> srl\.ob	\$f2,\$f4,\$f6\[3\]
0+01b8 <stuff\+0x1b8> srl\.ob	\$f4,\$f6,0xe
0+01bc <stuff\+0x1bc> rzu\.ob	\$f2,0xd
0+01c0 <stuff\+0x1c0> rach\.ob	\$f2
0+01c4 <stuff\+0x1c4> racl\.ob	\$f2
0+01c8 <stuff\+0x1c8> racm\.ob	\$f2
0+01cc <stuff\+0x1cc> wach\.ob	\$f2
0+01d0 <stuff\+0x1d0> wacl\.ob	\$f2,\$f4
0+01d4 <stuff\+0x1d4> rorv	a0,a1,a2
0+01d8 <stuff\+0x1d8> ror	a0,a1,0x11
0+01dc <stuff\+0x1dc> drorv	a0,a1,a2
0+01e0 <stuff\+0x1e0> dror32	a0,a1,0x1
0+01e4 <stuff\+0x1e4> dror	a0,a1,0x2
	\.\.\.
@


1.2
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@d122 1
a122 1
0+01c8 <stuff\+0x1c8> bc2f	0+04c8 <stuff\+0x4c8>
@


1.1
log
@[gas/]
	* doc/c-mips.texi: Add entries for -march=vr4120,vr4130,vr4181,
	vr5400 and vr5500.  Add entry for -mfix-vr4122-bugs.
	* config/tc-mips.c (CPU_HAS_DROR, CPU_HAS_ROR): New macros.
	(hilo_interlocks): True for CPU_VR5500.
	(gpr_interlocks, cop_interlocks): True for CPU_VR5400 and CPU_VR5500.
	(mips_fix_vr4122_bugs): New.
	(append_insn): Work around 4122 errors if mips_fix_vr4122_bugs.
	(mips_emit_delays): Likewise.
	(macro2) [M_DROLI]: Use dror or dror32 if CPU_HAS_DROR.
	[M_ROLI]: Likewise ror if CPU_HAS_ROR.
	(validate_mips_insn, mips_ip): Handle '[', ']', 'e' and '%'.
	(OPTION_FIX_VR4122, OPTION_NO_FIX_VR4122): New options.
	(md_longopts): Add -mfix-vr4122-bugs and -no-mfix-vr4122-bugs.
	(OPTION_ELF_BASE): Bump.
	(md_parse_option): Handle the new options.
	(mips_cpu_info_table): Add entries for vr4120, vr4130, vr4181,
	vr5400 and vr5500.

[gas/testsuite/]
	* gas/mips/mips4100.[sd]: Move dmadd16 and madd16 checks to...
	* gas/mips/vr4111.[sd]: ...this new test.
	* gas/mips/vr4120.[sd],
	* gas/mips/vr4122.[sd],
	* gas/mips/vr5400.[sd],
	* gas/mips/vr5500.[sd]: New tests.
	* mips.exp: Run them.
@
text
@d38 8
a45 8
0+0078 <stuff\+0x78> add\.ob	\$f0,\$f1,\$f2
0+007c <stuff\+0x7c> add\.ob	\$f3,\$f4,\$f6\[2\]
0+0080 <stuff\+0x80> add\.ob	\$f6,\$f5,0xf
0+0084 <stuff\+0x84> add\.ob	\$f3,\$f7,0x1f
0+0088 <stuff\+0x88> and\.ob	\$f0,\$f1,\$f2
0+008c <stuff\+0x8c> and\.ob	\$f3,\$f4,\$f6\[2\]
0+0090 <stuff\+0x90> and\.ob	\$f6,\$f5,0xf
0+0094 <stuff\+0x94> and\.ob	\$f3,\$f7,0x1f
d47 1
a47 1
0+009c <stuff\+0x9c> c\.eq\.ob	\$f3,\$f6\[2\]
d49 1
a49 1
0+00a4 <stuff\+0xa4> c\.eq\.ob	\$f3,0x1f
d51 1
a51 1
0+00ac <stuff\+0xac> c\.le\.ob	\$f3,\$f6\[2\]
d53 1
a53 1
0+00b4 <stuff\+0xb4> c\.le\.ob	\$f3,0x1f
d55 1
a55 1
0+00bc <stuff\+0xbc> c\.lt\.ob	\$f3,\$f6\[2\]
d57 13
a69 13
0+00c4 <stuff\+0xc4> c\.lt\.ob	\$f3,0x1f
0+00c8 <stuff\+0xc8> max\.ob	\$f0,\$f1,\$f2
0+00cc <stuff\+0xcc> max\.ob	\$f3,\$f4,\$f6\[2\]
0+00d0 <stuff\+0xd0> max\.ob	\$f6,\$f5,0xf
0+00d4 <stuff\+0xd4> max\.ob	\$f3,\$f7,0x1f
0+00d8 <stuff\+0xd8> min\.ob	\$f0,\$f1,\$f2
0+00dc <stuff\+0xdc> min\.ob	\$f3,\$f4,\$f6\[2\]
0+00e0 <stuff\+0xe0> min\.ob	\$f6,\$f5,0xf
0+00e4 <stuff\+0xe4> min\.ob	\$f3,\$f7,0x1f
0+00e8 <stuff\+0xe8> mul\.ob	\$f0,\$f1,\$f2
0+00ec <stuff\+0xec> mul\.ob	\$f3,\$f4,\$f6\[2\]
0+00f0 <stuff\+0xf0> mul\.ob	\$f6,\$f5,0xf
0+00f4 <stuff\+0xf4> mul\.ob	\$f3,\$f7,0x1f
d71 1
a71 1
0+00fc <stuff\+0xfc> mula\.ob	\$f3,\$f6\[2\]
d73 1
a73 1
0+0104 <stuff\+0x104> mula\.ob	\$f3,0x1f
d75 1
a75 1
0+010c <stuff\+0x10c> mull\.ob	\$f3,\$f6\[2\]
d77 1
a77 1
0+0114 <stuff\+0x114> mull\.ob	\$f3,0x1f
d79 1
a79 1
0+011c <stuff\+0x11c> muls\.ob	\$f3,\$f6\[2\]
d81 1
a81 1
0+0124 <stuff\+0x124> muls\.ob	\$f3,0x1f
d83 1
a83 1
0+012c <stuff\+0x12c> mulsl\.ob	\$f3,\$f6\[2\]
d85 34
a118 34
0+0134 <stuff\+0x134> mulsl\.ob	\$f3,0x1f
0+0138 <stuff\+0x138> nor\.ob	\$f0,\$f1,\$f2
0+013c <stuff\+0x13c> nor\.ob	\$f3,\$f4,\$f6\[2\]
0+0140 <stuff\+0x140> nor\.ob	\$f6,\$f5,0xf
0+0144 <stuff\+0x144> nor\.ob	\$f3,\$f7,0x1f
0+0148 <stuff\+0x148> or\.ob	\$f0,\$f1,\$f2
0+014c <stuff\+0x14c> or\.ob	\$f3,\$f4,\$f6\[2\]
0+0150 <stuff\+0x150> or\.ob	\$f6,\$f5,0xf
0+0154 <stuff\+0x154> or\.ob	\$f3,\$f7,0x1f
0+0158 <stuff\+0x158> pickf\.ob	\$f0,\$f1,\$f2
0+015c <stuff\+0x15c> pickf\.ob	\$f3,\$f4,\$f6\[2\]
0+0160 <stuff\+0x160> pickf\.ob	\$f6,\$f5,0xf
0+0164 <stuff\+0x164> pickf\.ob	\$f3,\$f7,0x1f
0+0168 <stuff\+0x168> pickt\.ob	\$f0,\$f1,\$f2
0+016c <stuff\+0x16c> pickt\.ob	\$f3,\$f4,\$f6\[2\]
0+0170 <stuff\+0x170> pickt\.ob	\$f6,\$f5,0xf
0+0174 <stuff\+0x174> pickt\.ob	\$f3,\$f7,0x1f
0+0178 <stuff\+0x178> sub\.ob	\$f0,\$f1,\$f2
0+017c <stuff\+0x17c> sub\.ob	\$f3,\$f4,\$f6\[2\]
0+0180 <stuff\+0x180> sub\.ob	\$f6,\$f5,0xf
0+0184 <stuff\+0x184> sub\.ob	\$f3,\$f7,0x1f
0+0188 <stuff\+0x188> xor\.ob	\$f0,\$f1,\$f2
0+018c <stuff\+0x18c> xor\.ob	\$f3,\$f4,\$f6\[2\]
0+0190 <stuff\+0x190> xor\.ob	\$f6,\$f5,0xf
0+0194 <stuff\+0x194> xor\.ob	\$f3,\$f7,0x1f
0+0198 <stuff\+0x198> alni\.ob	\$f1,\$f2,\$f3,5
0+019c <stuff\+0x19c> shfl\.mixh\.ob	\$f1,\$f2,\$f3
0+01a0 <stuff\+0x1a0> shfl\.mixl\.ob	\$f1,\$f2,\$f3
0+01a4 <stuff\+0x1a4> bc2tl	0+4324 <stuff\+0x4324>
0+01a8 <stuff\+0x1a8> shfl\.pacl\.ob	\$f1,\$f2,\$f3
0+01ac <stuff\+0x1ac> sll\.ob	\$f2,\$f4,\$f5\[3\]
0+01b0 <stuff\+0x1b0> sll\.ob	\$f3,\$f6,0xe
0+01b4 <stuff\+0x1b4> srl\.ob	\$f2,\$f4,\$f5\[3\]
0+01b8 <stuff\+0x1b8> srl\.ob	\$f3,\$f6,0xe
d124 1
a124 1
0+01d0 <stuff\+0x1d0> wacl\.ob	\$f2,\$f3
@


1.1.2.1
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@d38 8
a45 8
0+0078 <stuff\+0x78> add\.ob	\$f0,\$f2,\$f4
0+007c <stuff\+0x7c> add\.ob	\$f2,\$f4,\$f6\[2\]
0+0080 <stuff\+0x80> add\.ob	\$f6,\$f4,0xf
0+0084 <stuff\+0x84> add\.ob	\$f4,\$f6,0x1f
0+0088 <stuff\+0x88> and\.ob	\$f0,\$f2,\$f4
0+008c <stuff\+0x8c> and\.ob	\$f2,\$f4,\$f6\[2\]
0+0090 <stuff\+0x90> and\.ob	\$f6,\$f4,0xf
0+0094 <stuff\+0x94> and\.ob	\$f4,\$f6,0x1f
d47 1
a47 1
0+009c <stuff\+0x9c> c\.eq\.ob	\$f4,\$f6\[2\]
d49 1
a49 1
0+00a4 <stuff\+0xa4> c\.eq\.ob	\$f4,0x1f
d51 1
a51 1
0+00ac <stuff\+0xac> c\.le\.ob	\$f4,\$f6\[2\]
d53 1
a53 1
0+00b4 <stuff\+0xb4> c\.le\.ob	\$f4,0x1f
d55 1
a55 1
0+00bc <stuff\+0xbc> c\.lt\.ob	\$f4,\$f6\[2\]
d57 13
a69 13
0+00c4 <stuff\+0xc4> c\.lt\.ob	\$f4,0x1f
0+00c8 <stuff\+0xc8> max\.ob	\$f0,\$f2,\$f4
0+00cc <stuff\+0xcc> max\.ob	\$f2,\$f4,\$f6\[2\]
0+00d0 <stuff\+0xd0> max\.ob	\$f6,\$f4,0xf
0+00d4 <stuff\+0xd4> max\.ob	\$f4,\$f6,0x1f
0+00d8 <stuff\+0xd8> min\.ob	\$f0,\$f2,\$f4
0+00dc <stuff\+0xdc> min\.ob	\$f2,\$f4,\$f6\[2\]
0+00e0 <stuff\+0xe0> min\.ob	\$f6,\$f4,0xf
0+00e4 <stuff\+0xe4> min\.ob	\$f4,\$f6,0x1f
0+00e8 <stuff\+0xe8> mul\.ob	\$f0,\$f2,\$f4
0+00ec <stuff\+0xec> mul\.ob	\$f2,\$f4,\$f6\[2\]
0+00f0 <stuff\+0xf0> mul\.ob	\$f6,\$f4,0xf
0+00f4 <stuff\+0xf4> mul\.ob	\$f4,\$f6,0x1f
d71 1
a71 1
0+00fc <stuff\+0xfc> mula\.ob	\$f4,\$f6\[2\]
d73 1
a73 1
0+0104 <stuff\+0x104> mula\.ob	\$f4,0x1f
d75 1
a75 1
0+010c <stuff\+0x10c> mull\.ob	\$f4,\$f6\[2\]
d77 1
a77 1
0+0114 <stuff\+0x114> mull\.ob	\$f4,0x1f
d79 1
a79 1
0+011c <stuff\+0x11c> muls\.ob	\$f4,\$f6\[2\]
d81 1
a81 1
0+0124 <stuff\+0x124> muls\.ob	\$f4,0x1f
d83 1
a83 1
0+012c <stuff\+0x12c> mulsl\.ob	\$f4,\$f6\[2\]
d85 34
a118 34
0+0134 <stuff\+0x134> mulsl\.ob	\$f4,0x1f
0+0138 <stuff\+0x138> nor\.ob	\$f0,\$f2,\$f4
0+013c <stuff\+0x13c> nor\.ob	\$f2,\$f4,\$f6\[2\]
0+0140 <stuff\+0x140> nor\.ob	\$f6,\$f4,0xf
0+0144 <stuff\+0x144> nor\.ob	\$f4,\$f6,0x1f
0+0148 <stuff\+0x148> or\.ob	\$f0,\$f2,\$f4
0+014c <stuff\+0x14c> or\.ob	\$f2,\$f4,\$f6\[2\]
0+0150 <stuff\+0x150> or\.ob	\$f6,\$f4,0xf
0+0154 <stuff\+0x154> or\.ob	\$f4,\$f6,0x1f
0+0158 <stuff\+0x158> pickf\.ob	\$f0,\$f2,\$f4
0+015c <stuff\+0x15c> pickf\.ob	\$f2,\$f4,\$f6\[2\]
0+0160 <stuff\+0x160> pickf\.ob	\$f6,\$f4,0xf
0+0164 <stuff\+0x164> pickf\.ob	\$f4,\$f6,0x1f
0+0168 <stuff\+0x168> pickt\.ob	\$f0,\$f2,\$f4
0+016c <stuff\+0x16c> pickt\.ob	\$f2,\$f4,\$f6\[2\]
0+0170 <stuff\+0x170> pickt\.ob	\$f6,\$f4,0xf
0+0174 <stuff\+0x174> pickt\.ob	\$f4,\$f6,0x1f
0+0178 <stuff\+0x178> sub\.ob	\$f0,\$f2,\$f4
0+017c <stuff\+0x17c> sub\.ob	\$f2,\$f4,\$f6\[2\]
0+0180 <stuff\+0x180> sub\.ob	\$f6,\$f4,0xf
0+0184 <stuff\+0x184> sub\.ob	\$f4,\$f6,0x1f
0+0188 <stuff\+0x188> xor\.ob	\$f0,\$f2,\$f4
0+018c <stuff\+0x18c> xor\.ob	\$f2,\$f4,\$f6\[2\]
0+0190 <stuff\+0x190> xor\.ob	\$f6,\$f4,0xf
0+0194 <stuff\+0x194> xor\.ob	\$f4,\$f6,0x1f
0+0198 <stuff\+0x198> alni\.ob	\$f0,\$f2,\$f4,5
0+019c <stuff\+0x19c> shfl\.mixh\.ob	\$f0,\$f2,\$f4
0+01a0 <stuff\+0x1a0> shfl\.mixl\.ob	\$f0,\$f2,\$f4
0+01a4 <stuff\+0x1a4> shfl\.pach\.ob	\$f0,\$f2,\$f4
0+01a8 <stuff\+0x1a8> shfl\.pacl\.ob	\$f0,\$f2,\$f4
0+01ac <stuff\+0x1ac> sll\.ob	\$f2,\$f4,\$f6\[3\]
0+01b0 <stuff\+0x1b0> sll\.ob	\$f4,\$f6,0xe
0+01b4 <stuff\+0x1b4> srl\.ob	\$f2,\$f4,\$f6\[3\]
0+01b8 <stuff\+0x1b8> srl\.ob	\$f4,\$f6,0xe
d124 1
a124 1
0+01d0 <stuff\+0x1d0> wacl\.ob	\$f2,\$f4
@


