WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2529051 heartbeat IPC: 3.954 cumulative IPC: 3.954 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5029051 heartbeat IPC: 4 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6279052 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6279052 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 9777329 heartbeat IPC: 2.106 cumulative IPC: 1.429 (Simulation time: 00 hr 01 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_409.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 16842531 heartbeat IPC: 1.415 cumulative IPC: 1.42 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 26767322 heartbeat IPC: 1.008 cumulative IPC: 1.22 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 34286787 heartbeat IPC: 1.33 cumulative IPC: 1.25 (Simulation time: 00 hr 02 min 54 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 41329971 heartbeat IPC: 1.42 cumulative IPC: 1.284 (Simulation time: 00 hr 03 min 28 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_409.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000001 cycles: 48391317 heartbeat IPC: 1.416 cumulative IPC: 1.306 (Simulation time: 00 hr 04 min 01 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 58175547 heartbeat IPC: 1.022 cumulative IPC: 1.252 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 65947492 heartbeat IPC: 1.287 cumulative IPC: 1.257 (Simulation time: 00 hr 05 min 21 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 72910270 heartbeat IPC: 1.436 cumulative IPC: 1.276 (Simulation time: 00 hr 05 min 54 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_409.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000002 cycles: 83244839 heartbeat IPC: 0.9676 cumulative IPC: 1.234 (Simulation time: 00 hr 06 min 39 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 79994431 cumulative IPC: 1.25 (Simulation time: 00 hr 06 min 54 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 79994431 cumulative IPC: 1.25 (Simulation time: 00 hr 06 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_409.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.25 instructions: 100000002 cycles: 79994431
CPU 0 Branch Prediction Accuracy: 83.57% MPKI: 25.45 Average ROB Occupancy at Mispredict: 17.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0173
BRANCH_INDIRECT: 0.641
BRANCH_CONDITIONAL: 24.7
BRANCH_DIRECT_CALL: 0.0475
BRANCH_INDIRECT_CALL: 0.0168
BRANCH_RETURN: 0.0265

LLC TOTAL        ACCESS:     799857 HIT:     387061 MISS:     412796
LLC LOAD         ACCESS:     447788 HIT:     184107 MISS:     263681
LLC RFO          ACCESS:     171241 HIT:      25045 MISS:     146196
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     178264 HIT:     177590 MISS:        674
LLC TRANSLATION  ACCESS:       2564 HIT:        319 MISS:       2245
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 408.4 cycles
cpu0_DTLB TOTAL        ACCESS:   19132061 HIT:   19058087 MISS:      73974
cpu0_DTLB LOAD         ACCESS:   19132061 HIT:   19058087 MISS:      73974
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.49 cycles
cpu0_ITLB TOTAL        ACCESS:     137764 HIT:     127999 MISS:       9765
cpu0_ITLB LOAD         ACCESS:     137764 HIT:     127999 MISS:       9765
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.45 cycles
cpu0_L1D TOTAL        ACCESS:   21849678 HIT:   19712594 MISS:    2137084
cpu0_L1D LOAD         ACCESS:   13819837 HIT:   12505477 MISS:    1314360
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    8020934 HIT:    7201853 MISS:     819081
cpu0_L1D TRANSLATION  ACCESS:       8907 HIT:       5264 MISS:       3643
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 82.89 cycles
cpu0_L1I TOTAL        ACCESS:     152956 HIT:     106776 MISS:      46180
cpu0_L1I LOAD         ACCESS:     152956 HIT:     106776 MISS:      46180
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 95.41 cycles
cpu0_L2C TOTAL        ACCESS:    1135506 HIT:     511793 MISS:     623713
cpu0_L2C LOAD         ACCESS:     744182 HIT:     296394 MISS:     447788
cpu0_L2C RFO          ACCESS:     183742 HIT:      12501 MISS:     171241
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     203945 HIT:     201825 MISS:       2120
cpu0_L2C TRANSLATION  ACCESS:       3637 HIT:       1073 MISS:       2564
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 290.9 cycles
cpu0_STLB TOTAL        ACCESS:      26078 HIT:      17535 MISS:       8543
cpu0_STLB LOAD         ACCESS:      26078 HIT:      17535 MISS:       8543
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 137 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     252434
  ROW_BUFFER_MISS:     159679
 AVG DBUS CONGESTED CYCLE: 3.988
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      28574
  FULL:     132638
