{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683765033974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683765033983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 19:30:33 2023 " "Processing started: Wed May 10 19:30:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683765033983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765033983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765033984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683765035999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683765036000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font/font_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/font/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font/font_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file font/font_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_palette " "Found entity 1: font_palette" {  } { { "font/font_palette.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/font/font_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font/font_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file font/font_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_example " "Found entity 1: font_example" {  } { { "font/font_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/font/font_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watermelon/watermelon_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file watermelon/watermelon_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 watermelon_rom " "Found entity 1: watermelon_rom" {  } { { "watermelon/watermelon_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watermelon/watermelon_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file watermelon/watermelon_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 watermelon_palette " "Found entity 1: watermelon_palette" {  } { { "watermelon/watermelon_palette.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watermelon/watermelon_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file watermelon/watermelon_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 watermelon_example " "Found entity 1: watermelon_example" {  } { { "watermelon/watermelon_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart/heart_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file heart/heart_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_rom " "Found entity 1: heart_rom" {  } { { "heart/heart_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart/heart_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file heart/heart_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_palette " "Found entity 1: heart_palette" {  } { { "heart/heart_palette.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart/heart_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file heart/heart_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_example " "Found entity 1: heart_example" {  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruitninja/fruitninja_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file fruitninja/fruitninja_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fruitninja_rom " "Found entity 1: fruitninja_rom" {  } { { "fruitninja/fruitninja_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruitninja/fruitninja_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruitninja/fruitninja_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file fruitninja/fruitninja_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fruitninja_palette " "Found entity 1: fruitninja_palette" {  } { { "fruitninja/fruitninja_palette.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruitninja/fruitninja_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruitninja/fruitninja_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file fruitninja/fruitninja_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fruitninja_example " "Found entity 1: fruitninja_example" {  } { { "fruitninja/fruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruitninja/fruitninja_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/lab62soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/lab62soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc " "Found entity 1: lab62soc" {  } { { "lab62soc/synthesis/lab62soc.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_irq_mapper " "Found entity 1: lab62soc_irq_mapper" {  } { { "lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0 " "Found entity 1: lab62soc_mm_interconnect_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_mux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045489 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_demux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_mux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_demux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045546 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045546 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045546 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045546 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683765045555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683765045572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683765045597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683765045597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045602 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_007 " "Found entity 2: lab62soc_mm_interconnect_0_router_007" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683765045608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683765045608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045613 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_002 " "Found entity 2: lab62soc_mm_interconnect_0_router_002" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683765045618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683765045619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045624 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router " "Found entity 2: lab62soc_mm_interconnect_0_router" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_rst " "Found entity 1: lab62soc_usb_rst" {  } { { "lab62soc/synthesis/submodules/lab62soc_usb_rst.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_timer_0 " "Found entity 1: lab62soc_timer_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sysid_qsys_0 " "Found entity 1: lab62soc_sysid_qsys_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_spi0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_spi0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_spi0 " "Found entity 1: lab62soc_spi0" {  } { { "lab62soc/synthesis/submodules/lab62soc_spi0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62soc_sdram_pll_dffpipe_l2c" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045725 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62soc_sdram_pll_stdsync_sv6" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045725 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62soc_sdram_pll_altpll_vg92" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045725 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_sdram_pll " "Found entity 4: lab62soc_sdram_pll" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_input_efifo_module " "Found entity 1: lab62soc_sdram_input_efifo_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045739 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram " "Found entity 2: lab62soc_sdram" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_onchip_memory2_0 " "Found entity 1: lab62soc_onchip_memory2_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0 " "Found entity 1: lab62soc_nios2_gen2_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62soc_nios2_gen2_0_cpu " "Found entity 21: lab62soc_nios2_gen2_0_cpu" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_leds_pio " "Found entity 1: lab62soc_leds_pio" {  } { { "lab62soc/synthesis/submodules/lab62soc_leds_pio.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_keycode " "Found entity 1: lab62soc_keycode" {  } { { "lab62soc/synthesis/submodules/lab62soc_keycode.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_key " "Found entity 1: lab62soc_key" {  } { { "lab62soc/synthesis/submodules/lab62soc_key.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045934 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62soc_jtag_uart_0_scfifo_w" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045934 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045934 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62soc_jtag_uart_0_scfifo_r" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045934 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_jtag_uart_0 " "Found entity 5: lab62soc_jtag_uart_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_hex_digits_pio " "Found entity 1: lab62soc_hex_digits_pio" {  } { { "lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_button.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_button " "Found entity 1: lab62soc_button" {  } { { "lab62soc/synthesis/submodules/lab62soc_button.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765045996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765045996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruits.sv 1 1 " "Found 1 design units, including 1 entities, in source file fruits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fruit " "Found entity 1: fruit" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.sv 5 5 " "Found 5 design units, including 5 entities, in source file reg1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "reg1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/reg1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046051 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_1 " "Found entity 2: reg_1" {  } { { "reg1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/reg1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046051 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_life " "Found entity 3: reg_life" {  } { { "reg1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/reg1.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046051 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg_10 " "Found entity 4: reg_10" {  } { { "reg1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/reg1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046051 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg_start " "Found entity 5: reg_start" {  } { { "reg1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/reg1.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_fruit.sv 1 1 " "Found 1 design units, including 1 entities, in source file start_fruit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_fruit " "Found entity 1: start_fruit" {  } { { "start_fruit.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/start_fruit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ogfruitninja/ogfruitninja_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ogfruitninja/ogfruitninja_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ogfruitninja_rom " "Found entity 1: ogfruitninja_rom" {  } { { "ogfruitninja/ogfruitninja_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ogfruitninja/ogfruitninja_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file ogfruitninja/ogfruitninja_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ogfruitninja_palette " "Found entity 1: ogfruitninja_palette" {  } { { "ogfruitninja/ogfruitninja_palette.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ogfruitninja/ogfruitninja_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file ogfruitninja/ogfruitninja_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ogfruitninja_example " "Found entity 1: ogfruitninja_example" {  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file over/over_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 over_rom " "Found entity 1: over_rom" {  } { { "over/over_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file over/over_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 over_palette " "Found entity 1: over_palette" {  } { { "over/over_palette.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file over/over_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 over_example " "Found entity 1: over_example" {  } { { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765046163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_clk lab62.sv(174) " "Verilog HDL Implicit Net warning at lab62.sv(174): created implicit net for \"VGA_clk\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765046163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk lab62.sv(228) " "Verilog HDL Implicit Net warning at lab62.sv(228): created implicit net for \"Clk\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765046164 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab62.sv(201) " "Verilog HDL Instantiation warning at lab62.sv(201): instance has no name" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 201 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683765046172 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab62.sv(202) " "Verilog HDL Instantiation warning at lab62.sv(202): instance has no name" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 202 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683765046172 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683765046185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683765046185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683765046185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683765046186 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_spi0.v(402) " "Verilog HDL or VHDL warning at lab62soc_spi0.v(402): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_spi0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683765046187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683765046700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lab62.sv(123) " "Verilog HDL assignment warning at lab62.sv(123): truncated value with size 8 to match size of target (4)" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765046706 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lab62.sv(124) " "Verilog HDL assignment warning at lab62.sv(124): truncated value with size 8 to match size of target (4)" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765046706 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lab62.sv(125) " "Verilog HDL assignment warning at lab62.sv(125): truncated value with size 8 to match size of target (4)" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765046706 "|lab62"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(23) " "Verilog HDL warning at hexdriver.sv(23): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/hexdriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683765046778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765046787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683765046787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765046794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc lab62soc:u0 " "Elaborating entity \"lab62soc\" for hierarchy \"lab62soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765046838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_button lab62soc:u0\|lab62soc_button:button " "Elaborating entity \"lab62soc_button\" for hierarchy \"lab62soc:u0\|lab62soc_button:button\"" {  } { { "lab62soc/synthesis/lab62soc.v" "button" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765046884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_hex_digits_pio lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62soc_hex_digits_pio\" for hierarchy \"lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62soc/synthesis/lab62soc.v" "hex_digits_pio" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765046908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62soc_jtag_uart_0\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "jtag_uart_0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765046932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_w lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_w" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765047339 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765047339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765047427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765047427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765047486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765047486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765047544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765047544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765047633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765047633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765047734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765047734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765047828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765047828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_r lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_r" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765047909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "lab62soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765048387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765048417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765048417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765048417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765048417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765048417 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765048417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_key lab62soc:u0\|lab62soc_key:key " "Elaborating entity \"lab62soc_key\" for hierarchy \"lab62soc:u0\|lab62soc_key:key\"" {  } { { "lab62soc/synthesis/lab62soc.v" "key" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_keycode lab62soc:u0\|lab62soc_keycode:keycode " "Elaborating entity \"lab62soc_keycode\" for hierarchy \"lab62soc:u0\|lab62soc_keycode:keycode\"" {  } { { "lab62soc/synthesis/lab62soc.v" "keycode" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_leds_pio lab62soc:u0\|lab62soc_leds_pio:leds_pio " "Elaborating entity \"lab62soc_leds_pio\" for hierarchy \"lab62soc:u0\|lab62soc_leds_pio:leds_pio\"" {  } { { "lab62soc/synthesis/lab62soc.v" "leds_pio" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62soc_nios2_gen2_0\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "nios2_gen2_0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_test_bench lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_a_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765049851 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765049851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765049954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765049954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765049964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_b_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_debug lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050260 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765050260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_break lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_pib lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_im lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_ocimem lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765050815 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765050815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765050912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765050912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765050992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_tck lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051385 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765051385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_onchip_memory2_0 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62soc_onchip_memory2_0\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "onchip_memory2_0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765051603 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765051603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34g1 " "Found entity 1: altsyncram_34g1" {  } { { "db/altsyncram_34g1.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/altsyncram_34g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765051703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765051703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34g1 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated " "Elaborating entity \"altsyncram_34g1\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765051712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram lab62soc:u0\|lab62soc_sdram:sdram " "Elaborating entity \"lab62soc_sdram\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sdram" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_input_efifo_module lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module " "Elaborating entity \"lab62soc_sdram_input_efifo_module\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "the_lab62soc_sdram_input_efifo_module" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll lab62soc:u0\|lab62soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62soc_sdram_pll\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sdram_pll" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_stdsync_sv6 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "stdsync2" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_dffpipe_l2c lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_altpll_vg92 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "sd1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_spi0 lab62soc:u0\|lab62soc_spi0:spi0 " "Elaborating entity \"lab62soc_spi0\" for hierarchy \"lab62soc:u0\|lab62soc_spi0:spi0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "spi0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sysid_qsys_0 lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62soc_sysid_qsys_0\" for hierarchy \"lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sysid_qsys_0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_timer_0 lab62soc:u0\|lab62soc_timer_0:timer_0 " "Elaborating entity \"lab62soc_timer_0\" for hierarchy \"lab62soc:u0\|lab62soc_timer_0:timer_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "timer_0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_rst lab62soc:u0\|lab62soc_usb_rst:usb_rst " "Elaborating entity \"lab62soc_usb_rst\" for hierarchy \"lab62soc:u0\|lab62soc_usb_rst:usb_rst\"" {  } { { "lab62soc/synthesis/lab62soc.v" "usb_rst" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62soc_mm_interconnect_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "mm_interconnect_0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765052706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "button_s1_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi0_spi_control_port_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "spi0_spi_control_port_translator" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765053890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62soc_mm_interconnect_0_router\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765054965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683765055832 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683765055832 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683765055832 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765055948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_irq_mapper lab62soc:u0\|lab62soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62soc_irq_mapper\" for hierarchy \"lab62soc:u0\|lab62soc_irq_mapper:irq_mapper\"" {  } { { "lab62soc/synthesis/lab62soc.v" "irq_mapper" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller_001" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller_002" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/lab62soc.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "lab62.sv" "vga" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056566 "|lab62|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056566 "|lab62|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:b0 " "Elaborating entity \"ball\" for hierarchy \"ball:b0\"" {  } { { "lab62.sv" "b0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(65) " "Verilog HDL assignment warning at ball.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ball.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056589 "|lab62|ball:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(69) " "Verilog HDL assignment warning at ball.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ball.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056589 "|lab62|ball:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(70) " "Verilog HDL assignment warning at ball.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ball.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056589 "|lab62|ball:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(80) " "Verilog HDL assignment warning at ball.sv(80): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ball.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056589 "|lab62|ball:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(86) " "Verilog HDL assignment warning at ball.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ball.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056589 "|lab62|ball:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(104) " "Verilog HDL assignment warning at ball.sv(104): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ball.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056589 "|lab62|ball:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colormap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colormap\"" {  } { { "lab62.sv" "colormap" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_on Color_Mapper.sv(38) " "Verilog HDL or VHDL warning at Color_Mapper.sv(38): object \"start_on\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683765056613 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(85) " "Verilog HDL assignment warning at Color_Mapper.sv(85): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056614 "|lab62|color_mapper:colormap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruitninja_example fruitninja_example:fne " "Elaborating entity \"fruitninja_example\" for hierarchy \"fruitninja_example:fne\"" {  } { { "lab62.sv" "fne" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 fruitninja_example.sv(12) " "Verilog HDL assignment warning at fruitninja_example.sv(12): truncated value with size 32 to match size of target (19)" {  } { { "fruitninja/fruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruitninja/fruitninja_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765056677 "|lab62|fruitninja_example:fne"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruitninja_rom fruitninja_example:fne\|fruitninja_rom:fruitninja_rom " "Elaborating entity \"fruitninja_rom\" for hierarchy \"fruitninja_example:fne\|fruitninja_rom:fruitninja_rom\"" {  } { { "fruitninja/fruitninja_example.sv" "fruitninja_rom" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruitninja/fruitninja_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765056696 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory fruitninja_rom.sv(7) " "Verilog HDL warning at fruitninja_rom.sv(7): object memory used but never assigned" {  } { { "fruitninja/fruitninja_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruitninja/fruitninja_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683765056945 "|lab62|fruitninja_example:fne|fruitninja_rom:fruitninja_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruitninja_palette fruitninja_example:fne\|fruitninja_palette:fruitninja_palette " "Elaborating entity \"fruitninja_palette\" for hierarchy \"fruitninja_example:fne\|fruitninja_palette:fruitninja_palette\"" {  } { { "fruitninja/fruitninja_example.sv" "fruitninja_palette" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruitninja/fruitninja_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ogfruitninja_example ogfruitninja_example:starttext " "Elaborating entity \"ogfruitninja_example\" for hierarchy \"ogfruitninja_example:starttext\"" {  } { { "lab62.sv" "starttext" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ogfruitninja_example.sv(12) " "Verilog HDL assignment warning at ogfruitninja_example.sv(12): truncated value with size 32 to match size of target (14)" {  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765057520 "|lab62|ogfruitninja_example:starttext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ogfruitninja_rom ogfruitninja_example:starttext\|ogfruitninja_rom:ogfruitninja_rom " "Elaborating entity \"ogfruitninja_rom\" for hierarchy \"ogfruitninja_example:starttext\|ogfruitninja_rom:ogfruitninja_rom\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "ogfruitninja_rom" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057543 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory ogfruitninja_rom.sv(7) " "Verilog HDL warning at ogfruitninja_rom.sv(7): object memory used but never assigned" {  } { { "ogfruitninja/ogfruitninja_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683765057550 "|lab62|ogfruitninja_example:starttext|ogfruitninja_rom:ogfruitninja_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ogfruitninja_palette ogfruitninja_example:starttext\|ogfruitninja_palette:ogfruitninja_palette " "Elaborating entity \"ogfruitninja_palette\" for hierarchy \"ogfruitninja_example:starttext\|ogfruitninja_palette:ogfruitninja_palette\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "ogfruitninja_palette" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_example heart_example:heart1 " "Elaborating entity \"heart_example\" for hierarchy \"heart_example:heart1\"" {  } { { "lab62.sv" "heart1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 heart_example.sv(12) " "Verilog HDL assignment warning at heart_example.sv(12): truncated value with size 32 to match size of target (12)" {  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765057613 "|lab62|heart_example:heart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_rom heart_example:heart1\|heart_rom:heart_rom " "Elaborating entity \"heart_rom\" for hierarchy \"heart_example:heart1\|heart_rom:heart_rom\"" {  } { { "heart/heart_example.sv" "heart_rom" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057628 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory heart_rom.sv(7) " "Verilog HDL warning at heart_rom.sv(7): object memory used but never assigned" {  } { { "heart/heart_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683765057629 "|lab62|heart_example:heart1|heart_rom:heart_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_palette heart_example:heart1\|heart_palette:heart_palette " "Elaborating entity \"heart_palette\" for hierarchy \"heart_example:heart1\|heart_palette:heart_palette\"" {  } { { "heart/heart_example.sv" "heart_palette" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_example over_example:over0 " "Elaborating entity \"over_example\" for hierarchy \"over_example:over0\"" {  } { { "lab62.sv" "over0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 over_example.sv(12) " "Verilog HDL assignment warning at over_example.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765057677 "|lab62|over_example:over0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_rom over_example:over0\|over_rom:over_rom " "Elaborating entity \"over_rom\" for hierarchy \"over_example:over0\|over_rom:over_rom\"" {  } { { "over/over_example.sv" "over_rom" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057702 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory over_rom.sv(7) " "Verilog HDL warning at over_rom.sv(7): object memory used but never assigned" {  } { { "over/over_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683765057752 "|lab62|over_example:over0|over_rom:over_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_palette over_example:over0\|over_palette:over_palette " "Elaborating entity \"over_palette\" for hierarchy \"over_example:over0\|over_palette:over_palette\"" {  } { { "over/over_example.sv" "over_palette" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watermelon_example watermelon_example:comb_188 " "Elaborating entity \"watermelon_example\" for hierarchy \"watermelon_example:comb_188\"" {  } { { "lab62.sv" "comb_188" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 watermelon_example.sv(12) " "Verilog HDL assignment warning at watermelon_example.sv(12): truncated value with size 32 to match size of target (12)" {  } { { "watermelon/watermelon_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765057930 "|lab62|watermelon_example:comb_188"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watermelon_rom watermelon_example:comb_188\|watermelon_rom:watermelon_rom " "Elaborating entity \"watermelon_rom\" for hierarchy \"watermelon_example:comb_188\|watermelon_rom:watermelon_rom\"" {  } { { "watermelon/watermelon_example.sv" "watermelon_rom" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057946 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory watermelon_rom.sv(7) " "Verilog HDL warning at watermelon_rom.sv(7): object memory used but never assigned" {  } { { "watermelon/watermelon_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683765057947 "|lab62|watermelon_example:comb_188|watermelon_rom:watermelon_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watermelon_palette watermelon_example:comb_188\|watermelon_palette:watermelon_palette " "Elaborating entity \"watermelon_palette\" for hierarchy \"watermelon_example:comb_188\|watermelon_palette:watermelon_palette\"" {  } { { "watermelon/watermelon_example.sv" "watermelon_palette" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_example font_example:comb_191 " "Elaborating entity \"font_example\" for hierarchy \"font_example:comb_191\"" {  } { { "lab62.sv" "comb_191" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 font_example.sv(12) " "Verilog HDL assignment warning at font_example.sv(12): truncated value with size 32 to match size of target (15)" {  } { { "font/font_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/font/font_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765057984 "|lab62|font_example:comb_191"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_example:comb_191\|font_rom:font_rom " "Elaborating entity \"font_rom\" for hierarchy \"font_example:comb_191\|font_rom:font_rom\"" {  } { { "font/font_example.sv" "font_rom" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/font/font_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765057998 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory font_rom.sv(7) " "Verilog HDL warning at font_rom.sv(7): object memory used but never assigned" {  } { { "font/font_rom.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/font/font_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683765058014 "|lab62|font_example:comb_191|font_rom:font_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_palette font_example:comb_191\|font_palette:font_palette " "Elaborating entity \"font_palette\" for hierarchy \"font_example:comb_191\|font_palette:font_palette\"" {  } { { "font/font_example.sv" "font_palette" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/font/font_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765058156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 reg_1:start_sliced " "Elaborating entity \"reg_1\" for hierarchy \"reg_1:start_sliced\"" {  } { { "lab62.sv" "start_sliced" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765058175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_start reg_start:startstate " "Elaborating entity \"reg_start\" for hierarchy \"reg_start:startstate\"" {  } { { "lab62.sv" "startstate" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765058218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 reg_3:l1 " "Elaborating entity \"reg_3\" for hierarchy \"reg_3:l1\"" {  } { { "lab62.sv" "l1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765058253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10 reg_10:score " "Elaborating entity \"reg_10\" for hierarchy \"reg_10:score\"" {  } { { "lab62.sv" "score" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765058274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_fruit start_fruit:sf " "Elaborating entity \"start_fruit\" for hierarchy \"start_fruit:sf\"" {  } { { "lab62.sv" "sf" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765058294 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ball_X_Motion start_fruit.sv(4) " "Verilog HDL or VHDL warning at start_fruit.sv(4): object \"Ball_X_Motion\" assigned a value but never read" {  } { { "start_fruit.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/start_fruit.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683765058294 "|lab62|start_fruit:sf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ball_Y_Motion start_fruit.sv(4) " "Verilog HDL or VHDL warning at start_fruit.sv(4): object \"Ball_Y_Motion\" assigned a value but never read" {  } { { "start_fruit.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/start_fruit.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683765058294 "|lab62|start_fruit:sf"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "start_fruit.sv(19) " "Verilog HDL warning at start_fruit.sv(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "start_fruit.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/start_fruit.sv" 19 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1683765058295 "|lab62|start_fruit:sf"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "start_fruit.sv(20) " "Verilog HDL warning at start_fruit.sv(20): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "start_fruit.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/start_fruit.sv" 20 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1683765058295 "|lab62|start_fruit:sf"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "start_fruit.sv(21) " "Verilog HDL warning at start_fruit.sv(21): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "start_fruit.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/start_fruit.sv" 21 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1683765058295 "|lab62|start_fruit:sf"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "start_fruit.sv(22) " "Verilog HDL warning at start_fruit.sv(22): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "start_fruit.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/start_fruit.sv" 22 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1683765058295 "|lab62|start_fruit:sf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruit fruit:f0 " "Elaborating entity \"fruit\" for hierarchy \"fruit:f0\"" {  } { { "lab62.sv" "f0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765058311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 fruits.sv(27) " "Verilog HDL assignment warning at fruits.sv(27): truncated value with size 11 to match size of target (10)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765058312 "|lab62|fruit:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 fruits.sv(29) " "Verilog HDL assignment warning at fruits.sv(29): truncated value with size 11 to match size of target (10)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765058312 "|lab62|fruit:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 fruits.sv(31) " "Verilog HDL assignment warning at fruits.sv(31): truncated value with size 11 to match size of target (10)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765058312 "|lab62|fruit:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 fruits.sv(41) " "Verilog HDL assignment warning at fruits.sv(41): truncated value with size 11 to match size of target (10)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765058312 "|lab62|fruit:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 fruits.sv(47) " "Verilog HDL assignment warning at fruits.sv(47): truncated value with size 11 to match size of target (10)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683765058312 "|lab62|fruit:f0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ball_X_Motion fruits.sv(23) " "Verilog HDL Always Construct warning at fruits.sv(23): inferring latch(es) for variable \"Ball_X_Motion\", which holds its previous value in one or more paths through the always construct" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683765058313 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[0\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[0\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058314 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[1\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[1\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058314 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[2\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[2\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058314 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[3\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[3\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058314 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[4\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[4\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058314 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[5\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[5\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058314 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[6\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[6\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058314 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[7\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[7\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058314 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[8\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[8\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058315 "|lab62|fruit:f0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_X_Motion\[9\] fruits.sv(23) " "Inferred latch for \"Ball_X_Motion\[9\]\" at fruits.sv(23)" {  } { { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765058315 "|lab62|fruit:f0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[7\] " "Net \"BKG_R\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[6\] " "Net \"BKG_R\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[5\] " "Net \"BKG_R\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[4\] " "Net \"BKG_R\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[7\] " "Net \"BKG_G\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[6\] " "Net \"BKG_G\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[5\] " "Net \"BKG_G\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[4\] " "Net \"BKG_G\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[7\] " "Net \"BKG_B\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[6\] " "Net \"BKG_B\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[5\] " "Net \"BKG_B\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[4\] " "Net \"BKG_B\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059507 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683765059507 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[7\] " "Net \"BKG_R\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[6\] " "Net \"BKG_R\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[5\] " "Net \"BKG_R\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[4\] " "Net \"BKG_R\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[7\] " "Net \"BKG_G\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[6\] " "Net \"BKG_G\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[5\] " "Net \"BKG_G\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[4\] " "Net \"BKG_G\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[7\] " "Net \"BKG_B\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[6\] " "Net \"BKG_B\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[5\] " "Net \"BKG_B\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[4\] " "Net \"BKG_B\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059508 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683765059508 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[7\] " "Net \"BKG_R\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[6\] " "Net \"BKG_R\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[5\] " "Net \"BKG_R\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[4\] " "Net \"BKG_R\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[7\] " "Net \"BKG_G\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[6\] " "Net \"BKG_G\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[5\] " "Net \"BKG_G\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[4\] " "Net \"BKG_G\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[7\] " "Net \"BKG_B\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[6\] " "Net \"BKG_B\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[5\] " "Net \"BKG_B\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[4\] " "Net \"BKG_B\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059509 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683765059509 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[7\] " "Net \"BKG_R\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[6\] " "Net \"BKG_R\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[5\] " "Net \"BKG_R\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[4\] " "Net \"BKG_R\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[7\] " "Net \"BKG_G\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[6\] " "Net \"BKG_G\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[5\] " "Net \"BKG_G\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[4\] " "Net \"BKG_G\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[7\] " "Net \"BKG_B\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[6\] " "Net \"BKG_B\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[5\] " "Net \"BKG_B\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[4\] " "Net \"BKG_B\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059978 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683765059978 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[7\] " "Net \"BKG_R\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[6\] " "Net \"BKG_R\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[5\] " "Net \"BKG_R\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[4\] " "Net \"BKG_R\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[7\] " "Net \"BKG_G\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[6\] " "Net \"BKG_G\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[5\] " "Net \"BKG_G\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[4\] " "Net \"BKG_G\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[7\] " "Net \"BKG_B\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[6\] " "Net \"BKG_B\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[5\] " "Net \"BKG_B\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[4\] " "Net \"BKG_B\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059985 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683765059985 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[7\] " "Net \"BKG_R\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[6\] " "Net \"BKG_R\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[5\] " "Net \"BKG_R\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[4\] " "Net \"BKG_R\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[7\] " "Net \"BKG_G\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[6\] " "Net \"BKG_G\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[5\] " "Net \"BKG_G\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[4\] " "Net \"BKG_G\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[7\] " "Net \"BKG_B\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[6\] " "Net \"BKG_B\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[5\] " "Net \"BKG_B\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[4\] " "Net \"BKG_B\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059988 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683765059988 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[7\] " "Net \"BKG_R\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[6\] " "Net \"BKG_R\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[5\] " "Net \"BKG_R\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[4\] " "Net \"BKG_R\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[7\] " "Net \"BKG_G\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[6\] " "Net \"BKG_G\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[5\] " "Net \"BKG_G\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[4\] " "Net \"BKG_G\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[7\] " "Net \"BKG_B\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[6\] " "Net \"BKG_B\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[5\] " "Net \"BKG_B\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[4\] " "Net \"BKG_B\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683765059991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[7\] " "Net \"BKG_R\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[6\] " "Net \"BKG_R\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[5\] " "Net \"BKG_R\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_R\[4\] " "Net \"BKG_R\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_R\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[7\] " "Net \"BKG_G\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[6\] " "Net \"BKG_G\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[5\] " "Net \"BKG_G\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_G\[4\] " "Net \"BKG_G\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_G\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[7\] " "Net \"BKG_B\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[7\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[6\] " "Net \"BKG_B\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[6\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[5\] " "Net \"BKG_B\[5\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[5\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BKG_B\[4\] " "Net \"BKG_B\[4\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "BKG_B\[4\]" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 167 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683765059994 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683765059994 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683765060447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.10.19:31:04 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2023.05.10.19:31:04 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765064720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765067646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765067770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765072069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765072199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765072330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765072481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765072496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765072500 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683765073209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765073512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765073512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765073606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765073606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765073628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765073628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765073703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765073703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765073789 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765073789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765073789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765073868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765073868 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683765078544 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683765078544 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2500 C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon.mif " "Memory depth (4096) in the design file differs from memory depth (2500) in the Memory Initialization File \"C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683765078557 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2500 C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart.mif " "Memory depth (4096) in the design file differs from memory depth (2500) in the Memory Initialization File \"C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1683765078567 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "over_example:over0\|over_rom:over_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"over_example:over0\|over_rom:over_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 60000 " "Parameter NUMWORDS_A set to 60000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./over/over.mif " "Parameter INIT_FILE set to ./over/over.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fruitninja_example:fne\|fruitninja_rom:fruitninja_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fruitninja_example:fne\|fruitninja_rom:fruitninja_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./fruitninja/fruitninja.mif " "Parameter INIT_FILE set to ./fruitninja/fruitninja.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "heart_example:heart2\|heart_rom:heart_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"heart_example:heart2\|heart_rom:heart_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./heart/heart.mif " "Parameter INIT_FILE set to ./heart/heart.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "heart_example:heart3\|heart_rom:heart_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"heart_example:heart3\|heart_rom:heart_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2500 " "Parameter NUMWORDS_A set to 2500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./heart/heart.mif " "Parameter INIT_FILE set to ./heart/heart.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ogfruitninja_example:starttext\|ogfruitninja_rom:ogfruitninja_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ogfruitninja_example:starttext\|ogfruitninja_rom:ogfruitninja_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10000 " "Parameter NUMWORDS_A set to 10000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./ogfruitninja/ogfruitninja.mif " "Parameter INIT_FILE set to ./ogfruitninja/ogfruitninja.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683765083118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683765083118 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683765083118 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "over_example:over0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"over_example:over0\|Mult0\"" {  } { { "over/over_example.sv" "Mult0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "over_example:over0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"over_example:over0\|Div0\"" {  } { { "over/over_example.sv" "Div0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ogfruitninja_example:starttext\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ogfruitninja_example:starttext\|Mult0\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "Mult0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ogfruitninja_example:starttext\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ogfruitninja_example:starttext\|Div0\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "Div0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult10\"" {  } { { "Color_Mapper.sv" "Mult10" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 115 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult9\"" {  } { { "Color_Mapper.sv" "Mult9" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 115 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult3\"" {  } { { "Color_Mapper.sv" "Mult3" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult4\"" {  } { { "Color_Mapper.sv" "Mult4" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult6\"" {  } { { "Color_Mapper.sv" "Mult6" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult7\"" {  } { { "Color_Mapper.sv" "Mult7" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "over_example:over0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"over_example:over0\|Mult2\"" {  } { { "over/over_example.sv" "Mult2" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart2\|Mult0\"" {  } { { "heart/heart_example.sv" "Mult0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "heart_example:heart2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"heart_example:heart2\|Div0\"" {  } { { "heart/heart_example.sv" "Div0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart2\|Mult1\"" {  } { { "heart/heart_example.sv" "Mult1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "heart_example:heart2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"heart_example:heart2\|Div1\"" {  } { { "heart/heart_example.sv" "Div1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart2\|Mult2\"" {  } { { "heart/heart_example.sv" "Mult2" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart3\|Mult1\"" {  } { { "heart/heart_example.sv" "Mult1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "heart_example:heart3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"heart_example:heart3\|Div1\"" {  } { { "heart/heart_example.sv" "Div1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart3\|Mult2\"" {  } { { "heart/heart_example.sv" "Mult2" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart3\|Mult0\"" {  } { { "heart/heart_example.sv" "Mult0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "heart_example:heart3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"heart_example:heart3\|Div0\"" {  } { { "heart/heart_example.sv" "Div0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ogfruitninja_example:starttext\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ogfruitninja_example:starttext\|Mult1\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "Mult1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ogfruitninja_example:starttext\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ogfruitninja_example:starttext\|Div1\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "Div1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ogfruitninja_example:starttext\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ogfruitninja_example:starttext\|Mult2\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "Mult2" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watermelon_example:comb_188\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watermelon_example:comb_188\|Mult0\"" {  } { { "watermelon/watermelon_example.sv" "Mult0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watermelon_example:comb_188\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watermelon_example:comb_188\|Div0\"" {  } { { "watermelon/watermelon_example.sv" "Div0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watermelon_example:comb_188\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watermelon_example:comb_188\|Mult1\"" {  } { { "watermelon/watermelon_example.sv" "Mult1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watermelon_example:comb_188\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watermelon_example:comb_188\|Div1\"" {  } { { "watermelon/watermelon_example.sv" "Div1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watermelon_example:comb_188\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watermelon_example:comb_188\|Mult2\"" {  } { { "watermelon/watermelon_example.sv" "Mult2" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart1\|Mult1\"" {  } { { "heart/heart_example.sv" "Mult1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "heart_example:heart1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"heart_example:heart1\|Div1\"" {  } { { "heart/heart_example.sv" "Div1" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart1\|Mult2\"" {  } { { "heart/heart_example.sv" "Mult2" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "heart_example:heart1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"heart_example:heart1\|Mult0\"" {  } { { "heart/heart_example.sv" "Mult0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "heart_example:heart1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"heart_example:heart1\|Div0\"" {  } { { "heart/heart_example.sv" "Div0" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765083122 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683765083122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "over_example:over0\|over_rom:over_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"over_example:over0\|over_rom:over_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765083173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "over_example:over0\|over_rom:over_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"over_example:over0\|over_rom:over_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 60000 " "Parameter \"NUMWORDS_A\" = \"60000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./over/over.mif " "Parameter \"INIT_FILE\" = \"./over/over.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083173 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765083173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d741 " "Found entity 1: altsyncram_d741" {  } { { "db/altsyncram_d741.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/altsyncram_d741.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765083271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765083271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/decode_aj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765083767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765083767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t1b " "Found entity 1: mux_t1b" {  } { { "db/mux_t1b.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/mux_t1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765083859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765083859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fruitninja_example:fne\|fruitninja_rom:fruitninja_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"fruitninja_example:fne\|fruitninja_rom:fruitninja_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765083919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fruitninja_example:fne\|fruitninja_rom:fruitninja_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"fruitninja_example:fne\|fruitninja_rom:fruitninja_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./fruitninja/fruitninja.mif " "Parameter \"INIT_FILE\" = \"./fruitninja/fruitninja.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765083919 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765083919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1h51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h51 " "Found entity 1: altsyncram_1h51" {  } { { "db/altsyncram_1h51.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/altsyncram_1h51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765084024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765084024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765085922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765085922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i3b " "Found entity 1: mux_i3b" {  } { { "db/mux_i3b.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/mux_i3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765086040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765086040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_example:heart2\|heart_rom:heart_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"heart_example:heart2\|heart_rom:heart_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765086108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_example:heart2\|heart_rom:heart_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"heart_example:heart2\|heart_rom:heart_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./heart/heart.mif " "Parameter \"INIT_FILE\" = \"./heart/heart.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086109 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765086109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab41 " "Found entity 1: altsyncram_ab41" {  } { { "db/altsyncram_ab41.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/altsyncram_ab41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765086200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765086200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ogfruitninja_example:starttext\|ogfruitninja_rom:ogfruitninja_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|ogfruitninja_rom:ogfruitninja_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765086360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ogfruitninja_example:starttext\|ogfruitninja_rom:ogfruitninja_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ogfruitninja_example:starttext\|ogfruitninja_rom:ogfruitninja_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10000 " "Parameter \"NUMWORDS_A\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./ogfruitninja/ogfruitninja.mif " "Parameter \"INIT_FILE\" = \"./ogfruitninja/ogfruitninja.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086360 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765086360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_es51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_es51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_es51 " "Found entity 1: altsyncram_es51" {  } { { "db/altsyncram_es51.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/altsyncram_es51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765086454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765086454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765086632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765086632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l1b " "Found entity 1: mux_l1b" {  } { { "db/mux_l1b.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/mux_l1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765086721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765086721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "over_example:over0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\"" {  } { { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765086922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "over_example:over0\|lpm_mult:Mult0 " "Instantiated megafunction \"over_example:over0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765086922 ""}  } { { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765086922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "over_example:over0\|lpm_mult:Mult0\|multcore:mult_core over_example:over0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765087213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder over_example:over0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765087373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] over_example:over0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765087584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765087683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765087683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add over_example:over0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765087757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] over_example:over0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765087826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_grg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_grg " "Found entity 1: add_sub_grg" {  } { { "db/add_sub_grg.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/add_sub_grg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765087924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765087924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "over_example:over0\|lpm_mult:Mult0\|altshift:external_latency_ffs over_example:over0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"over_example:over0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765088037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "over_example:over0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_divide:Div0\"" {  } { { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765088176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "over_example:over0\|lpm_divide:Div0 " "Instantiated megafunction \"over_example:over0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088176 ""}  } { { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765088176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0ul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0ul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0ul " "Found entity 1: lpm_divide_0ul" {  } { { "db/lpm_divide_0ul.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/lpm_divide_0ul.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765088261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765088261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2mh " "Found entity 1: sign_div_unsign_2mh" {  } { { "db/sign_div_unsign_2mh.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/sign_div_unsign_2mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765088331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765088331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eie " "Found entity 1: alt_u_div_eie" {  } { { "db/alt_u_div_eie.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/alt_u_div_eie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765088424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765088424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765088595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765088595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765088706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765088706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ogfruitninja_example:starttext\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765088800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ogfruitninja_example:starttext\|lpm_mult:Mult0 " "Instantiated megafunction \"ogfruitninja_example:starttext\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765088800 ""}  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765088800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core ogfruitninja_example:starttext\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765088856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ogfruitninja_example:starttext\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765088934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ogfruitninja_example:starttext\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765089027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765089135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765089135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ogfruitninja_example:starttext\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765089212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ogfruitninja_example:starttext\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765089278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765089375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765089375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult0\|altshift:external_latency_ffs ogfruitninja_example:starttext\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765089446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ogfruitninja_example:starttext\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_divide:Div0\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765089487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ogfruitninja_example:starttext\|lpm_divide:Div0 " "Instantiated megafunction \"ogfruitninja_example:starttext\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089487 ""}  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765089487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ttl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ttl " "Found entity 1: lpm_divide_ttl" {  } { { "db/lpm_divide_ttl.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/lpm_divide_ttl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765089576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765089576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/sign_div_unsign_vlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765089646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765089646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ie " "Found entity 1: alt_u_div_8ie" {  } { { "db/alt_u_div_8ie.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/alt_u_div_8ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765089729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765089729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765089935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765089935 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765089935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765090031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765090031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult9\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765090225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult9 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090226 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/Color_Mapper.sv" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765090226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "over_example:over0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"over_example:over0\|lpm_mult:Mult2\"" {  } { { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765090557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "over_example:over0\|lpm_mult:Mult2 " "Instantiated megafunction \"over_example:over0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090557 ""}  } { { "over/over_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/over/over_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765090557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_example:heart2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\"" {  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765090955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_example:heart2\|lpm_mult:Mult0 " "Instantiated megafunction \"heart_example:heart2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765090955 ""}  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765090955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core heart_example:heart2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765091008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder heart_example:heart2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765091082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] heart_example:heart2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765091135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9rg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9rg " "Found entity 1: add_sub_9rg" {  } { { "db/add_sub_9rg.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/add_sub_9rg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765091233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765091233 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add heart_example:heart2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765091300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] heart_example:heart2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765091358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/add_sub_drg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765091455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765091455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult0\|altshift:external_latency_ffs heart_example:heart2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765091521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_example:heart2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_divide:Div0\"" {  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765091652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_example:heart2\|lpm_divide:Div0 " "Instantiated megafunction \"heart_example:heart2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765091652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765091652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765091652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765091652 ""}  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765091652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5ul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5ul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5ul " "Found entity 1: lpm_divide_5ul" {  } { { "db/lpm_divide_5ul.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/lpm_divide_5ul.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765091740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765091740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7mh " "Found entity 1: sign_div_unsign_7mh" {  } { { "db/sign_div_unsign_7mh.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/sign_div_unsign_7mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765091806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765091806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_3ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_3ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_3ie " "Found entity 1: alt_u_div_3ie" {  } { { "db/alt_u_div_3ie.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/alt_u_div_3ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765091926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765091926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_example:heart2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult1\"" {  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765092095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_example:heart2\|lpm_mult:Mult1 " "Instantiated megafunction \"heart_example:heart2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092095 ""}  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765092095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_example:heart2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_divide:Div1\"" {  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765092569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_example:heart2\|lpm_divide:Div1 " "Instantiated megafunction \"heart_example:heart2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092569 ""}  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765092569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_example:heart2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\"" {  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765092783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_example:heart2\|lpm_mult:Mult2 " "Instantiated megafunction \"heart_example:heart2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765092783 ""}  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765092783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult2\|multcore:mult_core heart_example:heart2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765092853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder heart_example:heart2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765092936 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] heart_example:heart2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765092996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] heart_example:heart2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765093133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "heart_example:heart2\|lpm_mult:Mult2\|altshift:external_latency_ffs heart_example:heart2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"heart_example:heart2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765093222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_example:heart3\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"heart_example:heart3\|lpm_mult:Mult2\"" {  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765093809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_example:heart3\|lpm_mult:Mult2 " "Instantiated megafunction \"heart_example:heart3\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765093809 ""}  } { { "heart/heart_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/heart/heart_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765093809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ogfruitninja_example:starttext\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult1\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765094724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ogfruitninja_example:starttext\|lpm_mult:Mult1 " "Instantiated megafunction \"ogfruitninja_example:starttext\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094724 ""}  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765094724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5qs " "Found entity 1: mult_5qs" {  } { { "db/mult_5qs.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/mult_5qs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765094817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765094817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ogfruitninja_example:starttext\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_divide:Div1\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765094880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ogfruitninja_example:starttext\|lpm_divide:Div1 " "Instantiated megafunction \"ogfruitninja_example:starttext\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765094880 ""}  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765094880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qtl " "Found entity 1: lpm_divide_qtl" {  } { { "db/lpm_divide_qtl.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/lpm_divide_qtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765094964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765094964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765095035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765095035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/alt_u_div_2ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683765095135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765095135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ogfruitninja_example:starttext\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\"" {  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765095351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ogfruitninja_example:starttext\|lpm_mult:Mult2 " "Instantiated megafunction \"ogfruitninja_example:starttext\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095351 ""}  } { { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765095351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core ogfruitninja_example:starttext\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765095410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder ogfruitninja_example:starttext\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765095492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] ogfruitninja_example:starttext\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765095553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ogfruitninja_example:starttext\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765095749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ogfruitninja_example:starttext\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765095810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ogfruitninja_example:starttext\|lpm_mult:Mult2\|altshift:external_latency_ffs ogfruitninja_example:starttext\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ogfruitninja_example:starttext\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ogfruitninja/ogfruitninja_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/ogfruitninja/ogfruitninja_example.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765095903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watermelon_example:comb_188\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watermelon_example:comb_188\|lpm_mult:Mult0\"" {  } { { "watermelon/watermelon_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765095946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watermelon_example:comb_188\|lpm_mult:Mult0 " "Instantiated megafunction \"watermelon_example:comb_188\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765095946 ""}  } { { "watermelon/watermelon_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765095946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watermelon_example:comb_188\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"watermelon_example:comb_188\|lpm_divide:Div0\"" {  } { { "watermelon/watermelon_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765096399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watermelon_example:comb_188\|lpm_divide:Div0 " "Instantiated megafunction \"watermelon_example:comb_188\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765096399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765096399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765096399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765096399 ""}  } { { "watermelon/watermelon_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765096399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watermelon_example:comb_188\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"watermelon_example:comb_188\|lpm_mult:Mult2\"" {  } { { "watermelon/watermelon_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765097150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watermelon_example:comb_188\|lpm_mult:Mult2 " "Instantiated megafunction \"watermelon_example:comb_188\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683765097150 ""}  } { { "watermelon/watermelon_example.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/watermelon/watermelon_example.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683765097150 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683765100696 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "35 " "Ignored 35 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "35 " "Ignored 35 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1683765100882 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1683765100882 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683765100934 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683765100934 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683765100934 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683765100934 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683765100934 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683765100934 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683765100934 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 442 -1 0 } } { "reg1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/reg1.sv" 81 -1 0 } } { "reg1.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/reg1.sv" 15 -1 0 } } { "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 356 -1 0 } } { "lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 306 -1 0 } } { "fruits.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/fruits.sv" 39 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_spi0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi0.v" 243 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_spi0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi0.v" 132 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 398 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_spi0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_spi0.v" 253 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab62soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/lab62soc_timer_0.v" 181 -1 0 } } { "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683765101013 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683765101013 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765105113 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765105113 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765105113 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765105113 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765105113 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765105113 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683765105113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683765105114 "|lab62|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683765105114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765105454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 " "311 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683765116926 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ogfruitninja_example:starttext\|lpm_divide:Div1\|lpm_divide_qtl:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_27_result_int\[0\]~18 " "Logic cell \"ogfruitninja_example:starttext\|lpm_divide:Div1\|lpm_divide_qtl:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_27_result_int\[0\]~18\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_27_result_int\[0\]~18" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/db/alt_u_div_2ie.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765117016 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683765117016 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683765117256 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683765117256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/16307/ece385/Documents/ECE385/Lab6/output_files/lab6.map.smsg " "Generated suppressed messages file C:/Users/16307/ece385/Documents/ECE385/Lab6/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765118842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683765123169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683765123169 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/16307/ece385/Documents/ECE385/Lab6/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683765123951 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683765123951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10529 " "Implemented 10529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683765123953 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683765123953 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683765123953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10056 " "Implemented 10056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683765123953 ""} { "Info" "ICUT_CUT_TM_RAMS" "306 " "Implemented 306 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683765123953 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683765123953 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683765123953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683765123953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 419 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 419 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5107 " "Peak virtual memory: 5107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683765124100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 19:32:04 2023 " "Processing ended: Wed May 10 19:32:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683765124100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683765124100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683765124100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683765124100 ""}
