Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 27 21:32:35 2024
| Host         : WFXA4BB6DB88619 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dma_axis_ip_example_wrapper_control_sets_placed.rpt
| Design       : dma_axis_ip_example_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   298 |
|    Minimum number of control sets                        |   298 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   839 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   298 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    51 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     6 |
| >= 16              |   138 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             437 |          184 |
| No           | No                    | Yes                    |              56 |           17 |
| No           | Yes                   | No                     |             555 |          233 |
| Yes          | No                    | No                     |            2381 |          698 |
| Yes          | No                    | Yes                    |              80 |           18 |
| Yes          | Yes                   | No                     |            3044 |          825 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                                                      Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                     | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                               | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                        |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                           |                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                2 |              3 |         1.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                           |                1 |              3 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/regslice_both_SIGNAL_IN_V_keep_V_U/B_V_data_1_payload_A[3]_i_1_n_3                                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/regslice_both_SIGNAL_IN_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/regslice_both_SIGNAL_OUT_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1_n_3                                                                                                                                                                                   | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                                                                                        | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/regslice_both_SIGNAL_OUT_V_keep_V_U/B_V_data_1_payload_A[3]_i_1__1_n_3                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                               |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_3                                                                                                                                                                                 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                    | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                       | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                              | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                    | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                             |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                               |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                     | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                                 |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                            |                4 |              5 |         1.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                            |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                     | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__0_n_3                                                                                                                                                                              | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__1_n_3                                                                                                                                                                               | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                   | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                3 |              6 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | dma_axis_ip_example_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                             | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                       | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/flow_control_loop_pipe_sequential_init_U/i_2_fu_74                                                                                                                     |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/flow_control_loop_pipe_sequential_init_U/i_fu_74                                                                                                                        |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/flow_control_loop_pipe_sequential_init_U/i_fu_74                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                       | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                3 |              7 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                               | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                               | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              7 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                    | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                     |                2 |              7 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                   | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                3 |              7 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0          | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                4 |              8 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0           | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/rs_rdata/push                                                                                                                                                                                                 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                  | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                              | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                                |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0          | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                       | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0          | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0          | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0          | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0          | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0          | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                3 |              9 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              9 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                2 |              9 |         4.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                4 |              9 |         2.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                            | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                      |                3 |              9 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                               | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                3 |              9 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             10 |         1.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]       | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                     | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                                                     |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce                                                                                             | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce                                                                                           | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]           | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce                                                                                             | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                5 |             10 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                           |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                            |                2 |             12 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                4 |             12 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                        |                8 |             13 |         1.63 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                              | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                          | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                4 |             13 |         3.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                            |                4 |             13 |         3.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                |                3 |             13 |         4.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                            |                4 |             14 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                           |                6 |             14 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                            |                6 |             14 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                  | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                4 |             15 |         3.75 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                6 |             15 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                4 |             15 |         3.75 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                              |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                            |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                              |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10][0]                                                                                                           |                                                                                                                                                                                                                                                                                            |                5 |             17 |         3.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[20][0]                                                                                                          |                                                                                                                                                                                                                                                                                            |                6 |             17 |         2.83 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/ap_CS_fsm_reg[21][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                               |                5 |             18 |         3.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                            |                5 |             18 |         3.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                6 |             18 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                6 |             19 |         3.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             22 |         2.44 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                            |                5 |             22 |         4.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |               10 |             22 |         2.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                             |                                                                                                                                                                                                                                                                                            |                6 |             22 |         3.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |               10 |             22 |         2.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                               | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                7 |             23 |         3.29 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               15 |             24 |         1.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |               12 |             24 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                              |                7 |             26 |         3.71 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |               10 |             26 |         2.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                              | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |               12 |             28 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                              |                                                                                                                                                                                                                                                                                            |                4 |             29 |         7.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |               15 |             30 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                            |               12 |             31 |         2.58 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                           | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                        |                4 |             32 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                         | dma_axis_ip_example_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                6 |             32 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/ap_CS_fsm_state12                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/midfreq_accumulate_fu_70                                                                                                                                                | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                           |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_m_axi_gmem_ARVALID                                                                                          |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/regslice_both_SIGNAL_IN_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/regslice_both_SIGNAL_IN_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_3                                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/regslice_both_SIGNAL_OUT_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/regslice_both_SIGNAL_OUT_V_data_V_U/B_V_data_1_payload_A[31]_i_1__0_n_3                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                             |               15 |             32 |         2.13 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/ap_CS_fsm_state30                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/ap_CS_fsm_state32                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/ap_CS_fsm_state22                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/lowfreq_accumulate_fu_70                                                                                                                                                | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                           |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/highfreq_accumulate_fu_70                                                                                                                                              | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                          |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/int_lowfreq_coefs[31]_i_1_n_3                                                                                                                                                                                       | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/p_0_in                                                                                                                                                                                                              | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/int_highfreq_coefs[63]_i_1_n_3                                                                                                                                                                                      | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/int_highfreq_coefs[31]_i_1_n_3                                                                                                                                                                                      | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/int_midfreq_coefs[63]_i_1_n_3                                                                                                                                                                                       | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/rdata[31]_i_2_n_3                                                                                                                                                                                                   | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/control_s_axi_U/int_midfreq_coefs[31]_i_1_n_3                                                                                                                                                                                       | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                     | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                9 |             33 |         3.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                9 |             33 |         3.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                            |               11 |             33 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0[0]                  | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                                 |                6 |             33 |         5.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |               12 |             33 |         2.75 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                            |               12 |             33 |         2.75 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                         |               13 |             35 |         2.69 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                       |                7 |             35 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                              |               15 |             35 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                9 |             35 |         3.89 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                           |               12 |             36 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                         |                8 |             37 |         4.63 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |                8 |             37 |         4.63 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                    |               12 |             37 |         3.08 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                               |               11 |             37 |         3.36 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                |                8 |             41 |         5.13 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |               13 |             41 |         3.15 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |               11 |             41 |         3.73 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                             |               10 |             41 |         4.10 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |               13 |             41 |         3.15 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                            |               14 |             42 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             42 |         4.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                        |                7 |             43 |         6.14 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |               10 |             43 |         4.30 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                        |                7 |             43 |         6.14 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                              |               14 |             52 |         3.71 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                   | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               15 |             52 |         3.47 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/rs_rreq/rreq_handling_reg[0]                                                                                                                                                                                  | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |               11 |             52 |         4.73 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |               23 |             54 |         2.35 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                |               15 |             59 |         3.93 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                         | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                |               10 |             59 |         5.90 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                         |               13 |             60 |         4.62 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                         |               12 |             60 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                            |               16 |             62 |         3.88 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                            |               16 |             62 |         3.88 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                             | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |               15 |             62 |         4.13 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                            |               16 |             62 |         3.88 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                   | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               14 |             62 |         4.43 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |               16 |             63 |         3.94 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                     | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |                9 |             63 |         7.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                9 |             63 |         7.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               23 |             64 |         2.78 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/load_unit/fifo_rreq/dout_vld_reg_0[0]                                                                                                                                                                                  | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |               18 |             64 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               24 |             64 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               17 |             64 |         3.76 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                            |               19 |             65 |         3.42 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                                                                                                            |               20 |             65 |         3.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                                            |               13 |             66 |         5.08 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               16 |             66 |         4.13 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                            |               21 |             70 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |               39 |             97 |         2.49 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                  | dma_axis_ip_example_i/equalizer/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/ap_rst_n_0                                                                                                                                                                                                |               34 |            126 |         3.71 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264/grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_grp_fu_391_p_ce                                                                                           |                                                                                                                                                                                                                                                                                            |               26 |            136 |         5.23 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254/grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_grp_fu_391_p_ce                                                                                             |                                                                                                                                                                                                                                                                                            |               31 |            136 |         4.39 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243/grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_grp_fu_391_p_ce                                                                                             |                                                                                                                                                                                                                                                                                            |               34 |            136 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/equalizer/inst/ap_CS_fsm_state1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               71 |            226 |         3.18 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |              185 |            439 |         2.37 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


