#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dcb54d14a0 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x55dcb55088e0_0 .var "clock", 0 0;
v0x55dcb55089a0_0 .var "contador", 3 0;
v0x55dcb5508a60_0 .net "display0", 6 0, v0x55dcb5506ae0_0;  1 drivers
v0x55dcb5508b00_0 .net "display1", 6 0, v0x55dcb5506f10_0;  1 drivers
v0x55dcb5508ba0_0 .net "display2", 6 0, v0x55dcb5507320_0;  1 drivers
v0x55dcb5508c40_0 .net "display3", 6 0, v0x55dcb55077d0_0;  1 drivers
v0x55dcb5508ce0_0 .var "entrada", 3 0;
v0x55dcb5508da0_0 .var "ready", 0 0;
v0x55dcb5508e70_0 .var "reset", 0 0;
v0x55dcb5508fd0_0 .net "saida", 3 0, L_0x55dcb5509790;  1 drivers
L_0x55dcb5509390 .part v0x55dcb5508ce0_0, 3, 1;
L_0x55dcb5509490 .part v0x55dcb5508ce0_0, 2, 1;
L_0x55dcb5509560 .part v0x55dcb5508ce0_0, 1, 1;
L_0x55dcb5509600 .part v0x55dcb5508ce0_0, 0, 1;
L_0x55dcb5509790 .concat8 [ 1 1 1 1], v0x55dcb5507fa0_0, v0x55dcb5508120_0, v0x55dcb55082a0_0, v0x55dcb5508420_0;
L_0x55dcb5509980 .part L_0x55dcb5509790, 3, 1;
L_0x55dcb5509ab0 .part L_0x55dcb5509790, 2, 1;
L_0x55dcb5509b50 .part L_0x55dcb5509790, 1, 1;
L_0x55dcb5509cd0 .part L_0x55dcb5509790, 0, 1;
S_0x55dcb54d1090 .scope module, "display0_uut" "Display" 2 37, 3 1 0, S_0x55dcb54d14a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "entrada"
    .port_info 1 /OUTPUT 7 "saida"
v0x55dcb54d1c20_0 .net "entrada", 0 0, L_0x55dcb5509cd0;  1 drivers
v0x55dcb5506ae0_0 .var "saida", 6 0;
E_0x55dcb54dcd20 .event edge, v0x55dcb54d1c20_0;
S_0x55dcb5506c20 .scope module, "display1_uut" "Display" 2 36, 3 1 0, S_0x55dcb54d14a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "entrada"
    .port_info 1 /OUTPUT 7 "saida"
v0x55dcb5506e30_0 .net "entrada", 0 0, L_0x55dcb5509b50;  1 drivers
v0x55dcb5506f10_0 .var "saida", 6 0;
E_0x55dcb54a7650 .event edge, v0x55dcb5506e30_0;
S_0x55dcb5507050 .scope module, "display2_uut" "Display" 2 35, 3 1 0, S_0x55dcb54d14a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "entrada"
    .port_info 1 /OUTPUT 7 "saida"
v0x55dcb5507240_0 .net "entrada", 0 0, L_0x55dcb5509ab0;  1 drivers
v0x55dcb5507320_0 .var "saida", 6 0;
E_0x55dcb54a7890 .event edge, v0x55dcb5507240_0;
S_0x55dcb5507460 .scope module, "display3_uut" "Display" 2 34, 3 1 0, S_0x55dcb54d14a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "entrada"
    .port_info 1 /OUTPUT 7 "saida"
v0x55dcb55076f0_0 .net "entrada", 0 0, L_0x55dcb5509980;  1 drivers
v0x55dcb55077d0_0 .var "saida", 6 0;
E_0x55dcb5507670 .event edge, v0x55dcb55076f0_0;
S_0x55dcb5507910 .scope module, "uut" "Codificador" 2 20, 4 1 0, S_0x55dcb54d14a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ready"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "C"
    .port_info 6 /INPUT 1 "D"
    .port_info 7 /OUTPUT 1 "S3"
    .port_info 8 /OUTPUT 1 "S2"
    .port_info 9 /OUTPUT 1 "S1"
    .port_info 10 /OUTPUT 1 "S0"
v0x55dcb5507b90_0 .net "A", 0 0, L_0x55dcb5509390;  1 drivers
v0x55dcb5507c70_0 .net "B", 0 0, L_0x55dcb5509490;  1 drivers
v0x55dcb5507d30_0 .net "C", 0 0, L_0x55dcb5509560;  1 drivers
v0x55dcb5507dd0_0 .net "D", 0 0, L_0x55dcb5509600;  1 drivers
v0x55dcb5507e90_0 .net "S0", 0 0, v0x55dcb5507fa0_0;  1 drivers
v0x55dcb5507fa0_0 .var "S0_reg", 0 0;
v0x55dcb5508060_0 .net "S1", 0 0, v0x55dcb5508120_0;  1 drivers
v0x55dcb5508120_0 .var "S1_reg", 0 0;
v0x55dcb55081e0_0 .net "S2", 0 0, v0x55dcb55082a0_0;  1 drivers
v0x55dcb55082a0_0 .var "S2_reg", 0 0;
v0x55dcb5508360_0 .net "S3", 0 0, v0x55dcb5508420_0;  1 drivers
v0x55dcb5508420_0 .var "S3_reg", 0 0;
v0x55dcb55084e0_0 .net "clock", 0 0, v0x55dcb55088e0_0;  1 drivers
v0x55dcb55085a0_0 .net "ready", 0 0, v0x55dcb5508da0_0;  1 drivers
v0x55dcb5508660_0 .net "reset", 0 0, v0x55dcb5508e70_0;  1 drivers
E_0x55dcb5507b30 .event posedge, v0x55dcb5508660_0, v0x55dcb55084e0_0;
    .scope S_0x55dcb5507910;
T_0 ;
    %wait E_0x55dcb5507b30;
    %load/vec4 v0x55dcb5508660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dcb5508420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dcb55082a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dcb5508120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dcb5507fa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dcb55085a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55dcb5507b90_0;
    %load/vec4 v0x55dcb5507c70_0;
    %and;
    %load/vec4 v0x55dcb5507d30_0;
    %and;
    %load/vec4 v0x55dcb5507b90_0;
    %load/vec4 v0x55dcb5507c70_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507d30_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %nor/r;
    %load/vec4 v0x55dcb5507d30_0;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %nor/r;
    %load/vec4 v0x55dcb5507c70_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %nor/r;
    %load/vec4 v0x55dcb5507c70_0;
    %and;
    %load/vec4 v0x55dcb5507d30_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0x55dcb5508420_0, 0;
    %load/vec4 v0x55dcb5507c70_0;
    %load/vec4 v0x55dcb5507d30_0;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507b90_0;
    %load/vec4 v0x55dcb5507c70_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %nor/r;
    %load/vec4 v0x55dcb5507c70_0;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %nor/r;
    %load/vec4 v0x55dcb5507d30_0;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %nor/r;
    %load/vec4 v0x55dcb5507c70_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507d30_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0x55dcb55082a0_0, 0;
    %load/vec4 v0x55dcb5507d30_0;
    %nor/r;
    %load/vec4 v0x55dcb5507dd0_0;
    %and;
    %load/vec4 v0x55dcb5507c70_0;
    %nor/r;
    %load/vec4 v0x55dcb5507dd0_0;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %nor/r;
    %load/vec4 v0x55dcb5507c70_0;
    %and;
    %load/vec4 v0x55dcb5507d30_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %load/vec4 v0x55dcb5507c70_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507d30_0;
    %and;
    %or;
    %assign/vec4 v0x55dcb5508120_0, 0;
    %load/vec4 v0x55dcb5507b90_0;
    %load/vec4 v0x55dcb5507c70_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507c70_0;
    %nor/r;
    %load/vec4 v0x55dcb5507dd0_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %nor/r;
    %load/vec4 v0x55dcb5507d30_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0x55dcb5507b90_0;
    %load/vec4 v0x55dcb5507d30_0;
    %and;
    %load/vec4 v0x55dcb5507dd0_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0x55dcb5507fa0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dcb5507460;
T_1 ;
    %wait E_0x55dcb5507670;
    %load/vec4 v0x55dcb55076f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55dcb55077d0_0, 0, 7;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x55dcb55077d0_0, 0, 7;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x55dcb55077d0_0, 0, 7;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55dcb5507050;
T_2 ;
    %wait E_0x55dcb54a7890;
    %load/vec4 v0x55dcb5507240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55dcb5507320_0, 0, 7;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x55dcb5507320_0, 0, 7;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x55dcb5507320_0, 0, 7;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dcb5506c20;
T_3 ;
    %wait E_0x55dcb54a7650;
    %load/vec4 v0x55dcb5506e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55dcb5506f10_0, 0, 7;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x55dcb5506f10_0, 0, 7;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x55dcb5506f10_0, 0, 7;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55dcb54d1090;
T_4 ;
    %wait E_0x55dcb54dcd20;
    %load/vec4 v0x55dcb54d1c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x55dcb5506ae0_0, 0, 7;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x55dcb5506ae0_0, 0, 7;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x55dcb5506ae0_0, 0, 7;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55dcb54d14a0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x55dcb55088e0_0;
    %nor/r;
    %store/vec4 v0x55dcb55088e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dcb54d14a0;
T_6 ;
    %vpi_call 2 45 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dcb54d14a0 {0 0 0};
    %vpi_call 2 47 "$display", "A B C D | S3 S2 S1 S0 |> Number3 Number2 Number1 Number0" {0 0 0};
    %vpi_call 2 48 "$display", "---------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dcb55088e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dcb5508e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dcb5508da0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dcb55089a0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55dcb55089a0_0;
    %store/vec4 v0x55dcb5508ce0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dcb5508e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dcb5508da0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dcb5508da0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 63 "$display", "%b %b %b %b | %b  %b  %b  %b  |> %b %b %b %b", &PV<v0x55dcb5508ce0_0, 3, 1>, &PV<v0x55dcb5508ce0_0, 2, 1>, &PV<v0x55dcb5508ce0_0, 1, 1>, &PV<v0x55dcb5508ce0_0, 0, 1>, &PV<v0x55dcb5508fd0_0, 3, 1>, &PV<v0x55dcb5508fd0_0, 2, 1>, &PV<v0x55dcb5508fd0_0, 1, 1>, &PV<v0x55dcb5508fd0_0, 0, 1>, v0x55dcb5508c40_0, v0x55dcb5508ba0_0, v0x55dcb5508b00_0, v0x55dcb5508a60_0 {0 0 0};
    %load/vec4 v0x55dcb55089a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55dcb55089a0_0, 0, 4;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "display.v";
    "codificador.v";
