{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668905344202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668905344204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 18:49:04 2022 " "Processing started: Sat Nov 19 18:49:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668905344204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905344204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905344204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668905344363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668905344363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_multi " "Found entity 1: cache_multi" {  } { { "cache_multi.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/cache_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_sequencer.sv(71) " "Verilog HDL information at program_sequencer.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668905348426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_sequencer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/instruction_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/computational_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Microprocessor.sv(49) " "Verilog HDL Module Instantiation warning at Microprocessor.sv(49): ignored dangling comma in List of Port Connections" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1668905348443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/program_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_cache_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_cache_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_cache_ram " "Found entity 1: multi_cache_ram" {  } { { "multi_cache_ram.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/multi_cache_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668905348454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348454 ""}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "tagID Microprocessor.sv(74) " "Verilog HDL error at Microprocessor.sv(74): can't find port \"tagID\"" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 74 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668905348455 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "22 prog_sequencer Microprocessor.sv(74) " "SystemVerilog error at Microprocessor.sv(74): can't resolve aggregate expression in connection to port 22 on instance \"prog_sequencer\" because the instance has no module binding" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 74 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1668905348455 ""}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "valid Microprocessor.sv(75) " "Verilog HDL error at Microprocessor.sv(75): can't find port \"valid\"" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 75 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668905348455 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "23 prog_sequencer Microprocessor.sv(75) " "SystemVerilog error at Microprocessor.sv(75): can't resolve aggregate expression in connection to port 23 on instance \"prog_sequencer\" because the instance has no module binding" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_5/multi_cache/Microprocessor.sv" 75 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1668905348455 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668905348544 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 19 18:49:08 2022 " "Processing ended: Sat Nov 19 18:49:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668905348544 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668905348544 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668905348544 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348544 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668905348657 ""}
