// Seed: 1139914962
module module_0;
  wor id_1 = 1;
  assign id_1 = 1;
  assign id_1 = -1;
  assign module_1.id_2 = 0;
  logic id_2 = id_2;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_2 = 32'd26,
    parameter id_6 = 32'd22
) (
    _id_1[id_2 : id_1<id_2],
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  inout logic [7:0] _id_1;
  logic id_4 = 1;
  uwire [1 : id_1] id_5;
  assign id_5 = -1;
  always id_4 = id_5;
  module_0 modCall_1 ();
  wire _id_6;
  wire [id_6 : -1] id_7;
endmodule
